Analysis & Synthesis report for generic_top
Tue Jun 02 12:59:19 2015
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |generic_top|InputController:u5|TFT_Touch_Controller:u21|State
 12. State Machine - |generic_top|InputController:u5|State_Machine:u10|nstate
 13. State Machine - |generic_top|sendByteSPI:u2|state
 14. State Machine - |generic_top|Sprite_Controller:u0|Overworld_Control:u2|oldDir
 15. State Machine - |generic_top|Sprite_Controller:u0|LCDController:u1|state
 16. Registers Removed During Synthesis
 17. General Register Statistics
 18. Registers Packed Into Inferred Megafunctions
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for InputController:u5|decoder:u12|altsyncram:WideOr1_rtl_0|altsyncram_ld01:auto_generated
 21. Parameter Settings for User Entity Instance: PLL:PLL_inst|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: Sprite_Controller:u0|LCDController:u1
 23. Parameter Settings for User Entity Instance: sendByteSPI:u2
 24. Parameter Settings for Inferred Entity Instance: InputController:u5|decoder:u12|altsyncram:WideOr1_rtl_0
 25. Parameter Settings for Inferred Entity Instance: DrawLine:u4|lpm_mult:Mult0
 26. altpll Parameter Settings by Entity Instance
 27. altsyncram Parameter Settings by Entity Instance
 28. lpm_mult Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "rngGenerator:u31"
 30. Port Connectivity Checks: "InputController:u5|TFT_Touch_Latch:u24"
 31. Port Connectivity Checks: "InputController:u5|decoder:u12"
 32. Port Connectivity Checks: "DrawLine:u4"
 33. Port Connectivity Checks: "Sprite_Controller:u0|Overworld_Control:u2|FFI_Warrior_Overworld_Right2:image8"
 34. Port Connectivity Checks: "Sprite_Controller:u0|Overworld_Control:u2|FFI_Warrior_Overworld_Right1:image7"
 35. Port Connectivity Checks: "Sprite_Controller:u0|Overworld_Control:u2|FFI_Warrior_Overworld_Up2:image6"
 36. Port Connectivity Checks: "Sprite_Controller:u0|Overworld_Control:u2|FFI_Warrior_Overworld_Up1:image5"
 37. Port Connectivity Checks: "Sprite_Controller:u0|Overworld_Control:u2|FFI_Warrior_Overworld_Left2:image4"
 38. Port Connectivity Checks: "Sprite_Controller:u0|Overworld_Control:u2|FFI_Warrior_Overworld_Left1:image3"
 39. Port Connectivity Checks: "Sprite_Controller:u0|Overworld_Control:u2|FFI_Warrior_Overworld_Down2:image2"
 40. Port Connectivity Checks: "Sprite_Controller:u0|Overworld_Control:u2|FFI_Warrior_Overworld_Down1:image1"
 41. Port Connectivity Checks: "Sprite_Controller:u0|Overworld_Control:u2|GrassTile:image0"
 42. Port Connectivity Checks: "PLL:PLL_inst"
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jun 02 12:59:19 2015            ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; generic_top                                      ;
; Top-level Entity Name              ; generic_top                                      ;
; Family                             ; Cyclone IV E                                     ;
; Total logic elements               ; 10,740                                           ;
;     Total combinational functions  ; 10,668                                           ;
;     Dedicated logic registers      ; 286                                              ;
; Total registers                    ; 286                                              ;
; Total pins                         ; 259                                              ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 2,048                                            ;
; Embedded Multiplier 9-bit elements ; 2                                                ;
; Total PLLs                         ; 1                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; generic_top        ; generic_top        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; rngGenerator.v                   ; yes             ; User Verilog HDL File        ; Z:/CST_351/Lab 4 TFT LCD/generic_top/rngGenerator.v                     ;         ;
; pollREG.v                        ; yes             ; User Verilog HDL File        ; Z:/CST_351/Lab 4 TFT LCD/generic_top/pollREG.v                          ;         ;
; my_ff.v                          ; yes             ; User Verilog HDL File        ; Z:/CST_351/Lab 4 TFT LCD/generic_top/my_ff.v                            ;         ;
; mux.v                            ; yes             ; User Verilog HDL File        ; Z:/CST_351/Lab 4 TFT LCD/generic_top/mux.v                              ;         ;
; TFT_Touch_Latch.v                ; yes             ; User Verilog HDL File        ; Z:/CST_351/Lab 4 TFT LCD/generic_top/TFT_Touch_Latch.v                  ;         ;
; TFT_Touch_Controller.v           ; yes             ; User Verilog HDL File        ; Z:/CST_351/Lab 4 TFT LCD/generic_top/TFT_Touch_Controller.v             ;         ;
; Shift_Reg_Touch.v                ; yes             ; User Verilog HDL File        ; Z:/CST_351/Lab 4 TFT LCD/generic_top/Shift_Reg_Touch.v                  ;         ;
; LED_Controller_Touch.v           ; yes             ; User Verilog HDL File        ; Z:/CST_351/Lab 4 TFT LCD/generic_top/LED_Controller_Touch.v             ;         ;
; Clock_Div_Touch.v                ; yes             ; User Verilog HDL File        ; Z:/CST_351/Lab 4 TFT LCD/generic_top/Clock_Div_Touch.v                  ;         ;
; FFI_Warrior_Overworld_Up2.v      ; yes             ; User Verilog HDL File        ; Z:/CST_351/Lab 4 TFT LCD/generic_top/FFI_Warrior_Overworld_Up2.v        ;         ;
; FFI_Warrior_Overworld_Up1.v      ; yes             ; User Verilog HDL File        ; Z:/CST_351/Lab 4 TFT LCD/generic_top/FFI_Warrior_Overworld_Up1.v        ;         ;
; FFI_Warrior_Overworld_Right2.v   ; yes             ; User Verilog HDL File        ; Z:/CST_351/Lab 4 TFT LCD/generic_top/FFI_Warrior_Overworld_Right2.v     ;         ;
; FFI_Warrior_Overworld_Right1.v   ; yes             ; User Verilog HDL File        ; Z:/CST_351/Lab 4 TFT LCD/generic_top/FFI_Warrior_Overworld_Right1.v     ;         ;
; FFI_Warrior_Overworld_Left2.v    ; yes             ; User Verilog HDL File        ; Z:/CST_351/Lab 4 TFT LCD/generic_top/FFI_Warrior_Overworld_Left2.v      ;         ;
; FFI_Warrior_Overworld_Left1.v    ; yes             ; User Verilog HDL File        ; Z:/CST_351/Lab 4 TFT LCD/generic_top/FFI_Warrior_Overworld_Left1.v      ;         ;
; FFI_Warrior_Overworld_Down2.v    ; yes             ; User Verilog HDL File        ; Z:/CST_351/Lab 4 TFT LCD/generic_top/FFI_Warrior_Overworld_Down2.v      ;         ;
; FFI_Warrior_Overworld_Down1.v    ; yes             ; User Verilog HDL File        ; Z:/CST_351/Lab 4 TFT LCD/generic_top/FFI_Warrior_Overworld_Down1.v      ;         ;
; State_Machine.v                  ; yes             ; User Verilog HDL File        ; Z:/CST_351/Lab 4 TFT LCD/generic_top/State_Machine.v                    ;         ;
; Shift_Reg.v                      ; yes             ; User Verilog HDL File        ; Z:/CST_351/Lab 4 TFT LCD/generic_top/Shift_Reg.v                        ;         ;
; Key_Controller.v                 ; yes             ; User Verilog HDL File        ; Z:/CST_351/Lab 4 TFT LCD/generic_top/Key_Controller.v                   ;         ;
; decoder.v                        ; yes             ; User Verilog HDL File        ; Z:/CST_351/Lab 4 TFT LCD/generic_top/decoder.v                          ;         ;
; GrassTile.v                      ; yes             ; User Verilog HDL File        ; Z:/CST_351/Lab 4 TFT LCD/generic_top/GrassTile.v                        ;         ;
; init.v                           ; yes             ; User Verilog HDL File        ; Z:/CST_351/Lab 4 TFT LCD/generic_top/init.v                             ;         ;
; sendByteSPI.v                    ; yes             ; User Verilog HDL File        ; Z:/CST_351/Lab 4 TFT LCD/generic_top/sendByteSPI.v                      ;         ;
; DrawLine.v                       ; yes             ; User Verilog HDL File        ; Z:/CST_351/Lab 4 TFT LCD/generic_top/DrawLine.v                         ;         ;
; PLL.v                            ; yes             ; User Wizard-Generated File   ; Z:/CST_351/Lab 4 TFT LCD/generic_top/PLL.v                              ;         ;
; LCDController.v                  ; yes             ; User Verilog HDL File        ; Z:/CST_351/Lab 4 TFT LCD/generic_top/LCDController.v                    ;         ;
; Sprite_Controller.v              ; yes             ; User Verilog HDL File        ; Z:/CST_351/Lab 4 TFT LCD/generic_top/Sprite_Controller.v                ;         ;
; InputController.v                ; yes             ; User Verilog HDL File        ; Z:/CST_351/Lab 4 TFT LCD/generic_top/InputController.v                  ;         ;
; Overworld.v                      ; yes             ; User Verilog HDL File        ; Z:/CST_351/Lab 4 TFT LCD/generic_top/Overworld.v                        ;         ;
; generic_top.v                    ; yes             ; Auto-Found Verilog HDL File  ; Z:/CST_351/Lab 4 TFT LCD/generic_top/generic_top.v                      ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; Z:/CST_351/Lab 4 TFT LCD/generic_top/db/pll_altpll.v                    ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_ld01.tdf           ; yes             ; Auto-Generated Megafunction  ; Z:/CST_351/Lab 4 TFT LCD/generic_top/db/altsyncram_ld01.tdf             ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_7dt.tdf                  ; yes             ; Auto-Generated Megafunction  ; Z:/CST_351/Lab 4 TFT LCD/generic_top/db/mult_7dt.tdf                    ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                             ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Estimated Total logic elements              ; 10,740                    ;
;                                             ;                           ;
; Total combinational functions               ; 10668                     ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 9594                      ;
;     -- 3 input functions                    ; 774                       ;
;     -- <=2 input functions                  ; 300                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 10465                     ;
;     -- arithmetic mode                      ; 203                       ;
;                                             ;                           ;
; Total registers                             ; 286                       ;
;     -- Dedicated logic registers            ; 286                       ;
;     -- I/O registers                        ; 0                         ;
;                                             ;                           ;
; I/O pins                                    ; 259                       ;
; Total memory bits                           ; 2048                      ;
; Embedded Multiplier 9-bit elements          ; 2                         ;
; Total PLLs                                  ; 1                         ;
;     -- PLLs                                 ; 1                         ;
;                                             ;                           ;
; Maximum fan-out node                        ; DrawLine:u4|colorCount[1] ;
; Maximum fan-out                             ; 4224                      ;
; Total fan-out                               ; 42502                     ;
; Average fan-out                             ; 3.67                      ;
+---------------------------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                             ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                 ; Library Name ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
; |generic_top                                   ; 10668 (13)        ; 286 (0)      ; 2048        ; 2            ; 0       ; 1         ; 259  ; 0            ; |generic_top                                                                                        ; work         ;
;    |DrawLine:u4|                               ; 154 (154)         ; 24 (24)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |generic_top|DrawLine:u4                                                                            ; work         ;
;       |lpm_mult:Mult0|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |generic_top|DrawLine:u4|lpm_mult:Mult0                                                             ; work         ;
;          |mult_7dt:auto_generated|             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |generic_top|DrawLine:u4|lpm_mult:Mult0|mult_7dt:auto_generated                                     ; work         ;
;    |InputController:u5|                        ; 80 (5)            ; 84 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|InputController:u5                                                                     ; work         ;
;       |Clock_Div_Touch:u20|                    ; 23 (23)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|InputController:u5|Clock_Div_Touch:u20                                                 ; work         ;
;       |Key_Controller:u13|                     ; 12 (12)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|InputController:u5|Key_Controller:u13                                                  ; work         ;
;       |LED_Controller_Touch:u23|               ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|InputController:u5|LED_Controller_Touch:u23                                            ; work         ;
;       |Shift_Reg:u11|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|InputController:u5|Shift_Reg:u11                                                       ; work         ;
;       |Shift_Reg_Touch:u22|                    ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|InputController:u5|Shift_Reg_Touch:u22                                                 ; work         ;
;       |State_Machine:u10|                      ; 7 (7)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|InputController:u5|State_Machine:u10                                                   ; work         ;
;       |TFT_Touch_Controller:u21|               ; 15 (15)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|InputController:u5|TFT_Touch_Controller:u21                                            ; work         ;
;       |TFT_Touch_Latch:u24|                    ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|InputController:u5|TFT_Touch_Latch:u24                                                 ; work         ;
;       |decoder:u12|                            ; 5 (5)             ; 2 (2)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|InputController:u5|decoder:u12                                                         ; work         ;
;          |altsyncram:WideOr1_rtl_0|            ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|InputController:u5|decoder:u12|altsyncram:WideOr1_rtl_0                                ; work         ;
;             |altsyncram_ld01:auto_generated|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|InputController:u5|decoder:u12|altsyncram:WideOr1_rtl_0|altsyncram_ld01:auto_generated ; work         ;
;    |PLL:PLL_inst|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|PLL:PLL_inst                                                                           ; work         ;
;       |altpll:altpll_component|                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|PLL:PLL_inst|altpll:altpll_component                                                   ; work         ;
;          |PLL_altpll:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|PLL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated                         ; work         ;
;    |Sprite_Controller:u0|                      ; 10198 (1)         ; 87 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|Sprite_Controller:u0                                                                   ; work         ;
;       |LCDController:u1|                       ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|Sprite_Controller:u0|LCDController:u1                                                  ; work         ;
;       |Overworld_Control:u2|                   ; 10191 (313)       ; 81 (81)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|Sprite_Controller:u0|Overworld_Control:u2                                              ; work         ;
;          |FFI_Warrior_Overworld_Down1:image1|  ; 1344 (1344)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|Sprite_Controller:u0|Overworld_Control:u2|FFI_Warrior_Overworld_Down1:image1           ; work         ;
;          |FFI_Warrior_Overworld_Down2:image2|  ; 1234 (1234)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|Sprite_Controller:u0|Overworld_Control:u2|FFI_Warrior_Overworld_Down2:image2           ; work         ;
;          |FFI_Warrior_Overworld_Left1:image3|  ; 1018 (1018)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|Sprite_Controller:u0|Overworld_Control:u2|FFI_Warrior_Overworld_Left1:image3           ; work         ;
;          |FFI_Warrior_Overworld_Left2:image4|  ; 1226 (1226)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|Sprite_Controller:u0|Overworld_Control:u2|FFI_Warrior_Overworld_Left2:image4           ; work         ;
;          |FFI_Warrior_Overworld_Right1:image7| ; 1158 (1158)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|Sprite_Controller:u0|Overworld_Control:u2|FFI_Warrior_Overworld_Right1:image7          ; work         ;
;          |FFI_Warrior_Overworld_Right2:image8| ; 1265 (1265)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|Sprite_Controller:u0|Overworld_Control:u2|FFI_Warrior_Overworld_Right2:image8          ; work         ;
;          |FFI_Warrior_Overworld_Up1:image5|    ; 1259 (1259)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|Sprite_Controller:u0|Overworld_Control:u2|FFI_Warrior_Overworld_Up1:image5             ; work         ;
;          |FFI_Warrior_Overworld_Up2:image6|    ; 1320 (1320)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|Sprite_Controller:u0|Overworld_Control:u2|FFI_Warrior_Overworld_Up2:image6             ; work         ;
;          |GrassTile:image0|                    ; 54 (54)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|Sprite_Controller:u0|Overworld_Control:u2|GrassTile:image0                             ; work         ;
;    |init:u3|                                   ; 158 (158)         ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|init:u3                                                                                ; work         ;
;    |pollREG:u32|                               ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|pollREG:u32                                                                            ; work         ;
;    |rngGenerator:u31|                          ; 20 (1)            ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31                                                                       ; work         ;
;       |mux:M[10]|                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31|mux:M[10]                                                             ; work         ;
;       |mux:M[11]|                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31|mux:M[11]                                                             ; work         ;
;       |mux:M[12]|                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31|mux:M[12]                                                             ; work         ;
;       |mux:M[13]|                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31|mux:M[13]                                                             ; work         ;
;       |mux:M[14]|                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31|mux:M[14]                                                             ; work         ;
;       |mux:M[15]|                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31|mux:M[15]                                                             ; work         ;
;       |mux:M[16]|                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31|mux:M[16]                                                             ; work         ;
;       |mux:M[17]|                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31|mux:M[17]                                                             ; work         ;
;       |mux:M[18]|                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31|mux:M[18]                                                             ; work         ;
;       |mux:M[19]|                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31|mux:M[19]                                                             ; work         ;
;       |mux:M[1]|                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31|mux:M[1]                                                              ; work         ;
;       |mux:M[2]|                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31|mux:M[2]                                                              ; work         ;
;       |mux:M[3]|                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31|mux:M[3]                                                              ; work         ;
;       |mux:M[4]|                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31|mux:M[4]                                                              ; work         ;
;       |mux:M[5]|                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31|mux:M[5]                                                              ; work         ;
;       |mux:M[6]|                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31|mux:M[6]                                                              ; work         ;
;       |mux:M[7]|                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31|mux:M[7]                                                              ; work         ;
;       |mux:M[8]|                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31|mux:M[8]                                                              ; work         ;
;       |mux:M[9]|                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31|mux:M[9]                                                              ; work         ;
;       |my_ff:F[0]|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31|my_ff:F[0]                                                            ; work         ;
;       |my_ff:F[10]|                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31|my_ff:F[10]                                                           ; work         ;
;       |my_ff:F[11]|                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31|my_ff:F[11]                                                           ; work         ;
;       |my_ff:F[12]|                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31|my_ff:F[12]                                                           ; work         ;
;       |my_ff:F[13]|                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31|my_ff:F[13]                                                           ; work         ;
;       |my_ff:F[14]|                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31|my_ff:F[14]                                                           ; work         ;
;       |my_ff:F[15]|                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31|my_ff:F[15]                                                           ; work         ;
;       |my_ff:F[16]|                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31|my_ff:F[16]                                                           ; work         ;
;       |my_ff:F[17]|                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31|my_ff:F[17]                                                           ; work         ;
;       |my_ff:F[18]|                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31|my_ff:F[18]                                                           ; work         ;
;       |my_ff:F[19]|                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31|my_ff:F[19]                                                           ; work         ;
;       |my_ff:F[1]|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31|my_ff:F[1]                                                            ; work         ;
;       |my_ff:F[2]|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31|my_ff:F[2]                                                            ; work         ;
;       |my_ff:F[3]|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31|my_ff:F[3]                                                            ; work         ;
;       |my_ff:F[4]|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31|my_ff:F[4]                                                            ; work         ;
;       |my_ff:F[5]|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31|my_ff:F[5]                                                            ; work         ;
;       |my_ff:F[6]|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31|my_ff:F[6]                                                            ; work         ;
;       |my_ff:F[7]|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31|my_ff:F[7]                                                            ; work         ;
;       |my_ff:F[8]|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31|my_ff:F[8]                                                            ; work         ;
;       |my_ff:F[9]|                             ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|rngGenerator:u31|my_ff:F[9]                                                            ; work         ;
;    |sendByteSPI:u2|                            ; 45 (45)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |generic_top|sendByteSPI:u2                                                                         ; work         ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------------------+
; Name                                                                                              ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                              ;
+---------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------------------+
; InputController:u5|decoder:u12|altsyncram:WideOr1_rtl_0|altsyncram_ld01:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 8            ; --           ; --           ; 2048 ; generic_top.generic_top0.rtl.mif ;
+---------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                  ;
+--------+--------------+---------+--------------+--------------+---------------------------+--------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance           ; IP Include File                            ;
+--------+--------------+---------+--------------+--------------+---------------------------+--------------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |generic_top|PLL:PLL_inst ; Z:/CST_351/Lab 4 TFT LCD/generic_top/PLL.v ;
+--------+--------------+---------+--------------+--------------+---------------------------+--------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |generic_top|InputController:u5|TFT_Touch_Controller:u21|State                                                                                                                                                        ;
+---------------------+---------------------+--------------+--------------+--------------+--------------+------------+--------------+-----------+-----------+---------------+------------+----------+----------+----------+-------------+
; Name                ; State.Initial_state ; State.Wait_5 ; State.Wait_4 ; State.Wait_3 ; State.Wait_2 ; State.Data ; State.Wait_1 ; State.PD0 ; State.PD1 ; State.SFR_DFR ; State.Mode ; State.A0 ; State.A1 ; State.A2 ; State.Start ;
+---------------------+---------------------+--------------+--------------+--------------+--------------+------------+--------------+-----------+-----------+---------------+------------+----------+----------+----------+-------------+
; State.Start         ; 0                   ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0         ; 0         ; 0             ; 0          ; 0        ; 0        ; 0        ; 0           ;
; State.A2            ; 0                   ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0         ; 0         ; 0             ; 0          ; 0        ; 0        ; 1        ; 1           ;
; State.A1            ; 0                   ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0         ; 0         ; 0             ; 0          ; 0        ; 1        ; 0        ; 1           ;
; State.A0            ; 0                   ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0         ; 0         ; 0             ; 0          ; 1        ; 0        ; 0        ; 1           ;
; State.Mode          ; 0                   ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0         ; 0         ; 0             ; 1          ; 0        ; 0        ; 0        ; 1           ;
; State.SFR_DFR       ; 0                   ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0         ; 0         ; 1             ; 0          ; 0        ; 0        ; 0        ; 1           ;
; State.PD1           ; 0                   ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0         ; 1         ; 0             ; 0          ; 0        ; 0        ; 0        ; 1           ;
; State.PD0           ; 0                   ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 1         ; 0         ; 0             ; 0          ; 0        ; 0        ; 0        ; 1           ;
; State.Wait_1        ; 0                   ; 0            ; 0            ; 0            ; 0            ; 0          ; 1            ; 0         ; 0         ; 0             ; 0          ; 0        ; 0        ; 0        ; 1           ;
; State.Data          ; 0                   ; 0            ; 0            ; 0            ; 0            ; 1          ; 0            ; 0         ; 0         ; 0             ; 0          ; 0        ; 0        ; 0        ; 1           ;
; State.Wait_2        ; 0                   ; 0            ; 0            ; 0            ; 1            ; 0          ; 0            ; 0         ; 0         ; 0             ; 0          ; 0        ; 0        ; 0        ; 1           ;
; State.Wait_3        ; 0                   ; 0            ; 0            ; 1            ; 0            ; 0          ; 0            ; 0         ; 0         ; 0             ; 0          ; 0        ; 0        ; 0        ; 1           ;
; State.Wait_4        ; 0                   ; 0            ; 1            ; 0            ; 0            ; 0          ; 0            ; 0         ; 0         ; 0             ; 0          ; 0        ; 0        ; 0        ; 1           ;
; State.Wait_5        ; 0                   ; 1            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0         ; 0         ; 0             ; 0          ; 0        ; 0        ; 0        ; 1           ;
; State.Initial_state ; 1                   ; 0            ; 0            ; 0            ; 0            ; 0          ; 0            ; 0         ; 0         ; 0             ; 0          ; 0        ; 0        ; 0        ; 1           ;
+---------------------+---------------------+--------------+--------------+--------------+--------------+------------+--------------+-----------+-----------+---------------+------------+----------+----------+----------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |generic_top|InputController:u5|State_Machine:u10|nstate                ;
+------------------+-----------------+---------------+-----------------+------------------+
; Name             ; nstate.stop_bit ; nstate.parity ; nstate.data_bit ; nstate.start_bit ;
+------------------+-----------------+---------------+-----------------+------------------+
; nstate.start_bit ; 0               ; 0             ; 0               ; 0                ;
; nstate.data_bit  ; 0               ; 0             ; 1               ; 1                ;
; nstate.parity    ; 0               ; 1             ; 0               ; 1                ;
; nstate.stop_bit  ; 1               ; 0             ; 0               ; 1                ;
+------------------+-----------------+---------------+-----------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |generic_top|sendByteSPI:u2|state                                                                               ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; state.bit1 ; state.bit2 ; state.bit3 ; state.bit4 ; state.bit5 ; state.bit6 ; state.bit7 ; state.init ; state.bit0 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; state.init ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state.bit7 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ; 0          ;
; state.bit6 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ; 0          ;
; state.bit5 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ; 0          ;
; state.bit4 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ; 0          ;
; state.bit3 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ;
; state.bit2 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ;
; state.bit1 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ;
; state.bit0 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |generic_top|Sprite_Controller:u0|Overworld_Control:u2|oldDir ;
+-----------+-----------+-----------+-----------+-------------------------------+
; Name      ; oldDir.11 ; oldDir.10 ; oldDir.01 ; oldDir.00                     ;
+-----------+-----------+-----------+-----------+-------------------------------+
; oldDir.00 ; 0         ; 0         ; 0         ; 0                             ;
; oldDir.01 ; 0         ; 0         ; 1         ; 1                             ;
; oldDir.10 ; 0         ; 1         ; 0         ; 1                             ;
; oldDir.11 ; 1         ; 0         ; 0         ; 1                             ;
+-----------+-----------+-----------+-----------+-------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |generic_top|Sprite_Controller:u0|LCDController:u1|state                                                   ;
+----------------------+----------------+----------------+-------------+----------------------+----------------+-------------+
; Name                 ; state.drawLine ; state.drawHold ; state.wait1 ; state.drawBackground ; state.initDisp ; state.start ;
+----------------------+----------------+----------------+-------------+----------------------+----------------+-------------+
; state.start          ; 0              ; 0              ; 0           ; 0                    ; 0              ; 0           ;
; state.initDisp       ; 0              ; 0              ; 0           ; 0                    ; 1              ; 1           ;
; state.drawBackground ; 0              ; 0              ; 0           ; 1                    ; 0              ; 1           ;
; state.wait1          ; 0              ; 0              ; 1           ; 0                    ; 0              ; 1           ;
; state.drawHold       ; 0              ; 1              ; 0           ; 0                    ; 0              ; 1           ;
; state.drawLine       ; 1              ; 0              ; 0           ; 0                    ; 0              ; 1           ;
+----------------------+----------------+----------------+-------------+----------------------+----------------+-------------+


+----------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                       ;
+-----------------------------------------------------------------+----------------------------------------+
; Register name                                                   ; Reason for Removal                     ;
+-----------------------------------------------------------------+----------------------------------------+
; InputController:u5|TFT_Touch_Controller:u21|State.Initial_state ; Lost fanout                            ;
; InputController:u5|TFT_Touch_Controller:u21|State~4             ; Lost fanout                            ;
; InputController:u5|TFT_Touch_Controller:u21|State~5             ; Lost fanout                            ;
; InputController:u5|TFT_Touch_Controller:u21|State~6             ; Lost fanout                            ;
; InputController:u5|TFT_Touch_Controller:u21|State~7             ; Lost fanout                            ;
; InputController:u5|State_Machine:u10|nstate~2                   ; Lost fanout                            ;
; InputController:u5|State_Machine:u10|nstate~3                   ; Lost fanout                            ;
; sendByteSPI:u2|state~2                                          ; Lost fanout                            ;
; sendByteSPI:u2|state~3                                          ; Lost fanout                            ;
; sendByteSPI:u2|state~4                                          ; Lost fanout                            ;
; Sprite_Controller:u0|Overworld_Control:u2|oldDir~2              ; Lost fanout                            ;
; Sprite_Controller:u0|Overworld_Control:u2|oldDir~3              ; Lost fanout                            ;
; Sprite_Controller:u0|LCDController:u1|state~2                   ; Lost fanout                            ;
; Sprite_Controller:u0|LCDController:u1|state~3                   ; Lost fanout                            ;
; Sprite_Controller:u0|LCDController:u1|state~4                   ; Lost fanout                            ;
; Sprite_Controller:u0|Overworld_Control:u2|oldDir.00             ; Lost fanout                            ;
; InputController:u5|State_Machine:u10|count[3]                   ; Stuck at GND due to stuck port data_in ;
; InputController:u5|TFT_Touch_Controller:u21|count[3]            ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 18                          ;                                        ;
+-----------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 286   ;
; Number of registers using Synchronous Clear  ; 24    ;
; Number of registers using Synchronous Load   ; 53    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 85    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                       ;
+----------------------------------------------+----------------------------------------------+------+
; Register Name                                ; Megafunction                                 ; Type ;
+----------------------------------------------+----------------------------------------------+------+
; InputController:u5|decoder:u12|ASCII[0..6,9] ; InputController:u5|decoder:u12|WideOr1_rtl_0 ; ROM  ;
+----------------------------------------------+----------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |generic_top|InputController:u5|TFT_Touch_Controller:u21|count[3] ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |generic_top|Sprite_Controller:u0|Overworld_Control:u2|count[12]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |generic_top|Sprite_Controller:u0|Overworld_Control:u2|WalkState  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |generic_top|DrawLine:u4|count[0]                                 ;
; 5:1                ; 23 bits   ; 69 LEs        ; 23 LEs               ; 46 LEs                 ; Yes        ; |generic_top|init:u3|rstCounter[5]                                ;
; 5:1                ; 9 bits    ; 27 LEs        ; 18 LEs               ; 9 LEs                  ; Yes        ; |generic_top|init:u3|dOut[7]                                      ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |generic_top|init:u3|count[5]                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |generic_top|Sprite_Controller:u0|Overworld_Control:u2|originX[0] ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |generic_top|Sprite_Controller:u0|Overworld_Control:u2|originY[0] ;
; 6:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |generic_top|Sprite_Controller:u0|Overworld_Control:u2|y2[7]      ;
; 13:1               ; 9 bits    ; 72 LEs        ; 54 LEs               ; 18 LEs                 ; Yes        ; |generic_top|Sprite_Controller:u0|Overworld_Control:u2|color[0]   ;
; 13:1               ; 7 bits    ; 56 LEs        ; 42 LEs               ; 14 LEs                 ; Yes        ; |generic_top|Sprite_Controller:u0|Overworld_Control:u2|color[1]   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |generic_top|Sprite_Controller:u0|Overworld_Control:u2|oldDir     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for InputController:u5|decoder:u12|altsyncram:WideOr1_rtl_0|altsyncram_ld01:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:PLL_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK1_MULTIPLY_BY              ; 8                     ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 5000                  ; Signed Integer            ;
; CLK1_DIVIDE_BY                ; 25                    ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 2                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 75                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sprite_Controller:u0|LCDController:u1 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; start          ; 0     ; Signed Integer                                            ;
; initDisp       ; 1     ; Signed Integer                                            ;
; drawBackground ; 2     ; Signed Integer                                            ;
; wait1          ; 3     ; Signed Integer                                            ;
; drawHold       ; 4     ; Signed Integer                                            ;
; drawLine       ; 5     ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sendByteSPI:u2 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; init           ; 0000  ; Unsigned Binary                    ;
; bit7           ; 0001  ; Unsigned Binary                    ;
; bit6           ; 0010  ; Unsigned Binary                    ;
; bit5           ; 0011  ; Unsigned Binary                    ;
; bit4           ; 0100  ; Unsigned Binary                    ;
; bit3           ; 0101  ; Unsigned Binary                    ;
; bit2           ; 0110  ; Unsigned Binary                    ;
; bit1           ; 0111  ; Unsigned Binary                    ;
; bit0           ; 1000  ; Unsigned Binary                    ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: InputController:u5|decoder:u12|altsyncram:WideOr1_rtl_0 ;
+------------------------------------+----------------------------------+----------------------------------+
; Parameter Name                     ; Value                            ; Type                             ;
+------------------------------------+----------------------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                          ;
; OPERATION_MODE                     ; ROM                              ; Untyped                          ;
; WIDTH_A                            ; 8                                ; Untyped                          ;
; WIDTHAD_A                          ; 8                                ; Untyped                          ;
; NUMWORDS_A                         ; 256                              ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                          ;
; WIDTH_B                            ; 1                                ; Untyped                          ;
; WIDTHAD_B                          ; 1                                ; Untyped                          ;
; NUMWORDS_B                         ; 1                                ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                                ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                          ;
; BYTE_SIZE                          ; 8                                ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                          ;
; INIT_FILE                          ; generic_top.generic_top0.rtl.mif ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                           ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                           ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                     ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_ld01                  ; Untyped                          ;
+------------------------------------+----------------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DrawLine:u4|lpm_mult:Mult0         ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 16           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 32           ; Untyped             ;
; LPM_WIDTHR                                     ; 32           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; PLL:PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                    ;
+-------------------------------------------+---------------------------------------------------------+
; Name                                      ; Value                                                   ;
+-------------------------------------------+---------------------------------------------------------+
; Number of entity instances                ; 1                                                       ;
; Entity Instance                           ; InputController:u5|decoder:u12|altsyncram:WideOr1_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 8                                                       ;
;     -- NUMWORDS_A                         ; 256                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
+-------------------------------------------+---------------------------------------------------------+


+--------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                     ;
+---------------------------------------+----------------------------+
; Name                                  ; Value                      ;
+---------------------------------------+----------------------------+
; Number of entity instances            ; 1                          ;
; Entity Instance                       ; DrawLine:u4|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                         ;
;     -- LPM_WIDTHB                     ; 16                         ;
;     -- LPM_WIDTHP                     ; 32                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                         ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
+---------------------------------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rngGenerator:u31"                                                                                                                                                                     ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; seed     ; Input ; Warning  ; Input port expression (5 bits) is smaller than the input port (20 bits) it drives.  Extra input bit(s) "seed[19..5]" will be connected to GND.                                     ;
; seed[19] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; seed[18] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; seed[17] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; seed[16] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; seed[15] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "InputController:u5|TFT_Touch_Latch:u24"                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; LEDR ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; LEDG ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "InputController:u5|decoder:u12"                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; data_en ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DrawLine:u4"                                                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; colorCount[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sprite_Controller:u0|Overworld_Control:u2|FFI_Warrior_Overworld_Right2:image8"                                                                                                     ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pixel ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (17 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sprite_Controller:u0|Overworld_Control:u2|FFI_Warrior_Overworld_Right1:image7"                                                                                                     ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pixel ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (17 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sprite_Controller:u0|Overworld_Control:u2|FFI_Warrior_Overworld_Up2:image6"                                                                                                        ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pixel ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (17 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sprite_Controller:u0|Overworld_Control:u2|FFI_Warrior_Overworld_Up1:image5"                                                                                                        ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pixel ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (17 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sprite_Controller:u0|Overworld_Control:u2|FFI_Warrior_Overworld_Left2:image4"                                                                                                      ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pixel ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (17 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sprite_Controller:u0|Overworld_Control:u2|FFI_Warrior_Overworld_Left1:image3"                                                                                                      ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pixel ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (17 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sprite_Controller:u0|Overworld_Control:u2|FFI_Warrior_Overworld_Down2:image2"                                                                                                      ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pixel ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (17 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sprite_Controller:u0|Overworld_Control:u2|FFI_Warrior_Overworld_Down1:image1"                                                                                                      ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pixel ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (17 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sprite_Controller:u0|Overworld_Control:u2|GrassTile:image0"                                                                                                                                 ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pixel         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (17 bits) it drives.  The 15 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; pixel[16..15] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+---------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL:PLL_inst"                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; c2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:28     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Jun 02 12:57:43 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off generic_top -c generic_top
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rnggenerator.v
    Info (12023): Found entity 1: rngGenerator
Info (12021): Found 1 design units, including 1 entities, in source file pollreg.v
    Info (12023): Found entity 1: pollREG
Info (12021): Found 1 design units, including 1 entities, in source file my_ff.v
    Info (12023): Found entity 1: my_ff
Warning (12090): Entity "mux" obtained from "mux.v" instead of from Quartus II megafunction library
Info (12021): Found 1 design units, including 1 entities, in source file mux.v
    Info (12023): Found entity 1: mux
Info (12021): Found 1 design units, including 1 entities, in source file tft_touch_latch.v
    Info (12023): Found entity 1: TFT_Touch_Latch
Info (12021): Found 1 design units, including 1 entities, in source file tft_touch_controller.v
    Info (12023): Found entity 1: TFT_Touch_Controller
Info (12021): Found 1 design units, including 1 entities, in source file shift_reg_touch.v
    Info (12023): Found entity 1: Shift_Reg_Touch
Info (12021): Found 1 design units, including 1 entities, in source file led_controller_touch.v
    Info (12023): Found entity 1: LED_Controller_Touch
Info (12021): Found 1 design units, including 1 entities, in source file clock_div_touch.v
    Info (12023): Found entity 1: Clock_Div_Touch
Info (12021): Found 1 design units, including 1 entities, in source file ffi_warrior_overworld_up2.v
    Info (12023): Found entity 1: FFI_Warrior_Overworld_Up2
Info (12021): Found 1 design units, including 1 entities, in source file ffi_warrior_overworld_up1.v
    Info (12023): Found entity 1: FFI_Warrior_Overworld_Up1
Info (12021): Found 1 design units, including 1 entities, in source file ffi_warrior_overworld_right2.v
    Info (12023): Found entity 1: FFI_Warrior_Overworld_Right2
Info (12021): Found 1 design units, including 1 entities, in source file ffi_warrior_overworld_right1.v
    Info (12023): Found entity 1: FFI_Warrior_Overworld_Right1
Info (12021): Found 1 design units, including 1 entities, in source file ffi_warrior_overworld_left2.v
    Info (12023): Found entity 1: FFI_Warrior_Overworld_Left2
Info (12021): Found 1 design units, including 1 entities, in source file ffi_warrior_overworld_left1.v
    Info (12023): Found entity 1: FFI_Warrior_Overworld_Left1
Info (12021): Found 1 design units, including 1 entities, in source file ffi_warrior_overworld_down2.v
    Info (12023): Found entity 1: FFI_Warrior_Overworld_Down2
Info (12021): Found 1 design units, including 1 entities, in source file ffi_warrior_overworld_down1.v
    Info (12023): Found entity 1: FFI_Warrior_Overworld_Down1
Info (12021): Found 1 design units, including 1 entities, in source file state_machine.v
    Info (12023): Found entity 1: State_Machine
Info (12021): Found 1 design units, including 1 entities, in source file shift_reg.v
    Info (12023): Found entity 1: Shift_Reg
Info (12021): Found 1 design units, including 1 entities, in source file key_controller.v
    Info (12023): Found entity 1: Key_Controller
Info (12021): Found 1 design units, including 1 entities, in source file decoder.v
    Info (12023): Found entity 1: decoder
Info (12021): Found 1 design units, including 1 entities, in source file grasstile.v
    Info (12023): Found entity 1: GrassTile
Info (12021): Found 1 design units, including 1 entities, in source file init.v
    Info (12023): Found entity 1: init
Info (12021): Found 1 design units, including 1 entities, in source file sendbytespi.v
    Info (12023): Found entity 1: sendByteSPI
Info (12021): Found 1 design units, including 1 entities, in source file drawline.v
    Info (12023): Found entity 1: DrawLine
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL
Info (12021): Found 1 design units, including 1 entities, in source file lcdcontroller.v
    Info (12023): Found entity 1: LCDController
Info (12021): Found 1 design units, including 1 entities, in source file sprite_controller.v
    Info (12023): Found entity 1: Sprite_Controller
Info (12021): Found 1 design units, including 1 entities, in source file inputcontroller.v
    Info (12023): Found entity 1: InputController
Info (12021): Found 1 design units, including 1 entities, in source file overworld.v
    Info (12023): Found entity 1: Overworld_Control
Warning (12125): Using design file generic_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: generic_top
Info (12127): Elaborating entity "generic_top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at generic_top.v(231): truncated value with size 32 to match size of target (1)
Warning (10034): Output port "LEDG[7..2]" at generic_top.v(14) has no driver
Warning (10034): Output port "LEDR[9..4]" at generic_top.v(15) has no driver
Warning (10034): Output port "HEX0" at generic_top.v(24) has no driver
Warning (10034): Output port "HEX1" at generic_top.v(25) has no driver
Warning (10034): Output port "HEX2" at generic_top.v(26) has no driver
Warning (10034): Output port "HEX3" at generic_top.v(27) has no driver
Warning (10034): Output port "HEX4" at generic_top.v(28) has no driver
Warning (10034): Output port "HEX5" at generic_top.v(29) has no driver
Warning (10034): Output port "HEX6" at generic_top.v(30) has no driver
Warning (10034): Output port "HEX7" at generic_top.v(31) has no driver
Warning (10034): Output port "DRAM_ADDR" at generic_top.v(54) has no driver
Warning (10034): Output port "DRAM_BA" at generic_top.v(55) has no driver
Warning (10034): Output port "DRAM_DQM" at generic_top.v(61) has no driver
Warning (10034): Output port "FL_ADDR" at generic_top.v(66) has no driver
Warning (10034): Output port "LCD_BLON" at generic_top.v(34) has no driver
Warning (10034): Output port "LCD_EN" at generic_top.v(36) has no driver
Warning (10034): Output port "LCD_ON" at generic_top.v(37) has no driver
Warning (10034): Output port "LCD_RS" at generic_top.v(38) has no driver
Warning (10034): Output port "LCD_RW" at generic_top.v(39) has no driver
Warning (10034): Output port "UART_RTS" at generic_top.v(43) has no driver
Warning (10034): Output port "UART_TXD" at generic_top.v(45) has no driver
Warning (10034): Output port "DRAM_CAS_N" at generic_top.v(56) has no driver
Warning (10034): Output port "DRAM_CKE" at generic_top.v(57) has no driver
Warning (10034): Output port "DRAM_CLK" at generic_top.v(58) has no driver
Warning (10034): Output port "DRAM_CS_N" at generic_top.v(59) has no driver
Warning (10034): Output port "DRAM_RAS_N" at generic_top.v(62) has no driver
Warning (10034): Output port "DRAM_WE_N" at generic_top.v(63) has no driver
Warning (10034): Output port "FL_CE_N" at generic_top.v(67) has no driver
Warning (10034): Output port "FL_OE_N" at generic_top.v(69) has no driver
Warning (10034): Output port "FL_RST_N" at generic_top.v(70) has no driver
Warning (10034): Output port "FL_WE_N" at generic_top.v(72) has no driver
Warning (10034): Output port "FL_WP_N" at generic_top.v(73) has no driver
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:PLL_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:PLL_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "PLL:PLL_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "PLL:PLL_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "75"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "8"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "5000"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated"
Info (12128): Elaborating entity "Sprite_Controller" for hierarchy "Sprite_Controller:u0"
Info (12128): Elaborating entity "LCDController" for hierarchy "Sprite_Controller:u0|LCDController:u1"
Info (12128): Elaborating entity "Overworld_Control" for hierarchy "Sprite_Controller:u0|Overworld_Control:u2"
Info (12128): Elaborating entity "GrassTile" for hierarchy "Sprite_Controller:u0|Overworld_Control:u2|GrassTile:image0"
Warning (10030): Net "image.data_a" at GrassTile.v(29) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "image.waddr_a" at GrassTile.v(29) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "image.we_a" at GrassTile.v(29) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "FFI_Warrior_Overworld_Down1" for hierarchy "Sprite_Controller:u0|Overworld_Control:u2|FFI_Warrior_Overworld_Down1:image1"
Warning (10030): Net "image.data_a" at FFI_Warrior_Overworld_Down1.v(47) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "image.waddr_a" at FFI_Warrior_Overworld_Down1.v(47) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "image.we_a" at FFI_Warrior_Overworld_Down1.v(47) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "FFI_Warrior_Overworld_Down2" for hierarchy "Sprite_Controller:u0|Overworld_Control:u2|FFI_Warrior_Overworld_Down2:image2"
Warning (10030): Net "image.data_a" at FFI_Warrior_Overworld_Down2.v(47) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "image.waddr_a" at FFI_Warrior_Overworld_Down2.v(47) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "image.we_a" at FFI_Warrior_Overworld_Down2.v(47) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "FFI_Warrior_Overworld_Left1" for hierarchy "Sprite_Controller:u0|Overworld_Control:u2|FFI_Warrior_Overworld_Left1:image3"
Warning (10030): Net "image.data_a" at FFI_Warrior_Overworld_Left1.v(46) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "image.waddr_a" at FFI_Warrior_Overworld_Left1.v(46) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "image.we_a" at FFI_Warrior_Overworld_Left1.v(46) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "FFI_Warrior_Overworld_Left2" for hierarchy "Sprite_Controller:u0|Overworld_Control:u2|FFI_Warrior_Overworld_Left2:image4"
Warning (10030): Net "image.data_a" at FFI_Warrior_Overworld_Left2.v(47) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "image.waddr_a" at FFI_Warrior_Overworld_Left2.v(47) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "image.we_a" at FFI_Warrior_Overworld_Left2.v(47) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "FFI_Warrior_Overworld_Up1" for hierarchy "Sprite_Controller:u0|Overworld_Control:u2|FFI_Warrior_Overworld_Up1:image5"
Warning (10030): Net "image.data_a" at FFI_Warrior_Overworld_Up1.v(46) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "image.waddr_a" at FFI_Warrior_Overworld_Up1.v(46) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "image.we_a" at FFI_Warrior_Overworld_Up1.v(46) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "FFI_Warrior_Overworld_Up2" for hierarchy "Sprite_Controller:u0|Overworld_Control:u2|FFI_Warrior_Overworld_Up2:image6"
Warning (10030): Net "image.data_a" at FFI_Warrior_Overworld_Up2.v(47) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "image.waddr_a" at FFI_Warrior_Overworld_Up2.v(47) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "image.we_a" at FFI_Warrior_Overworld_Up2.v(47) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "FFI_Warrior_Overworld_Right1" for hierarchy "Sprite_Controller:u0|Overworld_Control:u2|FFI_Warrior_Overworld_Right1:image7"
Warning (10030): Net "image.data_a" at FFI_Warrior_Overworld_Right1.v(46) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "image.waddr_a" at FFI_Warrior_Overworld_Right1.v(46) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "image.we_a" at FFI_Warrior_Overworld_Right1.v(46) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "FFI_Warrior_Overworld_Right2" for hierarchy "Sprite_Controller:u0|Overworld_Control:u2|FFI_Warrior_Overworld_Right2:image8"
Warning (10030): Net "image.data_a" at FFI_Warrior_Overworld_Right2.v(47) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "image.waddr_a" at FFI_Warrior_Overworld_Right2.v(47) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "image.we_a" at FFI_Warrior_Overworld_Right2.v(47) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "sendByteSPI" for hierarchy "sendByteSPI:u2"
Info (12128): Elaborating entity "init" for hierarchy "init:u3"
Info (12128): Elaborating entity "DrawLine" for hierarchy "DrawLine:u4"
Info (12128): Elaborating entity "InputController" for hierarchy "InputController:u5"
Info (12128): Elaborating entity "State_Machine" for hierarchy "InputController:u5|State_Machine:u10"
Info (12128): Elaborating entity "Shift_Reg" for hierarchy "InputController:u5|Shift_Reg:u11"
Info (12128): Elaborating entity "decoder" for hierarchy "InputController:u5|decoder:u12"
Info (12128): Elaborating entity "Key_Controller" for hierarchy "InputController:u5|Key_Controller:u13"
Info (12128): Elaborating entity "Clock_Div_Touch" for hierarchy "InputController:u5|Clock_Div_Touch:u20"
Info (12128): Elaborating entity "TFT_Touch_Controller" for hierarchy "InputController:u5|TFT_Touch_Controller:u21"
Warning (10235): Verilog HDL Always Construct warning at TFT_Touch_Controller.v(70): variable "xy_counter" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at TFT_Touch_Controller.v(106): variable "xy_counter" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "Shift_Reg_Touch" for hierarchy "InputController:u5|Shift_Reg_Touch:u22"
Info (12128): Elaborating entity "LED_Controller_Touch" for hierarchy "InputController:u5|LED_Controller_Touch:u23"
Info (12128): Elaborating entity "TFT_Touch_Latch" for hierarchy "InputController:u5|TFT_Touch_Latch:u24"
Info (12128): Elaborating entity "rngGenerator" for hierarchy "rngGenerator:u31"
Info (12128): Elaborating entity "my_ff" for hierarchy "rngGenerator:u31|my_ff:F[0]"
Info (12128): Elaborating entity "mux" for hierarchy "rngGenerator:u31|mux:M[0]"
Info (12128): Elaborating entity "pollREG" for hierarchy "pollREG:u32"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "Sprite_Controller:u0|Overworld_Control:u2|GrassTile:image0|image" is uninferred due to asynchronous read logic
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (1020) in the Memory Initialization File "Z:/CST_351/Lab 4 TFT LCD/generic_top/db/generic_top.ram0_FFI_Warrior_Overworld_Right1_9a3b3f1f.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (2048) in the design file differs from memory depth (1054) in the Memory Initialization File "Z:/CST_351/Lab 4 TFT LCD/generic_top/db/generic_top.ram0_FFI_Warrior_Overworld_Right2_9a3b3f1e.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (1020) in the Memory Initialization File "Z:/CST_351/Lab 4 TFT LCD/generic_top/db/generic_top.ram0_FFI_Warrior_Overworld_Up1_6ed31cbc.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (2048) in the design file differs from memory depth (1054) in the Memory Initialization File "Z:/CST_351/Lab 4 TFT LCD/generic_top/db/generic_top.ram0_FFI_Warrior_Overworld_Down1_1140b428.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (1020) in the Memory Initialization File "Z:/CST_351/Lab 4 TFT LCD/generic_top/db/generic_top.ram0_FFI_Warrior_Overworld_Left1_a78b2bdc.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (2048) in the design file differs from memory depth (1054) in the Memory Initialization File "Z:/CST_351/Lab 4 TFT LCD/generic_top/db/generic_top.ram0_FFI_Warrior_Overworld_Left2_a78b2bdd.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (2048) in the design file differs from memory depth (1054) in the Memory Initialization File "Z:/CST_351/Lab 4 TFT LCD/generic_top/db/generic_top.ram0_FFI_Warrior_Overworld_Down2_1140b42f.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (2048) in the design file differs from memory depth (1054) in the Memory Initialization File "Z:/CST_351/Lab 4 TFT LCD/generic_top/db/generic_top.ram0_FFI_Warrior_Overworld_Up2_6ed31cbd.hdl.mif" -- setting initial value for remaining addresses to 0
Info (19000): Inferred 1 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "InputController:u5|decoder:u12|WideOr1_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to generic_top.generic_top0.rtl.mif
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "DrawLine:u4|Mult0"
Info (12130): Elaborated megafunction instantiation "InputController:u5|decoder:u12|altsyncram:WideOr1_rtl_0"
Info (12133): Instantiated megafunction "InputController:u5|decoder:u12|altsyncram:WideOr1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "generic_top.generic_top0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ld01.tdf
    Info (12023): Found entity 1: altsyncram_ld01
Info (12130): Elaborated megafunction instantiation "DrawLine:u4|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "DrawLine:u4|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt
Warning (12241): 11 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[1]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[3]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[5]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[7]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[33]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[35]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "PS2_CLK" has no driver
    Warning (13040): Bidir "PS2_DAT" has no driver
    Warning (13040): Bidir "GPIO[34]" has no driver
    Warning (13040): Bidir "LCD_DATA[0]" has no driver
    Warning (13040): Bidir "LCD_DATA[1]" has no driver
    Warning (13040): Bidir "LCD_DATA[2]" has no driver
    Warning (13040): Bidir "LCD_DATA[3]" has no driver
    Warning (13040): Bidir "LCD_DATA[4]" has no driver
    Warning (13040): Bidir "LCD_DATA[5]" has no driver
    Warning (13040): Bidir "LCD_DATA[6]" has no driver
    Warning (13040): Bidir "LCD_DATA[7]" has no driver
    Warning (13040): Bidir "PS2_CLK2" has no driver
    Warning (13040): Bidir "PS2_DAT2" has no driver
    Warning (13040): Bidir "DRAM_DQ[0]" has no driver
    Warning (13040): Bidir "DRAM_DQ[1]" has no driver
    Warning (13040): Bidir "DRAM_DQ[2]" has no driver
    Warning (13040): Bidir "DRAM_DQ[3]" has no driver
    Warning (13040): Bidir "DRAM_DQ[4]" has no driver
    Warning (13040): Bidir "DRAM_DQ[5]" has no driver
    Warning (13040): Bidir "DRAM_DQ[6]" has no driver
    Warning (13040): Bidir "DRAM_DQ[7]" has no driver
    Warning (13040): Bidir "DRAM_DQ[8]" has no driver
    Warning (13040): Bidir "DRAM_DQ[9]" has no driver
    Warning (13040): Bidir "DRAM_DQ[10]" has no driver
    Warning (13040): Bidir "DRAM_DQ[11]" has no driver
    Warning (13040): Bidir "DRAM_DQ[12]" has no driver
    Warning (13040): Bidir "DRAM_DQ[13]" has no driver
    Warning (13040): Bidir "DRAM_DQ[14]" has no driver
    Warning (13040): Bidir "DRAM_DQ[15]" has no driver
    Warning (13040): Bidir "DRAM_DQ[16]" has no driver
    Warning (13040): Bidir "DRAM_DQ[17]" has no driver
    Warning (13040): Bidir "DRAM_DQ[18]" has no driver
    Warning (13040): Bidir "DRAM_DQ[19]" has no driver
    Warning (13040): Bidir "DRAM_DQ[20]" has no driver
    Warning (13040): Bidir "DRAM_DQ[21]" has no driver
    Warning (13040): Bidir "DRAM_DQ[22]" has no driver
    Warning (13040): Bidir "DRAM_DQ[23]" has no driver
    Warning (13040): Bidir "DRAM_DQ[24]" has no driver
    Warning (13040): Bidir "DRAM_DQ[25]" has no driver
    Warning (13040): Bidir "DRAM_DQ[26]" has no driver
    Warning (13040): Bidir "DRAM_DQ[27]" has no driver
    Warning (13040): Bidir "DRAM_DQ[28]" has no driver
    Warning (13040): Bidir "DRAM_DQ[29]" has no driver
    Warning (13040): Bidir "DRAM_DQ[30]" has no driver
    Warning (13040): Bidir "DRAM_DQ[31]" has no driver
    Warning (13040): Bidir "FL_DQ[0]" has no driver
    Warning (13040): Bidir "FL_DQ[1]" has no driver
    Warning (13040): Bidir "FL_DQ[2]" has no driver
    Warning (13040): Bidir "FL_DQ[3]" has no driver
    Warning (13040): Bidir "FL_DQ[4]" has no driver
    Warning (13040): Bidir "FL_DQ[5]" has no driver
    Warning (13040): Bidir "FL_DQ[6]" has no driver
    Warning (13040): Bidir "FL_DQ[7]" has no driver
    Warning (13040): Bidir "GPIO[0]" has no driver
    Warning (13040): Bidir "GPIO[2]" has no driver
    Warning (13040): Bidir "GPIO[4]" has no driver
    Warning (13040): Bidir "GPIO[6]" has no driver
    Warning (13040): Bidir "GPIO[8]" has no driver
    Warning (13040): Bidir "GPIO[9]" has no driver
    Warning (13040): Bidir "GPIO[10]" has no driver
    Warning (13040): Bidir "GPIO[11]" has no driver
    Warning (13040): Bidir "GPIO[12]" has no driver
    Warning (13040): Bidir "GPIO[13]" has no driver
    Warning (13040): Bidir "GPIO[14]" has no driver
    Warning (13040): Bidir "GPIO[15]" has no driver
    Warning (13040): Bidir "GPIO[16]" has no driver
    Warning (13040): Bidir "GPIO[17]" has no driver
    Warning (13040): Bidir "GPIO[18]" has no driver
    Warning (13040): Bidir "GPIO[19]" has no driver
    Warning (13040): Bidir "GPIO[20]" has no driver
    Warning (13040): Bidir "GPIO[21]" has no driver
    Warning (13040): Bidir "GPIO[22]" has no driver
    Warning (13040): Bidir "GPIO[23]" has no driver
    Warning (13040): Bidir "GPIO[24]" has no driver
    Warning (13040): Bidir "GPIO[25]" has no driver
    Warning (13040): Bidir "GPIO[26]" has no driver
    Warning (13040): Bidir "GPIO[27]" has no driver
    Warning (13040): Bidir "GPIO[28]" has no driver
    Warning (13040): Bidir "GPIO[29]" has no driver
    Warning (13040): Bidir "GPIO[30]" has no driver
    Warning (13040): Bidir "GPIO[31]" has no driver
    Warning (13040): Bidir "GPIO[32]" has no driver
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO[1]~synth"
    Warning (13010): Node "GPIO[3]~synth"
    Warning (13010): Node "GPIO[5]~synth"
    Warning (13010): Node "GPIO[7]~synth"
    Warning (13010): Node "GPIO[33]~synth"
    Warning (13010): Node "GPIO[35]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at GND
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at GND
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "UART_RTS" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_WP_N" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 16 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "PLL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected
Warning (21074): Design contains 26 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "UART_CTS"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "FL_RY"
Info (21057): Implemented 11011 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 28 input pins
    Info (21059): Implemented 143 output pins
    Info (21060): Implemented 88 bidirectional pins
    Info (21061): Implemented 10741 logic cells
    Info (21064): Implemented 8 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 327 warnings
    Info: Peak virtual memory: 427 megabytes
    Info: Processing ended: Tue Jun 02 12:59:20 2015
    Info: Elapsed time: 00:01:37
    Info: Total CPU time (on all processors): 00:01:31


