Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Fri Aug 14 18:20:20 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 99 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 79 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.085        0.000                      0                 2539        0.042        0.000                      0                 2539        3.225        0.000                       0                   946  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.085        0.000                      0                 2539        0.042        0.000                      0                 2539        3.225        0.000                       0                   946  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 fsm5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 1.114ns (29.109%)  route 2.713ns (70.891%))
  Logic Levels:           9  (CARRY8=4 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1009, unset)         0.035     0.035    fsm5/clk
    SLICE_X41Y129        FDRE                                         r  fsm5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y129        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm5/out_reg[0]/Q
                         net (fo=84, routed)          0.342     0.474    fsm5/fsm5_out[0]
    SLICE_X41Y127        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     0.536 f  fsm5/z_int0_addr0[3]_INST_0_i_4/O
                         net (fo=109, routed)         0.348     0.884    fsm4/out_reg[0]_7
    SLICE_X43Y130        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.147     1.031 f  fsm4/running_i_2/O
                         net (fo=140, routed)         0.489     1.520    add2/dividend_reg[31]_i_28_0
    SLICE_X45Y123        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     1.698 r  add2/dividend[7]_i_33/O
                         net (fo=1, routed)           0.018     1.716    add2/dividend[7]_i_33_n_1
    SLICE_X45Y123        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     1.954 r  add2/dividend_reg[7]_i_18/CO[7]
                         net (fo=1, routed)           0.028     1.982    add2/dividend_reg[7]_i_18_n_1
    SLICE_X45Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.005 r  add2/dividend_reg[15]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.033    add2/dividend_reg[15]_i_18_n_1
    SLICE_X45Y125        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.056 r  add2/dividend_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.084    add2/dividend_reg[23]_i_18_n_1
    SLICE_X45Y126        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     2.213 f  add2/dividend_reg[31]_i_28/O[6]
                         net (fo=2, routed)           0.477     2.690    r_int_read2_0/out[30]
    SLICE_X46Y124        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     2.869 f  r_int_read2_0/out[31]_i_3/O
                         net (fo=3, routed)           0.108     2.977    r_int_read2_0/out[31]_i_3_n_1
    SLICE_X46Y123        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     3.015 r  r_int_read2_0/out[31]_i_2/O
                         net (fo=32, routed)          0.847     3.862    div_pipe0/out_reg[31]_1
    SLICE_X45Y148        FDRE                                         r  div_pipe0/out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1009, unset)         0.026     7.026    div_pipe0/clk
    SLICE_X45Y148        FDRE                                         r  div_pipe0/out_reg[12]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X45Y148        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.044     6.947    div_pipe0/out_reg[12]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -3.862    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 fsm5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 1.114ns (29.101%)  route 2.714ns (70.899%))
  Logic Levels:           9  (CARRY8=4 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1009, unset)         0.035     0.035    fsm5/clk
    SLICE_X41Y129        FDRE                                         r  fsm5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y129        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm5/out_reg[0]/Q
                         net (fo=84, routed)          0.342     0.474    fsm5/fsm5_out[0]
    SLICE_X41Y127        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     0.536 f  fsm5/z_int0_addr0[3]_INST_0_i_4/O
                         net (fo=109, routed)         0.348     0.884    fsm4/out_reg[0]_7
    SLICE_X43Y130        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.147     1.031 f  fsm4/running_i_2/O
                         net (fo=140, routed)         0.489     1.520    add2/dividend_reg[31]_i_28_0
    SLICE_X45Y123        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     1.698 r  add2/dividend[7]_i_33/O
                         net (fo=1, routed)           0.018     1.716    add2/dividend[7]_i_33_n_1
    SLICE_X45Y123        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     1.954 r  add2/dividend_reg[7]_i_18/CO[7]
                         net (fo=1, routed)           0.028     1.982    add2/dividend_reg[7]_i_18_n_1
    SLICE_X45Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.005 r  add2/dividend_reg[15]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.033    add2/dividend_reg[15]_i_18_n_1
    SLICE_X45Y125        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.056 r  add2/dividend_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.084    add2/dividend_reg[23]_i_18_n_1
    SLICE_X45Y126        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     2.213 f  add2/dividend_reg[31]_i_28/O[6]
                         net (fo=2, routed)           0.477     2.690    r_int_read2_0/out[30]
    SLICE_X46Y124        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     2.869 f  r_int_read2_0/out[31]_i_3/O
                         net (fo=3, routed)           0.108     2.977    r_int_read2_0/out[31]_i_3_n_1
    SLICE_X46Y123        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     3.015 r  r_int_read2_0/out[31]_i_2/O
                         net (fo=32, routed)          0.848     3.863    div_pipe0/out_reg[31]_1
    SLICE_X45Y148        FDRE                                         r  div_pipe0/out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1009, unset)         0.026     7.026    div_pipe0/clk
    SLICE_X45Y148        FDRE                                         r  div_pipe0/out_reg[15]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X45Y148        FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.043     6.948    div_pipe0/out_reg[15]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -3.863    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 fsm5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 1.114ns (29.109%)  route 2.713ns (70.891%))
  Logic Levels:           9  (CARRY8=4 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1009, unset)         0.035     0.035    fsm5/clk
    SLICE_X41Y129        FDRE                                         r  fsm5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y129        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm5/out_reg[0]/Q
                         net (fo=84, routed)          0.342     0.474    fsm5/fsm5_out[0]
    SLICE_X41Y127        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     0.536 f  fsm5/z_int0_addr0[3]_INST_0_i_4/O
                         net (fo=109, routed)         0.348     0.884    fsm4/out_reg[0]_7
    SLICE_X43Y130        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.147     1.031 f  fsm4/running_i_2/O
                         net (fo=140, routed)         0.489     1.520    add2/dividend_reg[31]_i_28_0
    SLICE_X45Y123        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     1.698 r  add2/dividend[7]_i_33/O
                         net (fo=1, routed)           0.018     1.716    add2/dividend[7]_i_33_n_1
    SLICE_X45Y123        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     1.954 r  add2/dividend_reg[7]_i_18/CO[7]
                         net (fo=1, routed)           0.028     1.982    add2/dividend_reg[7]_i_18_n_1
    SLICE_X45Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.005 r  add2/dividend_reg[15]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.033    add2/dividend_reg[15]_i_18_n_1
    SLICE_X45Y125        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.056 r  add2/dividend_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.084    add2/dividend_reg[23]_i_18_n_1
    SLICE_X45Y126        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     2.213 f  add2/dividend_reg[31]_i_28/O[6]
                         net (fo=2, routed)           0.477     2.690    r_int_read2_0/out[30]
    SLICE_X46Y124        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     2.869 f  r_int_read2_0/out[31]_i_3/O
                         net (fo=3, routed)           0.108     2.977    r_int_read2_0/out[31]_i_3_n_1
    SLICE_X46Y123        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     3.015 r  r_int_read2_0/out[31]_i_2/O
                         net (fo=32, routed)          0.847     3.862    div_pipe0/out_reg[31]_1
    SLICE_X45Y148        FDRE                                         r  div_pipe0/out_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1009, unset)         0.026     7.026    div_pipe0/clk
    SLICE_X45Y148        FDRE                                         r  div_pipe0/out_reg[18]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X45Y148        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.044     6.947    div_pipe0/out_reg[18]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -3.862    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 fsm5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 1.114ns (29.101%)  route 2.714ns (70.899%))
  Logic Levels:           9  (CARRY8=4 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1009, unset)         0.035     0.035    fsm5/clk
    SLICE_X41Y129        FDRE                                         r  fsm5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y129        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm5/out_reg[0]/Q
                         net (fo=84, routed)          0.342     0.474    fsm5/fsm5_out[0]
    SLICE_X41Y127        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     0.536 f  fsm5/z_int0_addr0[3]_INST_0_i_4/O
                         net (fo=109, routed)         0.348     0.884    fsm4/out_reg[0]_7
    SLICE_X43Y130        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.147     1.031 f  fsm4/running_i_2/O
                         net (fo=140, routed)         0.489     1.520    add2/dividend_reg[31]_i_28_0
    SLICE_X45Y123        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     1.698 r  add2/dividend[7]_i_33/O
                         net (fo=1, routed)           0.018     1.716    add2/dividend[7]_i_33_n_1
    SLICE_X45Y123        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     1.954 r  add2/dividend_reg[7]_i_18/CO[7]
                         net (fo=1, routed)           0.028     1.982    add2/dividend_reg[7]_i_18_n_1
    SLICE_X45Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.005 r  add2/dividend_reg[15]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.033    add2/dividend_reg[15]_i_18_n_1
    SLICE_X45Y125        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.056 r  add2/dividend_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.084    add2/dividend_reg[23]_i_18_n_1
    SLICE_X45Y126        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     2.213 f  add2/dividend_reg[31]_i_28/O[6]
                         net (fo=2, routed)           0.477     2.690    r_int_read2_0/out[30]
    SLICE_X46Y124        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     2.869 f  r_int_read2_0/out[31]_i_3/O
                         net (fo=3, routed)           0.108     2.977    r_int_read2_0/out[31]_i_3_n_1
    SLICE_X46Y123        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     3.015 r  r_int_read2_0/out[31]_i_2/O
                         net (fo=32, routed)          0.848     3.863    div_pipe0/out_reg[31]_1
    SLICE_X45Y148        FDRE                                         r  div_pipe0/out_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1009, unset)         0.026     7.026    div_pipe0/clk
    SLICE_X45Y148        FDRE                                         r  div_pipe0/out_reg[27]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X45Y148        FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.043     6.948    div_pipe0/out_reg[27]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -3.863    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 fsm5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 1.114ns (29.109%)  route 2.713ns (70.891%))
  Logic Levels:           9  (CARRY8=4 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1009, unset)         0.035     0.035    fsm5/clk
    SLICE_X41Y129        FDRE                                         r  fsm5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y129        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm5/out_reg[0]/Q
                         net (fo=84, routed)          0.342     0.474    fsm5/fsm5_out[0]
    SLICE_X41Y127        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     0.536 f  fsm5/z_int0_addr0[3]_INST_0_i_4/O
                         net (fo=109, routed)         0.348     0.884    fsm4/out_reg[0]_7
    SLICE_X43Y130        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.147     1.031 f  fsm4/running_i_2/O
                         net (fo=140, routed)         0.489     1.520    add2/dividend_reg[31]_i_28_0
    SLICE_X45Y123        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     1.698 r  add2/dividend[7]_i_33/O
                         net (fo=1, routed)           0.018     1.716    add2/dividend[7]_i_33_n_1
    SLICE_X45Y123        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     1.954 r  add2/dividend_reg[7]_i_18/CO[7]
                         net (fo=1, routed)           0.028     1.982    add2/dividend_reg[7]_i_18_n_1
    SLICE_X45Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.005 r  add2/dividend_reg[15]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.033    add2/dividend_reg[15]_i_18_n_1
    SLICE_X45Y125        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.056 r  add2/dividend_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.084    add2/dividend_reg[23]_i_18_n_1
    SLICE_X45Y126        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     2.213 f  add2/dividend_reg[31]_i_28/O[6]
                         net (fo=2, routed)           0.477     2.690    r_int_read2_0/out[30]
    SLICE_X46Y124        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     2.869 f  r_int_read2_0/out[31]_i_3/O
                         net (fo=3, routed)           0.108     2.977    r_int_read2_0/out[31]_i_3_n_1
    SLICE_X46Y123        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     3.015 r  r_int_read2_0/out[31]_i_2/O
                         net (fo=32, routed)          0.847     3.862    div_pipe0/out_reg[31]_1
    SLICE_X45Y148        FDRE                                         r  div_pipe0/out_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1009, unset)         0.026     7.026    div_pipe0/clk
    SLICE_X45Y148        FDRE                                         r  div_pipe0/out_reg[29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X45Y148        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.044     6.947    div_pipe0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -3.862    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 fsm5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 1.114ns (29.101%)  route 2.714ns (70.899%))
  Logic Levels:           9  (CARRY8=4 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1009, unset)         0.035     0.035    fsm5/clk
    SLICE_X41Y129        FDRE                                         r  fsm5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y129        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm5/out_reg[0]/Q
                         net (fo=84, routed)          0.342     0.474    fsm5/fsm5_out[0]
    SLICE_X41Y127        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     0.536 f  fsm5/z_int0_addr0[3]_INST_0_i_4/O
                         net (fo=109, routed)         0.348     0.884    fsm4/out_reg[0]_7
    SLICE_X43Y130        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.147     1.031 f  fsm4/running_i_2/O
                         net (fo=140, routed)         0.489     1.520    add2/dividend_reg[31]_i_28_0
    SLICE_X45Y123        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     1.698 r  add2/dividend[7]_i_33/O
                         net (fo=1, routed)           0.018     1.716    add2/dividend[7]_i_33_n_1
    SLICE_X45Y123        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     1.954 r  add2/dividend_reg[7]_i_18/CO[7]
                         net (fo=1, routed)           0.028     1.982    add2/dividend_reg[7]_i_18_n_1
    SLICE_X45Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.005 r  add2/dividend_reg[15]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.033    add2/dividend_reg[15]_i_18_n_1
    SLICE_X45Y125        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.056 r  add2/dividend_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.084    add2/dividend_reg[23]_i_18_n_1
    SLICE_X45Y126        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     2.213 f  add2/dividend_reg[31]_i_28/O[6]
                         net (fo=2, routed)           0.477     2.690    r_int_read2_0/out[30]
    SLICE_X46Y124        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     2.869 f  r_int_read2_0/out[31]_i_3/O
                         net (fo=3, routed)           0.108     2.977    r_int_read2_0/out[31]_i_3_n_1
    SLICE_X46Y123        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     3.015 r  r_int_read2_0/out[31]_i_2/O
                         net (fo=32, routed)          0.848     3.863    div_pipe0/out_reg[31]_1
    SLICE_X45Y148        FDRE                                         r  div_pipe0/out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1009, unset)         0.026     7.026    div_pipe0/clk
    SLICE_X45Y148        FDRE                                         r  div_pipe0/out_reg[2]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X45Y148        FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.043     6.948    div_pipe0/out_reg[2]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -3.863    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 fsm5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 1.114ns (29.109%)  route 2.713ns (70.891%))
  Logic Levels:           9  (CARRY8=4 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1009, unset)         0.035     0.035    fsm5/clk
    SLICE_X41Y129        FDRE                                         r  fsm5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y129        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm5/out_reg[0]/Q
                         net (fo=84, routed)          0.342     0.474    fsm5/fsm5_out[0]
    SLICE_X41Y127        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     0.536 f  fsm5/z_int0_addr0[3]_INST_0_i_4/O
                         net (fo=109, routed)         0.348     0.884    fsm4/out_reg[0]_7
    SLICE_X43Y130        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.147     1.031 f  fsm4/running_i_2/O
                         net (fo=140, routed)         0.489     1.520    add2/dividend_reg[31]_i_28_0
    SLICE_X45Y123        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     1.698 r  add2/dividend[7]_i_33/O
                         net (fo=1, routed)           0.018     1.716    add2/dividend[7]_i_33_n_1
    SLICE_X45Y123        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     1.954 r  add2/dividend_reg[7]_i_18/CO[7]
                         net (fo=1, routed)           0.028     1.982    add2/dividend_reg[7]_i_18_n_1
    SLICE_X45Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.005 r  add2/dividend_reg[15]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.033    add2/dividend_reg[15]_i_18_n_1
    SLICE_X45Y125        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.056 r  add2/dividend_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.084    add2/dividend_reg[23]_i_18_n_1
    SLICE_X45Y126        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     2.213 f  add2/dividend_reg[31]_i_28/O[6]
                         net (fo=2, routed)           0.477     2.690    r_int_read2_0/out[30]
    SLICE_X46Y124        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     2.869 f  r_int_read2_0/out[31]_i_3/O
                         net (fo=3, routed)           0.108     2.977    r_int_read2_0/out[31]_i_3_n_1
    SLICE_X46Y123        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     3.015 r  r_int_read2_0/out[31]_i_2/O
                         net (fo=32, routed)          0.847     3.862    div_pipe0/out_reg[31]_1
    SLICE_X45Y148        FDRE                                         r  div_pipe0/out_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1009, unset)         0.026     7.026    div_pipe0/clk
    SLICE_X45Y148        FDRE                                         r  div_pipe0/out_reg[31]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X45Y148        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.044     6.947    div_pipe0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -3.862    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 fsm5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 1.114ns (29.139%)  route 2.709ns (70.861%))
  Logic Levels:           9  (CARRY8=4 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1009, unset)         0.035     0.035    fsm5/clk
    SLICE_X41Y129        FDRE                                         r  fsm5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y129        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm5/out_reg[0]/Q
                         net (fo=84, routed)          0.342     0.474    fsm5/fsm5_out[0]
    SLICE_X41Y127        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     0.536 f  fsm5/z_int0_addr0[3]_INST_0_i_4/O
                         net (fo=109, routed)         0.348     0.884    fsm4/out_reg[0]_7
    SLICE_X43Y130        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.147     1.031 f  fsm4/running_i_2/O
                         net (fo=140, routed)         0.489     1.520    add2/dividend_reg[31]_i_28_0
    SLICE_X45Y123        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     1.698 r  add2/dividend[7]_i_33/O
                         net (fo=1, routed)           0.018     1.716    add2/dividend[7]_i_33_n_1
    SLICE_X45Y123        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     1.954 r  add2/dividend_reg[7]_i_18/CO[7]
                         net (fo=1, routed)           0.028     1.982    add2/dividend_reg[7]_i_18_n_1
    SLICE_X45Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.005 r  add2/dividend_reg[15]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.033    add2/dividend_reg[15]_i_18_n_1
    SLICE_X45Y125        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.056 r  add2/dividend_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.084    add2/dividend_reg[23]_i_18_n_1
    SLICE_X45Y126        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     2.213 f  add2/dividend_reg[31]_i_28/O[6]
                         net (fo=2, routed)           0.477     2.690    r_int_read2_0/out[30]
    SLICE_X46Y124        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     2.869 f  r_int_read2_0/out[31]_i_3/O
                         net (fo=3, routed)           0.108     2.977    r_int_read2_0/out[31]_i_3_n_1
    SLICE_X46Y123        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     3.015 r  r_int_read2_0/out[31]_i_2/O
                         net (fo=32, routed)          0.843     3.858    div_pipe0/out_reg[31]_1
    SLICE_X46Y148        FDRE                                         r  div_pipe0/out_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1009, unset)         0.025     7.025    div_pipe0/clk
    SLICE_X46Y148        FDRE                                         r  div_pipe0/out_reg[13]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X46Y148        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.042     6.948    div_pipe0/out_reg[13]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -3.858    
  -------------------------------------------------------------------
                         slack                                  3.090    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 fsm5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 1.114ns (29.139%)  route 2.709ns (70.861%))
  Logic Levels:           9  (CARRY8=4 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1009, unset)         0.035     0.035    fsm5/clk
    SLICE_X41Y129        FDRE                                         r  fsm5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y129        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm5/out_reg[0]/Q
                         net (fo=84, routed)          0.342     0.474    fsm5/fsm5_out[0]
    SLICE_X41Y127        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     0.536 f  fsm5/z_int0_addr0[3]_INST_0_i_4/O
                         net (fo=109, routed)         0.348     0.884    fsm4/out_reg[0]_7
    SLICE_X43Y130        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.147     1.031 f  fsm4/running_i_2/O
                         net (fo=140, routed)         0.489     1.520    add2/dividend_reg[31]_i_28_0
    SLICE_X45Y123        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     1.698 r  add2/dividend[7]_i_33/O
                         net (fo=1, routed)           0.018     1.716    add2/dividend[7]_i_33_n_1
    SLICE_X45Y123        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     1.954 r  add2/dividend_reg[7]_i_18/CO[7]
                         net (fo=1, routed)           0.028     1.982    add2/dividend_reg[7]_i_18_n_1
    SLICE_X45Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.005 r  add2/dividend_reg[15]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.033    add2/dividend_reg[15]_i_18_n_1
    SLICE_X45Y125        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.056 r  add2/dividend_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.084    add2/dividend_reg[23]_i_18_n_1
    SLICE_X45Y126        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     2.213 f  add2/dividend_reg[31]_i_28/O[6]
                         net (fo=2, routed)           0.477     2.690    r_int_read2_0/out[30]
    SLICE_X46Y124        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     2.869 f  r_int_read2_0/out[31]_i_3/O
                         net (fo=3, routed)           0.108     2.977    r_int_read2_0/out[31]_i_3_n_1
    SLICE_X46Y123        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     3.015 r  r_int_read2_0/out[31]_i_2/O
                         net (fo=32, routed)          0.843     3.858    div_pipe0/out_reg[31]_1
    SLICE_X46Y148        FDRE                                         r  div_pipe0/out_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1009, unset)         0.025     7.025    div_pipe0/clk
    SLICE_X46Y148        FDRE                                         r  div_pipe0/out_reg[26]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X46Y148        FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.042     6.948    div_pipe0/out_reg[26]
  -------------------------------------------------------------------
                         required time                          6.948    
                         arrival time                          -3.858    
  -------------------------------------------------------------------
                         slack                                  3.090    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 fsm5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 1.114ns (29.147%)  route 2.708ns (70.853%))
  Logic Levels:           9  (CARRY8=4 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1009, unset)         0.035     0.035    fsm5/clk
    SLICE_X41Y129        FDRE                                         r  fsm5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y129        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 r  fsm5/out_reg[0]/Q
                         net (fo=84, routed)          0.342     0.474    fsm5/fsm5_out[0]
    SLICE_X41Y127        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.062     0.536 f  fsm5/z_int0_addr0[3]_INST_0_i_4/O
                         net (fo=109, routed)         0.348     0.884    fsm4/out_reg[0]_7
    SLICE_X43Y130        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.147     1.031 f  fsm4/running_i_2/O
                         net (fo=140, routed)         0.489     1.520    add2/dividend_reg[31]_i_28_0
    SLICE_X45Y123        LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.178     1.698 r  add2/dividend[7]_i_33/O
                         net (fo=1, routed)           0.018     1.716    add2/dividend[7]_i_33_n_1
    SLICE_X45Y123        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     1.954 r  add2/dividend_reg[7]_i_18/CO[7]
                         net (fo=1, routed)           0.028     1.982    add2/dividend_reg[7]_i_18_n_1
    SLICE_X45Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.005 r  add2/dividend_reg[15]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.033    add2/dividend_reg[15]_i_18_n_1
    SLICE_X45Y125        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     2.056 r  add2/dividend_reg[23]_i_18/CO[7]
                         net (fo=1, routed)           0.028     2.084    add2/dividend_reg[23]_i_18_n_1
    SLICE_X45Y126        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     2.213 f  add2/dividend_reg[31]_i_28/O[6]
                         net (fo=2, routed)           0.477     2.690    r_int_read2_0/out[30]
    SLICE_X46Y124        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     2.869 f  r_int_read2_0/out[31]_i_3/O
                         net (fo=3, routed)           0.108     2.977    r_int_read2_0/out[31]_i_3_n_1
    SLICE_X46Y123        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.038     3.015 r  r_int_read2_0/out[31]_i_2/O
                         net (fo=32, routed)          0.842     3.857    div_pipe0/out_reg[31]_1
    SLICE_X46Y148        FDRE                                         r  div_pipe0/out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1009, unset)         0.025     7.025    div_pipe0/clk
    SLICE_X46Y148        FDRE                                         r  div_pipe0/out_reg[11]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X46Y148        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043     6.947    div_pipe0/out_reg[11]
  -------------------------------------------------------------------
                         required time                          6.947    
                         arrival time                          -3.857    
  -------------------------------------------------------------------
                         slack                                  3.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mult_pipe2/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.037ns (38.947%)  route 0.058ns (61.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1009, unset)         0.013     0.013    mult_pipe2/clk
    SLICE_X43Y122        FDRE                                         r  mult_pipe2/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y122        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe2/out_reg[4]/Q
                         net (fo=1, routed)           0.058     0.108    bin_read2_0/Q[4]
    SLICE_X44Y122        FDRE                                         r  bin_read2_0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1009, unset)         0.019     0.019    bin_read2_0/clk
    SLICE_X44Y122        FDRE                                         r  bin_read2_0/out_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X44Y122        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read2_0/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe3/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read4_0/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1009, unset)         0.012     0.012    mult_pipe3/clk
    SLICE_X38Y143        FDRE                                         r  mult_pipe3/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y143        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe3/out_reg[7]/Q
                         net (fo=1, routed)           0.059     0.110    bin_read4_0/Q[7]
    SLICE_X38Y143        FDRE                                         r  bin_read4_0/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1009, unset)         0.019     0.019    bin_read4_0/clk
    SLICE_X38Y143        FDRE                                         r  bin_read4_0/out_reg[7]/C
                         clock pessimism              0.000     0.019    
    SLICE_X38Y143        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read4_0/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.040ns (40.404%)  route 0.059ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1009, unset)         0.012     0.012    mult_pipe1/clk
    SLICE_X41Y133        FDRE                                         r  mult_pipe1/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y133        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  mult_pipe1/out_reg[15]/Q
                         net (fo=1, routed)           0.059     0.111    bin_read1_0/Q[15]
    SLICE_X41Y132        FDRE                                         r  bin_read1_0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1009, unset)         0.019     0.019    bin_read1_0/clk
    SLICE_X41Y132        FDRE                                         r  bin_read1_0/out_reg[15]/C
                         clock pessimism              0.000     0.019    
    SLICE_X41Y132        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read1_0/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.037ns (37.755%)  route 0.061ns (62.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1009, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X42Y130        FDRE                                         r  mult_pipe1/out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y130        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe1/out_reg[21]/Q
                         net (fo=1, routed)           0.061     0.111    bin_read1_0/Q[21]
    SLICE_X41Y130        FDRE                                         r  bin_read1_0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1009, unset)         0.019     0.019    bin_read1_0/clk
    SLICE_X41Y130        FDRE                                         r  bin_read1_0/out_reg[21]/C
                         clock pessimism              0.000     0.019    
    SLICE_X41Y130        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read1_0/out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe2/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1009, unset)         0.013     0.013    mult_pipe2/clk
    SLICE_X42Y126        FDRE                                         r  mult_pipe2/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y126        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe2/out_reg[30]/Q
                         net (fo=1, routed)           0.059     0.111    bin_read2_0/Q[30]
    SLICE_X41Y126        FDRE                                         r  bin_read2_0/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1009, unset)         0.018     0.018    bin_read2_0/clk
    SLICE_X41Y126        FDRE                                         r  bin_read2_0/out_reg[30]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y126        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read2_0/out_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe1/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read1_0/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1009, unset)         0.012     0.012    mult_pipe1/clk
    SLICE_X41Y133        FDRE                                         r  mult_pipe1/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y133        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe1/out_reg[8]/Q
                         net (fo=1, routed)           0.060     0.111    bin_read1_0/Q[8]
    SLICE_X41Y133        FDRE                                         r  bin_read1_0/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1009, unset)         0.019     0.019    bin_read1_0/clk
    SLICE_X41Y133        FDRE                                         r  bin_read1_0/out_reg[8]/C
                         clock pessimism              0.000     0.019    
    SLICE_X41Y133        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    bin_read1_0/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mult_pipe2/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.037ns (37.000%)  route 0.063ns (63.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1009, unset)         0.013     0.013    mult_pipe2/clk
    SLICE_X42Y126        FDRE                                         r  mult_pipe2/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y126        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  mult_pipe2/out_reg[29]/Q
                         net (fo=1, routed)           0.063     0.113    bin_read2_0/Q[29]
    SLICE_X42Y127        FDRE                                         r  bin_read2_0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1009, unset)         0.019     0.019    bin_read2_0/clk
    SLICE_X42Y127        FDRE                                         r  bin_read2_0/out_reg[29]/C
                         clock pessimism              0.000     0.019    
    SLICE_X42Y127        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read2_0/out_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe3/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read4_0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1009, unset)         0.013     0.013    mult_pipe3/clk
    SLICE_X39Y144        FDRE                                         r  mult_pipe3/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y144        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe3/out_reg[15]/Q
                         net (fo=1, routed)           0.061     0.113    bin_read4_0/Q[15]
    SLICE_X38Y144        FDRE                                         r  bin_read4_0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1009, unset)         0.018     0.018    bin_read4_0/clk
    SLICE_X38Y144        FDRE                                         r  bin_read4_0/out_reg[15]/C
                         clock pessimism              0.000     0.018    
    SLICE_X38Y144        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read4_0/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 div_pipe0/out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read3_0/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.040ns (39.604%)  route 0.061ns (60.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1009, unset)         0.013     0.013    div_pipe0/clk
    SLICE_X46Y148        FDRE                                         r  div_pipe0/out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y148        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  div_pipe0/out_reg[13]/Q
                         net (fo=1, routed)           0.061     0.114    bin_read3_0/div_pipe0_out[13]
    SLICE_X45Y148        FDRE                                         r  bin_read3_0/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1009, unset)         0.019     0.019    bin_read3_0/clk
    SLICE_X45Y148        FDRE                                         r  bin_read3_0/out_reg[13]/C
                         clock pessimism              0.000     0.019    
    SLICE_X45Y148        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     0.066    bin_read3_0/out_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 cond_computed4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed4/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.054ns (54.000%)  route 0.046ns (46.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1009, unset)         0.012     0.012    cond_computed4/clk
    SLICE_X41Y127        FDRE                                         r  cond_computed4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y127        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed4/out_reg[0]/Q
                         net (fo=7, routed)           0.031     0.082    fsm4/cond_computed4_out
    SLICE_X41Y127        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.097 r  fsm4/out[0]_i_1__15/O
                         net (fo=1, routed)           0.015     0.112    cond_computed4/out_reg[0]_0
    SLICE_X41Y127        FDRE                                         r  cond_computed4/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1009, unset)         0.018     0.018    cond_computed4/clk
    SLICE_X41Y127        FDRE                                         r  cond_computed4/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X41Y127        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed4/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y59  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y58  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y52  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y54  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y48  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y50  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y58  mult_pipe3/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y60  mult_pipe3/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X40Y134  alpha_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X41Y147  alpha_0/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X40Y134  alpha_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y147  alpha_0/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y148  alpha_0/out_reg[10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y148  alpha_0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y148  alpha_0/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y148  alpha_0/out_reg[13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X40Y145  alpha_0/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y148  alpha_0/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y149  alpha_0/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y149  alpha_0/out_reg[17]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X40Y134  alpha_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X40Y134  alpha_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y147  alpha_0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y147  alpha_0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y148  alpha_0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y148  alpha_0/out_reg[10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y148  alpha_0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X42Y148  alpha_0/out_reg[11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y148  alpha_0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X41Y148  alpha_0/out_reg[12]/C



