
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 3.43

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.24 source latency crc_reg[6]$_DFFE_PN0P_/CLK ^
  -0.24 target latency crc_reg[7]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: crc_out[0]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.08    0.55    0.75 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net20 (net)
                  0.08    0.00    0.75 ^ hold1/A (sky130_fd_sc_hd__buf_6)
    16    0.07    0.15    0.19    0.94 ^ hold1/X (sky130_fd_sc_hd__buf_6)
                                         net1 (net)
                  0.15    0.00    0.94 ^ crc_out[0]$_DFF_PN0_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.94   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.02    0.06    0.14    0.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.06    0.00    0.24 ^ crc_out[0]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.24   clock reconvergence pessimism
                          0.35    0.60   library removal time
                                  0.60   data required time
-----------------------------------------------------------------------------
                                  0.60   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: crc_init (input port clocked by core_clock)
Endpoint: crc_reg[5]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ crc_init (in)
                                         crc_init (net)
                  0.00    0.00    0.20 ^ input1/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.09    0.10    0.30 ^ input1/X (sky130_fd_sc_hd__clkbuf_1)
                                         net2 (net)
                  0.09    0.00    0.30 ^ _54_/A (sky130_fd_sc_hd__buf_2)
    10    0.04    0.18    0.22    0.52 ^ _54_/X (sky130_fd_sc_hd__buf_2)
                                         _15_ (net)
                  0.18    0.00    0.52 ^ _83_/B1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.04    0.06    0.58 v _83_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _05_ (net)
                  0.04    0.00    0.58 v crc_reg[5]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.58   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.02    0.06    0.14    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.06    0.00    0.24 ^ crc_reg[5]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.24   clock reconvergence pessimism
                         -0.04    0.20   library hold time
                                  0.20   data required time
-----------------------------------------------------------------------------
                                  0.20   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: crc_reg[7]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.08    0.55    0.75 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net20 (net)
                  0.08    0.00    0.75 ^ hold1/A (sky130_fd_sc_hd__buf_6)
    16    0.07    0.15    0.19    0.94 ^ hold1/X (sky130_fd_sc_hd__buf_6)
                                         net1 (net)
                  0.15    0.01    0.94 ^ crc_reg[7]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  0.94   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.02    0.06    0.14    5.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.06    0.00    5.24 ^ crc_reg[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.24   clock reconvergence pessimism
                          0.19    5.43   library recovery time
                                  5.43   data required time
-----------------------------------------------------------------------------
                                  5.43   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                  4.49   slack (MET)


Startpoint: crc_reg[6]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: crc_reg[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.02    0.06    0.14    0.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.06    0.00    0.24 ^ crc_reg[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
     3    0.02    0.08    0.44    0.69 v crc_reg[6]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
                                         crc_reflected[6] (net)
                  0.08    0.00    0.69 v _48_/B (sky130_fd_sc_hd__xnor2_4)
     4    0.03    0.24    0.24    0.93 ^ _48_/Y (sky130_fd_sc_hd__xnor2_4)
                                         _09_ (net)
                  0.24    0.00    0.93 ^ _59_/B (sky130_fd_sc_hd__xnor3_1)
     1    0.00    0.07    0.35    1.28 v _59_/X (sky130_fd_sc_hd__xnor3_1)
                                         _19_ (net)
                  0.07    0.00    1.28 v _60_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.09    0.10    1.38 ^ _60_/Y (sky130_fd_sc_hd__nor2_1)
                                         _20_ (net)
                  0.09    0.00    1.38 ^ _61_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.70 v _61_/X (sky130_fd_sc_hd__mux2_1)
                                         _01_ (net)
                  0.05    0.00    1.70 v crc_reg[1]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.70   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.02    0.06    0.14    5.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.06    0.00    5.24 ^ crc_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.24   clock reconvergence pessimism
                         -0.11    5.13   library setup time
                                  5.13   data required time
-----------------------------------------------------------------------------
                                  5.13   data required time
                                 -1.70   data arrival time
-----------------------------------------------------------------------------
                                  3.43   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: crc_reg[7]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.08    0.55    0.75 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net20 (net)
                  0.08    0.00    0.75 ^ hold1/A (sky130_fd_sc_hd__buf_6)
    16    0.07    0.15    0.19    0.94 ^ hold1/X (sky130_fd_sc_hd__buf_6)
                                         net1 (net)
                  0.15    0.01    0.94 ^ crc_reg[7]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  0.94   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.02    0.06    0.14    5.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.06    0.00    5.24 ^ crc_reg[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.24   clock reconvergence pessimism
                          0.19    5.43   library recovery time
                                  5.43   data required time
-----------------------------------------------------------------------------
                                  5.43   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                  4.49   slack (MET)


Startpoint: crc_reg[6]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: crc_reg[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.02    0.06    0.14    0.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_1__leaf_clk (net)
                  0.06    0.00    0.24 ^ crc_reg[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
     3    0.02    0.08    0.44    0.69 v crc_reg[6]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
                                         crc_reflected[6] (net)
                  0.08    0.00    0.69 v _48_/B (sky130_fd_sc_hd__xnor2_4)
     4    0.03    0.24    0.24    0.93 ^ _48_/Y (sky130_fd_sc_hd__xnor2_4)
                                         _09_ (net)
                  0.24    0.00    0.93 ^ _59_/B (sky130_fd_sc_hd__xnor3_1)
     1    0.00    0.07    0.35    1.28 v _59_/X (sky130_fd_sc_hd__xnor3_1)
                                         _19_ (net)
                  0.07    0.00    1.28 v _60_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.09    0.10    1.38 ^ _60_/Y (sky130_fd_sc_hd__nor2_1)
                                         _20_ (net)
                  0.09    0.00    1.38 ^ _61_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.05    0.32    1.70 v _61_/X (sky130_fd_sc_hd__mux2_1)
                                         _01_ (net)
                  0.05    0.00    1.70 v crc_reg[1]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.70   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.02    0.06    0.14    5.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_1_0__leaf_clk (net)
                  0.06    0.00    5.24 ^ crc_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.24   clock reconvergence pessimism
                         -0.11    5.13   library setup time
                                  5.13   data required time
-----------------------------------------------------------------------------
                                  5.13   data required time
                                 -1.70   data arrival time
-----------------------------------------------------------------------------
                                  3.43   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.1738715171813965

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.4892979860305786

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7882

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.043910931795835495

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.047616999596357346

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9222

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: crc_reg[6]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: crc_reg[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.14    0.24 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.24 ^ crc_reg[6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
   0.44    0.69 v crc_reg[6]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
   0.24    0.93 ^ _48_/Y (sky130_fd_sc_hd__xnor2_4)
   0.35    1.28 v _59_/X (sky130_fd_sc_hd__xnor3_1)
   0.10    1.38 ^ _60_/Y (sky130_fd_sc_hd__nor2_1)
   0.32    1.70 v _61_/X (sky130_fd_sc_hd__mux2_1)
   0.00    1.70 v crc_reg[1]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           1.70   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.14    5.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    5.24 ^ crc_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.24   clock reconvergence pessimism
  -0.11    5.13   library setup time
           5.13   data required time
---------------------------------------------------------
           5.13   data required time
          -1.70   data arrival time
---------------------------------------------------------
           3.43   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: crc_reg[5]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: crc_out[5]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.14    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.24 ^ crc_reg[5]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.38    0.62 ^ crc_reg[5]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.62 ^ crc_out[5]$_DFF_PN0_/D (sky130_fd_sc_hd__dfrtp_1)
           0.62   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.14    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.24 ^ crc_out[5]$_DFF_PN0_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.24   clock reconvergence pessimism
  -0.05    0.19   library hold time
           0.19   data required time
---------------------------------------------------------
           0.19   data required time
          -0.62   data arrival time
---------------------------------------------------------
           0.43   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.2418

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.2428

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1.6965

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
3.4307

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
202.222222

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.77e-04   3.67e-05   2.07e-10   2.14e-04  38.8%
Combinational          1.38e-04   8.98e-05   2.37e-10   2.28e-04  41.3%
Clock                  6.97e-05   4.01e-05   2.88e-11   1.10e-04  19.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.84e-04   1.67e-04   4.73e-10   5.51e-04 100.0%
                          69.8%      30.2%       0.0%
