{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615301911896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615301911898 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 09 15:58:31 2021 " "Processing started: Tue Mar 09 15:58:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615301911898 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1615301911898 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NIOS_C -c NIOS_C --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off NIOS_C -c NIOS_C --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1615301911898 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1615301916851 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1615301916852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/core.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core/synthesis/core.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301938449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301938449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "core/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301938470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301938470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "core/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301938490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301938490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "core/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301938508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301938508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_irq_mapper " "Found entity 1: core_irq_mapper" {  } { { "core/synthesis/submodules/core_irq_mapper.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301938526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301938526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0 " "Found entity 1: core_mm_interconnect_0" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301938565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301938565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_avalon_st_adapter " "Found entity 1: core_mm_interconnect_0_avalon_st_adapter" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301938587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301938587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: core_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301938607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301938607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301938670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301938670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "core/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301938691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301938691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "core/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301938711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301938711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "core/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301938731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301938731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_rsp_mux_001 " "Found entity 1: core_mm_interconnect_0_rsp_mux_001" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301938751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301938751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file core/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "core/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301938773 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "core/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301938773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301938773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_rsp_mux " "Found entity 1: core_mm_interconnect_0_rsp_mux" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301938794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301938794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_rsp_demux_006 " "Found entity 1: core_mm_interconnect_0_rsp_demux_006" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_006.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301938815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301938815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_rsp_demux_003 " "Found entity 1: core_mm_interconnect_0_rsp_demux_003" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301938834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301938834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_rsp_demux_002 " "Found entity 1: core_mm_interconnect_0_rsp_demux_002" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301938856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301938856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_rsp_demux " "Found entity 1: core_mm_interconnect_0_rsp_demux" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301938875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301938875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_cmd_mux_003 " "Found entity 1: core_mm_interconnect_0_cmd_mux_003" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301938896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301938896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_cmd_mux " "Found entity 1: core_mm_interconnect_0_cmd_mux" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301938916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301938916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_cmd_demux_001 " "Found entity 1: core_mm_interconnect_0_cmd_demux_001" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301938936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301938936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_cmd_demux " "Found entity 1: core_mm_interconnect_0_cmd_demux" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301938955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301938955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "core/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301938977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301938977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file core/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "core/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301939000 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "core/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301939000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301939000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "core/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301939022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301939022 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel core_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at core_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1615301939038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel core_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at core_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1615301939039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_router_005_default_decode " "Found entity 1: core_mm_interconnect_0_router_005_default_decode" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301939046 ""} { "Info" "ISGN_ENTITY_NAME" "2 core_mm_interconnect_0_router_005 " "Found entity 2: core_mm_interconnect_0_router_005" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301939046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301939046 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel core_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at core_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1615301939061 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel core_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at core_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1615301939062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_router_002_default_decode " "Found entity 1: core_mm_interconnect_0_router_002_default_decode" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301939070 ""} { "Info" "ISGN_ENTITY_NAME" "2 core_mm_interconnect_0_router_002 " "Found entity 2: core_mm_interconnect_0_router_002" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301939070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301939070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel core_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at core_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1615301939085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel core_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at core_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1615301939086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_router_001_default_decode " "Found entity 1: core_mm_interconnect_0_router_001_default_decode" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301939094 ""} { "Info" "ISGN_ENTITY_NAME" "2 core_mm_interconnect_0_router_001 " "Found entity 2: core_mm_interconnect_0_router_001" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301939094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301939094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel core_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at core_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1615301939111 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel core_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at core_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1615301939112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file core/synthesis/submodules/core_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_mm_interconnect_0_router_default_decode " "Found entity 1: core_mm_interconnect_0_router_default_decode" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301939119 ""} { "Info" "ISGN_ENTITY_NAME" "2 core_mm_interconnect_0_router " "Found entity 2: core_mm_interconnect_0_router" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301939119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301939119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "core/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301939140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301939140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "core/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301939165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301939165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "core/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301939189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301939189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "core/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301939212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301939212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "core/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301939233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301939233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_timer_0 " "Found entity 1: core_timer_0" {  } { { "core/synthesis/submodules/core_timer_0.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301939257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301939257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_sysid_qsys_0 " "Found entity 1: core_sysid_qsys_0" {  } { { "core/synthesis/submodules/core_sysid_qsys_0.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301939280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301939280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_slide_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_slide_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_slide_pio " "Found entity 1: core_slide_pio" {  } { { "core/synthesis/submodules/core_slide_pio.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_slide_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301939303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301939303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_pio_0 " "Found entity 1: core_pio_0" {  } { { "core/synthesis/submodules/core_pio_0.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301939328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301939328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_onchip_memory2_0 " "Found entity 1: core_onchip_memory2_0" {  } { { "core/synthesis/submodules/core_onchip_memory2_0.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301939352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301939352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_onchip_flash_util.v 7 7 " "Found 7 design units, including 7 entities, in source file core/synthesis/submodules/altera_onchip_flash_util.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_address_range_check " "Found entity 1: altera_onchip_flash_address_range_check" {  } { { "core/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_util.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301939394 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_onchip_flash_address_write_protection_check " "Found entity 2: altera_onchip_flash_address_write_protection_check" {  } { { "core/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_util.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301939394 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_onchip_flash_s_address_write_protection_check " "Found entity 3: altera_onchip_flash_s_address_write_protection_check" {  } { { "core/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_util.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301939394 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_onchip_flash_a_address_write_protection_check " "Found entity 4: altera_onchip_flash_a_address_write_protection_check" {  } { { "core/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_util.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301939394 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_onchip_flash_convert_address " "Found entity 5: altera_onchip_flash_convert_address" {  } { { "core/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_util.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301939394 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_onchip_flash_convert_sector " "Found entity 6: altera_onchip_flash_convert_sector" {  } { { "core/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_util.v" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301939394 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_onchip_flash_counter " "Found entity 7: altera_onchip_flash_counter" {  } { { "core/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_util.v" 244 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301939394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301939394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_onchip_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_onchip_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash " "Found entity 1: altera_onchip_flash" {  } { { "core/synthesis/submodules/altera_onchip_flash.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301939419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301939419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_data_controller " "Found entity 1: altera_onchip_flash_avmm_data_controller" {  } { { "core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301939447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301939447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_csr_controller " "Found entity 1: altera_onchip_flash_avmm_csr_controller" {  } { { "core/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301939471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301939471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/rtl/altera_onchip_flash_block.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/rtl/altera_onchip_flash_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_block " "Found entity 1: altera_onchip_flash_block" {  } { { "core/synthesis/submodules/rtl/altera_onchip_flash_block.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/rtl/altera_onchip_flash_block.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301939614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301939614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_nios2_gen2_0 " "Found entity 1: core_nios2_gen2_0" {  } { { "core/synthesis/submodules/core_nios2_gen2_0.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301939637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301939637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file core/synthesis/submodules/core_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: core_nios2_gen2_0_cpu_ic_data_module" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301940816 ""} { "Info" "ISGN_ENTITY_NAME" "2 core_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: core_nios2_gen2_0_cpu_ic_tag_module" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301940816 ""} { "Info" "ISGN_ENTITY_NAME" "3 core_nios2_gen2_0_cpu_bht_module " "Found entity 3: core_nios2_gen2_0_cpu_bht_module" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301940816 ""} { "Info" "ISGN_ENTITY_NAME" "4 core_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: core_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301940816 ""} { "Info" "ISGN_ENTITY_NAME" "5 core_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: core_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301940816 ""} { "Info" "ISGN_ENTITY_NAME" "6 core_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: core_nios2_gen2_0_cpu_dc_tag_module" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301940816 ""} { "Info" "ISGN_ENTITY_NAME" "7 core_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: core_nios2_gen2_0_cpu_dc_data_module" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301940816 ""} { "Info" "ISGN_ENTITY_NAME" "8 core_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: core_nios2_gen2_0_cpu_dc_victim_module" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301940816 ""} { "Info" "ISGN_ENTITY_NAME" "9 core_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: core_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301940816 ""} { "Info" "ISGN_ENTITY_NAME" "10 core_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: core_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301940816 ""} { "Info" "ISGN_ENTITY_NAME" "11 core_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: core_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 1029 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301940816 ""} { "Info" "ISGN_ENTITY_NAME" "12 core_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: core_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301940816 ""} { "Info" "ISGN_ENTITY_NAME" "13 core_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: core_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 1503 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301940816 ""} { "Info" "ISGN_ENTITY_NAME" "14 core_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: core_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 1686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301940816 ""} { "Info" "ISGN_ENTITY_NAME" "15 core_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: core_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 1754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301940816 ""} { "Info" "ISGN_ENTITY_NAME" "16 core_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: core_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 1836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301940816 ""} { "Info" "ISGN_ENTITY_NAME" "17 core_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: core_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 1908 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301940816 ""} { "Info" "ISGN_ENTITY_NAME" "18 core_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: core_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 1951 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301940816 ""} { "Info" "ISGN_ENTITY_NAME" "19 core_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: core_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 1998 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301940816 ""} { "Info" "ISGN_ENTITY_NAME" "20 core_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: core_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2484 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301940816 ""} { "Info" "ISGN_ENTITY_NAME" "21 core_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: core_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2507 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301940816 ""} { "Info" "ISGN_ENTITY_NAME" "22 core_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: core_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2577 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301940816 ""} { "Info" "ISGN_ENTITY_NAME" "23 core_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: core_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2594 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301940816 ""} { "Info" "ISGN_ENTITY_NAME" "24 core_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: core_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2687 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301940816 ""} { "Info" "ISGN_ENTITY_NAME" "25 core_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: core_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2752 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301940816 ""} { "Info" "ISGN_ENTITY_NAME" "26 core_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: core_nios2_gen2_0_cpu_nios2_oci" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2933 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301940816 ""} { "Info" "ISGN_ENTITY_NAME" "27 core_nios2_gen2_0_cpu " "Found entity 27: core_nios2_gen2_0_cpu" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 3484 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301940816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301940816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: core_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301940843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301940843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: core_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301940871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301940871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: core_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301940897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301940897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_nios2_gen2_0_cpu_mult_cell " "Found entity 1: core_nios2_gen2_0_cpu_mult_cell" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301940923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301940923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_nios2_gen2_0_cpu_test_bench " "Found entity 1: core_nios2_gen2_0_cpu_test_bench" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301940950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301940950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_modular_adc_0 " "Found entity 1: core_modular_adc_0" {  } { { "core/synthesis/submodules/core_modular_adc_0.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_modular_adc_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301940977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301940977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_modular_adc_sample_store.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_modular_adc_sample_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store " "Found entity 1: altera_modular_adc_sample_store" {  } { { "core/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sample_store.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301941002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_modular_adc_sample_store_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_modular_adc_sample_store_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store_ram " "Found entity 1: altera_modular_adc_sample_store_ram" {  } { { "core/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301941026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_modular_adc_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_modular_adc_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer " "Found entity 1: altera_modular_adc_sequencer" {  } { { "core/synthesis/submodules/altera_modular_adc_sequencer.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sequencer.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301941051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_modular_adc_sequencer_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_modular_adc_sequencer_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_csr " "Found entity 1: altera_modular_adc_sequencer_csr" {  } { { "core/synthesis/submodules/altera_modular_adc_sequencer_csr.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sequencer_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301941078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_ctrl " "Found entity 1: altera_modular_adc_sequencer_ctrl" {  } { { "core/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301941107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "core/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301941132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301941160 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(716) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using \"x\" or \"z\"" {  } { { "core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control_fsm.v" 716 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1615301941183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301941194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "core/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301941220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "core/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301941247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "core/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301941272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "core/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301941299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "core/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301941326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "core/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301941351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_master_0 " "Found entity 1: core_master_0" {  } { { "core/synthesis/submodules/core_master_0.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301941428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_master_0_p2b_adapter " "Found entity 1: core_master_0_p2b_adapter" {  } { { "core/synthesis/submodules/core_master_0_p2b_adapter.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301941452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_master_0_b2p_adapter " "Found entity 1: core_master_0_b2p_adapter" {  } { { "core/synthesis/submodules/core_master_0_b2p_adapter.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301941478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file core/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "core/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941551 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "core/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941551 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "core/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941551 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "core/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941551 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "core/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941551 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "core/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941551 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "core/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301941551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301941578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301941605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/core_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core_master_0_timing_adt " "Found entity 1: core_master_0_timing_adt" {  } { { "core/synthesis/submodules/core_master_0_timing_adt.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301941630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "core/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301941658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file core/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "core/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941698 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "core/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941698 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "core/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301941698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "core/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301941727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "core/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301941757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "core/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301941784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "core/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301941811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "core/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301941838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file core/synthesis/submodules/core_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_jtag_uart_0_sim_scfifo_w " "Found entity 1: core_jtag_uart_0_sim_scfifo_w" {  } { { "core/synthesis/submodules/core_jtag_uart_0.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941953 ""} { "Info" "ISGN_ENTITY_NAME" "2 core_jtag_uart_0_scfifo_w " "Found entity 2: core_jtag_uart_0_scfifo_w" {  } { { "core/synthesis/submodules/core_jtag_uart_0.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941953 ""} { "Info" "ISGN_ENTITY_NAME" "3 core_jtag_uart_0_sim_scfifo_r " "Found entity 3: core_jtag_uart_0_sim_scfifo_r" {  } { { "core/synthesis/submodules/core_jtag_uart_0.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941953 ""} { "Info" "ISGN_ENTITY_NAME" "4 core_jtag_uart_0_scfifo_r " "Found entity 4: core_jtag_uart_0_scfifo_r" {  } { { "core/synthesis/submodules/core_jtag_uart_0.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941953 ""} { "Info" "ISGN_ENTITY_NAME" "5 core_jtag_uart_0 " "Found entity 5: core_jtag_uart_0" {  } { { "core/synthesis/submodules/core_jtag_uart_0.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301941953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301941953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/synthesis/submodules/core_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file core/synthesis/submodules/core_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_altpll_0_dffpipe_l2c " "Found entity 1: core_altpll_0_dffpipe_l2c" {  } { { "core/synthesis/submodules/core_altpll_0.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301942003 ""} { "Info" "ISGN_ENTITY_NAME" "2 core_altpll_0_stdsync_sv6 " "Found entity 2: core_altpll_0_stdsync_sv6" {  } { { "core/synthesis/submodules/core_altpll_0.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301942003 ""} { "Info" "ISGN_ENTITY_NAME" "3 core_altpll_0_altpll_eem2 " "Found entity 3: core_altpll_0_altpll_eem2" {  } { { "core/synthesis/submodules/core_altpll_0.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301942003 ""} { "Info" "ISGN_ENTITY_NAME" "4 core_altpll_0 " "Found entity 4: core_altpll_0" {  } { { "core/synthesis/submodules/core_altpll_0.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_altpll_0.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301942003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301942003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301942085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301942085 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1615301943185 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE10_LITE_Golden_Top.v(46) " "Output port \"DRAM_ADDR\" at DE10_LITE_Golden_Top.v(46) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1615301943187 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE10_LITE_Golden_Top.v(47) " "Output port \"DRAM_BA\" at DE10_LITE_Golden_Top.v(47) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1615301943187 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE10_LITE_Golden_Top.v(61) " "Output port \"HEX0\" at DE10_LITE_Golden_Top.v(61) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1615301943187 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE10_LITE_Golden_Top.v(64) " "Output port \"HEX1\" at DE10_LITE_Golden_Top.v(64) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1615301943187 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE10_LITE_Golden_Top.v(67) " "Output port \"HEX2\" at DE10_LITE_Golden_Top.v(67) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1615301943187 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE10_LITE_Golden_Top.v(70) " "Output port \"HEX3\" at DE10_LITE_Golden_Top.v(70) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1615301943187 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE10_LITE_Golden_Top.v(73) " "Output port \"HEX4\" at DE10_LITE_Golden_Top.v(73) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1615301943187 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE10_LITE_Golden_Top.v(76) " "Output port \"HEX5\" at DE10_LITE_Golden_Top.v(76) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1615301943187 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE10_LITE_Golden_Top.v(96) " "Output port \"VGA_B\" at DE10_LITE_Golden_Top.v(96) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v" 96 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1615301943187 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE10_LITE_Golden_Top.v(97) " "Output port \"VGA_G\" at DE10_LITE_Golden_Top.v(97) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1615301943188 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE10_LITE_Golden_Top.v(99) " "Output port \"VGA_R\" at DE10_LITE_Golden_Top.v(99) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v" 99 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1615301943188 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE10_LITE_Golden_Top.v(48) " "Output port \"DRAM_CAS_N\" at DE10_LITE_Golden_Top.v(48) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1615301943188 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE10_LITE_Golden_Top.v(49) " "Output port \"DRAM_CKE\" at DE10_LITE_Golden_Top.v(49) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1615301943188 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE10_LITE_Golden_Top.v(50) " "Output port \"DRAM_CLK\" at DE10_LITE_Golden_Top.v(50) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1615301943188 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE10_LITE_Golden_Top.v(51) " "Output port \"DRAM_CS_N\" at DE10_LITE_Golden_Top.v(51) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1615301943188 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE10_LITE_Golden_Top.v(53) " "Output port \"DRAM_LDQM\" at DE10_LITE_Golden_Top.v(53) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1615301943188 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE10_LITE_Golden_Top.v(54) " "Output port \"DRAM_RAS_N\" at DE10_LITE_Golden_Top.v(54) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1615301943188 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE10_LITE_Golden_Top.v(55) " "Output port \"DRAM_UDQM\" at DE10_LITE_Golden_Top.v(55) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1615301943188 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE10_LITE_Golden_Top.v(56) " "Output port \"DRAM_WE_N\" at DE10_LITE_Golden_Top.v(56) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1615301943188 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE10_LITE_Golden_Top.v(98) " "Output port \"VGA_HS\" at DE10_LITE_Golden_Top.v(98) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1615301943188 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE10_LITE_Golden_Top.v(100) " "Output port \"VGA_VS\" at DE10_LITE_Golden_Top.v(100) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v" 100 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1615301943188 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N DE10_LITE_Golden_Top.v(105) " "Output port \"GSENSOR_CS_N\" at DE10_LITE_Golden_Top.v(105) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1615301943189 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK DE10_LITE_Golden_Top.v(107) " "Output port \"GSENSOR_SCLK\" at DE10_LITE_Golden_Top.v(107) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1615301943189 "|DE10_LITE_Golden_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:u0 " "Elaborating entity \"core\" for hierarchy \"core:u0\"" {  } { { "DE10_LITE_Golden_Top.v" "u0" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/DE10_LITE_Golden_Top.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301943294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_altpll_0 core:u0\|core_altpll_0:altpll_0 " "Elaborating entity \"core_altpll_0\" for hierarchy \"core:u0\|core_altpll_0:altpll_0\"" {  } { { "core/synthesis/core.v" "altpll_0" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301943345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_altpll_0_stdsync_sv6 core:u0\|core_altpll_0:altpll_0\|core_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"core_altpll_0_stdsync_sv6\" for hierarchy \"core:u0\|core_altpll_0:altpll_0\|core_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "core/synthesis/submodules/core_altpll_0.v" "stdsync2" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_altpll_0.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301943387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_altpll_0_dffpipe_l2c core:u0\|core_altpll_0:altpll_0\|core_altpll_0_stdsync_sv6:stdsync2\|core_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"core_altpll_0_dffpipe_l2c\" for hierarchy \"core:u0\|core_altpll_0:altpll_0\|core_altpll_0_stdsync_sv6:stdsync2\|core_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "core/synthesis/submodules/core_altpll_0.v" "dffpipe3" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301943423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_altpll_0_altpll_eem2 core:u0\|core_altpll_0:altpll_0\|core_altpll_0_altpll_eem2:sd1 " "Elaborating entity \"core_altpll_0_altpll_eem2\" for hierarchy \"core:u0\|core_altpll_0:altpll_0\|core_altpll_0_altpll_eem2:sd1\"" {  } { { "core/synthesis/submodules/core_altpll_0.v" "sd1" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_altpll_0.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301943460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_jtag_uart_0 core:u0\|core_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"core_jtag_uart_0\" for hierarchy \"core:u0\|core_jtag_uart_0:jtag_uart_0\"" {  } { { "core/synthesis/core.v" "jtag_uart_0" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301943523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_jtag_uart_0_scfifo_w core:u0\|core_jtag_uart_0:jtag_uart_0\|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w " "Elaborating entity \"core_jtag_uart_0_scfifo_w\" for hierarchy \"core:u0\|core_jtag_uart_0:jtag_uart_0\|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w\"" {  } { { "core/synthesis/submodules/core_jtag_uart_0.v" "the_core_jtag_uart_0_scfifo_w" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301943581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo core:u0\|core_jtag_uart_0:jtag_uart_0\|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"core:u0\|core_jtag_uart_0:jtag_uart_0\|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "core/synthesis/submodules/core_jtag_uart_0.v" "wfifo" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301944085 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:u0\|core_jtag_uart_0:jtag_uart_0\|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"core:u0\|core_jtag_uart_0:jtag_uart_0\|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "core/synthesis/submodules/core_jtag_uart_0.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1615301944103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:u0\|core_jtag_uart_0:jtag_uart_0\|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"core:u0\|core_jtag_uart_0:jtag_uart_0\|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301944103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301944103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301944103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301944103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301944103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301944103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301944103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301944103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301944103 ""}  } { { "core/synthesis/submodules/core_jtag_uart_0.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1615301944103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301944256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301944256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 core:u0\|core_jtag_uart_0:jtag_uart_0\|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"core:u0\|core_jtag_uart_0:jtag_uart_0\|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301944272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301944357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301944357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 core:u0\|core_jtag_uart_0:jtag_uart_0\|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"core:u0\|core_jtag_uart_0:jtag_uart_0\|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301944377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301944456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301944456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf core:u0\|core_jtag_uart_0:jtag_uart_0\|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"core:u0\|core_jtag_uart_0:jtag_uart_0\|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301944485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301944615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301944615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 core:u0\|core_jtag_uart_0:jtag_uart_0\|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"core:u0\|core_jtag_uart_0:jtag_uart_0\|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301944650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301944781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301944781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 core:u0\|core_jtag_uart_0:jtag_uart_0\|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"core:u0\|core_jtag_uart_0:jtag_uart_0\|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301944809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301944939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301944939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b core:u0\|core_jtag_uart_0:jtag_uart_0\|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"core:u0\|core_jtag_uart_0:jtag_uart_0\|core_jtag_uart_0_scfifo_w:the_core_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301944967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_jtag_uart_0_scfifo_r core:u0\|core_jtag_uart_0:jtag_uart_0\|core_jtag_uart_0_scfifo_r:the_core_jtag_uart_0_scfifo_r " "Elaborating entity \"core_jtag_uart_0_scfifo_r\" for hierarchy \"core:u0\|core_jtag_uart_0:jtag_uart_0\|core_jtag_uart_0_scfifo_r:the_core_jtag_uart_0_scfifo_r\"" {  } { { "core/synthesis/submodules/core_jtag_uart_0.v" "the_core_jtag_uart_0_scfifo_r" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301945079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic core:u0\|core_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"core:u0\|core_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "core/synthesis/submodules/core_jtag_uart_0.v" "core_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301945894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:u0\|core_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"core:u0\|core_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "core/synthesis/submodules/core_jtag_uart_0.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1615301945909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:u0\|core_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"core:u0\|core_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301945909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301945909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301945909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301945909 ""}  } { { "core/synthesis/submodules/core_jtag_uart_0.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1615301945909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter core:u0\|core_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"core:u0\|core_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301947153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl core:u0\|core_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"core:u0\|core_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:core_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301947487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_master_0 core:u0\|core_master_0:master_0 " "Elaborating entity \"core_master_0\" for hierarchy \"core:u0\|core_master_0:master_0\"" {  } { { "core/synthesis/core.v" "master_0" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301947618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "core/synthesis/submodules/core_master_0.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301947668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "core/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301947708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "core/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301947856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "core/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1615301947868 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301947868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301947868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301947868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301947868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301947868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301947868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301947868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301947868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301947868 ""}  } { { "core/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1615301947868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301947903 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "core/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301947919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301947954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301947998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "core/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301948085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "core/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301948230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "core/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1615301948241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301948241 ""}  } { { "core/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1615301948241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "core/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301948286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "core/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301948427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "core/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1615301948437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301948438 ""}  } { { "core/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1615301948438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "core/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301948480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "core/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301948522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "core/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301948556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "core/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301948585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "core/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301948612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "core/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301948637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "core/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301948671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"core:u0\|core_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "core/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301948707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_master_0_timing_adt core:u0\|core_master_0:master_0\|core_master_0_timing_adt:timing_adt " "Elaborating entity \"core_master_0_timing_adt\" for hierarchy \"core:u0\|core_master_0:master_0\|core_master_0_timing_adt:timing_adt\"" {  } { { "core/synthesis/submodules/core_master_0.v" "timing_adt" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301948778 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready core_master_0_timing_adt.sv(82) " "Verilog HDL or VHDL warning at core_master_0_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "core/synthesis/submodules/core_master_0_timing_adt.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615301948789 "|DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|core_master_0_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo core:u0\|core_master_0:master_0\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"core:u0\|core_master_0:master_0\|altera_avalon_sc_fifo:fifo\"" {  } { { "core/synthesis/submodules/core_master_0.v" "fifo" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301948813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets core:u0\|core_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"core:u0\|core_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "core/synthesis/submodules/core_master_0.v" "b2p" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301948850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes core:u0\|core_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"core:u0\|core_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "core/synthesis/submodules/core_master_0.v" "p2b" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301948889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master core:u0\|core_master_0:master_0\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"core:u0\|core_master_0:master_0\|altera_avalon_packets_to_master:transacto\"" {  } { { "core/synthesis/submodules/core_master_0.v" "transacto" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301948929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master core:u0\|core_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"core:u0\|core_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "core/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301948966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_master_0_b2p_adapter core:u0\|core_master_0:master_0\|core_master_0_b2p_adapter:b2p_adapter " "Elaborating entity \"core_master_0_b2p_adapter\" for hierarchy \"core:u0\|core_master_0:master_0\|core_master_0_b2p_adapter:b2p_adapter\"" {  } { { "core/synthesis/submodules/core_master_0.v" "b2p_adapter" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301949009 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel core_master_0_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at core_master_0_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "core/synthesis/submodules/core_master_0_b2p_adapter.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615301949021 "|DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|core_master_0_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 core_master_0_b2p_adapter.sv(90) " "Verilog HDL assignment warning at core_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "core/synthesis/submodules/core_master_0_b2p_adapter.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1615301949021 "|DE10_LITE_Golden_Top|core:u0|core_master_0:master_0|core_master_0_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_master_0_p2b_adapter core:u0\|core_master_0:master_0\|core_master_0_p2b_adapter:p2b_adapter " "Elaborating entity \"core_master_0_p2b_adapter\" for hierarchy \"core:u0\|core_master_0:master_0\|core_master_0_p2b_adapter:p2b_adapter\"" {  } { { "core/synthesis/submodules/core_master_0.v" "p2b_adapter" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301949047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller core:u0\|core_master_0:master_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"core:u0\|core_master_0:master_0\|altera_reset_controller:rst_controller\"" {  } { { "core/synthesis/submodules/core_master_0.v" "rst_controller" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_master_0.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301949078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer core:u0\|core_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"core:u0\|core_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "core/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301949102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer core:u0\|core_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"core:u0\|core_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "core/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301949126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge core:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0 " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"core:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\"" {  } { { "core/synthesis/core.v" "mm_clock_crossing_bridge_0" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301949155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo core:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"core:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "core/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301949201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle core:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"core:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "core/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301949242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut core:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"core:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "core/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301949278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo core:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"core:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "core/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301949416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle core:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"core:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "core/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301949454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_modular_adc_0 core:u0\|core_modular_adc_0:modular_adc_0 " "Elaborating entity \"core_modular_adc_0\" for hierarchy \"core:u0\|core_modular_adc_0:modular_adc_0\"" {  } { { "core/synthesis/core.v" "modular_adc_0" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301949661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\"" {  } { { "core/synthesis/submodules/core_modular_adc_0.v" "control_internal" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_modular_adc_0.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301949698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "core/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301949735 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(70) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control_fsm.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615301949751 "|DE10_LITE_Golden_Top|core:u0|core_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "core/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301949777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1615301949787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301949788 ""}  } { { "core/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1615301949788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "core/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control_fsm.v" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301949860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301950119 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1615301950129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301950129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301950129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301950129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301950129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301950129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301950129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301950129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301950129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301950129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301950129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301950129 ""}  } { { "core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1615301950129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/scfifo_ds61.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301950264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301950264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301950280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/a_dpfifo_3o41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301950365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301950365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/scfifo_ds61.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301950385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/a_fefifo_c6e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301950466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301950466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/a_dpfifo_3o41.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301950496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_rqn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301950676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301950676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301950705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "core/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_control.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301950850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "core/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301950887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "core/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301950926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal " "Elaborating entity \"altera_modular_adc_sequencer\" for hierarchy \"core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\"" {  } { { "core/synthesis/submodules/core_modular_adc_0.v" "sequencer_internal" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_modular_adc_0.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301950965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_csr core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr " "Elaborating entity \"altera_modular_adc_sequencer_csr\" for hierarchy \"core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr\"" {  } { { "core/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_csr" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sequencer.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301951000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_ctrl core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl " "Elaborating entity \"altera_modular_adc_sequencer_ctrl\" for hierarchy \"core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl\"" {  } { { "core/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_ctrl" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sequencer.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301951037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal " "Elaborating entity \"altera_modular_adc_sample_store\" for hierarchy \"core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\"" {  } { { "core/synthesis/submodules/core_modular_adc_0.v" "sample_store_internal" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_modular_adc_0.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301951073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store_ram core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram " "Elaborating entity \"altera_modular_adc_sample_store_ram\" for hierarchy \"core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\"" {  } { { "core/synthesis/submodules/altera_modular_adc_sample_store.v" "u_ss_ram" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sample_store.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301951108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "core/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "altsyncram_component" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301951415 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "core/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1615301951426 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301951426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301951426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301951426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301951426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301951426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301951426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301951426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301951426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301951426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301951426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301951426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301951426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301951426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301951426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301951426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301951426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301951426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301951426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301951426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301951426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301951426 ""}  } { { "core/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1615301951426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v5s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v5s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v5s1 " "Found entity 1: altsyncram_v5s1" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_v5s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301951589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301951589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v5s1 core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated " "Elaborating entity \"altsyncram_v5s1\" for hierarchy \"core:u0\|core_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301951605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0 core:u0\|core_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"core_nios2_gen2_0\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\"" {  } { { "core/synthesis/core.v" "nios2_gen2_0" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301951697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu " "Elaborating entity \"core_nios2_gen2_0_cpu\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0.v" "cpu" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301951789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_test_bench core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_test_bench:the_core_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"core_nios2_gen2_0_cpu_test_bench\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_test_bench:the_core_nios2_gen2_0_cpu_test_bench\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 6037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301952059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_ic_data_module core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_ic_data_module:core_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"core_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_ic_data_module:core_nios2_gen2_0_cpu_ic_data\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "core_nios2_gen2_0_cpu_ic_data" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 7039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301952148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_ic_data_module:core_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_ic_data_module:core_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301952215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_koc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_koc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_koc1 " "Found entity 1: altsyncram_koc1" {  } { { "db/altsyncram_koc1.tdf" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_koc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301952382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301952382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_koc1 core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_ic_data_module:core_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_koc1:auto_generated " "Elaborating entity \"altsyncram_koc1\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_ic_data_module:core_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_koc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301952399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_ic_tag_module core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_ic_tag_module:core_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"core_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_ic_tag_module:core_nios2_gen2_0_cpu_ic_tag\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "core_nios2_gen2_0_cpu_ic_tag" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 7105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301952545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_ic_tag_module:core_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_ic_tag_module:core_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301952596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ic1 " "Found entity 1: altsyncram_5ic1" {  } { { "db/altsyncram_5ic1.tdf" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_5ic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301952767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301952767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ic1 core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_ic_tag_module:core_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5ic1:auto_generated " "Elaborating entity \"altsyncram_5ic1\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_ic_tag_module:core_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5ic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301952783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_bht_module core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_bht_module:core_nios2_gen2_0_cpu_bht " "Elaborating entity \"core_nios2_gen2_0_cpu_bht_module\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_bht_module:core_nios2_gen2_0_cpu_bht\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "core_nios2_gen2_0_cpu_bht" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 7303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301952917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_bht_module:core_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_bht_module:core_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301952978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_vhc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301953142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301953142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_bht_module:core_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_bht_module:core_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301953159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_register_bank_a_module core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_register_bank_a_module:core_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"core_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_register_bank_a_module:core_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "core_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 8260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301953302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_register_bank_a_module:core_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_register_bank_a_module:core_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301953354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_5tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301953519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301953519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_register_bank_a_module:core_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_register_bank_a_module:core_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301953539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_register_bank_b_module core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_register_bank_b_module:core_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"core_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_register_bank_b_module:core_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "core_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 8278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301953671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_mult_cell core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"core_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_mult_cell" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 8863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301953803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301953926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altera_mult_add_bbo2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301954088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301954088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301954142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altera_mult_add_bbo2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301954476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301954546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301954666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301954732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301955028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301955732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301955800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301956044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301956286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301956351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301956421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301956672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301958466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301958943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301959020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301959215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301959284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301959512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_mult_cell:the_core_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301959748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_dc_tag_module core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_dc_tag_module:core_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"core_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_dc_tag_module:core_nios2_gen2_0_cpu_dc_tag\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "core_nios2_gen2_0_cpu_dc_tag" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 9285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301969990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_dc_tag_module:core_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_dc_tag_module:core_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301970041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_htb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_htb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_htb1 " "Found entity 1: altsyncram_htb1" {  } { { "db/altsyncram_htb1.tdf" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_htb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301970217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301970217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_htb1 core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_dc_tag_module:core_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_htb1:auto_generated " "Elaborating entity \"altsyncram_htb1\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_dc_tag_module:core_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_htb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301970233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_dc_data_module core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_dc_data_module:core_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"core_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_dc_data_module:core_nios2_gen2_0_cpu_dc_data\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "core_nios2_gen2_0_cpu_dc_data" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 9351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301970366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_dc_data_module:core_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_dc_data_module:core_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301970418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoe1 " "Found entity 1: altsyncram_aoe1" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_aoe1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301970590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301970590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoe1 core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_dc_data_module:core_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated " "Elaborating entity \"altsyncram_aoe1\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_dc_data_module:core_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301970609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_dc_victim_module core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_dc_victim_module:core_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"core_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_dc_victim_module:core_nios2_gen2_0_cpu_dc_victim\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "core_nios2_gen2_0_cpu_dc_victim" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 9463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301970751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_dc_victim_module:core_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_dc_victim_module:core_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301970805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hec1 " "Found entity 1: altsyncram_hec1" {  } { { "db/altsyncram_hec1.tdf" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_hec1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301970973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301970973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hec1 core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_dc_victim_module:core_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated " "Elaborating entity \"altsyncram_hec1\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_dc_victim_module:core_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301970991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 10242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301971123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci_debug core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_debug:the_core_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_debug:the_core_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 3152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301971220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci_break core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_break:the_core_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_break:the_core_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 3184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301971336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci_xbrk core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_xbrk:the_core_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_xbrk:the_core_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 3209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301971419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci_dbrk core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_dbrk:the_core_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_dbrk:the_core_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 3236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301971499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci_itrace core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_itrace:the_core_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_itrace:the_core_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 3274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301971580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci_dtrace core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_dtrace:the_core_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_dtrace:the_core_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 3289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301971660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci_td_mode core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_dtrace:the_core_nios2_gen2_0_cpu_nios2_oci_dtrace\|core_nios2_gen2_0_cpu_nios2_oci_td_mode:core_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_dtrace:the_core_nios2_gen2_0_cpu_nios2_oci_dtrace\|core_nios2_gen2_0_cpu_nios2_oci_td_mode:core_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "core_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 1804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301971741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci_fifo core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_fifo:the_core_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_fifo:the_core_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301971820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_fifo:the_core_nios2_gen2_0_cpu_nios2_oci_fifo\|core_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_core_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_fifo:the_core_nios2_gen2_0_cpu_nios2_oci_fifo\|core_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_core_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301971901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_fifo:the_core_nios2_gen2_0_cpu_nios2_oci_fifo\|core_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_core_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_fifo:the_core_nios2_gen2_0_cpu_nios2_oci_fifo\|core_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_core_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301971979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_fifo:the_core_nios2_gen2_0_cpu_nios2_oci_fifo\|core_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_core_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_fifo:the_core_nios2_gen2_0_cpu_nios2_oci_fifo\|core_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_core_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301972058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci_pib core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_pib:the_core_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_pib:the_core_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 3309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301972139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_oci_im core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_im:the_core_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_oci_im:the_core_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 3323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301972228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_avalon_reg core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_avalon_reg:the_core_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_avalon_reg:the_core_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 3342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301972307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_nios2_ocimem core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_ocimem:the_core_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"core_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_ocimem:the_core_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 3362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301972392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_ociram_sp_ram_module core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_ocimem:the_core_nios2_gen2_0_cpu_nios2_ocimem\|core_nios2_gen2_0_cpu_ociram_sp_ram_module:core_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"core_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_ocimem:the_core_nios2_gen2_0_cpu_nios2_ocimem\|core_nios2_gen2_0_cpu_ociram_sp_ram_module:core_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "core_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301972478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_ocimem:the_core_nios2_gen2_0_cpu_nios2_ocimem\|core_nios2_gen2_0_cpu_ociram_sp_ram_module:core_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_ocimem:the_core_nios2_gen2_0_cpu_nios2_ocimem\|core_nios2_gen2_0_cpu_ociram_sp_ram_module:core_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 2727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301972529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301972703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301972703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_ocimem:the_core_nios2_gen2_0_cpu_nios2_ocimem\|core_nios2_gen2_0_cpu_ociram_sp_ram_module:core_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_nios2_ocimem:the_core_nios2_gen2_0_cpu_nios2_ocimem\|core_nios2_gen2_0_cpu_ociram_sp_ram_module:core_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301972720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_debug_slave_wrapper core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"core_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 3464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301972806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_debug_slave_tck core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|core_nios2_gen2_0_cpu_debug_slave_tck:the_core_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"core_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|core_nios2_gen2_0_cpu_debug_slave_tck:the_core_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_core_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301972841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_nios2_gen2_0_cpu_debug_slave_sysclk core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|core_nios2_gen2_0_cpu_debug_slave_sysclk:the_core_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"core_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|core_nios2_gen2_0_cpu_debug_slave_sysclk:the_core_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_core_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301972934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:core_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:core_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_wrapper.v" "core_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301973029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:core_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:core_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301973069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:core_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:core_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301973116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:core_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"core:u0\|core_nios2_gen2_0:nios2_gen2_0\|core_nios2_gen2_0_cpu:cpu\|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci\|core_nios2_gen2_0_cpu_debug_slave_wrapper:the_core_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:core_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301973162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash core:u0\|altera_onchip_flash:onchip_flash_0 " "Elaborating entity \"altera_onchip_flash\" for hierarchy \"core:u0\|altera_onchip_flash:onchip_flash_0\"" {  } { { "core/synthesis/core.v" "onchip_flash_0" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301973247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_csr_controller core:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller " "Elaborating entity \"altera_onchip_flash_avmm_csr_controller\" for hierarchy \"core:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller\"" {  } { { "core/synthesis/submodules/altera_onchip_flash.v" "avmm_csr_controller" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301973281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_data_controller core:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller " "Elaborating entity \"altera_onchip_flash_avmm_data_controller\" for hierarchy \"core:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\"" {  } { { "core/synthesis/submodules/altera_onchip_flash.v" "avmm_data_controller" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301973315 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_count altera_onchip_flash_avmm_data_controller.v(220) " "Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(220): object \"read_count\" assigned a value but never read" {  } { { "core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 220 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615301973338 "|DE10_LITE_Golden_Top|core:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer core:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"core:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\"" {  } { { "core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "stdsync_busy" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301973362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Elaborated megafunction instantiation \"core:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\"" {  } { { "core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 571 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1615301973372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Instantiated megafunction \"core:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301973372 ""}  } { { "core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 571 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1615301973372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg core:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"core:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\"" {  } { { "core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "ufm_data_shiftreg" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301973589 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Elaborated megafunction instantiation \"core:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\"" {  } { { "core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1174 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1615301973601 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Instantiated megafunction \"core:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301973601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301973601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301973601 ""}  } { { "core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1174 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1615301973601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_address_range_check core:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker " "Elaborating entity \"altera_onchip_flash_address_range_check\" for hierarchy \"core:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker\"" {  } { { "core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "address_range_checker" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301973661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_address core:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor " "Elaborating entity \"altera_onchip_flash_convert_address\" for hierarchy \"core:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor\"" {  } { { "core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "address_convertor" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301973692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_a_address_write_protection_check core:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker " "Elaborating entity \"altera_onchip_flash_a_address_write_protection_check\" for hierarchy \"core:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker\"" {  } { { "core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "access_address_write_protection_checker" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301973722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_s_address_write_protection_check core:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker " "Elaborating entity \"altera_onchip_flash_s_address_write_protection_check\" for hierarchy \"core:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker\"" {  } { { "core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "sector_address_write_protection_checker" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301973750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_sector core:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_sector:sector_convertor " "Elaborating entity \"altera_onchip_flash_convert_sector\" for hierarchy \"core:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_sector:sector_convertor\"" {  } { { "core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "sector_convertor" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301973783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_block core:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block " "Elaborating entity \"altera_onchip_flash_block\" for hierarchy \"core:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\"" {  } { { "core/synthesis/submodules/altera_onchip_flash.v" "altera_onchip_flash_block" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_onchip_flash.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301973864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_onchip_memory2_0 core:u0\|core_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"core_onchip_memory2_0\" for hierarchy \"core:u0\|core_onchip_memory2_0:onchip_memory2_0\"" {  } { { "core/synthesis/core.v" "onchip_memory2_0" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301973963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram core:u0\|core_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"core:u0\|core_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "core/synthesis/submodules/core_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301974012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:u0\|core_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"core:u0\|core_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "core/synthesis/submodules/core_onchip_memory2_0.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1615301974024 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:u0\|core_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"core:u0\|core_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301974024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file core_onchip_memory2_0.hex " "Parameter \"init_file\" = \"core_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301974024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301974024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301974024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301974024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301974024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301974024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301974024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301974024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301974024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301974024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301974024 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301974024 ""}  } { { "core/synthesis/submodules/core_onchip_memory2_0.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1615301974024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v5g1 " "Found entity 1: altsyncram_v5g1" {  } { { "db/altsyncram_v5g1.tdf" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/altsyncram_v5g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615301974193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615301974193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v5g1 core:u0\|core_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_v5g1:auto_generated " "Elaborating entity \"altsyncram_v5g1\" for hierarchy \"core:u0\|core_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_v5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301974209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_pio_0 core:u0\|core_pio_0:pio_0 " "Elaborating entity \"core_pio_0\" for hierarchy \"core:u0\|core_pio_0:pio_0\"" {  } { { "core/synthesis/core.v" "pio_0" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301974661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_slide_pio core:u0\|core_slide_pio:slide_pio " "Elaborating entity \"core_slide_pio\" for hierarchy \"core:u0\|core_slide_pio:slide_pio\"" {  } { { "core/synthesis/core.v" "slide_pio" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301974698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_sysid_qsys_0 core:u0\|core_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"core_sysid_qsys_0\" for hierarchy \"core:u0\|core_sysid_qsys_0:sysid_qsys_0\"" {  } { { "core/synthesis/core.v" "sysid_qsys_0" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301974741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_timer_0 core:u0\|core_timer_0:timer_0 " "Elaborating entity \"core_timer_0\" for hierarchy \"core:u0\|core_timer_0:timer_0\"" {  } { { "core/synthesis/core.v" "timer_0" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301974790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0 core:u0\|core_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"core_mm_interconnect_0\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\"" {  } { { "core/synthesis/core.v" "mm_interconnect_0" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301974833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v" 1001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301974926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v" 1061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301974958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v" 1125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301974989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v" 1189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301975021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_0_data_translator\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "onchip_flash_0_data_translator" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v" 1317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301975066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v" 1381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301975099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v" 1445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301975128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:slide_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:slide_pio_s1_translator\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "slide_pio_s1_translator" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v" 1509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301975163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v" 1573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301975197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:modular_adc_0_sample_store_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:modular_adc_0_sample_store_csr_translator\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "modular_adc_0_sample_store_csr_translator" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v" 1701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301975243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:modular_adc_0_sequencer_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:modular_adc_0_sequencer_csr_translator\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "modular_adc_0_sequencer_csr_translator" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v" 1765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301975273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v" 1846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301975305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v" 1927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301975342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v" 2011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301975371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "core/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301975404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v" 2052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301975439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v" 2093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301975472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_data_agent\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "onchip_flash_0_data_agent" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v" 2468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301975611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "modular_adc_0_sample_store_csr_agent_rsp_fifo" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v" 3382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301975986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rdata_fifo\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "modular_adc_0_sample_store_csr_agent_rdata_fifo" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v" 3423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301976019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_router core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router:router " "Elaborating entity \"core_mm_interconnect_0_router\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router:router\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "router" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v" 3605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301976112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_router_default_decode core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router:router\|core_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"core_mm_interconnect_0_router_default_decode\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router:router\|core_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301976144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_router_001 core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"core_mm_interconnect_0_router_001\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_001:router_001\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "router_001" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v" 3621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301976182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_router_001_default_decode core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_001:router_001\|core_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"core_mm_interconnect_0_router_001_default_decode\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_001:router_001\|core_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301976214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_router_002 core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"core_mm_interconnect_0_router_002\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_002:router_002\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "router_002" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v" 3637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301976241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_router_002_default_decode core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_002:router_002\|core_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"core_mm_interconnect_0_router_002_default_decode\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_002:router_002\|core_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301976271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_router_005 core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"core_mm_interconnect_0_router_005\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_005:router_005\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "router_005" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v" 3685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301976360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_router_005_default_decode core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_005:router_005\|core_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"core_mm_interconnect_0_router_005_default_decode\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_router_005:router_005\|core_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301976391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v" 3847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301976625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_limiter" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v" 3897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301976658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_cmd_demux core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"core_mm_interconnect_0_cmd_demux\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v" 3974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301976689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_cmd_demux_001 core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"core_mm_interconnect_0_cmd_demux_001\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v" 4003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301976723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_cmd_mux core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"core_mm_interconnect_0_cmd_mux\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v" 4020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301976755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_cmd_mux_003 core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"core_mm_interconnect_0_cmd_mux_003\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v" 4077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301976811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301976843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "core/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301976870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_rsp_demux core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"core_mm_interconnect_0_rsp_demux\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v" 4225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301977047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_rsp_demux_002 core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"core_mm_interconnect_0_rsp_demux_002\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v" 4259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301977091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_rsp_demux_003 core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"core_mm_interconnect_0_rsp_demux_003\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v" 4282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301977120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_rsp_demux_006 core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_demux_006:rsp_demux_006 " "Elaborating entity \"core_mm_interconnect_0_rsp_demux_006\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_demux_006:rsp_demux_006\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "rsp_demux_006" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v" 4345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301977185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_rsp_mux core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"core_mm_interconnect_0_rsp_mux\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v" 4490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301977265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_mux.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301977307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "core/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301977332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_rsp_mux_001 core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"core_mm_interconnect_0_rsp_mux_001\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v" 4519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301977361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301977394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "core/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301977420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "crosser" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v" 4553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301977446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301977483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_avalon_st_adapter core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"core_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0.v" 5024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301978227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_mm_interconnect_0_avalon_st_adapter_error_adapter_0 core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"core_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"core:u0\|core_mm_interconnect_0:mm_interconnect_0\|core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301978252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_irq_mapper core:u0\|core_irq_mapper:irq_mapper " "Elaborating entity \"core_irq_mapper\" for hierarchy \"core:u0\|core_irq_mapper:irq_mapper\"" {  } { { "core/synthesis/core.v" "irq_mapper" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301978518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser core:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"core:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "core/synthesis/core.v" "irq_synchronizer" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301978544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle core:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"core:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "core/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301978711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"core:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "core/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1615301978721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"core:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301978722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301978722 ""}  } { { "core/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1615301978722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer core:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"core:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301978755 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "core:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u core:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"core:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"core:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "core/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301978762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller core:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"core:u0\|altera_reset_controller:rst_controller\"" {  } { { "core/synthesis/core.v" "rst_controller" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301978958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller core:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"core:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "core/synthesis/core.v" "rst_controller_002" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v" 674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301979060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller core:u0\|altera_reset_controller:rst_controller_004 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"core:u0\|altera_reset_controller:rst_controller_004\"" {  } { { "core/synthesis/core.v" "rst_controller_004" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/core.v" 800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1615301979128 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_core_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_core_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "core/synthesis/submodules/core_nios2_gen2_0_cpu.v" "the_core_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/core/synthesis/submodules/core_nios2_gen2_0_cpu.v" 3274 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Design Software" 0 -1 1615301982099 "|DE10_LITE_Golden_Top|core:u0|core_nios2_gen2_0:nios2_gen2_0|core_nios2_gen2_0_cpu:cpu|core_nios2_gen2_0_cpu_nios2_oci:the_core_nios2_gen2_0_cpu_nios2_oci|core_nios2_gen2_0_cpu_nios2_oci_itrace:the_core_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1615301985072 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.03.09.15:59:55 Progress: Loading sldc974bc88/alt_sld_fab_wrapper_hw.tcl " "2021.03.09.15:59:55 Progress: Loading sldc974bc88/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1615301995713 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1615302004928 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1615302005275 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1615302024138 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1615302024499 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1615302024810 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1615302025171 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1615302025224 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1615302025235 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1615302026125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc974bc88/alt_sld_fab.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/ip/sldc974bc88/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615302026836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615302026836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615302027054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615302027054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615302027100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615302027100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615302027259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615302027259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615302027503 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615302027503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615302027503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/db/ip/sldc974bc88/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615302027733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1615302027733 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1615302033316 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1615302033316 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1615302033316 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Design Software" 0 -1 1615302033316 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Design Software" 0 -1 1615302033316 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1615302033329 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/output_files/NIOS_C.map.smsg " "Generated suppressed messages file C:/Users/fpolo/Downloads/Franco/Courses/Coursera/CourseraFPGADesignforEmbeddedSystemsSpecialization/003FPGASoftcoresAndIPAcquisition/DE10LiteV2/output_files/NIOS_C.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1615302037145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4997 " "Peak virtual memory: 4997 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615302037310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 09 16:00:37 2021 " "Processing ended: Tue Mar 09 16:00:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615302037310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:06 " "Elapsed time: 00:02:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615302037310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:22 " "Total CPU time (on all processors): 00:02:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615302037310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1615302037310 ""}
