/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire [14:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [7:0] celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [20:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[89] | in_data[92]) & (in_data[35] | in_data[8]));
  assign celloutsig_0_3z = ~((celloutsig_0_2z[10] | celloutsig_0_1z) & (celloutsig_0_2z[5] | celloutsig_0_2z[4]));
  assign celloutsig_0_4z = ~((celloutsig_0_1z | celloutsig_0_3z) & (in_data[78] | celloutsig_0_1z));
  assign celloutsig_1_2z = ~((celloutsig_1_0z | in_data[175]) & (celloutsig_1_1z[19] | celloutsig_1_1z[10]));
  assign celloutsig_1_5z = ~((celloutsig_1_3z | celloutsig_1_2z) & (celloutsig_1_0z | celloutsig_1_4z));
  assign celloutsig_1_7z = ~((in_data[140] | in_data[101]) & (celloutsig_1_0z | celloutsig_1_2z));
  assign celloutsig_1_8z = ~((celloutsig_1_3z | in_data[172]) & (celloutsig_1_4z | celloutsig_1_5z));
  assign celloutsig_1_0z = in_data[118] | in_data[131];
  assign celloutsig_1_3z = celloutsig_1_2z | in_data[101];
  assign celloutsig_1_4z = celloutsig_1_1z[12] | celloutsig_1_2z;
  assign celloutsig_1_6z = celloutsig_1_2z | celloutsig_1_5z;
  assign celloutsig_1_17z = celloutsig_1_14z | celloutsig_1_5z;
  assign celloutsig_1_1z = in_data[152:132] / { 1'h1, in_data[155:136] };
  assign celloutsig_1_9z = { celloutsig_1_1z[8:2], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z } / { 1'h1, celloutsig_1_1z[14], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_8z, in_data[96] };
  assign celloutsig_0_2z = in_data[80:66] / { 1'h1, in_data[57:45], celloutsig_0_1z };
  assign celloutsig_1_18z = { celloutsig_1_9z[8:4], celloutsig_1_5z } / { 1'h1, in_data[167:163] };
  assign celloutsig_1_14z = celloutsig_1_3z & ~(in_data[96]);
  assign celloutsig_1_19z = in_data[100] & ~(celloutsig_1_17z);
  assign celloutsig_0_1z = ~^ { in_data[76:72], celloutsig_0_0z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_5z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_5z = { celloutsig_0_2z[10:4], celloutsig_0_1z };
  assign { out_data[133:128], out_data[96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_4z, celloutsig_0_5z };
endmodule
