\begin{vitae}
    \addcontentsline{toc}{chapter}{Curriculum Vitae}

    \begin{vitaesection}{Education}
    \vspace{-0.1cm}
    \item [Sep`23 \emph{(expected)}] M.S. in Computer Engineering, University of California, Santa Barbara
    \item [June`22] B.S. in Computer Engineering, University of California, Santa Barbara
    \end{vitaesection}

    \begin{vitaesection}{Professional Experience}
        \vspace{-0.1cm}
        \item [June`22 - Dec`22] Intel Corporation SoC Design Engineer Graduate Intern
    \end{vitaesection}

    \begin{vitaesection}{Teaching Experience}
        \vspace{-0.1cm}
        \item [Sep`22 - June`23] UCSB Electrical and Computer Engineering Department Teaching Assistant
        \item [Sep`20 - June`22] UCSB Computer Science Department Learning Assistant
    \end{vitaesection}

    \begin{vitaesection}{HDL Courses Assisted}
        \vspace{-0.1cm}
        \item [Spring`22] UCSB CS 154 -- Computer Architecture
        \item [Fall`22] UCSB ECE 154A -- Introduction to Computer Architecture
        \item [Winter`23] UCSB ECE 154B -- Advanced Computer Architecture
        \item [Spring`23] UCSB ECE 152A -- Digital Design Principles
    \end{vitaesection}

    \begin{vitaesection}{HDL Courses Instructed}
        \vspace{-0.1cm}
        \item [Spring`22] UCSB IEEE ``FPGA Screensaver Project''
    \end{vitaesection}

    \begin{vitaesection}{Miscellaneous}
        \vspace{-0.1cm}
        \item [May`23] UCSB College of Engineering Outstanding ECE TA Award, \$2,600
        \item [Mar`23] FOSSi Foundation Latch-Up Presentation, ``Using CVA6 in Architecture Education''
    \end{vitaesection}

\end{vitae}
