{
  "main": {
    "id": "0d4987a3439055f4",
    "type": "split",
    "children": [
      {
        "id": "bf0e32a81f68708f",
        "type": "tabs",
        "children": [
          {
            "id": "e2d66dd2ff0320e5",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "PaperReading/thesis/sta/A NOVEL APPROACH TO ACCURATE TIMING VERIFICATION USING RTL DESCRIPTIONS.md",
                "mode": "source",
                "source": false
              }
            }
          },
          {
            "id": "5b9d6d7de4105635",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "Computer Architecture/CAQA/ILP.md",
                "mode": "source",
                "source": false
              }
            }
          }
        ],
        "currentTab": 1
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "a419bb9042cec5b8",
    "type": "split",
    "children": [
      {
        "id": "daab66b2299a4343",
        "type": "tabs",
        "children": [
          {
            "id": "2fd97cb827b9533c",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "5f78e536ee7ec726",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "Computer Architecture/CAQA/ILP.md"
              }
            }
          },
          {
            "id": "f31f343eec283533",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "a path",
                "matchingCase": true,
                "explainSearch": false,
                "collapseAll": true,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 272.500732421875
  },
  "right": {
    "id": "c67599e5a31e373f",
    "type": "split",
    "children": [
      {
        "id": "5bafa294df2cb63e",
        "type": "tabs",
        "children": [
          {
            "id": "6e3c28e033bd0213",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "Computer Architecture/CAQA/ILP.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "98fac5d01a88fc24",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "Computer Architecture/CAQA/ILP.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "17bb7bbe29fbb5f5",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              }
            }
          },
          {
            "id": "bfb7efcf864efac6",
            "type": "leaf",
            "state": {
              "type": "bookmarks",
              "state": {}
            }
          },
          {
            "id": "29535ad4e0c271f4",
            "type": "leaf",
            "state": {
              "type": "starred",
              "state": {}
            }
          },
          {
            "id": "29b450d888d442a9",
            "type": "leaf",
            "state": {
              "type": "all-properties",
              "state": {
                "sortOrder": "frequency",
                "showSearch": false,
                "searchQuery": ""
              }
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 300,
    "collapsed": true
  },
  "left-ribbon": {
    "hiddenItems": {
      "switcher:Open quick switcher": false,
      "graph:Open graph view": false,
      "canvas:Create new canvas": false,
      "daily-notes:Open today's daily note": false,
      "command-palette:Open command palette": false,
      "templates:Insert template": false
    }
  },
  "active": "5b9d6d7de4105635",
  "lastOpenFiles": [
    "PaperReading/thesis/sta/A NOVEL APPROACH TO ACCURATE TIMING VERIFICATION USING RTL DESCRIPTIONS.md",
    "resources/img/Pasted image 20240410143333.png",
    "resources/img/Pasted image 20240410142446.png",
    "PaperReading/thesis/sta/A Path Selection Algorithm for Timing Analysis.md",
    "2024-04-10.md",
    "PaperReading/microarchitecture/LSQ/Store vectors for scalable memory dependence prediction and scheduling.md",
    "PaperReading/microarchitecture/LSQ/Practical data value speculation for future high-end processors.md",
    "Computer Architecture/CAQA/ILP.md",
    "Computer Architecture/CAQA/CAQA.md",
    "Tools/sparta/Sparta.md",
    "Circuit/Digital Circuit/vlsi-expert.com/STA.md",
    "PaperReading/thesis/sta",
    "PaperReading/thesis",
    "resources/img/Pasted image 20240402183911.png",
    "resources/img/Pasted image 20240402183837.png",
    "resources/img/Pasted image 20240402183327.png",
    "resources/img/Pasted image 20240402133926.png",
    "resources/img/Pasted image 20240402133919.png",
    "resources/img/Pasted image 20240402133842.png",
    "resources/img/Pasted image 20240402133603.png",
    "Circuit/Digital Circuit/DDCA(ETHz & Book)/Sequential Logic and FSM.md",
    "Circuit/Digital Circuit/vlsi-expert.com",
    "Circuit/Digital Circuit/DDCA(ETHz & Book)/HDL and Verilog.md",
    "Circuit/Analog Circuit",
    "resources/img/Pasted image 20240328173716.png",
    "Computer Architecture/CAQA/DLP.md",
    "Computer Architecture/CAQA/Cache Optimization.md",
    "PaperReading/cloud/ùúáManycoreÔºö A Cloud-Native CPU for Tail at Scale.md",
    "Untitled 2.md",
    "Computer Architecture/NOC/Áâá‰∏ä‰∫íËøûÁΩëÁªú/Topology.md",
    "Computer Architecture/NOC/Áâá‰∏ä‰∫íËøûÁΩëÁªú/Routing.md",
    "Computer Architecture/NOC/Áâá‰∏ä‰∫íËøûÁΩëÁªú/Index.md",
    "Computer Architecture/NOC/Áâá‰∏ä‰∫íËøûÁΩëÁªú/Áâá‰∏äÁΩëÁªúÁöÑÁ≥ªÁªüÊû∂ÊûÑÊé•Âè£.md",
    "Computer Architecture/NOC/Áâá‰∏ä‰∫íËøûÁΩëÁªú/Intro.md",
    "thesis/Overall Note.md",
    "Untitled.md",
    "Untitled 1.md",
    "thesis",
    "Tools/spike/Spike.md",
    "lecture",
    "Programming Language/C++/Effective Modern C++.md",
    "Tools/spike",
    "Untitled.canvas",
    "Tools/docker",
    "Tools/sparta",
    "PaperReading/cloud",
    "People/Untitled.canvas"
  ]
}