// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/a/RAM64.hdl
/**
 * Memory of sixty four 16-bit registers.
 * If load is asserted, the value of the register selected by
 * address is set to in; Otherwise, the value does not change.
 * The value of the selected register is emitted by out.
 */
CHIP RAM64 {
    IN in[16], load, address[6];
    OUT out[16];

    PARTS:
	DMux8Way(sel=address[0..2], in=load, a=a, b=b, c=c, d=d, e=e, f=f, g=g, h=h);
	
	
	RAM8(in=in, load=a, out=outA, address=address[3..5]);
	RAM8(in=in, load=b, out=outB, address=address[3..5]);
	RAM8(in=in, load=c, out=outC, address=address[3..5]);
	RAM8(in=in, load=d, out=outD, address=address[3..5]);
	RAM8(in=in, load=e, out=outE, address=address[3..5]);
	RAM8(in=in, load=f, out=outF, address=address[3..5]);
	RAM8(in=in, load=g, out=outG, address=address[3..5]);
	RAM8(in=in, load=h, out=outH, address=address[3..5]);
	
	Mux8Way16(sel=address[0..2], a=outA, b=outB, c=outC, d=outD, e=outE, f=outF, g=outG, h=outH, out=out);
}
