Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Sun Jun 23 22:29:41 2024
| Host         : BSERVER05 running 64-bit Linux Mint 21.3
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_circuit_timing_summary_routed.rpt -pb top_level_circuit_timing_summary_routed.pb -rpx top_level_circuit_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_circuit
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-14  Critical Warning  LUT on the clock tree                                             1           
TIMING-16  Warning           Large setup violation                                             1000        
TIMING-20  Warning           Non-clocked latch                                                 109         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21351)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (109)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (2351)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21351)
----------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: io_cont/chip_select_reg[0]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: io_cont/chip_select_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read1_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read1_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read2_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read2_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]_replica/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]_replica_1/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]_replica_2/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]_rep/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]_rep__0/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]_rep_replica/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]_rep_replica_1/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]_rep_replica_2/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (109)
--------------------------------------------------
 There are 109 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (2351)
---------------------------------
 There are 2351 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.241   -11811.895                   2138                 6766        0.040        0.000                      0                 6766        9.500        0.000                       0                  2358  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clk_in                   {0.000 41.666}     83.333          12.000          
  clk_50Mhz_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0     {0.000 41.666}     83.333          12.000          
sys_clk_pin              {0.000 41.660}     83.330          12.000          
  clk_50Mhz_clk_wiz_0_1  {0.000 10.000}     19.999          50.002          
  clkfbout_clk_wiz_0_1   {0.000 41.665}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                    16.667        0.000                       0                     1  
  clk_50Mhz_clk_wiz_0         -9.240   -11810.346                   2138                 6700        0.304        0.000                      0                 6700        9.500        0.000                       0                  2354  
  clkfbout_clk_wiz_0                                                                                                                                                      16.667        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               16.670        0.000                       0                     1  
  clk_50Mhz_clk_wiz_0_1       -9.225   -11778.820                   2135                 6700        0.304        0.000                      0                 6700        9.500        0.000                       0                  2354  
  clkfbout_clk_wiz_0_1                                                                                                                                                    16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50Mhz_clk_wiz_0_1  clk_50Mhz_clk_wiz_0         -9.240   -11810.346                   2138                 6700        0.040        0.000                      0                 6700  
clk_50Mhz_clk_wiz_0    clk_50Mhz_clk_wiz_0_1       -9.241   -11811.895                   2138                 6700        0.040        0.000                      0                 6700  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             ----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**      clk_50Mhz_clk_wiz_0    clk_50Mhz_clk_wiz_0         10.578        0.000                      0                   66        0.585        0.000                      0                   66  
**async_default**      clk_50Mhz_clk_wiz_0_1  clk_50Mhz_clk_wiz_0         10.578        0.000                      0                   66        0.322        0.000                      0                   66  
**async_default**      clk_50Mhz_clk_wiz_0    clk_50Mhz_clk_wiz_0_1       10.577        0.000                      0                   66        0.322        0.000                      0                   66  
**async_default**      clk_50Mhz_clk_wiz_0_1  clk_50Mhz_clk_wiz_0_1       10.593        0.000                      0                   66        0.585        0.000                      0                   66  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                                                               
(none)                 clk_50Mhz_clk_wiz_0                           
(none)                 clk_50Mhz_clk_wiz_0_1                         
(none)                 clkfbout_clk_wiz_0                            
(none)                 clkfbout_clk_wiz_0_1                          
(none)                                        clk_50Mhz_clk_wiz_0    
(none)                                        clk_50Mhz_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50Mhz_clk_wiz_0
  To Clock:  clk_50Mhz_clk_wiz_0

Setup :         2138  Failing Endpoints,  Worst Slack       -9.240ns,  Total Violation   -11810.345ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.304ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.240ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[52][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.535ns  (logic 5.659ns (22.161%)  route 19.876ns (77.839%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 18.610 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.232 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=6, routed)           1.095    25.327    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X24Y45         LUT5 (Prop_lut5_I4_O)        0.302    25.629 r  processor/registers/registers[0][0][5]_i_1_comp/O
                         net (fo=1, routed)           0.581    26.210    io_cont/alu_op_reg[0][2]_repN_alias
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124    26.334 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.701    28.036    processor/memory/D[5]
    SLICE_X15Y49         FDRE                                         r  processor/memory/memory_reg[52][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.443    18.610    processor/memory/clk_50Mhz
    SLICE_X15Y49         FDRE                                         r  processor/memory/memory_reg[52][0][5]/C
                         clock pessimism              0.493    19.102    
                         clock uncertainty           -0.264    18.839    
    SLICE_X15Y49         FDRE (Setup_fdre_C_D)       -0.043    18.796    processor/memory/memory_reg[52][0][5]
  -------------------------------------------------------------------
                         required time                         18.796    
                         arrival time                         -28.036    
  -------------------------------------------------------------------
                         slack                                 -9.240    

Slack (VIOLATED) :        -9.234ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[41][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.515ns  (logic 5.659ns (22.179%)  route 19.856ns (77.821%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.232 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=6, routed)           1.095    25.327    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X24Y45         LUT5 (Prop_lut5_I4_O)        0.302    25.629 r  processor/registers/registers[0][0][5]_i_1_comp/O
                         net (fo=1, routed)           0.581    26.210    io_cont/alu_op_reg[0][2]_repN_alias
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124    26.334 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.681    28.015    processor/memory/D[5]
    SLICE_X19Y47         FDRE                                         r  processor/memory/memory_reg[41][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.444    18.611    processor/memory/clk_50Mhz
    SLICE_X19Y47         FDRE                                         r  processor/memory/memory_reg[41][0][5]/C
                         clock pessimism              0.493    19.103    
                         clock uncertainty           -0.264    18.840    
    SLICE_X19Y47         FDRE (Setup_fdre_C_D)       -0.058    18.782    processor/memory/memory_reg[41][0][5]
  -------------------------------------------------------------------
                         required time                         18.782    
                         arrival time                         -28.015    
  -------------------------------------------------------------------
                         slack                                 -9.234    

Slack (VIOLATED) :        -9.223ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[47][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.505ns  (logic 5.659ns (22.188%)  route 19.846ns (77.812%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 18.612 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.232 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=6, routed)           1.095    25.327    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X24Y45         LUT5 (Prop_lut5_I4_O)        0.302    25.629 r  processor/registers/registers[0][0][5]_i_1_comp/O
                         net (fo=1, routed)           0.581    26.210    io_cont/alu_op_reg[0][2]_repN_alias
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124    26.334 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.671    28.005    processor/memory/D[5]
    SLICE_X20Y48         FDRE                                         r  processor/memory/memory_reg[47][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.445    18.612    processor/memory/clk_50Mhz
    SLICE_X20Y48         FDRE                                         r  processor/memory/memory_reg[47][0][5]/C
                         clock pessimism              0.493    19.104    
                         clock uncertainty           -0.264    18.841    
    SLICE_X20Y48         FDRE (Setup_fdre_C_D)       -0.058    18.783    processor/memory/memory_reg[47][0][5]
  -------------------------------------------------------------------
                         required time                         18.783    
                         arrival time                         -28.005    
  -------------------------------------------------------------------
                         slack                                 -9.223    

Slack (VIOLATED) :        -9.215ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[21][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.496ns  (logic 5.659ns (22.195%)  route 19.837ns (77.805%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.232 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=6, routed)           1.095    25.327    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X24Y45         LUT5 (Prop_lut5_I4_O)        0.302    25.629 r  processor/registers/registers[0][0][5]_i_1_comp/O
                         net (fo=1, routed)           0.581    26.210    io_cont/alu_op_reg[0][2]_repN_alias
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124    26.334 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.662    27.997    processor/memory/D[5]
    SLICE_X19Y48         FDRE                                         r  processor/memory/memory_reg[21][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.444    18.611    processor/memory/clk_50Mhz
    SLICE_X19Y48         FDRE                                         r  processor/memory/memory_reg[21][0][5]/C
                         clock pessimism              0.493    19.103    
                         clock uncertainty           -0.264    18.840    
    SLICE_X19Y48         FDRE (Setup_fdre_C_D)       -0.058    18.782    processor/memory/memory_reg[21][0][5]
  -------------------------------------------------------------------
                         required time                         18.782    
                         arrival time                         -27.997    
  -------------------------------------------------------------------
                         slack                                 -9.215    

Slack (VIOLATED) :        -9.204ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[19][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.515ns  (logic 5.659ns (22.179%)  route 19.856ns (77.821%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.232 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=6, routed)           1.095    25.327    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X24Y45         LUT5 (Prop_lut5_I4_O)        0.302    25.629 r  processor/registers/registers[0][0][5]_i_1_comp/O
                         net (fo=1, routed)           0.581    26.210    io_cont/alu_op_reg[0][2]_repN_alias
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124    26.334 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.681    28.015    processor/memory/D[5]
    SLICE_X18Y47         FDRE                                         r  processor/memory/memory_reg[19][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.444    18.611    processor/memory/clk_50Mhz
    SLICE_X18Y47         FDRE                                         r  processor/memory/memory_reg[19][0][5]/C
                         clock pessimism              0.493    19.103    
                         clock uncertainty           -0.264    18.840    
    SLICE_X18Y47         FDRE (Setup_fdre_C_D)       -0.028    18.812    processor/memory/memory_reg[19][0][5]
  -------------------------------------------------------------------
                         required time                         18.812    
                         arrival time                         -28.015    
  -------------------------------------------------------------------
                         slack                                 -9.204    

Slack (VIOLATED) :        -9.175ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[67][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.473ns  (logic 5.659ns (22.216%)  route 19.814ns (77.784%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 18.614 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.232 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=6, routed)           1.095    25.327    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X24Y45         LUT5 (Prop_lut5_I4_O)        0.302    25.629 r  processor/registers/registers[0][0][5]_i_1_comp/O
                         net (fo=1, routed)           0.581    26.210    io_cont/alu_op_reg[0][2]_repN_alias
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124    26.334 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.639    27.973    processor/memory/D[5]
    SLICE_X28Y41         FDRE                                         r  processor/memory/memory_reg[67][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.447    18.614    processor/memory/clk_50Mhz
    SLICE_X28Y41         FDRE                                         r  processor/memory/memory_reg[67][0][5]/C
                         clock pessimism              0.493    19.106    
                         clock uncertainty           -0.264    18.843    
    SLICE_X28Y41         FDRE (Setup_fdre_C_D)       -0.045    18.798    processor/memory/memory_reg[67][0][5]
  -------------------------------------------------------------------
                         required time                         18.798    
                         arrival time                         -27.973    
  -------------------------------------------------------------------
                         slack                                 -9.175    

Slack (VIOLATED) :        -9.132ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[53][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.412ns  (logic 5.659ns (22.269%)  route 19.753ns (77.731%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 18.610 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.232 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=6, routed)           1.095    25.327    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X24Y45         LUT5 (Prop_lut5_I4_O)        0.302    25.629 r  processor/registers/registers[0][0][5]_i_1_comp/O
                         net (fo=1, routed)           0.581    26.210    io_cont/alu_op_reg[0][2]_repN_alias
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124    26.334 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.578    27.912    processor/memory/D[5]
    SLICE_X16Y45         FDRE                                         r  processor/memory/memory_reg[53][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.443    18.610    processor/memory/clk_50Mhz
    SLICE_X16Y45         FDRE                                         r  processor/memory/memory_reg[53][0][5]/C
                         clock pessimism              0.493    19.102    
                         clock uncertainty           -0.264    18.839    
    SLICE_X16Y45         FDRE (Setup_fdre_C_D)       -0.058    18.781    processor/memory/memory_reg[53][0][5]
  -------------------------------------------------------------------
                         required time                         18.781    
                         arrival time                         -27.912    
  -------------------------------------------------------------------
                         slack                                 -9.132    

Slack (VIOLATED) :        -9.109ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[71][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.379ns  (logic 5.879ns (23.164%)  route 19.500ns (76.836%))
  Logic Levels:           27  (CARRY4=6 LUT2=2 LUT3=2 LUT4=5 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 18.600 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.327 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=6, routed)           0.729    25.056    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y47         LUT4 (Prop_lut4_I3_O)        0.303    25.359 r  processor/registers/registers[0][0][4]_i_2_comp/O
                         net (fo=1, routed)           0.635    25.994    processor/registers/registers[0][0][4]_i_2_n_0_repN
    SLICE_X29Y47         LUT6 (Prop_lut6_I5_O)        0.124    26.118 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=5, routed)           0.451    26.569    io_cont/reg_writeData[0]_1[1]
    SLICE_X28Y48         LUT3 (Prop_lut3_I2_O)        0.124    26.693 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         1.187    27.880    processor/memory/D[4]
    SLICE_X33Y54         FDRE                                         r  processor/memory/memory_reg[71][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.434    18.600    processor/memory/clk_50Mhz
    SLICE_X33Y54         FDRE                                         r  processor/memory/memory_reg[71][0][4]/C
                         clock pessimism              0.493    19.092    
                         clock uncertainty           -0.264    18.829    
    SLICE_X33Y54         FDRE (Setup_fdre_C_D)       -0.058    18.771    processor/memory/memory_reg[71][0][4]
  -------------------------------------------------------------------
                         required time                         18.771    
                         arrival time                         -27.880    
  -------------------------------------------------------------------
                         slack                                 -9.109    

Slack (VIOLATED) :        -9.107ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[49][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.390ns  (logic 5.879ns (23.155%)  route 19.511ns (76.845%))
  Logic Levels:           27  (CARRY4=6 LUT2=2 LUT3=2 LUT4=5 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 18.597 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.327 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=6, routed)           0.729    25.056    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y47         LUT4 (Prop_lut4_I3_O)        0.303    25.359 r  processor/registers/registers[0][0][4]_i_2_comp/O
                         net (fo=1, routed)           0.635    25.994    processor/registers/registers[0][0][4]_i_2_n_0_repN
    SLICE_X29Y47         LUT6 (Prop_lut6_I5_O)        0.124    26.118 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=5, routed)           0.451    26.569    io_cont/reg_writeData[0]_1[1]
    SLICE_X28Y48         LUT3 (Prop_lut3_I2_O)        0.124    26.693 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         1.198    27.890    processor/memory/D[4]
    SLICE_X17Y53         FDRE                                         r  processor/memory/memory_reg[49][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.431    18.597    processor/memory/clk_50Mhz
    SLICE_X17Y53         FDRE                                         r  processor/memory/memory_reg[49][0][4]/C
                         clock pessimism              0.493    19.089    
                         clock uncertainty           -0.264    18.826    
    SLICE_X17Y53         FDRE (Setup_fdre_C_D)       -0.043    18.783    processor/memory/memory_reg[49][0][4]
  -------------------------------------------------------------------
                         required time                         18.783    
                         arrival time                         -27.890    
  -------------------------------------------------------------------
                         slack                                 -9.107    

Slack (VIOLATED) :        -9.097ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[73][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.395ns  (logic 5.879ns (23.151%)  route 19.516ns (76.849%))
  Logic Levels:           27  (CARRY4=6 LUT2=2 LUT3=2 LUT4=5 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 18.599 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.327 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=6, routed)           0.729    25.056    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y47         LUT4 (Prop_lut4_I3_O)        0.303    25.359 r  processor/registers/registers[0][0][4]_i_2_comp/O
                         net (fo=1, routed)           0.635    25.994    processor/registers/registers[0][0][4]_i_2_n_0_repN
    SLICE_X29Y47         LUT6 (Prop_lut6_I5_O)        0.124    26.118 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=5, routed)           0.451    26.569    io_cont/reg_writeData[0]_1[1]
    SLICE_X28Y48         LUT3 (Prop_lut3_I2_O)        0.124    26.693 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         1.202    27.895    processor/memory/D[4]
    SLICE_X14Y50         FDRE                                         r  processor/memory/memory_reg[73][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.433    18.599    processor/memory/clk_50Mhz
    SLICE_X14Y50         FDRE                                         r  processor/memory/memory_reg[73][0][4]/C
                         clock pessimism              0.493    19.091    
                         clock uncertainty           -0.264    18.828    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)       -0.030    18.798    processor/memory/memory_reg[73][0][4]
  -------------------------------------------------------------------
                         required time                         18.798    
                         arrival time                         -27.895    
  -------------------------------------------------------------------
                         slack                                 -9.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/temp_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.095%)  route 0.278ns (59.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.581    -0.509    uart_controller/clk_50Mhz
    SLICE_X41Y23         FDRE                                         r  uart_controller/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  uart_controller/rx_data_reg[6]/Q
                         net (fo=10, routed)          0.278    -0.090    pl/write_reg_0[6]
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.045 r  pl/temp[1][6]_i_1__0/O
                         net (fo=2, routed)           0.000    -0.045    pl/temp_reg[1]_1[6]
    SLICE_X40Y31         FDRE                                         r  pl/temp_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.855    -0.738    pl/CLK
    SLICE_X40Y31         FDRE                                         r  pl/temp_reg[1][6]/C
                         clock pessimism              0.269    -0.469    
    SLICE_X40Y31         FDRE (Hold_fdre_C_D)         0.120    -0.349    pl/temp_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 uart_controller/rx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/checksum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.256ns (59.558%)  route 0.174ns (40.442%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.582    -0.508    uart_controller/clk_50Mhz
    SLICE_X37Y27         FDRE                                         r  uart_controller/rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  uart_controller/rx_dv_reg/Q
                         net (fo=22, routed)          0.174    -0.193    pl/uart_input_done_receiving
    SLICE_X37Y29         LUT6 (Prop_lut6_I2_O)        0.045    -0.148 r  pl/checksum[3]_i_9/O
                         net (fo=1, routed)           0.000    -0.148    pl/checksum[3]_i_9_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.078 r  pl/checksum_reg[3]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.078    pl/checksum[0]
    SLICE_X37Y29         FDRE                                         r  pl/checksum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.852    -0.741    pl/CLK
    SLICE_X37Y29         FDRE                                         r  pl/checksum_reg[0]/C
                         clock pessimism              0.248    -0.493    
    SLICE_X37Y29         FDRE (Hold_fdre_C_D)         0.102    -0.391    pl/checksum_reg[0]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 uart_controller/rx_bit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller/rx_bit_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.246ns (56.672%)  route 0.188ns (43.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.581    -0.509    uart_controller/clk_50Mhz
    SLICE_X40Y23         FDRE                                         r  uart_controller/rx_bit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.148    -0.361 r  uart_controller/rx_bit_index_reg[0]/Q
                         net (fo=13, routed)          0.188    -0.173    uart_controller/rx_bit_index_reg_n_0_[0]
    SLICE_X40Y23         LUT6 (Prop_lut6_I4_O)        0.098    -0.075 r  uart_controller/rx_bit_index[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.075    uart_controller/rx_bit_index[1]_i_1_n_0
    SLICE_X40Y23         FDRE                                         r  uart_controller/rx_bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.849    -0.744    uart_controller/clk_50Mhz
    SLICE_X40Y23         FDRE                                         r  uart_controller/rx_bit_index_reg[1]/C
                         clock pessimism              0.235    -0.509    
    SLICE_X40Y23         FDRE (Hold_fdre_C_D)         0.121    -0.388    uart_controller/rx_bit_index_reg[1]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 pl/temp_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/temp_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.485%)  route 0.206ns (52.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.589    -0.501    pl/CLK
    SLICE_X41Y34         FDRE                                         r  pl/temp_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  pl/temp_reg[0][3]/Q
                         net (fo=1, routed)           0.138    -0.222    pl/temp_reg_n_0_[0][3]
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.045    -0.177 r  pl/temp[0][3]_i_1__0/O
                         net (fo=2, routed)           0.068    -0.109    pl/temp_reg[0]_0[3]
    SLICE_X41Y34         FDRE                                         r  pl/temp_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.858    -0.735    pl/CLK
    SLICE_X41Y34         FDRE                                         r  pl/temp_reg[0][3]/C
                         clock pessimism              0.234    -0.501    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.070    -0.431    pl/temp_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/done_loading_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.132%)  route 0.245ns (56.868%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.582    -0.508    uart_controller/clk_50Mhz
    SLICE_X37Y28         FDRE                                         r  uart_controller/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  uart_controller/rx_data_reg[7]/Q
                         net (fo=14, routed)          0.245    -0.121    uart_controller/Q[7]
    SLICE_X37Y32         LUT4 (Prop_lut4_I0_O)        0.045    -0.076 r  uart_controller/done_loading_i_1/O
                         net (fo=1, routed)           0.000    -0.076    pl/done_loading7_in
    SLICE_X37Y32         FDRE                                         r  pl/done_loading_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.855    -0.738    pl/CLK
    SLICE_X37Y32         FDRE                                         r  pl/done_loading_reg/C
                         clock pessimism              0.248    -0.490    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.091    -0.399    pl/done_loading_reg
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/checksum_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.251ns (56.836%)  route 0.191ns (43.164%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.582    -0.508    uart_controller/clk_50Mhz
    SLICE_X37Y28         FDRE                                         r  uart_controller/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  uart_controller/rx_data_reg[7]/Q
                         net (fo=14, routed)          0.191    -0.176    pl/write_reg_0[7]
    SLICE_X37Y29         LUT6 (Prop_lut6_I1_O)        0.045    -0.131 r  pl/checksum[3]_i_8/O
                         net (fo=1, routed)           0.000    -0.131    pl/checksum[3]_i_8_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.066 r  pl/checksum_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.000    -0.066    pl/checksum[1]
    SLICE_X37Y29         FDRE                                         r  pl/checksum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.852    -0.741    pl/CLK
    SLICE_X37Y29         FDRE                                         r  pl/checksum_reg[1]/C
                         clock pessimism              0.248    -0.493    
    SLICE_X37Y29         FDRE (Hold_fdre_C_D)         0.102    -0.391    pl/checksum_reg[1]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 pl/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/address_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.295%)  route 0.276ns (59.705%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.590    -0.500    pl/CLK
    SLICE_X38Y37         FDRE                                         r  pl/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  pl/address_reg[3]/Q
                         net (fo=5, routed)           0.276    -0.083    pl/Q[3]
    SLICE_X37Y38         LUT5 (Prop_lut5_I4_O)        0.045    -0.038 r  pl/address[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.038    pl/address[4]
    SLICE_X37Y38         FDRE                                         r  pl/address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.861    -0.732    pl/CLK
    SLICE_X37Y38         FDRE                                         r  pl/address_reg[4]/C
                         clock pessimism              0.269    -0.463    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.091    -0.372    pl/address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 syscall_handler/unknown_syscall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ex_handler/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.185ns (38.101%)  route 0.301ns (61.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.561    -0.529    syscall_handler/clk_50Mhz
    SLICE_X33Y34         FDRE                                         r  syscall_handler/unknown_syscall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.388 f  syscall_handler/unknown_syscall_reg/Q
                         net (fo=6, routed)           0.301    -0.087    processor/registers/syscall_unknown_sys_number
    SLICE_X32Y32         LUT4 (Prop_lut4_I1_O)        0.044    -0.043 r  processor/registers/tx_data[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.043    ex_handler/D[2]
    SLICE_X32Y32         FDRE                                         r  ex_handler/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.827    -0.766    ex_handler/CLK
    SLICE_X32Y32         FDRE                                         r  ex_handler/tx_data_reg[2]/C
                         clock pessimism              0.249    -0.517    
    SLICE_X32Y32         FDRE (Hold_fdre_C_D)         0.131    -0.386    ex_handler/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 uart_controller/rx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/checksum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.249ns (53.354%)  route 0.218ns (46.646%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.582    -0.508    uart_controller/clk_50Mhz
    SLICE_X37Y27         FDRE                                         r  uart_controller/rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  uart_controller/rx_dv_reg/Q
                         net (fo=22, routed)          0.218    -0.149    pl/uart_input_done_receiving
    SLICE_X37Y29         LUT6 (Prop_lut6_I2_O)        0.045    -0.104 r  pl/checksum[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.104    pl/checksum[3]_i_6_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.041 r  pl/checksum_reg[3]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.041    pl/checksum[3]
    SLICE_X37Y29         FDRE                                         r  pl/checksum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.852    -0.741    pl/CLK
    SLICE_X37Y29         FDRE                                         r  pl/checksum_reg[3]/C
                         clock pessimism              0.248    -0.493    
    SLICE_X37Y29         FDRE (Hold_fdre_C_D)         0.102    -0.391    pl/checksum_reg[3]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 syscall_handler/unknown_syscall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ex_handler/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.228%)  route 0.301ns (61.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.561    -0.529    syscall_handler/clk_50Mhz
    SLICE_X33Y34         FDRE                                         r  syscall_handler/unknown_syscall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  syscall_handler/unknown_syscall_reg/Q
                         net (fo=6, routed)           0.301    -0.087    processor/registers/syscall_unknown_sys_number
    SLICE_X32Y32         LUT4 (Prop_lut4_I2_O)        0.045    -0.042 r  processor/registers/tx_data[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.042    ex_handler/D[1]
    SLICE_X32Y32         FDRE                                         r  ex_handler/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.827    -0.766    ex_handler/CLK
    SLICE_X32Y32         FDRE                                         r  ex_handler/tx_data_reg[1]/C
                         clock pessimism              0.249    -0.517    
    SLICE_X32Y32         FDRE (Hold_fdre_C_D)         0.120    -0.397    ex_handler/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.355    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50Mhz_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    proc_clk_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y34     ex_handler/done_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y34     ex_handler/handled_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y33     ex_handler/tx_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y32     ex_handler/tx_data_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y32     ex_handler/tx_data_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X35Y33     ex_handler/tx_data_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y34     ex_handler/tx_dv_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34     ex_handler/done_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34     ex_handler/done_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34     ex_handler/handled_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34     ex_handler/handled_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y33     ex_handler/tx_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y33     ex_handler/tx_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y32     ex_handler/tx_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y32     ex_handler/tx_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y32     ex_handler/tx_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y32     ex_handler/tx_data_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34     ex_handler/done_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34     ex_handler/done_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34     ex_handler/handled_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34     ex_handler/handled_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y33     ex_handler/tx_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y33     ex_handler/tx_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y32     ex_handler/tx_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y32     ex_handler/tx_data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y32     ex_handler/tx_data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y32     ex_handler/tx_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y2    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50Mhz_clk_wiz_0_1
  To Clock:  clk_50Mhz_clk_wiz_0_1

Setup :         2135  Failing Endpoints,  Worst Slack       -9.225ns,  Total Violation   -11778.820ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.304ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.225ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[52][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.535ns  (logic 5.659ns (22.161%)  route 19.876ns (77.839%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 18.609 - 19.999 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.232 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=6, routed)           1.095    25.327    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X24Y45         LUT5 (Prop_lut5_I4_O)        0.302    25.629 r  processor/registers/registers[0][0][5]_i_1_comp/O
                         net (fo=1, routed)           0.581    26.210    io_cont/alu_op_reg[0][2]_repN_alias
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124    26.334 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.701    28.036    processor/memory/D[5]
    SLICE_X15Y49         FDRE                                         r  processor/memory/memory_reg[52][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.443    18.609    processor/memory/clk_50Mhz
    SLICE_X15Y49         FDRE                                         r  processor/memory/memory_reg[52][0][5]/C
                         clock pessimism              0.493    19.101    
                         clock uncertainty           -0.248    18.853    
    SLICE_X15Y49         FDRE (Setup_fdre_C_D)       -0.043    18.810    processor/memory/memory_reg[52][0][5]
  -------------------------------------------------------------------
                         required time                         18.810    
                         arrival time                         -28.036    
  -------------------------------------------------------------------
                         slack                                 -9.225    

Slack (VIOLATED) :        -9.219ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[41][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.515ns  (logic 5.659ns (22.179%)  route 19.856ns (77.821%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.610 - 19.999 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.232 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=6, routed)           1.095    25.327    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X24Y45         LUT5 (Prop_lut5_I4_O)        0.302    25.629 r  processor/registers/registers[0][0][5]_i_1_comp/O
                         net (fo=1, routed)           0.581    26.210    io_cont/alu_op_reg[0][2]_repN_alias
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124    26.334 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.681    28.015    processor/memory/D[5]
    SLICE_X19Y47         FDRE                                         r  processor/memory/memory_reg[41][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.444    18.610    processor/memory/clk_50Mhz
    SLICE_X19Y47         FDRE                                         r  processor/memory/memory_reg[41][0][5]/C
                         clock pessimism              0.493    19.102    
                         clock uncertainty           -0.248    18.854    
    SLICE_X19Y47         FDRE (Setup_fdre_C_D)       -0.058    18.796    processor/memory/memory_reg[41][0][5]
  -------------------------------------------------------------------
                         required time                         18.796    
                         arrival time                         -28.015    
  -------------------------------------------------------------------
                         slack                                 -9.219    

Slack (VIOLATED) :        -9.208ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[47][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.505ns  (logic 5.659ns (22.188%)  route 19.846ns (77.812%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 18.611 - 19.999 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.232 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=6, routed)           1.095    25.327    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X24Y45         LUT5 (Prop_lut5_I4_O)        0.302    25.629 r  processor/registers/registers[0][0][5]_i_1_comp/O
                         net (fo=1, routed)           0.581    26.210    io_cont/alu_op_reg[0][2]_repN_alias
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124    26.334 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.671    28.005    processor/memory/D[5]
    SLICE_X20Y48         FDRE                                         r  processor/memory/memory_reg[47][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.445    18.611    processor/memory/clk_50Mhz
    SLICE_X20Y48         FDRE                                         r  processor/memory/memory_reg[47][0][5]/C
                         clock pessimism              0.493    19.103    
                         clock uncertainty           -0.248    18.855    
    SLICE_X20Y48         FDRE (Setup_fdre_C_D)       -0.058    18.797    processor/memory/memory_reg[47][0][5]
  -------------------------------------------------------------------
                         required time                         18.797    
                         arrival time                         -28.005    
  -------------------------------------------------------------------
                         slack                                 -9.208    

Slack (VIOLATED) :        -9.200ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[21][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.496ns  (logic 5.659ns (22.195%)  route 19.837ns (77.805%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.610 - 19.999 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.232 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=6, routed)           1.095    25.327    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X24Y45         LUT5 (Prop_lut5_I4_O)        0.302    25.629 r  processor/registers/registers[0][0][5]_i_1_comp/O
                         net (fo=1, routed)           0.581    26.210    io_cont/alu_op_reg[0][2]_repN_alias
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124    26.334 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.662    27.997    processor/memory/D[5]
    SLICE_X19Y48         FDRE                                         r  processor/memory/memory_reg[21][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.444    18.610    processor/memory/clk_50Mhz
    SLICE_X19Y48         FDRE                                         r  processor/memory/memory_reg[21][0][5]/C
                         clock pessimism              0.493    19.102    
                         clock uncertainty           -0.248    18.854    
    SLICE_X19Y48         FDRE (Setup_fdre_C_D)       -0.058    18.796    processor/memory/memory_reg[21][0][5]
  -------------------------------------------------------------------
                         required time                         18.796    
                         arrival time                         -27.997    
  -------------------------------------------------------------------
                         slack                                 -9.200    

Slack (VIOLATED) :        -9.189ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[19][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.515ns  (logic 5.659ns (22.179%)  route 19.856ns (77.821%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.610 - 19.999 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.232 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=6, routed)           1.095    25.327    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X24Y45         LUT5 (Prop_lut5_I4_O)        0.302    25.629 r  processor/registers/registers[0][0][5]_i_1_comp/O
                         net (fo=1, routed)           0.581    26.210    io_cont/alu_op_reg[0][2]_repN_alias
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124    26.334 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.681    28.015    processor/memory/D[5]
    SLICE_X18Y47         FDRE                                         r  processor/memory/memory_reg[19][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.444    18.610    processor/memory/clk_50Mhz
    SLICE_X18Y47         FDRE                                         r  processor/memory/memory_reg[19][0][5]/C
                         clock pessimism              0.493    19.102    
                         clock uncertainty           -0.248    18.854    
    SLICE_X18Y47         FDRE (Setup_fdre_C_D)       -0.028    18.826    processor/memory/memory_reg[19][0][5]
  -------------------------------------------------------------------
                         required time                         18.826    
                         arrival time                         -28.015    
  -------------------------------------------------------------------
                         slack                                 -9.189    

Slack (VIOLATED) :        -9.161ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[67][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.473ns  (logic 5.659ns (22.216%)  route 19.814ns (77.784%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 18.613 - 19.999 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.232 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=6, routed)           1.095    25.327    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X24Y45         LUT5 (Prop_lut5_I4_O)        0.302    25.629 r  processor/registers/registers[0][0][5]_i_1_comp/O
                         net (fo=1, routed)           0.581    26.210    io_cont/alu_op_reg[0][2]_repN_alias
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124    26.334 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.639    27.973    processor/memory/D[5]
    SLICE_X28Y41         FDRE                                         r  processor/memory/memory_reg[67][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.447    18.613    processor/memory/clk_50Mhz
    SLICE_X28Y41         FDRE                                         r  processor/memory/memory_reg[67][0][5]/C
                         clock pessimism              0.493    19.105    
                         clock uncertainty           -0.248    18.857    
    SLICE_X28Y41         FDRE (Setup_fdre_C_D)       -0.045    18.812    processor/memory/memory_reg[67][0][5]
  -------------------------------------------------------------------
                         required time                         18.812    
                         arrival time                         -27.973    
  -------------------------------------------------------------------
                         slack                                 -9.161    

Slack (VIOLATED) :        -9.117ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[53][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.412ns  (logic 5.659ns (22.269%)  route 19.753ns (77.731%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 18.609 - 19.999 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.232 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=6, routed)           1.095    25.327    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X24Y45         LUT5 (Prop_lut5_I4_O)        0.302    25.629 r  processor/registers/registers[0][0][5]_i_1_comp/O
                         net (fo=1, routed)           0.581    26.210    io_cont/alu_op_reg[0][2]_repN_alias
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124    26.334 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.578    27.912    processor/memory/D[5]
    SLICE_X16Y45         FDRE                                         r  processor/memory/memory_reg[53][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.443    18.609    processor/memory/clk_50Mhz
    SLICE_X16Y45         FDRE                                         r  processor/memory/memory_reg[53][0][5]/C
                         clock pessimism              0.493    19.101    
                         clock uncertainty           -0.248    18.853    
    SLICE_X16Y45         FDRE (Setup_fdre_C_D)       -0.058    18.795    processor/memory/memory_reg[53][0][5]
  -------------------------------------------------------------------
                         required time                         18.795    
                         arrival time                         -27.912    
  -------------------------------------------------------------------
                         slack                                 -9.117    

Slack (VIOLATED) :        -9.094ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[71][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.379ns  (logic 5.879ns (23.164%)  route 19.500ns (76.836%))
  Logic Levels:           27  (CARRY4=6 LUT2=2 LUT3=2 LUT4=5 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 18.599 - 19.999 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.327 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=6, routed)           0.729    25.056    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y47         LUT4 (Prop_lut4_I3_O)        0.303    25.359 r  processor/registers/registers[0][0][4]_i_2_comp/O
                         net (fo=1, routed)           0.635    25.994    processor/registers/registers[0][0][4]_i_2_n_0_repN
    SLICE_X29Y47         LUT6 (Prop_lut6_I5_O)        0.124    26.118 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=5, routed)           0.451    26.569    io_cont/reg_writeData[0]_1[1]
    SLICE_X28Y48         LUT3 (Prop_lut3_I2_O)        0.124    26.693 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         1.187    27.880    processor/memory/D[4]
    SLICE_X33Y54         FDRE                                         r  processor/memory/memory_reg[71][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.434    18.599    processor/memory/clk_50Mhz
    SLICE_X33Y54         FDRE                                         r  processor/memory/memory_reg[71][0][4]/C
                         clock pessimism              0.493    19.092    
                         clock uncertainty           -0.248    18.844    
    SLICE_X33Y54         FDRE (Setup_fdre_C_D)       -0.058    18.786    processor/memory/memory_reg[71][0][4]
  -------------------------------------------------------------------
                         required time                         18.786    
                         arrival time                         -27.880    
  -------------------------------------------------------------------
                         slack                                 -9.094    

Slack (VIOLATED) :        -9.093ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[49][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.390ns  (logic 5.879ns (23.155%)  route 19.511ns (76.845%))
  Logic Levels:           27  (CARRY4=6 LUT2=2 LUT3=2 LUT4=5 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 18.596 - 19.999 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.327 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=6, routed)           0.729    25.056    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y47         LUT4 (Prop_lut4_I3_O)        0.303    25.359 r  processor/registers/registers[0][0][4]_i_2_comp/O
                         net (fo=1, routed)           0.635    25.994    processor/registers/registers[0][0][4]_i_2_n_0_repN
    SLICE_X29Y47         LUT6 (Prop_lut6_I5_O)        0.124    26.118 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=5, routed)           0.451    26.569    io_cont/reg_writeData[0]_1[1]
    SLICE_X28Y48         LUT3 (Prop_lut3_I2_O)        0.124    26.693 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         1.198    27.890    processor/memory/D[4]
    SLICE_X17Y53         FDRE                                         r  processor/memory/memory_reg[49][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.431    18.596    processor/memory/clk_50Mhz
    SLICE_X17Y53         FDRE                                         r  processor/memory/memory_reg[49][0][4]/C
                         clock pessimism              0.493    19.089    
                         clock uncertainty           -0.248    18.841    
    SLICE_X17Y53         FDRE (Setup_fdre_C_D)       -0.043    18.798    processor/memory/memory_reg[49][0][4]
  -------------------------------------------------------------------
                         required time                         18.798    
                         arrival time                         -27.890    
  -------------------------------------------------------------------
                         slack                                 -9.093    

Slack (VIOLATED) :        -9.082ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[73][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.395ns  (logic 5.879ns (23.151%)  route 19.516ns (76.849%))
  Logic Levels:           27  (CARRY4=6 LUT2=2 LUT3=2 LUT4=5 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 18.598 - 19.999 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.327 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=6, routed)           0.729    25.056    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y47         LUT4 (Prop_lut4_I3_O)        0.303    25.359 r  processor/registers/registers[0][0][4]_i_2_comp/O
                         net (fo=1, routed)           0.635    25.994    processor/registers/registers[0][0][4]_i_2_n_0_repN
    SLICE_X29Y47         LUT6 (Prop_lut6_I5_O)        0.124    26.118 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=5, routed)           0.451    26.569    io_cont/reg_writeData[0]_1[1]
    SLICE_X28Y48         LUT3 (Prop_lut3_I2_O)        0.124    26.693 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         1.202    27.895    processor/memory/D[4]
    SLICE_X14Y50         FDRE                                         r  processor/memory/memory_reg[73][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.433    18.598    processor/memory/clk_50Mhz
    SLICE_X14Y50         FDRE                                         r  processor/memory/memory_reg[73][0][4]/C
                         clock pessimism              0.493    19.091    
                         clock uncertainty           -0.248    18.843    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)       -0.030    18.813    processor/memory/memory_reg[73][0][4]
  -------------------------------------------------------------------
                         required time                         18.813    
                         arrival time                         -27.895    
  -------------------------------------------------------------------
                         slack                                 -9.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/temp_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.095%)  route 0.278ns (59.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.581    -0.509    uart_controller/clk_50Mhz
    SLICE_X41Y23         FDRE                                         r  uart_controller/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  uart_controller/rx_data_reg[6]/Q
                         net (fo=10, routed)          0.278    -0.090    pl/write_reg_0[6]
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.045 r  pl/temp[1][6]_i_1__0/O
                         net (fo=2, routed)           0.000    -0.045    pl/temp_reg[1]_1[6]
    SLICE_X40Y31         FDRE                                         r  pl/temp_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.855    -0.738    pl/CLK
    SLICE_X40Y31         FDRE                                         r  pl/temp_reg[1][6]/C
                         clock pessimism              0.269    -0.469    
    SLICE_X40Y31         FDRE (Hold_fdre_C_D)         0.120    -0.349    pl/temp_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 uart_controller/rx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/checksum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.256ns (59.558%)  route 0.174ns (40.442%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.582    -0.508    uart_controller/clk_50Mhz
    SLICE_X37Y27         FDRE                                         r  uart_controller/rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  uart_controller/rx_dv_reg/Q
                         net (fo=22, routed)          0.174    -0.193    pl/uart_input_done_receiving
    SLICE_X37Y29         LUT6 (Prop_lut6_I2_O)        0.045    -0.148 r  pl/checksum[3]_i_9/O
                         net (fo=1, routed)           0.000    -0.148    pl/checksum[3]_i_9_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.078 r  pl/checksum_reg[3]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.078    pl/checksum[0]
    SLICE_X37Y29         FDRE                                         r  pl/checksum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.852    -0.741    pl/CLK
    SLICE_X37Y29         FDRE                                         r  pl/checksum_reg[0]/C
                         clock pessimism              0.248    -0.493    
    SLICE_X37Y29         FDRE (Hold_fdre_C_D)         0.102    -0.391    pl/checksum_reg[0]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 uart_controller/rx_bit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            uart_controller/rx_bit_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.246ns (56.672%)  route 0.188ns (43.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.581    -0.509    uart_controller/clk_50Mhz
    SLICE_X40Y23         FDRE                                         r  uart_controller/rx_bit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.148    -0.361 r  uart_controller/rx_bit_index_reg[0]/Q
                         net (fo=13, routed)          0.188    -0.173    uart_controller/rx_bit_index_reg_n_0_[0]
    SLICE_X40Y23         LUT6 (Prop_lut6_I4_O)        0.098    -0.075 r  uart_controller/rx_bit_index[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.075    uart_controller/rx_bit_index[1]_i_1_n_0
    SLICE_X40Y23         FDRE                                         r  uart_controller/rx_bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.849    -0.744    uart_controller/clk_50Mhz
    SLICE_X40Y23         FDRE                                         r  uart_controller/rx_bit_index_reg[1]/C
                         clock pessimism              0.235    -0.509    
    SLICE_X40Y23         FDRE (Hold_fdre_C_D)         0.121    -0.388    uart_controller/rx_bit_index_reg[1]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 pl/temp_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/temp_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.485%)  route 0.206ns (52.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.589    -0.501    pl/CLK
    SLICE_X41Y34         FDRE                                         r  pl/temp_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  pl/temp_reg[0][3]/Q
                         net (fo=1, routed)           0.138    -0.222    pl/temp_reg_n_0_[0][3]
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.045    -0.177 r  pl/temp[0][3]_i_1__0/O
                         net (fo=2, routed)           0.068    -0.109    pl/temp_reg[0]_0[3]
    SLICE_X41Y34         FDRE                                         r  pl/temp_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.858    -0.735    pl/CLK
    SLICE_X41Y34         FDRE                                         r  pl/temp_reg[0][3]/C
                         clock pessimism              0.234    -0.501    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.070    -0.431    pl/temp_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/done_loading_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.132%)  route 0.245ns (56.868%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.582    -0.508    uart_controller/clk_50Mhz
    SLICE_X37Y28         FDRE                                         r  uart_controller/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  uart_controller/rx_data_reg[7]/Q
                         net (fo=14, routed)          0.245    -0.121    uart_controller/Q[7]
    SLICE_X37Y32         LUT4 (Prop_lut4_I0_O)        0.045    -0.076 r  uart_controller/done_loading_i_1/O
                         net (fo=1, routed)           0.000    -0.076    pl/done_loading7_in
    SLICE_X37Y32         FDRE                                         r  pl/done_loading_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.855    -0.738    pl/CLK
    SLICE_X37Y32         FDRE                                         r  pl/done_loading_reg/C
                         clock pessimism              0.248    -0.490    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.091    -0.399    pl/done_loading_reg
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/checksum_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.251ns (56.836%)  route 0.191ns (43.164%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.582    -0.508    uart_controller/clk_50Mhz
    SLICE_X37Y28         FDRE                                         r  uart_controller/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  uart_controller/rx_data_reg[7]/Q
                         net (fo=14, routed)          0.191    -0.176    pl/write_reg_0[7]
    SLICE_X37Y29         LUT6 (Prop_lut6_I1_O)        0.045    -0.131 r  pl/checksum[3]_i_8/O
                         net (fo=1, routed)           0.000    -0.131    pl/checksum[3]_i_8_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.066 r  pl/checksum_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.000    -0.066    pl/checksum[1]
    SLICE_X37Y29         FDRE                                         r  pl/checksum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.852    -0.741    pl/CLK
    SLICE_X37Y29         FDRE                                         r  pl/checksum_reg[1]/C
                         clock pessimism              0.248    -0.493    
    SLICE_X37Y29         FDRE (Hold_fdre_C_D)         0.102    -0.391    pl/checksum_reg[1]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 pl/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/address_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.295%)  route 0.276ns (59.705%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.590    -0.500    pl/CLK
    SLICE_X38Y37         FDRE                                         r  pl/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  pl/address_reg[3]/Q
                         net (fo=5, routed)           0.276    -0.083    pl/Q[3]
    SLICE_X37Y38         LUT5 (Prop_lut5_I4_O)        0.045    -0.038 r  pl/address[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.038    pl/address[4]
    SLICE_X37Y38         FDRE                                         r  pl/address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.861    -0.732    pl/CLK
    SLICE_X37Y38         FDRE                                         r  pl/address_reg[4]/C
                         clock pessimism              0.269    -0.463    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.091    -0.372    pl/address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 syscall_handler/unknown_syscall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            ex_handler/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.185ns (38.101%)  route 0.301ns (61.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.561    -0.529    syscall_handler/clk_50Mhz
    SLICE_X33Y34         FDRE                                         r  syscall_handler/unknown_syscall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.388 f  syscall_handler/unknown_syscall_reg/Q
                         net (fo=6, routed)           0.301    -0.087    processor/registers/syscall_unknown_sys_number
    SLICE_X32Y32         LUT4 (Prop_lut4_I1_O)        0.044    -0.043 r  processor/registers/tx_data[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.043    ex_handler/D[2]
    SLICE_X32Y32         FDRE                                         r  ex_handler/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.827    -0.766    ex_handler/CLK
    SLICE_X32Y32         FDRE                                         r  ex_handler/tx_data_reg[2]/C
                         clock pessimism              0.249    -0.517    
    SLICE_X32Y32         FDRE (Hold_fdre_C_D)         0.131    -0.386    ex_handler/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 uart_controller/rx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/checksum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.249ns (53.354%)  route 0.218ns (46.646%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.582    -0.508    uart_controller/clk_50Mhz
    SLICE_X37Y27         FDRE                                         r  uart_controller/rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  uart_controller/rx_dv_reg/Q
                         net (fo=22, routed)          0.218    -0.149    pl/uart_input_done_receiving
    SLICE_X37Y29         LUT6 (Prop_lut6_I2_O)        0.045    -0.104 r  pl/checksum[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.104    pl/checksum[3]_i_6_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.041 r  pl/checksum_reg[3]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.041    pl/checksum[3]
    SLICE_X37Y29         FDRE                                         r  pl/checksum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.852    -0.741    pl/CLK
    SLICE_X37Y29         FDRE                                         r  pl/checksum_reg[3]/C
                         clock pessimism              0.248    -0.493    
    SLICE_X37Y29         FDRE (Hold_fdre_C_D)         0.102    -0.391    pl/checksum_reg[3]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 syscall_handler/unknown_syscall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            ex_handler/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.228%)  route 0.301ns (61.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.561    -0.529    syscall_handler/clk_50Mhz
    SLICE_X33Y34         FDRE                                         r  syscall_handler/unknown_syscall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  syscall_handler/unknown_syscall_reg/Q
                         net (fo=6, routed)           0.301    -0.087    processor/registers/syscall_unknown_sys_number
    SLICE_X32Y32         LUT4 (Prop_lut4_I2_O)        0.045    -0.042 r  processor/registers/tx_data[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.042    ex_handler/D[1]
    SLICE_X32Y32         FDRE                                         r  ex_handler/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.827    -0.766    ex_handler/CLK
    SLICE_X32Y32         FDRE                                         r  ex_handler/tx_data_reg[1]/C
                         clock pessimism              0.249    -0.517    
    SLICE_X32Y32         FDRE (Hold_fdre_C_D)         0.120    -0.397    ex_handler/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.355    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50Mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         19.999
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         19.999      17.844     BUFGCTRL_X0Y1    proc_clk_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         19.999      17.844     BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         19.999      18.750     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X34Y34     ex_handler/done_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X34Y34     ex_handler/handled_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X35Y33     ex_handler/tx_data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X32Y32     ex_handler/tx_data_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X32Y32     ex_handler/tx_data_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X35Y33     ex_handler/tx_data_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.999      18.999     SLICE_X34Y34     ex_handler/tx_dv_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.999      193.361    MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34     ex_handler/done_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34     ex_handler/done_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34     ex_handler/handled_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34     ex_handler/handled_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y33     ex_handler/tx_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y33     ex_handler/tx_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y32     ex_handler/tx_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y32     ex_handler/tx_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y32     ex_handler/tx_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y32     ex_handler/tx_data_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34     ex_handler/done_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34     ex_handler/done_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34     ex_handler/handled_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y34     ex_handler/handled_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y33     ex_handler/tx_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y33     ex_handler/tx_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y32     ex_handler/tx_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y32     ex_handler/tx_data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y32     ex_handler/tx_data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y32     ex_handler/tx_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y2    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_50Mhz_clk_wiz_0_1
  To Clock:  clk_50Mhz_clk_wiz_0

Setup :         2138  Failing Endpoints,  Worst Slack       -9.240ns,  Total Violation   -11810.345ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.240ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[52][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.535ns  (logic 5.659ns (22.161%)  route 19.876ns (77.839%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 18.610 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.232 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=6, routed)           1.095    25.327    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X24Y45         LUT5 (Prop_lut5_I4_O)        0.302    25.629 r  processor/registers/registers[0][0][5]_i_1_comp/O
                         net (fo=1, routed)           0.581    26.210    io_cont/alu_op_reg[0][2]_repN_alias
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124    26.334 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.701    28.036    processor/memory/D[5]
    SLICE_X15Y49         FDRE                                         r  processor/memory/memory_reg[52][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.443    18.610    processor/memory/clk_50Mhz
    SLICE_X15Y49         FDRE                                         r  processor/memory/memory_reg[52][0][5]/C
                         clock pessimism              0.493    19.102    
                         clock uncertainty           -0.264    18.839    
    SLICE_X15Y49         FDRE (Setup_fdre_C_D)       -0.043    18.796    processor/memory/memory_reg[52][0][5]
  -------------------------------------------------------------------
                         required time                         18.796    
                         arrival time                         -28.036    
  -------------------------------------------------------------------
                         slack                                 -9.240    

Slack (VIOLATED) :        -9.234ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[41][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.515ns  (logic 5.659ns (22.179%)  route 19.856ns (77.821%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.232 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=6, routed)           1.095    25.327    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X24Y45         LUT5 (Prop_lut5_I4_O)        0.302    25.629 r  processor/registers/registers[0][0][5]_i_1_comp/O
                         net (fo=1, routed)           0.581    26.210    io_cont/alu_op_reg[0][2]_repN_alias
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124    26.334 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.681    28.015    processor/memory/D[5]
    SLICE_X19Y47         FDRE                                         r  processor/memory/memory_reg[41][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.444    18.611    processor/memory/clk_50Mhz
    SLICE_X19Y47         FDRE                                         r  processor/memory/memory_reg[41][0][5]/C
                         clock pessimism              0.493    19.103    
                         clock uncertainty           -0.264    18.840    
    SLICE_X19Y47         FDRE (Setup_fdre_C_D)       -0.058    18.782    processor/memory/memory_reg[41][0][5]
  -------------------------------------------------------------------
                         required time                         18.782    
                         arrival time                         -28.015    
  -------------------------------------------------------------------
                         slack                                 -9.234    

Slack (VIOLATED) :        -9.223ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[47][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.505ns  (logic 5.659ns (22.188%)  route 19.846ns (77.812%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 18.612 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.232 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=6, routed)           1.095    25.327    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X24Y45         LUT5 (Prop_lut5_I4_O)        0.302    25.629 r  processor/registers/registers[0][0][5]_i_1_comp/O
                         net (fo=1, routed)           0.581    26.210    io_cont/alu_op_reg[0][2]_repN_alias
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124    26.334 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.671    28.005    processor/memory/D[5]
    SLICE_X20Y48         FDRE                                         r  processor/memory/memory_reg[47][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.445    18.612    processor/memory/clk_50Mhz
    SLICE_X20Y48         FDRE                                         r  processor/memory/memory_reg[47][0][5]/C
                         clock pessimism              0.493    19.104    
                         clock uncertainty           -0.264    18.841    
    SLICE_X20Y48         FDRE (Setup_fdre_C_D)       -0.058    18.783    processor/memory/memory_reg[47][0][5]
  -------------------------------------------------------------------
                         required time                         18.783    
                         arrival time                         -28.005    
  -------------------------------------------------------------------
                         slack                                 -9.223    

Slack (VIOLATED) :        -9.215ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[21][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.496ns  (logic 5.659ns (22.195%)  route 19.837ns (77.805%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.232 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=6, routed)           1.095    25.327    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X24Y45         LUT5 (Prop_lut5_I4_O)        0.302    25.629 r  processor/registers/registers[0][0][5]_i_1_comp/O
                         net (fo=1, routed)           0.581    26.210    io_cont/alu_op_reg[0][2]_repN_alias
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124    26.334 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.662    27.997    processor/memory/D[5]
    SLICE_X19Y48         FDRE                                         r  processor/memory/memory_reg[21][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.444    18.611    processor/memory/clk_50Mhz
    SLICE_X19Y48         FDRE                                         r  processor/memory/memory_reg[21][0][5]/C
                         clock pessimism              0.493    19.103    
                         clock uncertainty           -0.264    18.840    
    SLICE_X19Y48         FDRE (Setup_fdre_C_D)       -0.058    18.782    processor/memory/memory_reg[21][0][5]
  -------------------------------------------------------------------
                         required time                         18.782    
                         arrival time                         -27.997    
  -------------------------------------------------------------------
                         slack                                 -9.215    

Slack (VIOLATED) :        -9.204ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[19][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.515ns  (logic 5.659ns (22.179%)  route 19.856ns (77.821%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.611 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.232 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=6, routed)           1.095    25.327    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X24Y45         LUT5 (Prop_lut5_I4_O)        0.302    25.629 r  processor/registers/registers[0][0][5]_i_1_comp/O
                         net (fo=1, routed)           0.581    26.210    io_cont/alu_op_reg[0][2]_repN_alias
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124    26.334 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.681    28.015    processor/memory/D[5]
    SLICE_X18Y47         FDRE                                         r  processor/memory/memory_reg[19][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.444    18.611    processor/memory/clk_50Mhz
    SLICE_X18Y47         FDRE                                         r  processor/memory/memory_reg[19][0][5]/C
                         clock pessimism              0.493    19.103    
                         clock uncertainty           -0.264    18.840    
    SLICE_X18Y47         FDRE (Setup_fdre_C_D)       -0.028    18.812    processor/memory/memory_reg[19][0][5]
  -------------------------------------------------------------------
                         required time                         18.812    
                         arrival time                         -28.015    
  -------------------------------------------------------------------
                         slack                                 -9.204    

Slack (VIOLATED) :        -9.175ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[67][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.473ns  (logic 5.659ns (22.216%)  route 19.814ns (77.784%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 18.614 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.232 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=6, routed)           1.095    25.327    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X24Y45         LUT5 (Prop_lut5_I4_O)        0.302    25.629 r  processor/registers/registers[0][0][5]_i_1_comp/O
                         net (fo=1, routed)           0.581    26.210    io_cont/alu_op_reg[0][2]_repN_alias
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124    26.334 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.639    27.973    processor/memory/D[5]
    SLICE_X28Y41         FDRE                                         r  processor/memory/memory_reg[67][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.447    18.614    processor/memory/clk_50Mhz
    SLICE_X28Y41         FDRE                                         r  processor/memory/memory_reg[67][0][5]/C
                         clock pessimism              0.493    19.106    
                         clock uncertainty           -0.264    18.843    
    SLICE_X28Y41         FDRE (Setup_fdre_C_D)       -0.045    18.798    processor/memory/memory_reg[67][0][5]
  -------------------------------------------------------------------
                         required time                         18.798    
                         arrival time                         -27.973    
  -------------------------------------------------------------------
                         slack                                 -9.175    

Slack (VIOLATED) :        -9.132ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[53][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.412ns  (logic 5.659ns (22.269%)  route 19.753ns (77.731%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 18.610 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.232 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=6, routed)           1.095    25.327    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X24Y45         LUT5 (Prop_lut5_I4_O)        0.302    25.629 r  processor/registers/registers[0][0][5]_i_1_comp/O
                         net (fo=1, routed)           0.581    26.210    io_cont/alu_op_reg[0][2]_repN_alias
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124    26.334 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.578    27.912    processor/memory/D[5]
    SLICE_X16Y45         FDRE                                         r  processor/memory/memory_reg[53][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.443    18.610    processor/memory/clk_50Mhz
    SLICE_X16Y45         FDRE                                         r  processor/memory/memory_reg[53][0][5]/C
                         clock pessimism              0.493    19.102    
                         clock uncertainty           -0.264    18.839    
    SLICE_X16Y45         FDRE (Setup_fdre_C_D)       -0.058    18.781    processor/memory/memory_reg[53][0][5]
  -------------------------------------------------------------------
                         required time                         18.781    
                         arrival time                         -27.912    
  -------------------------------------------------------------------
                         slack                                 -9.132    

Slack (VIOLATED) :        -9.109ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[71][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.379ns  (logic 5.879ns (23.164%)  route 19.500ns (76.836%))
  Logic Levels:           27  (CARRY4=6 LUT2=2 LUT3=2 LUT4=5 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 18.600 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.327 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=6, routed)           0.729    25.056    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y47         LUT4 (Prop_lut4_I3_O)        0.303    25.359 r  processor/registers/registers[0][0][4]_i_2_comp/O
                         net (fo=1, routed)           0.635    25.994    processor/registers/registers[0][0][4]_i_2_n_0_repN
    SLICE_X29Y47         LUT6 (Prop_lut6_I5_O)        0.124    26.118 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=5, routed)           0.451    26.569    io_cont/reg_writeData[0]_1[1]
    SLICE_X28Y48         LUT3 (Prop_lut3_I2_O)        0.124    26.693 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         1.187    27.880    processor/memory/D[4]
    SLICE_X33Y54         FDRE                                         r  processor/memory/memory_reg[71][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.434    18.600    processor/memory/clk_50Mhz
    SLICE_X33Y54         FDRE                                         r  processor/memory/memory_reg[71][0][4]/C
                         clock pessimism              0.493    19.092    
                         clock uncertainty           -0.264    18.829    
    SLICE_X33Y54         FDRE (Setup_fdre_C_D)       -0.058    18.771    processor/memory/memory_reg[71][0][4]
  -------------------------------------------------------------------
                         required time                         18.771    
                         arrival time                         -27.880    
  -------------------------------------------------------------------
                         slack                                 -9.109    

Slack (VIOLATED) :        -9.107ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[49][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.390ns  (logic 5.879ns (23.155%)  route 19.511ns (76.845%))
  Logic Levels:           27  (CARRY4=6 LUT2=2 LUT3=2 LUT4=5 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 18.597 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.327 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=6, routed)           0.729    25.056    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y47         LUT4 (Prop_lut4_I3_O)        0.303    25.359 r  processor/registers/registers[0][0][4]_i_2_comp/O
                         net (fo=1, routed)           0.635    25.994    processor/registers/registers[0][0][4]_i_2_n_0_repN
    SLICE_X29Y47         LUT6 (Prop_lut6_I5_O)        0.124    26.118 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=5, routed)           0.451    26.569    io_cont/reg_writeData[0]_1[1]
    SLICE_X28Y48         LUT3 (Prop_lut3_I2_O)        0.124    26.693 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         1.198    27.890    processor/memory/D[4]
    SLICE_X17Y53         FDRE                                         r  processor/memory/memory_reg[49][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.431    18.597    processor/memory/clk_50Mhz
    SLICE_X17Y53         FDRE                                         r  processor/memory/memory_reg[49][0][4]/C
                         clock pessimism              0.493    19.089    
                         clock uncertainty           -0.264    18.826    
    SLICE_X17Y53         FDRE (Setup_fdre_C_D)       -0.043    18.783    processor/memory/memory_reg[49][0][4]
  -------------------------------------------------------------------
                         required time                         18.783    
                         arrival time                         -27.890    
  -------------------------------------------------------------------
                         slack                                 -9.107    

Slack (VIOLATED) :        -9.097ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/memory/memory_reg[73][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.395ns  (logic 5.879ns (23.151%)  route 19.516ns (76.849%))
  Logic Levels:           27  (CARRY4=6 LUT2=2 LUT3=2 LUT4=5 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 18.599 - 20.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.327 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=6, routed)           0.729    25.056    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y47         LUT4 (Prop_lut4_I3_O)        0.303    25.359 r  processor/registers/registers[0][0][4]_i_2_comp/O
                         net (fo=1, routed)           0.635    25.994    processor/registers/registers[0][0][4]_i_2_n_0_repN
    SLICE_X29Y47         LUT6 (Prop_lut6_I5_O)        0.124    26.118 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=5, routed)           0.451    26.569    io_cont/reg_writeData[0]_1[1]
    SLICE_X28Y48         LUT3 (Prop_lut3_I2_O)        0.124    26.693 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         1.202    27.895    processor/memory/D[4]
    SLICE_X14Y50         FDRE                                         r  processor/memory/memory_reg[73][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.433    18.599    processor/memory/clk_50Mhz
    SLICE_X14Y50         FDRE                                         r  processor/memory/memory_reg[73][0][4]/C
                         clock pessimism              0.493    19.091    
                         clock uncertainty           -0.264    18.828    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)       -0.030    18.798    processor/memory/memory_reg[73][0][4]
  -------------------------------------------------------------------
                         required time                         18.798    
                         arrival time                         -27.895    
  -------------------------------------------------------------------
                         slack                                 -9.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/temp_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.095%)  route 0.278ns (59.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.581    -0.509    uart_controller/clk_50Mhz
    SLICE_X41Y23         FDRE                                         r  uart_controller/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  uart_controller/rx_data_reg[6]/Q
                         net (fo=10, routed)          0.278    -0.090    pl/write_reg_0[6]
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.045 r  pl/temp[1][6]_i_1__0/O
                         net (fo=2, routed)           0.000    -0.045    pl/temp_reg[1]_1[6]
    SLICE_X40Y31         FDRE                                         r  pl/temp_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.855    -0.738    pl/CLK
    SLICE_X40Y31         FDRE                                         r  pl/temp_reg[1][6]/C
                         clock pessimism              0.269    -0.469    
                         clock uncertainty            0.264    -0.205    
    SLICE_X40Y31         FDRE (Hold_fdre_C_D)         0.120    -0.085    pl/temp_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.085    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 uart_controller/rx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/checksum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.256ns (59.558%)  route 0.174ns (40.442%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.582    -0.508    uart_controller/clk_50Mhz
    SLICE_X37Y27         FDRE                                         r  uart_controller/rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  uart_controller/rx_dv_reg/Q
                         net (fo=22, routed)          0.174    -0.193    pl/uart_input_done_receiving
    SLICE_X37Y29         LUT6 (Prop_lut6_I2_O)        0.045    -0.148 r  pl/checksum[3]_i_9/O
                         net (fo=1, routed)           0.000    -0.148    pl/checksum[3]_i_9_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.078 r  pl/checksum_reg[3]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.078    pl/checksum[0]
    SLICE_X37Y29         FDRE                                         r  pl/checksum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.852    -0.741    pl/CLK
    SLICE_X37Y29         FDRE                                         r  pl/checksum_reg[0]/C
                         clock pessimism              0.248    -0.493    
                         clock uncertainty            0.264    -0.229    
    SLICE_X37Y29         FDRE (Hold_fdre_C_D)         0.102    -0.127    pl/checksum_reg[0]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 uart_controller/rx_bit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            uart_controller/rx_bit_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.246ns (56.672%)  route 0.188ns (43.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.581    -0.509    uart_controller/clk_50Mhz
    SLICE_X40Y23         FDRE                                         r  uart_controller/rx_bit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.148    -0.361 r  uart_controller/rx_bit_index_reg[0]/Q
                         net (fo=13, routed)          0.188    -0.173    uart_controller/rx_bit_index_reg_n_0_[0]
    SLICE_X40Y23         LUT6 (Prop_lut6_I4_O)        0.098    -0.075 r  uart_controller/rx_bit_index[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.075    uart_controller/rx_bit_index[1]_i_1_n_0
    SLICE_X40Y23         FDRE                                         r  uart_controller/rx_bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.849    -0.744    uart_controller/clk_50Mhz
    SLICE_X40Y23         FDRE                                         r  uart_controller/rx_bit_index_reg[1]/C
                         clock pessimism              0.235    -0.509    
                         clock uncertainty            0.264    -0.245    
    SLICE_X40Y23         FDRE (Hold_fdre_C_D)         0.121    -0.124    uart_controller/rx_bit_index_reg[1]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 pl/temp_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/temp_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.485%)  route 0.206ns (52.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.589    -0.501    pl/CLK
    SLICE_X41Y34         FDRE                                         r  pl/temp_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  pl/temp_reg[0][3]/Q
                         net (fo=1, routed)           0.138    -0.222    pl/temp_reg_n_0_[0][3]
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.045    -0.177 r  pl/temp[0][3]_i_1__0/O
                         net (fo=2, routed)           0.068    -0.109    pl/temp_reg[0]_0[3]
    SLICE_X41Y34         FDRE                                         r  pl/temp_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.858    -0.735    pl/CLK
    SLICE_X41Y34         FDRE                                         r  pl/temp_reg[0][3]/C
                         clock pessimism              0.234    -0.501    
                         clock uncertainty            0.264    -0.237    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.070    -0.167    pl/temp_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/done_loading_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.132%)  route 0.245ns (56.868%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.582    -0.508    uart_controller/clk_50Mhz
    SLICE_X37Y28         FDRE                                         r  uart_controller/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  uart_controller/rx_data_reg[7]/Q
                         net (fo=14, routed)          0.245    -0.121    uart_controller/Q[7]
    SLICE_X37Y32         LUT4 (Prop_lut4_I0_O)        0.045    -0.076 r  uart_controller/done_loading_i_1/O
                         net (fo=1, routed)           0.000    -0.076    pl/done_loading7_in
    SLICE_X37Y32         FDRE                                         r  pl/done_loading_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.855    -0.738    pl/CLK
    SLICE_X37Y32         FDRE                                         r  pl/done_loading_reg/C
                         clock pessimism              0.248    -0.490    
                         clock uncertainty            0.264    -0.226    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.091    -0.135    pl/done_loading_reg
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/checksum_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.251ns (56.836%)  route 0.191ns (43.164%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.582    -0.508    uart_controller/clk_50Mhz
    SLICE_X37Y28         FDRE                                         r  uart_controller/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  uart_controller/rx_data_reg[7]/Q
                         net (fo=14, routed)          0.191    -0.176    pl/write_reg_0[7]
    SLICE_X37Y29         LUT6 (Prop_lut6_I1_O)        0.045    -0.131 r  pl/checksum[3]_i_8/O
                         net (fo=1, routed)           0.000    -0.131    pl/checksum[3]_i_8_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.066 r  pl/checksum_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.000    -0.066    pl/checksum[1]
    SLICE_X37Y29         FDRE                                         r  pl/checksum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.852    -0.741    pl/CLK
    SLICE_X37Y29         FDRE                                         r  pl/checksum_reg[1]/C
                         clock pessimism              0.248    -0.493    
                         clock uncertainty            0.264    -0.229    
    SLICE_X37Y29         FDRE (Hold_fdre_C_D)         0.102    -0.127    pl/checksum_reg[1]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 pl/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/address_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.295%)  route 0.276ns (59.705%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.590    -0.500    pl/CLK
    SLICE_X38Y37         FDRE                                         r  pl/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  pl/address_reg[3]/Q
                         net (fo=5, routed)           0.276    -0.083    pl/Q[3]
    SLICE_X37Y38         LUT5 (Prop_lut5_I4_O)        0.045    -0.038 r  pl/address[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.038    pl/address[4]
    SLICE_X37Y38         FDRE                                         r  pl/address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.861    -0.732    pl/CLK
    SLICE_X37Y38         FDRE                                         r  pl/address_reg[4]/C
                         clock pessimism              0.269    -0.463    
                         clock uncertainty            0.264    -0.199    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.091    -0.108    pl/address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 syscall_handler/unknown_syscall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            ex_handler/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.185ns (38.101%)  route 0.301ns (61.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.561    -0.529    syscall_handler/clk_50Mhz
    SLICE_X33Y34         FDRE                                         r  syscall_handler/unknown_syscall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.388 f  syscall_handler/unknown_syscall_reg/Q
                         net (fo=6, routed)           0.301    -0.087    processor/registers/syscall_unknown_sys_number
    SLICE_X32Y32         LUT4 (Prop_lut4_I1_O)        0.044    -0.043 r  processor/registers/tx_data[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.043    ex_handler/D[2]
    SLICE_X32Y32         FDRE                                         r  ex_handler/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.827    -0.766    ex_handler/CLK
    SLICE_X32Y32         FDRE                                         r  ex_handler/tx_data_reg[2]/C
                         clock pessimism              0.249    -0.517    
                         clock uncertainty            0.264    -0.253    
    SLICE_X32Y32         FDRE (Hold_fdre_C_D)         0.131    -0.122    ex_handler/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 uart_controller/rx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            pl/checksum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.249ns (53.354%)  route 0.218ns (46.646%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.582    -0.508    uart_controller/clk_50Mhz
    SLICE_X37Y27         FDRE                                         r  uart_controller/rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  uart_controller/rx_dv_reg/Q
                         net (fo=22, routed)          0.218    -0.149    pl/uart_input_done_receiving
    SLICE_X37Y29         LUT6 (Prop_lut6_I2_O)        0.045    -0.104 r  pl/checksum[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.104    pl/checksum[3]_i_6_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.041 r  pl/checksum_reg[3]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.041    pl/checksum[3]
    SLICE_X37Y29         FDRE                                         r  pl/checksum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.852    -0.741    pl/CLK
    SLICE_X37Y29         FDRE                                         r  pl/checksum_reg[3]/C
                         clock pessimism              0.248    -0.493    
                         clock uncertainty            0.264    -0.229    
    SLICE_X37Y29         FDRE (Hold_fdre_C_D)         0.102    -0.127    pl/checksum_reg[3]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 syscall_handler/unknown_syscall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            ex_handler/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50Mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.228%)  route 0.301ns (61.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.561    -0.529    syscall_handler/clk_50Mhz
    SLICE_X33Y34         FDRE                                         r  syscall_handler/unknown_syscall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  syscall_handler/unknown_syscall_reg/Q
                         net (fo=6, routed)           0.301    -0.087    processor/registers/syscall_unknown_sys_number
    SLICE_X32Y32         LUT4 (Prop_lut4_I2_O)        0.045    -0.042 r  processor/registers/tx_data[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.042    ex_handler/D[1]
    SLICE_X32Y32         FDRE                                         r  ex_handler/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.827    -0.766    ex_handler/CLK
    SLICE_X32Y32         FDRE                                         r  ex_handler/tx_data_reg[1]/C
                         clock pessimism              0.249    -0.517    
                         clock uncertainty            0.264    -0.253    
    SLICE_X32Y32         FDRE (Hold_fdre_C_D)         0.120    -0.133    ex_handler/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.091    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50Mhz_clk_wiz_0
  To Clock:  clk_50Mhz_clk_wiz_0_1

Setup :         2138  Failing Endpoints,  Worst Slack       -9.241ns,  Total Violation   -11811.894ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.241ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[52][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.535ns  (logic 5.659ns (22.161%)  route 19.876ns (77.839%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 18.609 - 19.999 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.232 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=6, routed)           1.095    25.327    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X24Y45         LUT5 (Prop_lut5_I4_O)        0.302    25.629 r  processor/registers/registers[0][0][5]_i_1_comp/O
                         net (fo=1, routed)           0.581    26.210    io_cont/alu_op_reg[0][2]_repN_alias
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124    26.334 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.701    28.036    processor/memory/D[5]
    SLICE_X15Y49         FDRE                                         r  processor/memory/memory_reg[52][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.443    18.609    processor/memory/clk_50Mhz
    SLICE_X15Y49         FDRE                                         r  processor/memory/memory_reg[52][0][5]/C
                         clock pessimism              0.493    19.101    
                         clock uncertainty           -0.264    18.838    
    SLICE_X15Y49         FDRE (Setup_fdre_C_D)       -0.043    18.795    processor/memory/memory_reg[52][0][5]
  -------------------------------------------------------------------
                         required time                         18.795    
                         arrival time                         -28.036    
  -------------------------------------------------------------------
                         slack                                 -9.241    

Slack (VIOLATED) :        -9.235ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[41][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.515ns  (logic 5.659ns (22.179%)  route 19.856ns (77.821%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.610 - 19.999 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.232 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=6, routed)           1.095    25.327    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X24Y45         LUT5 (Prop_lut5_I4_O)        0.302    25.629 r  processor/registers/registers[0][0][5]_i_1_comp/O
                         net (fo=1, routed)           0.581    26.210    io_cont/alu_op_reg[0][2]_repN_alias
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124    26.334 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.681    28.015    processor/memory/D[5]
    SLICE_X19Y47         FDRE                                         r  processor/memory/memory_reg[41][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.444    18.610    processor/memory/clk_50Mhz
    SLICE_X19Y47         FDRE                                         r  processor/memory/memory_reg[41][0][5]/C
                         clock pessimism              0.493    19.102    
                         clock uncertainty           -0.264    18.839    
    SLICE_X19Y47         FDRE (Setup_fdre_C_D)       -0.058    18.781    processor/memory/memory_reg[41][0][5]
  -------------------------------------------------------------------
                         required time                         18.781    
                         arrival time                         -28.015    
  -------------------------------------------------------------------
                         slack                                 -9.235    

Slack (VIOLATED) :        -9.223ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[47][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.505ns  (logic 5.659ns (22.188%)  route 19.846ns (77.812%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 18.611 - 19.999 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.232 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=6, routed)           1.095    25.327    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X24Y45         LUT5 (Prop_lut5_I4_O)        0.302    25.629 r  processor/registers/registers[0][0][5]_i_1_comp/O
                         net (fo=1, routed)           0.581    26.210    io_cont/alu_op_reg[0][2]_repN_alias
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124    26.334 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.671    28.005    processor/memory/D[5]
    SLICE_X20Y48         FDRE                                         r  processor/memory/memory_reg[47][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.445    18.611    processor/memory/clk_50Mhz
    SLICE_X20Y48         FDRE                                         r  processor/memory/memory_reg[47][0][5]/C
                         clock pessimism              0.493    19.103    
                         clock uncertainty           -0.264    18.840    
    SLICE_X20Y48         FDRE (Setup_fdre_C_D)       -0.058    18.782    processor/memory/memory_reg[47][0][5]
  -------------------------------------------------------------------
                         required time                         18.782    
                         arrival time                         -28.005    
  -------------------------------------------------------------------
                         slack                                 -9.223    

Slack (VIOLATED) :        -9.216ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[21][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.496ns  (logic 5.659ns (22.195%)  route 19.837ns (77.805%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.610 - 19.999 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.232 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=6, routed)           1.095    25.327    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X24Y45         LUT5 (Prop_lut5_I4_O)        0.302    25.629 r  processor/registers/registers[0][0][5]_i_1_comp/O
                         net (fo=1, routed)           0.581    26.210    io_cont/alu_op_reg[0][2]_repN_alias
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124    26.334 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.662    27.997    processor/memory/D[5]
    SLICE_X19Y48         FDRE                                         r  processor/memory/memory_reg[21][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.444    18.610    processor/memory/clk_50Mhz
    SLICE_X19Y48         FDRE                                         r  processor/memory/memory_reg[21][0][5]/C
                         clock pessimism              0.493    19.102    
                         clock uncertainty           -0.264    18.839    
    SLICE_X19Y48         FDRE (Setup_fdre_C_D)       -0.058    18.781    processor/memory/memory_reg[21][0][5]
  -------------------------------------------------------------------
                         required time                         18.781    
                         arrival time                         -27.997    
  -------------------------------------------------------------------
                         slack                                 -9.216    

Slack (VIOLATED) :        -9.205ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[19][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.515ns  (logic 5.659ns (22.179%)  route 19.856ns (77.821%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 18.610 - 19.999 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.232 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=6, routed)           1.095    25.327    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X24Y45         LUT5 (Prop_lut5_I4_O)        0.302    25.629 r  processor/registers/registers[0][0][5]_i_1_comp/O
                         net (fo=1, routed)           0.581    26.210    io_cont/alu_op_reg[0][2]_repN_alias
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124    26.334 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.681    28.015    processor/memory/D[5]
    SLICE_X18Y47         FDRE                                         r  processor/memory/memory_reg[19][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.444    18.610    processor/memory/clk_50Mhz
    SLICE_X18Y47         FDRE                                         r  processor/memory/memory_reg[19][0][5]/C
                         clock pessimism              0.493    19.102    
                         clock uncertainty           -0.264    18.839    
    SLICE_X18Y47         FDRE (Setup_fdre_C_D)       -0.028    18.811    processor/memory/memory_reg[19][0][5]
  -------------------------------------------------------------------
                         required time                         18.811    
                         arrival time                         -28.015    
  -------------------------------------------------------------------
                         slack                                 -9.205    

Slack (VIOLATED) :        -9.176ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[67][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.473ns  (logic 5.659ns (22.216%)  route 19.814ns (77.784%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.386ns = ( 18.613 - 19.999 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.232 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=6, routed)           1.095    25.327    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X24Y45         LUT5 (Prop_lut5_I4_O)        0.302    25.629 r  processor/registers/registers[0][0][5]_i_1_comp/O
                         net (fo=1, routed)           0.581    26.210    io_cont/alu_op_reg[0][2]_repN_alias
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124    26.334 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.639    27.973    processor/memory/D[5]
    SLICE_X28Y41         FDRE                                         r  processor/memory/memory_reg[67][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.447    18.613    processor/memory/clk_50Mhz
    SLICE_X28Y41         FDRE                                         r  processor/memory/memory_reg[67][0][5]/C
                         clock pessimism              0.493    19.105    
                         clock uncertainty           -0.264    18.842    
    SLICE_X28Y41         FDRE (Setup_fdre_C_D)       -0.045    18.797    processor/memory/memory_reg[67][0][5]
  -------------------------------------------------------------------
                         required time                         18.797    
                         arrival time                         -27.973    
  -------------------------------------------------------------------
                         slack                                 -9.176    

Slack (VIOLATED) :        -9.132ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[53][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.412ns  (logic 5.659ns (22.269%)  route 19.753ns (77.731%))
  Logic Levels:           26  (CARRY4=6 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 18.609 - 19.999 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.232 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=6, routed)           1.095    25.327    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X24Y45         LUT5 (Prop_lut5_I4_O)        0.302    25.629 r  processor/registers/registers[0][0][5]_i_1_comp/O
                         net (fo=1, routed)           0.581    26.210    io_cont/alu_op_reg[0][2]_repN_alias
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124    26.334 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.578    27.912    processor/memory/D[5]
    SLICE_X16Y45         FDRE                                         r  processor/memory/memory_reg[53][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.443    18.609    processor/memory/clk_50Mhz
    SLICE_X16Y45         FDRE                                         r  processor/memory/memory_reg[53][0][5]/C
                         clock pessimism              0.493    19.101    
                         clock uncertainty           -0.264    18.838    
    SLICE_X16Y45         FDRE (Setup_fdre_C_D)       -0.058    18.780    processor/memory/memory_reg[53][0][5]
  -------------------------------------------------------------------
                         required time                         18.780    
                         arrival time                         -27.912    
  -------------------------------------------------------------------
                         slack                                 -9.132    

Slack (VIOLATED) :        -9.109ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[71][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.379ns  (logic 5.879ns (23.164%)  route 19.500ns (76.836%))
  Logic Levels:           27  (CARRY4=6 LUT2=2 LUT3=2 LUT4=5 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 18.599 - 19.999 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.327 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=6, routed)           0.729    25.056    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y47         LUT4 (Prop_lut4_I3_O)        0.303    25.359 r  processor/registers/registers[0][0][4]_i_2_comp/O
                         net (fo=1, routed)           0.635    25.994    processor/registers/registers[0][0][4]_i_2_n_0_repN
    SLICE_X29Y47         LUT6 (Prop_lut6_I5_O)        0.124    26.118 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=5, routed)           0.451    26.569    io_cont/reg_writeData[0]_1[1]
    SLICE_X28Y48         LUT3 (Prop_lut3_I2_O)        0.124    26.693 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         1.187    27.880    processor/memory/D[4]
    SLICE_X33Y54         FDRE                                         r  processor/memory/memory_reg[71][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.434    18.599    processor/memory/clk_50Mhz
    SLICE_X33Y54         FDRE                                         r  processor/memory/memory_reg[71][0][4]/C
                         clock pessimism              0.493    19.092    
                         clock uncertainty           -0.264    18.828    
    SLICE_X33Y54         FDRE (Setup_fdre_C_D)       -0.058    18.770    processor/memory/memory_reg[71][0][4]
  -------------------------------------------------------------------
                         required time                         18.770    
                         arrival time                         -27.880    
  -------------------------------------------------------------------
                         slack                                 -9.109    

Slack (VIOLATED) :        -9.108ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[49][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.390ns  (logic 5.879ns (23.155%)  route 19.511ns (76.845%))
  Logic Levels:           27  (CARRY4=6 LUT2=2 LUT3=2 LUT4=5 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 18.596 - 19.999 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.327 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=6, routed)           0.729    25.056    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y47         LUT4 (Prop_lut4_I3_O)        0.303    25.359 r  processor/registers/registers[0][0][4]_i_2_comp/O
                         net (fo=1, routed)           0.635    25.994    processor/registers/registers[0][0][4]_i_2_n_0_repN
    SLICE_X29Y47         LUT6 (Prop_lut6_I5_O)        0.124    26.118 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=5, routed)           0.451    26.569    io_cont/reg_writeData[0]_1[1]
    SLICE_X28Y48         LUT3 (Prop_lut3_I2_O)        0.124    26.693 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         1.198    27.890    processor/memory/D[4]
    SLICE_X17Y53         FDRE                                         r  processor/memory/memory_reg[49][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.431    18.596    processor/memory/clk_50Mhz
    SLICE_X17Y53         FDRE                                         r  processor/memory/memory_reg[49][0][4]/C
                         clock pessimism              0.493    19.089    
                         clock uncertainty           -0.264    18.825    
    SLICE_X17Y53         FDRE (Setup_fdre_C_D)       -0.043    18.782    processor/memory/memory_reg[49][0][4]
  -------------------------------------------------------------------
                         required time                         18.782    
                         arrival time                         -27.890    
  -------------------------------------------------------------------
                         slack                                 -9.108    

Slack (VIOLATED) :        -9.097ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/memory/memory_reg[73][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        25.395ns  (logic 5.879ns (23.151%)  route 19.516ns (76.849%))
  Logic Levels:           27  (CARRY4=6 LUT2=2 LUT3=2 LUT4=5 LUT6=9 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 18.598 - 19.999 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 r  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 r  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 r  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 r  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 r  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          0.961     8.224    processor/registers/mem_instruction[0]_2[2]
    SLICE_X19Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.348 r  processor/registers/memory[0][0][6]_i_12_comp/O
                         net (fo=1, routed)           0.639     8.987    io_cont/memory_reg[33][1][0]
    SLICE_X21Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.111 r  io_cont/memory[0][0][6]_i_4_comp/O
                         net (fo=318, routed)         1.259    10.370    processor/memory/registers[0][1][0]_i_3_0[0]
    SLICE_X20Y38         MUXF7 (Prop_muxf7_S_O)       0.276    10.646 r  processor/memory/memory_reg[0][2][0]_i_7/O
                         net (fo=1, routed)           1.445    12.091    processor/memory/memory_reg[0][2][0]_i_7_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I0_O)        0.299    12.390 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948    13.338    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124    13.462 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878    14.340    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    14.464 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    15.095    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    15.219 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    15.823    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    15.947 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    16.797    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    16.921 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    16.921    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.322 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.322    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.436 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    19.012    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    19.136 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    20.130    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    20.254 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    20.254    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.786 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.786    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.900 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    22.578    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    22.702 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    23.337    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    23.461 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    23.461    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.993 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.993    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.327 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=6, routed)           0.729    25.056    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y47         LUT4 (Prop_lut4_I3_O)        0.303    25.359 r  processor/registers/registers[0][0][4]_i_2_comp/O
                         net (fo=1, routed)           0.635    25.994    processor/registers/registers[0][0][4]_i_2_n_0_repN
    SLICE_X29Y47         LUT6 (Prop_lut6_I5_O)        0.124    26.118 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=5, routed)           0.451    26.569    io_cont/reg_writeData[0]_1[1]
    SLICE_X28Y48         LUT3 (Prop_lut3_I2_O)        0.124    26.693 r  io_cont/memory[0][0][4]_i_1/O
                         net (fo=100, routed)         1.202    27.895    processor/memory/D[4]
    SLICE_X14Y50         FDRE                                         r  processor/memory/memory_reg[73][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.433    18.598    processor/memory/clk_50Mhz
    SLICE_X14Y50         FDRE                                         r  processor/memory/memory_reg[73][0][4]/C
                         clock pessimism              0.493    19.091    
                         clock uncertainty           -0.264    18.827    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)       -0.030    18.797    processor/memory/memory_reg[73][0][4]
  -------------------------------------------------------------------
                         required time                         18.797    
                         arrival time                         -27.895    
  -------------------------------------------------------------------
                         slack                                 -9.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/temp_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.095%)  route 0.278ns (59.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.581    -0.509    uart_controller/clk_50Mhz
    SLICE_X41Y23         FDRE                                         r  uart_controller/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  uart_controller/rx_data_reg[6]/Q
                         net (fo=10, routed)          0.278    -0.090    pl/write_reg_0[6]
    SLICE_X40Y31         LUT5 (Prop_lut5_I0_O)        0.045    -0.045 r  pl/temp[1][6]_i_1__0/O
                         net (fo=2, routed)           0.000    -0.045    pl/temp_reg[1]_1[6]
    SLICE_X40Y31         FDRE                                         r  pl/temp_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.855    -0.738    pl/CLK
    SLICE_X40Y31         FDRE                                         r  pl/temp_reg[1][6]/C
                         clock pessimism              0.269    -0.469    
                         clock uncertainty            0.264    -0.205    
    SLICE_X40Y31         FDRE (Hold_fdre_C_D)         0.120    -0.085    pl/temp_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.085    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 uart_controller/rx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/checksum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.256ns (59.558%)  route 0.174ns (40.442%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.582    -0.508    uart_controller/clk_50Mhz
    SLICE_X37Y27         FDRE                                         r  uart_controller/rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  uart_controller/rx_dv_reg/Q
                         net (fo=22, routed)          0.174    -0.193    pl/uart_input_done_receiving
    SLICE_X37Y29         LUT6 (Prop_lut6_I2_O)        0.045    -0.148 r  pl/checksum[3]_i_9/O
                         net (fo=1, routed)           0.000    -0.148    pl/checksum[3]_i_9_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.078 r  pl/checksum_reg[3]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.078    pl/checksum[0]
    SLICE_X37Y29         FDRE                                         r  pl/checksum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.852    -0.741    pl/CLK
    SLICE_X37Y29         FDRE                                         r  pl/checksum_reg[0]/C
                         clock pessimism              0.248    -0.493    
                         clock uncertainty            0.264    -0.229    
    SLICE_X37Y29         FDRE (Hold_fdre_C_D)         0.102    -0.127    pl/checksum_reg[0]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 uart_controller/rx_bit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_controller/rx_bit_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.246ns (56.672%)  route 0.188ns (43.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.581    -0.509    uart_controller/clk_50Mhz
    SLICE_X40Y23         FDRE                                         r  uart_controller/rx_bit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.148    -0.361 r  uart_controller/rx_bit_index_reg[0]/Q
                         net (fo=13, routed)          0.188    -0.173    uart_controller/rx_bit_index_reg_n_0_[0]
    SLICE_X40Y23         LUT6 (Prop_lut6_I4_O)        0.098    -0.075 r  uart_controller/rx_bit_index[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.075    uart_controller/rx_bit_index[1]_i_1_n_0
    SLICE_X40Y23         FDRE                                         r  uart_controller/rx_bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.849    -0.744    uart_controller/clk_50Mhz
    SLICE_X40Y23         FDRE                                         r  uart_controller/rx_bit_index_reg[1]/C
                         clock pessimism              0.235    -0.509    
                         clock uncertainty            0.264    -0.245    
    SLICE_X40Y23         FDRE (Hold_fdre_C_D)         0.121    -0.124    uart_controller/rx_bit_index_reg[1]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 pl/temp_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/temp_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.485%)  route 0.206ns (52.515%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.589    -0.501    pl/CLK
    SLICE_X41Y34         FDRE                                         r  pl/temp_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  pl/temp_reg[0][3]/Q
                         net (fo=1, routed)           0.138    -0.222    pl/temp_reg_n_0_[0][3]
    SLICE_X40Y34         LUT5 (Prop_lut5_I4_O)        0.045    -0.177 r  pl/temp[0][3]_i_1__0/O
                         net (fo=2, routed)           0.068    -0.109    pl/temp_reg[0]_0[3]
    SLICE_X41Y34         FDRE                                         r  pl/temp_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.858    -0.735    pl/CLK
    SLICE_X41Y34         FDRE                                         r  pl/temp_reg[0][3]/C
                         clock pessimism              0.234    -0.501    
                         clock uncertainty            0.264    -0.237    
    SLICE_X41Y34         FDRE (Hold_fdre_C_D)         0.070    -0.167    pl/temp_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/done_loading_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.132%)  route 0.245ns (56.868%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.582    -0.508    uart_controller/clk_50Mhz
    SLICE_X37Y28         FDRE                                         r  uart_controller/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  uart_controller/rx_data_reg[7]/Q
                         net (fo=14, routed)          0.245    -0.121    uart_controller/Q[7]
    SLICE_X37Y32         LUT4 (Prop_lut4_I0_O)        0.045    -0.076 r  uart_controller/done_loading_i_1/O
                         net (fo=1, routed)           0.000    -0.076    pl/done_loading7_in
    SLICE_X37Y32         FDRE                                         r  pl/done_loading_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.855    -0.738    pl/CLK
    SLICE_X37Y32         FDRE                                         r  pl/done_loading_reg/C
                         clock pessimism              0.248    -0.490    
                         clock uncertainty            0.264    -0.226    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.091    -0.135    pl/done_loading_reg
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/checksum_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.251ns (56.836%)  route 0.191ns (43.164%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.582    -0.508    uart_controller/clk_50Mhz
    SLICE_X37Y28         FDRE                                         r  uart_controller/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  uart_controller/rx_data_reg[7]/Q
                         net (fo=14, routed)          0.191    -0.176    pl/write_reg_0[7]
    SLICE_X37Y29         LUT6 (Prop_lut6_I1_O)        0.045    -0.131 r  pl/checksum[3]_i_8/O
                         net (fo=1, routed)           0.000    -0.131    pl/checksum[3]_i_8_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.066 r  pl/checksum_reg[3]_i_1/O[1]
                         net (fo=2, routed)           0.000    -0.066    pl/checksum[1]
    SLICE_X37Y29         FDRE                                         r  pl/checksum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.852    -0.741    pl/CLK
    SLICE_X37Y29         FDRE                                         r  pl/checksum_reg[1]/C
                         clock pessimism              0.248    -0.493    
                         clock uncertainty            0.264    -0.229    
    SLICE_X37Y29         FDRE (Hold_fdre_C_D)         0.102    -0.127    pl/checksum_reg[1]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 pl/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/address_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.295%)  route 0.276ns (59.705%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.590    -0.500    pl/CLK
    SLICE_X38Y37         FDRE                                         r  pl/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  pl/address_reg[3]/Q
                         net (fo=5, routed)           0.276    -0.083    pl/Q[3]
    SLICE_X37Y38         LUT5 (Prop_lut5_I4_O)        0.045    -0.038 r  pl/address[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.038    pl/address[4]
    SLICE_X37Y38         FDRE                                         r  pl/address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.861    -0.732    pl/CLK
    SLICE_X37Y38         FDRE                                         r  pl/address_reg[4]/C
                         clock pessimism              0.269    -0.463    
                         clock uncertainty            0.264    -0.199    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.091    -0.108    pl/address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 syscall_handler/unknown_syscall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ex_handler/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.185ns (38.101%)  route 0.301ns (61.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.561    -0.529    syscall_handler/clk_50Mhz
    SLICE_X33Y34         FDRE                                         r  syscall_handler/unknown_syscall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.388 f  syscall_handler/unknown_syscall_reg/Q
                         net (fo=6, routed)           0.301    -0.087    processor/registers/syscall_unknown_sys_number
    SLICE_X32Y32         LUT4 (Prop_lut4_I1_O)        0.044    -0.043 r  processor/registers/tx_data[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.043    ex_handler/D[2]
    SLICE_X32Y32         FDRE                                         r  ex_handler/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.827    -0.766    ex_handler/CLK
    SLICE_X32Y32         FDRE                                         r  ex_handler/tx_data_reg[2]/C
                         clock pessimism              0.249    -0.517    
                         clock uncertainty            0.264    -0.253    
    SLICE_X32Y32         FDRE (Hold_fdre_C_D)         0.131    -0.122    ex_handler/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 uart_controller/rx_dv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pl/checksum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.249ns (53.354%)  route 0.218ns (46.646%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.582    -0.508    uart_controller/clk_50Mhz
    SLICE_X37Y27         FDRE                                         r  uart_controller/rx_dv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.367 r  uart_controller/rx_dv_reg/Q
                         net (fo=22, routed)          0.218    -0.149    pl/uart_input_done_receiving
    SLICE_X37Y29         LUT6 (Prop_lut6_I2_O)        0.045    -0.104 r  pl/checksum[3]_i_6/O
                         net (fo=1, routed)           0.000    -0.104    pl/checksum[3]_i_6_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.041 r  pl/checksum_reg[3]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.041    pl/checksum[3]
    SLICE_X37Y29         FDRE                                         r  pl/checksum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.852    -0.741    pl/CLK
    SLICE_X37Y29         FDRE                                         r  pl/checksum_reg[3]/C
                         clock pessimism              0.248    -0.493    
                         clock uncertainty            0.264    -0.229    
    SLICE_X37Y29         FDRE (Hold_fdre_C_D)         0.102    -0.127    pl/checksum_reg[3]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 syscall_handler/unknown_syscall_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ex_handler/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             clk_50Mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.228%)  route 0.301ns (61.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.561    -0.529    syscall_handler/clk_50Mhz
    SLICE_X33Y34         FDRE                                         r  syscall_handler/unknown_syscall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  syscall_handler/unknown_syscall_reg/Q
                         net (fo=6, routed)           0.301    -0.087    processor/registers/syscall_unknown_sys_number
    SLICE_X32Y32         LUT4 (Prop_lut4_I2_O)        0.045    -0.042 r  processor/registers/tx_data[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.042    ex_handler/D[1]
    SLICE_X32Y32         FDRE                                         r  ex_handler/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.827    -0.766    ex_handler/CLK
    SLICE_X32Y32         FDRE                                         r  ex_handler/tx_data_reg[1]/C
                         clock pessimism              0.249    -0.517    
                         clock uncertainty            0.264    -0.253    
    SLICE_X32Y32         FDRE (Hold_fdre_C_D)         0.120    -0.133    ex_handler/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.133    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.091    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50Mhz_clk_wiz_0
  To Clock:  clk_50Mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.585ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.578ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][0][5]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.373ns  (logic 0.478ns (4.203%)  route 10.895ns (95.797%))
  Logic Levels:           0  
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.536 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.895    10.656    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.996    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.087 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449    21.536    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][5]/C
                         clock pessimism              0.493    22.029    
                         clock uncertainty           -0.264    21.766    
    SLICE_X30Y49         FDCE (Recov_fdce_C_CLR)     -0.532    21.234    processor/registers/registers_reg[0][0][5]
  -------------------------------------------------------------------
                         required time                         21.234    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 10.578    

Slack (MET) :             10.578ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][0][6]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.373ns  (logic 0.478ns (4.203%)  route 10.895ns (95.797%))
  Logic Levels:           0  
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.536 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.895    10.656    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.996    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.087 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449    21.536    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][6]/C
                         clock pessimism              0.493    22.029    
                         clock uncertainty           -0.264    21.766    
    SLICE_X30Y49         FDCE (Recov_fdce_C_CLR)     -0.532    21.234    processor/registers/registers_reg[0][0][6]
  -------------------------------------------------------------------
                         required time                         21.234    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 10.578    

Slack (MET) :             10.578ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][1][1]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.373ns  (logic 0.478ns (4.203%)  route 10.895ns (95.797%))
  Logic Levels:           0  
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.536 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.895    10.656    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.996    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.087 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449    21.536    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][1][1]/C
                         clock pessimism              0.493    22.029    
                         clock uncertainty           -0.264    21.766    
    SLICE_X30Y49         FDCE (Recov_fdce_C_CLR)     -0.532    21.234    processor/registers/registers_reg[0][1][1]
  -------------------------------------------------------------------
                         required time                         21.234    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 10.578    

Slack (MET) :             10.578ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][1][6]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.373ns  (logic 0.478ns (4.203%)  route 10.895ns (95.797%))
  Logic Levels:           0  
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.536 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.895    10.656    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][1][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.996    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.087 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449    21.536    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][1][6]/C
                         clock pessimism              0.493    22.029    
                         clock uncertainty           -0.264    21.766    
    SLICE_X30Y49         FDCE (Recov_fdce_C_CLR)     -0.532    21.234    processor/registers/registers_reg[0][1][6]
  -------------------------------------------------------------------
                         required time                         21.234    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 10.578    

Slack (MET) :             10.620ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][0][1]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.373ns  (logic 0.478ns (4.203%)  route 10.895ns (95.797%))
  Logic Levels:           0  
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.536 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.895    10.656    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.996    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.087 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449    21.536    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][1]/C
                         clock pessimism              0.493    22.029    
                         clock uncertainty           -0.264    21.766    
    SLICE_X30Y49         FDCE (Recov_fdce_C_CLR)     -0.490    21.276    processor/registers/registers_reg[0][0][1]
  -------------------------------------------------------------------
                         required time                         21.276    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 10.620    

Slack (MET) :             10.620ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][0][2]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.373ns  (logic 0.478ns (4.203%)  route 10.895ns (95.797%))
  Logic Levels:           0  
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.536 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.895    10.656    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.996    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.087 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449    21.536    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][2]/C
                         clock pessimism              0.493    22.029    
                         clock uncertainty           -0.264    21.766    
    SLICE_X30Y49         FDCE (Recov_fdce_C_CLR)     -0.490    21.276    processor/registers/registers_reg[0][0][2]
  -------------------------------------------------------------------
                         required time                         21.276    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 10.620    

Slack (MET) :             10.620ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][0][3]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.373ns  (logic 0.478ns (4.203%)  route 10.895ns (95.797%))
  Logic Levels:           0  
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.536 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.895    10.656    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.996    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.087 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449    21.536    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][3]/C
                         clock pessimism              0.493    22.029    
                         clock uncertainty           -0.264    21.766    
    SLICE_X30Y49         FDCE (Recov_fdce_C_CLR)     -0.490    21.276    processor/registers/registers_reg[0][0][3]
  -------------------------------------------------------------------
                         required time                         21.276    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 10.620    

Slack (MET) :             10.620ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][0][4]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.373ns  (logic 0.478ns (4.203%)  route 10.895ns (95.797%))
  Logic Levels:           0  
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.536 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.895    10.656    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.996    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.087 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449    21.536    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][4]/C
                         clock pessimism              0.493    22.029    
                         clock uncertainty           -0.264    21.766    
    SLICE_X30Y49         FDCE (Recov_fdce_C_CLR)     -0.490    21.276    processor/registers/registers_reg[0][0][4]
  -------------------------------------------------------------------
                         required time                         21.276    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 10.620    

Slack (MET) :             11.355ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[2]_rep_replica/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.534ns  (logic 0.478ns (4.538%)  route 10.056ns (95.462%))
  Logic Levels:           0  
  Clock Path Skew:        2.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 21.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.056     9.816    processor/registers/proc_reset
    SLICE_X16Y54         FDCE                                         f  processor/registers/IP_reg_reg[2]_rep_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.996    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.087 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.431    21.518    processor/registers/proc_clk_BUFG
    SLICE_X16Y54         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep_replica/C
                         clock pessimism              0.493    22.010    
                         clock uncertainty           -0.264    21.747    
    SLICE_X16Y54         FDCE (Recov_fdce_C_CLR)     -0.576    21.171    processor/registers/IP_reg_reg[2]_rep_replica
  -------------------------------------------------------------------
                         required time                         21.171    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                 11.355    

Slack (MET) :             11.359ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[0]_replica/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.529ns  (logic 0.478ns (4.540%)  route 10.051ns (95.460%))
  Logic Levels:           0  
  Clock Path Skew:        2.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 21.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.051     9.812    processor/registers/proc_reset
    SLICE_X17Y54         FDCE                                         f  processor/registers/IP_reg_reg[0]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.996    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.087 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.431    21.518    processor/registers/proc_clk_BUFG
    SLICE_X17Y54         FDCE                                         r  processor/registers/IP_reg_reg[0]_replica/C
                         clock pessimism              0.493    22.010    
                         clock uncertainty           -0.264    21.747    
    SLICE_X17Y54         FDCE (Recov_fdce_C_CLR)     -0.576    21.171    processor/registers/IP_reg_reg[0]_replica
  -------------------------------------------------------------------
                         required time                         21.171    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                 11.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[1][0][0]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.148ns (6.417%)  route 2.158ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.158     1.803    processor/registers/proc_reset
    SLICE_X33Y39         FDCE                                         f  processor/registers/registers_reg[1][0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][0][0]/C
                         clock pessimism              0.503     1.362    
    SLICE_X33Y39         FDCE (Remov_fdce_C_CLR)     -0.145     1.217    processor/registers/registers_reg[1][0][0]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[1][1][2]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.148ns (6.417%)  route 2.158ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.158     1.803    processor/registers/proc_reset
    SLICE_X33Y39         FDCE                                         f  processor/registers/registers_reg[1][1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][1][2]/C
                         clock pessimism              0.503     1.362    
    SLICE_X33Y39         FDCE (Remov_fdce_C_CLR)     -0.145     1.217    processor/registers/registers_reg[1][1][2]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[1][1][3]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.148ns (6.417%)  route 2.158ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.158     1.803    processor/registers/proc_reset
    SLICE_X33Y39         FDCE                                         f  processor/registers/registers_reg[1][1][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][1][3]/C
                         clock pessimism              0.503     1.362    
    SLICE_X33Y39         FDCE (Remov_fdce_C_CLR)     -0.145     1.217    processor/registers/registers_reg[1][1][3]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[1][1][4]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.148ns (6.417%)  route 2.158ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.158     1.803    processor/registers/proc_reset
    SLICE_X33Y39         FDCE                                         f  processor/registers/registers_reg[1][1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][1][4]/C
                         clock pessimism              0.503     1.362    
    SLICE_X33Y39         FDCE (Remov_fdce_C_CLR)     -0.145     1.217    processor/registers/registers_reg[1][1][4]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[1][2][3]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.148ns (6.417%)  route 2.158ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.158     1.803    processor/registers/proc_reset
    SLICE_X33Y39         FDCE                                         f  processor/registers/registers_reg[1][2][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][2][3]/C
                         clock pessimism              0.503     1.362    
    SLICE_X33Y39         FDCE (Remov_fdce_C_CLR)     -0.145     1.217    processor/registers/registers_reg[1][2][3]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[1][2][4]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.148ns (6.417%)  route 2.158ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.158     1.803    processor/registers/proc_reset
    SLICE_X33Y39         FDCE                                         f  processor/registers/registers_reg[1][2][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][2][4]/C
                         clock pessimism              0.503     1.362    
    SLICE_X33Y39         FDCE (Remov_fdce_C_CLR)     -0.145     1.217    processor/registers/registers_reg[1][2][4]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[1][2][5]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.148ns (6.417%)  route 2.158ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.158     1.803    processor/registers/proc_reset
    SLICE_X33Y39         FDCE                                         f  processor/registers/registers_reg[1][2][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][2][5]/C
                         clock pessimism              0.503     1.362    
    SLICE_X33Y39         FDCE (Remov_fdce_C_CLR)     -0.145     1.217    processor/registers/registers_reg[1][2][5]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[1][2][6]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.148ns (6.417%)  route 2.158ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.158     1.803    processor/registers/proc_reset
    SLICE_X33Y39         FDCE                                         f  processor/registers/registers_reg[1][2][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][2][6]/C
                         clock pessimism              0.503     1.362    
    SLICE_X33Y39         FDCE (Remov_fdce_C_CLR)     -0.145     1.217    processor/registers/registers_reg[1][2][6]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][1][0]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.148ns (6.269%)  route 2.213ns (93.731%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.213     1.857    processor/registers/proc_reset
    SLICE_X33Y38         FDCE                                         f  processor/registers/registers_reg[0][1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y38         FDCE                                         r  processor/registers/registers_reg[0][1][0]/C
                         clock pessimism              0.503     1.362    
    SLICE_X33Y38         FDCE (Remov_fdce_C_CLR)     -0.145     1.217    processor/registers/registers_reg[0][1][0]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][1][2]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.148ns (6.269%)  route 2.213ns (93.731%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.213     1.857    processor/registers/proc_reset
    SLICE_X33Y38         FDCE                                         f  processor/registers/registers_reg[0][1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y38         FDCE                                         r  processor/registers/registers_reg[0][1][2]/C
                         clock pessimism              0.503     1.362    
    SLICE_X33Y38         FDCE (Remov_fdce_C_CLR)     -0.145     1.217    processor/registers/registers_reg[0][1][2]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.640    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50Mhz_clk_wiz_0_1
  To Clock:  clk_50Mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.578ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][0][5]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.373ns  (logic 0.478ns (4.203%)  route 10.895ns (95.797%))
  Logic Levels:           0  
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.536 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.895    10.656    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.996    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.087 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449    21.536    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][5]/C
                         clock pessimism              0.493    22.029    
                         clock uncertainty           -0.264    21.766    
    SLICE_X30Y49         FDCE (Recov_fdce_C_CLR)     -0.532    21.234    processor/registers/registers_reg[0][0][5]
  -------------------------------------------------------------------
                         required time                         21.234    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 10.578    

Slack (MET) :             10.578ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][0][6]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.373ns  (logic 0.478ns (4.203%)  route 10.895ns (95.797%))
  Logic Levels:           0  
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.536 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.895    10.656    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.996    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.087 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449    21.536    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][6]/C
                         clock pessimism              0.493    22.029    
                         clock uncertainty           -0.264    21.766    
    SLICE_X30Y49         FDCE (Recov_fdce_C_CLR)     -0.532    21.234    processor/registers/registers_reg[0][0][6]
  -------------------------------------------------------------------
                         required time                         21.234    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 10.578    

Slack (MET) :             10.578ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][1][1]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.373ns  (logic 0.478ns (4.203%)  route 10.895ns (95.797%))
  Logic Levels:           0  
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.536 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.895    10.656    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.996    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.087 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449    21.536    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][1][1]/C
                         clock pessimism              0.493    22.029    
                         clock uncertainty           -0.264    21.766    
    SLICE_X30Y49         FDCE (Recov_fdce_C_CLR)     -0.532    21.234    processor/registers/registers_reg[0][1][1]
  -------------------------------------------------------------------
                         required time                         21.234    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 10.578    

Slack (MET) :             10.578ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][1][6]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.373ns  (logic 0.478ns (4.203%)  route 10.895ns (95.797%))
  Logic Levels:           0  
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.536 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.895    10.656    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][1][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.996    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.087 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449    21.536    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][1][6]/C
                         clock pessimism              0.493    22.029    
                         clock uncertainty           -0.264    21.766    
    SLICE_X30Y49         FDCE (Recov_fdce_C_CLR)     -0.532    21.234    processor/registers/registers_reg[0][1][6]
  -------------------------------------------------------------------
                         required time                         21.234    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 10.578    

Slack (MET) :             10.620ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][0][1]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.373ns  (logic 0.478ns (4.203%)  route 10.895ns (95.797%))
  Logic Levels:           0  
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.536 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.895    10.656    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.996    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.087 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449    21.536    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][1]/C
                         clock pessimism              0.493    22.029    
                         clock uncertainty           -0.264    21.766    
    SLICE_X30Y49         FDCE (Recov_fdce_C_CLR)     -0.490    21.276    processor/registers/registers_reg[0][0][1]
  -------------------------------------------------------------------
                         required time                         21.276    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 10.620    

Slack (MET) :             10.620ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][0][2]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.373ns  (logic 0.478ns (4.203%)  route 10.895ns (95.797%))
  Logic Levels:           0  
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.536 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.895    10.656    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.996    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.087 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449    21.536    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][2]/C
                         clock pessimism              0.493    22.029    
                         clock uncertainty           -0.264    21.766    
    SLICE_X30Y49         FDCE (Recov_fdce_C_CLR)     -0.490    21.276    processor/registers/registers_reg[0][0][2]
  -------------------------------------------------------------------
                         required time                         21.276    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 10.620    

Slack (MET) :             10.620ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][0][3]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.373ns  (logic 0.478ns (4.203%)  route 10.895ns (95.797%))
  Logic Levels:           0  
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.536 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.895    10.656    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.996    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.087 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449    21.536    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][3]/C
                         clock pessimism              0.493    22.029    
                         clock uncertainty           -0.264    21.766    
    SLICE_X30Y49         FDCE (Recov_fdce_C_CLR)     -0.490    21.276    processor/registers/registers_reg[0][0][3]
  -------------------------------------------------------------------
                         required time                         21.276    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 10.620    

Slack (MET) :             10.620ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][0][4]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.373ns  (logic 0.478ns (4.203%)  route 10.895ns (95.797%))
  Logic Levels:           0  
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.536 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.895    10.656    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.996    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.087 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449    21.536    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][4]/C
                         clock pessimism              0.493    22.029    
                         clock uncertainty           -0.264    21.766    
    SLICE_X30Y49         FDCE (Recov_fdce_C_CLR)     -0.490    21.276    processor/registers/registers_reg[0][0][4]
  -------------------------------------------------------------------
                         required time                         21.276    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 10.620    

Slack (MET) :             11.355ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[2]_rep_replica/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.534ns  (logic 0.478ns (4.538%)  route 10.056ns (95.462%))
  Logic Levels:           0  
  Clock Path Skew:        2.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 21.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.056     9.816    processor/registers/proc_reset
    SLICE_X16Y54         FDCE                                         f  processor/registers/IP_reg_reg[2]_rep_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.996    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.087 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.431    21.518    processor/registers/proc_clk_BUFG
    SLICE_X16Y54         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep_replica/C
                         clock pessimism              0.493    22.010    
                         clock uncertainty           -0.264    21.747    
    SLICE_X16Y54         FDCE (Recov_fdce_C_CLR)     -0.576    21.171    processor/registers/IP_reg_reg[2]_rep_replica
  -------------------------------------------------------------------
                         required time                         21.171    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                 11.355    

Slack (MET) :             11.359ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[0]_replica/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50Mhz_clk_wiz_0 rise@20.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.529ns  (logic 0.478ns (4.540%)  route 10.051ns (95.460%))
  Logic Levels:           0  
  Clock Path Skew:        2.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 21.518 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.051     9.812    processor/registers/proc_reset
    SLICE_X17Y54         FDCE                                         f  processor/registers/IP_reg_reg[0]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M9                                                0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.494 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.075    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.166 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.996    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.087 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.431    21.518    processor/registers/proc_clk_BUFG
    SLICE_X17Y54         FDCE                                         r  processor/registers/IP_reg_reg[0]_replica/C
                         clock pessimism              0.493    22.010    
                         clock uncertainty           -0.264    21.747    
    SLICE_X17Y54         FDCE (Recov_fdce_C_CLR)     -0.576    21.171    processor/registers/IP_reg_reg[0]_replica
  -------------------------------------------------------------------
                         required time                         21.171    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                 11.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[1][0][0]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.148ns (6.417%)  route 2.158ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.158     1.803    processor/registers/proc_reset
    SLICE_X33Y39         FDCE                                         f  processor/registers/registers_reg[1][0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][0][0]/C
                         clock pessimism              0.503     1.362    
                         clock uncertainty            0.264     1.626    
    SLICE_X33Y39         FDCE (Remov_fdce_C_CLR)     -0.145     1.481    processor/registers/registers_reg[1][0][0]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[1][1][2]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.148ns (6.417%)  route 2.158ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.158     1.803    processor/registers/proc_reset
    SLICE_X33Y39         FDCE                                         f  processor/registers/registers_reg[1][1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][1][2]/C
                         clock pessimism              0.503     1.362    
                         clock uncertainty            0.264     1.626    
    SLICE_X33Y39         FDCE (Remov_fdce_C_CLR)     -0.145     1.481    processor/registers/registers_reg[1][1][2]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[1][1][3]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.148ns (6.417%)  route 2.158ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.158     1.803    processor/registers/proc_reset
    SLICE_X33Y39         FDCE                                         f  processor/registers/registers_reg[1][1][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][1][3]/C
                         clock pessimism              0.503     1.362    
                         clock uncertainty            0.264     1.626    
    SLICE_X33Y39         FDCE (Remov_fdce_C_CLR)     -0.145     1.481    processor/registers/registers_reg[1][1][3]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[1][1][4]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.148ns (6.417%)  route 2.158ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.158     1.803    processor/registers/proc_reset
    SLICE_X33Y39         FDCE                                         f  processor/registers/registers_reg[1][1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][1][4]/C
                         clock pessimism              0.503     1.362    
                         clock uncertainty            0.264     1.626    
    SLICE_X33Y39         FDCE (Remov_fdce_C_CLR)     -0.145     1.481    processor/registers/registers_reg[1][1][4]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[1][2][3]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.148ns (6.417%)  route 2.158ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.158     1.803    processor/registers/proc_reset
    SLICE_X33Y39         FDCE                                         f  processor/registers/registers_reg[1][2][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][2][3]/C
                         clock pessimism              0.503     1.362    
                         clock uncertainty            0.264     1.626    
    SLICE_X33Y39         FDCE (Remov_fdce_C_CLR)     -0.145     1.481    processor/registers/registers_reg[1][2][3]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[1][2][4]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.148ns (6.417%)  route 2.158ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.158     1.803    processor/registers/proc_reset
    SLICE_X33Y39         FDCE                                         f  processor/registers/registers_reg[1][2][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][2][4]/C
                         clock pessimism              0.503     1.362    
                         clock uncertainty            0.264     1.626    
    SLICE_X33Y39         FDCE (Remov_fdce_C_CLR)     -0.145     1.481    processor/registers/registers_reg[1][2][4]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[1][2][5]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.148ns (6.417%)  route 2.158ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.158     1.803    processor/registers/proc_reset
    SLICE_X33Y39         FDCE                                         f  processor/registers/registers_reg[1][2][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][2][5]/C
                         clock pessimism              0.503     1.362    
                         clock uncertainty            0.264     1.626    
    SLICE_X33Y39         FDCE (Remov_fdce_C_CLR)     -0.145     1.481    processor/registers/registers_reg[1][2][5]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[1][2][6]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.148ns (6.417%)  route 2.158ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.158     1.803    processor/registers/proc_reset
    SLICE_X33Y39         FDCE                                         f  processor/registers/registers_reg[1][2][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][2][6]/C
                         clock pessimism              0.503     1.362    
                         clock uncertainty            0.264     1.626    
    SLICE_X33Y39         FDCE (Remov_fdce_C_CLR)     -0.145     1.481    processor/registers/registers_reg[1][2][6]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][1][0]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.148ns (6.269%)  route 2.213ns (93.731%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.213     1.857    processor/registers/proc_reset
    SLICE_X33Y38         FDCE                                         f  processor/registers/registers_reg[0][1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y38         FDCE                                         r  processor/registers/registers_reg[0][1][0]/C
                         clock pessimism              0.503     1.362    
                         clock uncertainty            0.264     1.626    
    SLICE_X33Y38         FDCE (Remov_fdce_C_CLR)     -0.145     1.481    processor/registers/registers_reg[0][1][0]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][1][2]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.148ns (6.269%)  route 2.213ns (93.731%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.213     1.857    processor/registers/proc_reset
    SLICE_X33Y38         FDCE                                         f  processor/registers/registers_reg[0][1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y38         FDCE                                         r  processor/registers/registers_reg[0][1][2]/C
                         clock pessimism              0.503     1.362    
                         clock uncertainty            0.264     1.626    
    SLICE_X33Y38         FDCE (Remov_fdce_C_CLR)     -0.145     1.481    processor/registers/registers_reg[0][1][2]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.376    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50Mhz_clk_wiz_0
  To Clock:  clk_50Mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.577ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][0][5]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.373ns  (logic 0.478ns (4.203%)  route 10.895ns (95.797%))
  Logic Levels:           0  
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.536 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.895    10.656    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.995    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.086 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449    21.536    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][5]/C
                         clock pessimism              0.493    22.028    
                         clock uncertainty           -0.264    21.765    
    SLICE_X30Y49         FDCE (Recov_fdce_C_CLR)     -0.532    21.233    processor/registers/registers_reg[0][0][5]
  -------------------------------------------------------------------
                         required time                         21.233    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 10.577    

Slack (MET) :             10.577ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][0][6]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.373ns  (logic 0.478ns (4.203%)  route 10.895ns (95.797%))
  Logic Levels:           0  
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.536 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.895    10.656    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.995    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.086 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449    21.536    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][6]/C
                         clock pessimism              0.493    22.028    
                         clock uncertainty           -0.264    21.765    
    SLICE_X30Y49         FDCE (Recov_fdce_C_CLR)     -0.532    21.233    processor/registers/registers_reg[0][0][6]
  -------------------------------------------------------------------
                         required time                         21.233    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 10.577    

Slack (MET) :             10.577ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][1][1]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.373ns  (logic 0.478ns (4.203%)  route 10.895ns (95.797%))
  Logic Levels:           0  
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.536 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.895    10.656    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.995    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.086 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449    21.536    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][1][1]/C
                         clock pessimism              0.493    22.028    
                         clock uncertainty           -0.264    21.765    
    SLICE_X30Y49         FDCE (Recov_fdce_C_CLR)     -0.532    21.233    processor/registers/registers_reg[0][1][1]
  -------------------------------------------------------------------
                         required time                         21.233    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 10.577    

Slack (MET) :             10.577ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][1][6]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.373ns  (logic 0.478ns (4.203%)  route 10.895ns (95.797%))
  Logic Levels:           0  
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.536 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.895    10.656    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][1][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.995    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.086 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449    21.536    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][1][6]/C
                         clock pessimism              0.493    22.028    
                         clock uncertainty           -0.264    21.765    
    SLICE_X30Y49         FDCE (Recov_fdce_C_CLR)     -0.532    21.233    processor/registers/registers_reg[0][1][6]
  -------------------------------------------------------------------
                         required time                         21.233    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 10.577    

Slack (MET) :             10.619ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][0][1]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.373ns  (logic 0.478ns (4.203%)  route 10.895ns (95.797%))
  Logic Levels:           0  
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.536 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.895    10.656    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.995    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.086 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449    21.536    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][1]/C
                         clock pessimism              0.493    22.028    
                         clock uncertainty           -0.264    21.765    
    SLICE_X30Y49         FDCE (Recov_fdce_C_CLR)     -0.490    21.275    processor/registers/registers_reg[0][0][1]
  -------------------------------------------------------------------
                         required time                         21.275    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 10.619    

Slack (MET) :             10.619ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][0][2]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.373ns  (logic 0.478ns (4.203%)  route 10.895ns (95.797%))
  Logic Levels:           0  
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.536 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.895    10.656    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.995    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.086 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449    21.536    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][2]/C
                         clock pessimism              0.493    22.028    
                         clock uncertainty           -0.264    21.765    
    SLICE_X30Y49         FDCE (Recov_fdce_C_CLR)     -0.490    21.275    processor/registers/registers_reg[0][0][2]
  -------------------------------------------------------------------
                         required time                         21.275    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 10.619    

Slack (MET) :             10.619ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][0][3]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.373ns  (logic 0.478ns (4.203%)  route 10.895ns (95.797%))
  Logic Levels:           0  
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.536 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.895    10.656    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.995    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.086 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449    21.536    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][3]/C
                         clock pessimism              0.493    22.028    
                         clock uncertainty           -0.264    21.765    
    SLICE_X30Y49         FDCE (Recov_fdce_C_CLR)     -0.490    21.275    processor/registers/registers_reg[0][0][3]
  -------------------------------------------------------------------
                         required time                         21.275    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 10.619    

Slack (MET) :             10.619ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][0][4]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.373ns  (logic 0.478ns (4.203%)  route 10.895ns (95.797%))
  Logic Levels:           0  
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.536 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.895    10.656    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.995    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.086 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449    21.536    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][4]/C
                         clock pessimism              0.493    22.028    
                         clock uncertainty           -0.264    21.765    
    SLICE_X30Y49         FDCE (Recov_fdce_C_CLR)     -0.490    21.275    processor/registers/registers_reg[0][0][4]
  -------------------------------------------------------------------
                         required time                         21.275    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 10.619    

Slack (MET) :             11.354ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[2]_rep_replica/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.534ns  (logic 0.478ns (4.538%)  route 10.056ns (95.462%))
  Logic Levels:           0  
  Clock Path Skew:        2.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 21.517 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.056     9.816    processor/registers/proc_reset
    SLICE_X16Y54         FDCE                                         f  processor/registers/IP_reg_reg[2]_rep_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.995    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.086 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.431    21.517    processor/registers/proc_clk_BUFG
    SLICE_X16Y54         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep_replica/C
                         clock pessimism              0.493    22.010    
                         clock uncertainty           -0.264    21.746    
    SLICE_X16Y54         FDCE (Recov_fdce_C_CLR)     -0.576    21.170    processor/registers/IP_reg_reg[2]_rep_replica
  -------------------------------------------------------------------
                         required time                         21.170    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                 11.354    

Slack (MET) :             11.359ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/IP_reg_reg[0]_replica/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.529ns  (logic 0.478ns (4.540%)  route 10.051ns (95.460%))
  Logic Levels:           0  
  Clock Path Skew:        2.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 21.517 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.051     9.812    processor/registers/proc_reset
    SLICE_X17Y54         FDCE                                         f  processor/registers/IP_reg_reg[0]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.995    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.086 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.431    21.517    processor/registers/proc_clk_BUFG
    SLICE_X17Y54         FDCE                                         r  processor/registers/IP_reg_reg[0]_replica/C
                         clock pessimism              0.493    22.010    
                         clock uncertainty           -0.264    21.746    
    SLICE_X17Y54         FDCE (Recov_fdce_C_CLR)     -0.576    21.170    processor/registers/IP_reg_reg[0]_replica
  -------------------------------------------------------------------
                         required time                         21.170    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                 11.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[1][0][0]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.148ns (6.417%)  route 2.158ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.158     1.803    processor/registers/proc_reset
    SLICE_X33Y39         FDCE                                         f  processor/registers/registers_reg[1][0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][0][0]/C
                         clock pessimism              0.503     1.362    
                         clock uncertainty            0.264     1.626    
    SLICE_X33Y39         FDCE (Remov_fdce_C_CLR)     -0.145     1.481    processor/registers/registers_reg[1][0][0]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[1][1][2]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.148ns (6.417%)  route 2.158ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.158     1.803    processor/registers/proc_reset
    SLICE_X33Y39         FDCE                                         f  processor/registers/registers_reg[1][1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][1][2]/C
                         clock pessimism              0.503     1.362    
                         clock uncertainty            0.264     1.626    
    SLICE_X33Y39         FDCE (Remov_fdce_C_CLR)     -0.145     1.481    processor/registers/registers_reg[1][1][2]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[1][1][3]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.148ns (6.417%)  route 2.158ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.158     1.803    processor/registers/proc_reset
    SLICE_X33Y39         FDCE                                         f  processor/registers/registers_reg[1][1][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][1][3]/C
                         clock pessimism              0.503     1.362    
                         clock uncertainty            0.264     1.626    
    SLICE_X33Y39         FDCE (Remov_fdce_C_CLR)     -0.145     1.481    processor/registers/registers_reg[1][1][3]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[1][1][4]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.148ns (6.417%)  route 2.158ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.158     1.803    processor/registers/proc_reset
    SLICE_X33Y39         FDCE                                         f  processor/registers/registers_reg[1][1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][1][4]/C
                         clock pessimism              0.503     1.362    
                         clock uncertainty            0.264     1.626    
    SLICE_X33Y39         FDCE (Remov_fdce_C_CLR)     -0.145     1.481    processor/registers/registers_reg[1][1][4]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[1][2][3]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.148ns (6.417%)  route 2.158ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.158     1.803    processor/registers/proc_reset
    SLICE_X33Y39         FDCE                                         f  processor/registers/registers_reg[1][2][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][2][3]/C
                         clock pessimism              0.503     1.362    
                         clock uncertainty            0.264     1.626    
    SLICE_X33Y39         FDCE (Remov_fdce_C_CLR)     -0.145     1.481    processor/registers/registers_reg[1][2][3]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[1][2][4]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.148ns (6.417%)  route 2.158ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.158     1.803    processor/registers/proc_reset
    SLICE_X33Y39         FDCE                                         f  processor/registers/registers_reg[1][2][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][2][4]/C
                         clock pessimism              0.503     1.362    
                         clock uncertainty            0.264     1.626    
    SLICE_X33Y39         FDCE (Remov_fdce_C_CLR)     -0.145     1.481    processor/registers/registers_reg[1][2][4]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[1][2][5]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.148ns (6.417%)  route 2.158ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.158     1.803    processor/registers/proc_reset
    SLICE_X33Y39         FDCE                                         f  processor/registers/registers_reg[1][2][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][2][5]/C
                         clock pessimism              0.503     1.362    
                         clock uncertainty            0.264     1.626    
    SLICE_X33Y39         FDCE (Remov_fdce_C_CLR)     -0.145     1.481    processor/registers/registers_reg[1][2][5]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[1][2][6]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.148ns (6.417%)  route 2.158ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.158     1.803    processor/registers/proc_reset
    SLICE_X33Y39         FDCE                                         f  processor/registers/registers_reg[1][2][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][2][6]/C
                         clock pessimism              0.503     1.362    
                         clock uncertainty            0.264     1.626    
    SLICE_X33Y39         FDCE (Remov_fdce_C_CLR)     -0.145     1.481    processor/registers/registers_reg[1][2][6]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][1][0]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.148ns (6.269%)  route 2.213ns (93.731%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.213     1.857    processor/registers/proc_reset
    SLICE_X33Y38         FDCE                                         f  processor/registers/registers_reg[0][1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y38         FDCE                                         r  processor/registers/registers_reg[0][1][0]/C
                         clock pessimism              0.503     1.362    
                         clock uncertainty            0.264     1.626    
    SLICE_X33Y38         FDCE (Remov_fdce_C_CLR)     -0.145     1.481    processor/registers/registers_reg[0][1][0]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/registers/registers_reg[0][1][2]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.148ns (6.269%)  route 2.213ns (93.731%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.213     1.857    processor/registers/proc_reset
    SLICE_X33Y38         FDCE                                         f  processor/registers/registers_reg[0][1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y38         FDCE                                         r  processor/registers/registers_reg[0][1][2]/C
                         clock pessimism              0.503     1.362    
                         clock uncertainty            0.264     1.626    
    SLICE_X33Y38         FDCE (Remov_fdce_C_CLR)     -0.145     1.481    processor/registers/registers_reg[0][1][2]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.376    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50Mhz_clk_wiz_0_1
  To Clock:  clk_50Mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.585ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.593ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][0][5]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.373ns  (logic 0.478ns (4.203%)  route 10.895ns (95.797%))
  Logic Levels:           0  
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.536 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.895    10.656    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.995    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.086 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449    21.536    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][5]/C
                         clock pessimism              0.493    22.028    
                         clock uncertainty           -0.248    21.780    
    SLICE_X30Y49         FDCE (Recov_fdce_C_CLR)     -0.532    21.248    processor/registers/registers_reg[0][0][5]
  -------------------------------------------------------------------
                         required time                         21.248    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 10.593    

Slack (MET) :             10.593ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][0][6]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.373ns  (logic 0.478ns (4.203%)  route 10.895ns (95.797%))
  Logic Levels:           0  
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.536 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.895    10.656    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.995    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.086 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449    21.536    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][6]/C
                         clock pessimism              0.493    22.028    
                         clock uncertainty           -0.248    21.780    
    SLICE_X30Y49         FDCE (Recov_fdce_C_CLR)     -0.532    21.248    processor/registers/registers_reg[0][0][6]
  -------------------------------------------------------------------
                         required time                         21.248    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 10.593    

Slack (MET) :             10.593ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][1][1]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.373ns  (logic 0.478ns (4.203%)  route 10.895ns (95.797%))
  Logic Levels:           0  
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.536 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.895    10.656    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.995    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.086 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449    21.536    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][1][1]/C
                         clock pessimism              0.493    22.028    
                         clock uncertainty           -0.248    21.780    
    SLICE_X30Y49         FDCE (Recov_fdce_C_CLR)     -0.532    21.248    processor/registers/registers_reg[0][1][1]
  -------------------------------------------------------------------
                         required time                         21.248    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 10.593    

Slack (MET) :             10.593ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][1][6]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.373ns  (logic 0.478ns (4.203%)  route 10.895ns (95.797%))
  Logic Levels:           0  
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.536 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.895    10.656    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][1][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.995    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.086 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449    21.536    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][1][6]/C
                         clock pessimism              0.493    22.028    
                         clock uncertainty           -0.248    21.780    
    SLICE_X30Y49         FDCE (Recov_fdce_C_CLR)     -0.532    21.248    processor/registers/registers_reg[0][1][6]
  -------------------------------------------------------------------
                         required time                         21.248    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 10.593    

Slack (MET) :             10.635ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][0][1]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.373ns  (logic 0.478ns (4.203%)  route 10.895ns (95.797%))
  Logic Levels:           0  
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.536 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.895    10.656    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.995    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.086 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449    21.536    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][1]/C
                         clock pessimism              0.493    22.028    
                         clock uncertainty           -0.248    21.780    
    SLICE_X30Y49         FDCE (Recov_fdce_C_CLR)     -0.490    21.290    processor/registers/registers_reg[0][0][1]
  -------------------------------------------------------------------
                         required time                         21.290    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 10.635    

Slack (MET) :             10.635ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][0][2]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.373ns  (logic 0.478ns (4.203%)  route 10.895ns (95.797%))
  Logic Levels:           0  
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.536 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.895    10.656    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.995    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.086 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449    21.536    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][2]/C
                         clock pessimism              0.493    22.028    
                         clock uncertainty           -0.248    21.780    
    SLICE_X30Y49         FDCE (Recov_fdce_C_CLR)     -0.490    21.290    processor/registers/registers_reg[0][0][2]
  -------------------------------------------------------------------
                         required time                         21.290    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 10.635    

Slack (MET) :             10.635ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][0][3]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.373ns  (logic 0.478ns (4.203%)  route 10.895ns (95.797%))
  Logic Levels:           0  
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.536 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.895    10.656    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.995    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.086 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449    21.536    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][3]/C
                         clock pessimism              0.493    22.028    
                         clock uncertainty           -0.248    21.780    
    SLICE_X30Y49         FDCE (Recov_fdce_C_CLR)     -0.490    21.290    processor/registers/registers_reg[0][0][3]
  -------------------------------------------------------------------
                         required time                         21.290    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 10.635    

Slack (MET) :             10.635ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][0][4]/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.373ns  (logic 0.478ns (4.203%)  route 10.895ns (95.797%))
  Logic Levels:           0  
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 21.536 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.895    10.656    processor/registers/proc_reset
    SLICE_X30Y49         FDCE                                         f  processor/registers/registers_reg[0][0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.995    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.086 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449    21.536    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][4]/C
                         clock pessimism              0.493    22.028    
                         clock uncertainty           -0.248    21.780    
    SLICE_X30Y49         FDCE (Recov_fdce_C_CLR)     -0.490    21.290    processor/registers/registers_reg[0][0][4]
  -------------------------------------------------------------------
                         required time                         21.290    
                         arrival time                         -10.656    
  -------------------------------------------------------------------
                         slack                                 10.635    

Slack (MET) :             11.370ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[2]_rep_replica/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.534ns  (logic 0.478ns (4.538%)  route 10.056ns (95.462%))
  Logic Levels:           0  
  Clock Path Skew:        2.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 21.517 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.056     9.816    processor/registers/proc_reset
    SLICE_X16Y54         FDCE                                         f  processor/registers/IP_reg_reg[2]_rep_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.995    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.086 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.431    21.517    processor/registers/proc_clk_BUFG
    SLICE_X16Y54         FDCE                                         r  processor/registers/IP_reg_reg[2]_rep_replica/C
                         clock pessimism              0.493    22.010    
                         clock uncertainty           -0.248    21.762    
    SLICE_X16Y54         FDCE (Recov_fdce_C_CLR)     -0.576    21.186    processor/registers/IP_reg_reg[2]_rep_replica
  -------------------------------------------------------------------
                         required time                         21.186    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                 11.370    

Slack (MET) :             11.374ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/IP_reg_reg[0]_replica/CLR
                            (recovery check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.999ns  (clk_50Mhz_clk_wiz_0_1 rise@19.999ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.529ns  (logic 0.478ns (4.540%)  route 10.051ns (95.460%))
  Logic Levels:           0  
  Clock Path Skew:        2.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 21.517 - 19.999 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.248ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.623    -0.718    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.478    -0.240 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)       10.051     9.812    processor/registers/proc_reset
    SLICE_X17Y54         FDCE                                         f  processor/registers/IP_reg_reg[0]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                     19.999    19.999 r  
    M9                                                0.000    19.999 r  clk_in (IN)
                         net (fo=0)                   0.000    19.999    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    21.394 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.556    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    15.493 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.074    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.165 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    19.139    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    19.239 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    19.995    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.086 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.431    21.517    processor/registers/proc_clk_BUFG
    SLICE_X17Y54         FDCE                                         r  processor/registers/IP_reg_reg[0]_replica/C
                         clock pessimism              0.493    22.010    
                         clock uncertainty           -0.248    21.762    
    SLICE_X17Y54         FDCE (Recov_fdce_C_CLR)     -0.576    21.186    processor/registers/IP_reg_reg[0]_replica
  -------------------------------------------------------------------
                         required time                         21.186    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                 11.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[1][0][0]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.148ns (6.417%)  route 2.158ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.158     1.803    processor/registers/proc_reset
    SLICE_X33Y39         FDCE                                         f  processor/registers/registers_reg[1][0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][0][0]/C
                         clock pessimism              0.503     1.362    
    SLICE_X33Y39         FDCE (Remov_fdce_C_CLR)     -0.145     1.217    processor/registers/registers_reg[1][0][0]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[1][1][2]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.148ns (6.417%)  route 2.158ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.158     1.803    processor/registers/proc_reset
    SLICE_X33Y39         FDCE                                         f  processor/registers/registers_reg[1][1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][1][2]/C
                         clock pessimism              0.503     1.362    
    SLICE_X33Y39         FDCE (Remov_fdce_C_CLR)     -0.145     1.217    processor/registers/registers_reg[1][1][2]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[1][1][3]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.148ns (6.417%)  route 2.158ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.158     1.803    processor/registers/proc_reset
    SLICE_X33Y39         FDCE                                         f  processor/registers/registers_reg[1][1][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][1][3]/C
                         clock pessimism              0.503     1.362    
    SLICE_X33Y39         FDCE (Remov_fdce_C_CLR)     -0.145     1.217    processor/registers/registers_reg[1][1][3]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[1][1][4]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.148ns (6.417%)  route 2.158ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.158     1.803    processor/registers/proc_reset
    SLICE_X33Y39         FDCE                                         f  processor/registers/registers_reg[1][1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][1][4]/C
                         clock pessimism              0.503     1.362    
    SLICE_X33Y39         FDCE (Remov_fdce_C_CLR)     -0.145     1.217    processor/registers/registers_reg[1][1][4]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[1][2][3]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.148ns (6.417%)  route 2.158ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.158     1.803    processor/registers/proc_reset
    SLICE_X33Y39         FDCE                                         f  processor/registers/registers_reg[1][2][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][2][3]/C
                         clock pessimism              0.503     1.362    
    SLICE_X33Y39         FDCE (Remov_fdce_C_CLR)     -0.145     1.217    processor/registers/registers_reg[1][2][3]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[1][2][4]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.148ns (6.417%)  route 2.158ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.158     1.803    processor/registers/proc_reset
    SLICE_X33Y39         FDCE                                         f  processor/registers/registers_reg[1][2][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][2][4]/C
                         clock pessimism              0.503     1.362    
    SLICE_X33Y39         FDCE (Remov_fdce_C_CLR)     -0.145     1.217    processor/registers/registers_reg[1][2][4]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[1][2][5]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.148ns (6.417%)  route 2.158ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.158     1.803    processor/registers/proc_reset
    SLICE_X33Y39         FDCE                                         f  processor/registers/registers_reg[1][2][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][2][5]/C
                         clock pessimism              0.503     1.362    
    SLICE_X33Y39         FDCE (Remov_fdce_C_CLR)     -0.145     1.217    processor/registers/registers_reg[1][2][5]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[1][2][6]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 0.148ns (6.417%)  route 2.158ns (93.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.158     1.803    processor/registers/proc_reset
    SLICE_X33Y39         FDCE                                         f  processor/registers/registers_reg[1][2][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][2][6]/C
                         clock pessimism              0.503     1.362    
    SLICE_X33Y39         FDCE (Remov_fdce_C_CLR)     -0.145     1.217    processor/registers/registers_reg[1][2][6]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][1][0]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.148ns (6.269%)  route 2.213ns (93.731%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.213     1.857    processor/registers/proc_reset
    SLICE_X33Y38         FDCE                                         f  processor/registers/registers_reg[0][1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y38         FDCE                                         r  processor/registers/registers_reg[0][1][0]/C
                         clock pessimism              0.503     1.362    
    SLICE_X33Y38         FDCE (Remov_fdce_C_CLR)     -0.145     1.217    processor/registers/registers_reg[0][1][0]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/registers/registers_reg[0][1][2]/CLR
                            (removal check against rising-edge clock clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50Mhz_clk_wiz_0_1 rise@0.000ns - clk_50Mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.148ns (6.269%)  route 2.213ns (93.731%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.586    -0.504    io_cont/CLK
    SLICE_X36Y32         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.356 f  io_cont/reset_reg/Q
                         net (fo=2168, routed)        2.213     1.857    processor/registers/proc_reset
    SLICE_X33Y38         FDCE                                         f  processor/registers/registers_reg[0][1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y38         FDCE                                         r  processor/registers/registers_reg[0][1][2]/C
                         clock pessimism              0.503     1.362    
    SLICE_X33Y38         FDCE (Remov_fdce_C_CLR)     -0.145     1.217    processor/registers/registers_reg[0][1][2]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.640    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/id/internal_reg1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.077ns  (logic 1.015ns (19.993%)  route 4.062ns (80.007%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         LDCE                         0.000     0.000 r  processor/id/internal_reg1_reg[0]/G
    SLICE_X19Y38         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  processor/id/internal_reg1_reg[0]/Q
                         net (fo=3, routed)           1.945     2.712    processor/registers/read1_reg[1]_i_1_1[0]
    SLICE_X27Y32         LUT6 (Prop_lut6_I3_O)        0.124     2.836 r  processor/registers/read1_reg[0]_i_2/O
                         net (fo=1, routed)           0.151     2.987    processor/registers/read1_reg[0]_i_2_n_0
    SLICE_X27Y32         LUT6 (Prop_lut6_I5_O)        0.124     3.111 r  processor/registers/read1_reg[0]_i_1/O
                         net (fo=1, routed)           1.966     5.077    processor/id/Data1_reg[2][0]_i_1[0]
    SLICE_X22Y37         LDCE                                         r  processor/id/read1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/write_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.837ns  (logic 0.917ns (18.959%)  route 3.920ns (81.041%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         LDCE                         0.000     0.000 r  processor/id/internal_reg2_reg[0]/G
    SLICE_X20Y39         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  processor/id/internal_reg2_reg[0]/Q
                         net (fo=4, routed)           2.236     3.003    processor/registers/read1_reg[1]_i_1_0[0]
    SLICE_X25Y35         LUT4 (Prop_lut4_I2_O)        0.150     3.153 r  processor/registers/write_reg_reg[0]_i_1/O
                         net (fo=1, routed)           1.683     4.837    processor/id/registers_reg[0][0][6][0]
    SLICE_X18Y37         LDCE                                         r  processor/id/write_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read1_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.617ns  (logic 1.015ns (21.985%)  route 3.602ns (78.015%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         LDCE                         0.000     0.000 r  processor/id/internal_reg1_reg[1]/G
    SLICE_X19Y38         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  processor/id/internal_reg1_reg[1]/Q
                         net (fo=3, routed)           2.157     2.924    processor/registers/read1_reg[1]_i_1_1[1]
    SLICE_X28Y31         LUT6 (Prop_lut6_I3_O)        0.124     3.048 r  processor/registers/read1_reg[1]_i_6/O
                         net (fo=1, routed)           0.818     3.866    processor/registers/read1_reg[1]_i_6_n_0
    SLICE_X27Y32         LUT6 (Prop_lut6_I5_O)        0.124     3.990 r  processor/registers/read1_reg[1]_i_1/O
                         net (fo=1, routed)           0.626     4.617    processor/id/Data1_reg[2][0]_i_1[1]
    SLICE_X22Y37         LDCE                                         r  processor/id/read1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.571ns  (logic 0.749ns (16.387%)  route 3.822ns (83.613%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X22Y38         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          2.754     3.379    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X30Y43         LUT4 (Prop_lut4_I3_O)        0.124     3.503 r  processor/registers/Data2_reg[0][4]_i_1/O
                         net (fo=1, routed)           1.068     4.571    processor/registers/Data2_reg[0][4]_i_1_n_0
    SLICE_X36Y41         LDCE                                         r  processor/registers/Data2_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/write_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.417ns  (logic 0.891ns (20.170%)  route 3.526ns (79.830%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         LDCE                         0.000     0.000 r  processor/id/internal_reg1_reg[1]/G
    SLICE_X19Y38         LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  processor/id/internal_reg1_reg[1]/Q
                         net (fo=3, routed)           1.571     2.338    processor/registers/read1_reg[1]_i_1_1[1]
    SLICE_X20Y37         LUT4 (Prop_lut4_I3_O)        0.124     2.462 r  processor/registers/write_reg_reg[1]_i_1/O
                         net (fo=1, routed)           1.955     4.417    processor/id/registers_reg[0][0][6][1]
    SLICE_X18Y37         LDCE                                         r  processor/id/write_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.386ns  (logic 0.749ns (17.079%)  route 3.637ns (82.921%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X22Y38         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          2.662     3.287    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X32Y43         LUT4 (Prop_lut4_I3_O)        0.124     3.411 r  processor/registers/Data2_reg[0][3]_i_1/O
                         net (fo=1, routed)           0.974     4.386    processor/registers/Data2_reg[0][3]_i_1_n_0
    SLICE_X35Y39         LDCE                                         r  processor/registers/Data2_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.282ns  (logic 0.749ns (17.491%)  route 3.533ns (82.509%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X22Y37         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          2.483     3.108    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X33Y43         LUT4 (Prop_lut4_I1_O)        0.124     3.232 r  processor/registers/Data1_reg[0][3]_i_1/O
                         net (fo=1, routed)           1.050     4.282    processor/registers/Data1_reg[0][3]_i_1_n_0
    SLICE_X41Y44         LDCE                                         r  processor/registers/Data1_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[1][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.274ns  (logic 0.749ns (17.525%)  route 3.525ns (82.475%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X22Y37         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          2.250     2.875    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X30Y42         LUT4 (Prop_lut4_I1_O)        0.124     2.999 r  processor/registers/Data1_reg[1][6]_i_1/O
                         net (fo=1, routed)           1.275     4.274    processor/registers/Data1_reg[1][6]_i_1_n_0
    SLICE_X31Y34         LDCE                                         r  processor/registers/Data1_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.265ns  (logic 0.749ns (17.563%)  route 3.516ns (82.437%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X22Y38         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          2.608     3.233    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X33Y43         LUT4 (Prop_lut4_I3_O)        0.124     3.357 r  processor/registers/Data2_reg[0][2]_i_1/O
                         net (fo=1, routed)           0.908     4.265    processor/registers/Data2_reg[0][2]_i_1_n_0
    SLICE_X35Y39         LDCE                                         r  processor/registers/Data2_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.234ns  (logic 0.749ns (17.690%)  route 3.485ns (82.310%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         LDCE                         0.000     0.000 r  processor/id/read2_reg[0]/G
    SLICE_X22Y38         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/read2_reg[0]/Q
                         net (fo=22, routed)          2.637     3.262    processor/registers/Data2_reg[2][0]_0[0]
    SLICE_X34Y40         LUT4 (Prop_lut4_I1_O)        0.124     3.386 r  processor/registers/Data2_reg[0][0]_i_1/O
                         net (fo=1, routed)           0.848     4.234    processor/registers/Data2_reg[0][0]_i_1_n_0
    SLICE_X34Y36         LDCE                                         r  processor/registers/Data2_reg[0][0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/id/internal_reg2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.225ns (64.260%)  route 0.125ns (35.740%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         LDCE                         0.000     0.000 r  processor/id/internal_reg2_reg[1]/G
    SLICE_X20Y39         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  processor/id/internal_reg2_reg[1]/Q
                         net (fo=4, routed)           0.125     0.350    processor/id/internal_reg2_reg[1]_i_2[1]
    SLICE_X22Y38         LDCE                                         r  processor/id/read2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[2][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.731ns  (logic 0.223ns (30.496%)  route 0.508ns (69.504%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X22Y37         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          0.338     0.516    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X31Y37         LUT5 (Prop_lut5_I3_O)        0.045     0.561 r  processor/registers/Data1_reg[2][4]_i_1/O
                         net (fo=1, routed)           0.170     0.731    processor/registers/Data1_reg[2][4]_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  processor/registers/Data1_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.788ns  (logic 0.225ns (28.552%)  route 0.563ns (71.448%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y39         LDCE                         0.000     0.000 r  processor/id/internal_reg2_reg[0]/G
    SLICE_X20Y39         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  processor/id/internal_reg2_reg[0]/Q
                         net (fo=4, routed)           0.563     0.788    processor/id/internal_reg2_reg[1]_i_2[0]
    SLICE_X22Y38         LDCE                                         r  processor/id/read2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[1][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.839ns  (logic 0.223ns (26.590%)  route 0.616ns (73.410%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X22Y37         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          0.444     0.622    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X33Y38         LUT4 (Prop_lut4_I3_O)        0.045     0.667 r  processor/registers/Data1_reg[1][4]_i_1/O
                         net (fo=1, routed)           0.171     0.839    processor/registers/Data1_reg[1][4]_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  processor/registers/Data1_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.857ns  (logic 0.223ns (26.007%)  route 0.634ns (73.993%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X22Y38         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          0.458     0.636    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X32Y37         LUT5 (Prop_lut5_I1_O)        0.045     0.681 r  processor/registers/Data2_reg[2][5]_i_1/O
                         net (fo=1, routed)           0.176     0.857    processor/registers/Data2_reg[2][5]_i_1_n_0
    SLICE_X33Y37         LDCE                                         r  processor/registers/Data2_reg[2][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.866ns  (logic 0.223ns (25.757%)  route 0.643ns (74.243%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X22Y37         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          0.528     0.706    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X33Y38         LUT4 (Prop_lut4_I3_O)        0.045     0.751 r  processor/registers/Data1_reg[1][2]_i_1/O
                         net (fo=1, routed)           0.114     0.866    processor/registers/Data1_reg[1][2]_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  processor/registers/Data1_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.876ns  (logic 0.223ns (25.443%)  route 0.653ns (74.557%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X22Y38         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          0.537     0.715    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X33Y37         LUT5 (Prop_lut5_I1_O)        0.045     0.760 r  processor/registers/Data2_reg[2][4]_i_1/O
                         net (fo=1, routed)           0.116     0.876    processor/registers/Data2_reg[2][4]_i_1_n_0
    SLICE_X33Y37         LDCE                                         r  processor/registers/Data2_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[2][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.954ns  (logic 0.223ns (23.387%)  route 0.731ns (76.613%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X22Y37         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          0.675     0.853    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X34Y38         LUT5 (Prop_lut5_I1_O)        0.045     0.898 r  processor/registers/Data1_reg[2][2]_i_1/O
                         net (fo=1, routed)           0.055     0.954    processor/registers/Data1_reg[2][2]_i_1_n_0
    SLICE_X35Y38         LDCE                                         r  processor/registers/Data1_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.223ns (23.154%)  route 0.740ns (76.846%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         LDCE                         0.000     0.000 r  processor/id/read2_reg[0]/G
    SLICE_X22Y38         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/read2_reg[0]/Q
                         net (fo=22, routed)          0.740     0.918    processor/registers/Data2_reg[2][0]_0[0]
    SLICE_X33Y37         LUT5 (Prop_lut5_I3_O)        0.045     0.963 r  processor/registers/Data2_reg[2][6]_i_1/O
                         net (fo=1, routed)           0.000     0.963    processor/registers/Data2_reg[2][6]_i_1_n_0
    SLICE_X33Y37         LDCE                                         r  processor/registers/Data2_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.970ns  (logic 0.223ns (23.001%)  route 0.747ns (76.999%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X22Y37         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          0.632     0.810    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X32Y38         LUT4 (Prop_lut4_I1_O)        0.045     0.855 r  processor/registers/Data1_reg[1][3]_i_1/O
                         net (fo=1, routed)           0.115     0.970    processor/registers/Data1_reg[1][3]_i_1_n_0
    SLICE_X31Y37         LDCE                                         r  processor/registers/Data1_reg[1][3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50Mhz_clk_wiz_0
  To Clock:  

Max Delay           120 Endpoints
Min Delay           120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ja[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.928ns  (logic 4.825ns (32.323%)  route 10.103ns (67.677%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.566     2.502    processor/registers/proc_clk_BUFG
    SLICE_X24Y43         FDCE                                         r  processor/registers/IP_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDCE (Prop_fdce_C_Q)         0.456     2.958 r  processor/registers/IP_reg_reg[3]/Q
                         net (fo=129, routed)         4.566     7.524    processor/memory/Q[3]
    SLICE_X33Y34         MUXF8 (Prop_muxf8_S_O)       0.273     7.797 r  processor/memory/read1_reg[1]_i_20/O
                         net (fo=1, routed)           1.004     8.801    processor/registers/write_reg_reg[1]_i_2_3
    SLICE_X30Y34         LUT6 (Prop_lut6_I1_O)        0.316     9.117 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=14, routed)          1.000    10.117    processor/registers/mem_instruction[0]_2[0]
    SLICE_X27Y34         LUT3 (Prop_lut3_I0_O)        0.124    10.241 f  processor/registers/alu_A_reg[1]_i_4/O
                         net (fo=3, routed)           1.090    11.331    processor/registers/alu_A_reg[1]_i_4_n_0
    SLICE_X28Y32         LUT4 (Prop_lut4_I1_O)        0.124    11.455 r  processor/registers/ja_OBUF[7]_inst_i_2/O
                         net (fo=5, routed)           2.444    13.898    ja_OBUF[7]
    F4                   OBUF (Prop_obuf_I_O)         3.532    17.431 r  ja_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.431    ja[7]
    F4                                                                r  ja[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/id/address_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.977ns  (logic 1.698ns (14.177%)  route 10.279ns (85.823%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.566     2.502    processor/registers/proc_clk_BUFG
    SLICE_X24Y43         FDCE                                         r  processor/registers/IP_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDCE (Prop_fdce_C_Q)         0.456     2.958 r  processor/registers/IP_reg_reg[3]/Q
                         net (fo=129, routed)         4.229     7.187    processor/memory/Q[3]
    SLICE_X10Y40         MUXF8 (Prop_muxf8_S_O)       0.283     7.470 r  processor/memory/address_reg[2]_i_44/O
                         net (fo=1, routed)           1.127     8.598    processor/memory/address_reg[2]_i_44_n_0
    SLICE_X16Y40         LUT6 (Prop_lut6_I3_O)        0.319     8.917 r  processor/memory/address_reg[2]_i_21/O
                         net (fo=1, routed)           0.000     8.917    processor/memory/address_reg[2]_i_21_n_0
    SLICE_X16Y40         MUXF7 (Prop_muxf7_I1_O)      0.217     9.134 r  processor/memory/address_reg[2]_i_9/O
                         net (fo=1, routed)           1.383    10.517    processor/registers/internal_reg2_reg[1]_i_9_2
    SLICE_X24Y36         LUT6 (Prop_lut6_I5_O)        0.299    10.816 r  processor/registers/address_reg[2]_i_3/O
                         net (fo=3, routed)           2.082    12.898    processor/registers/mem_instruction[2]_0[2]
    SLICE_X22Y36         LUT3 (Prop_lut3_I2_O)        0.124    13.022 r  processor/registers/address_reg[2]_i_1/O
                         net (fo=1, routed)           1.458    14.479    processor/id/memory[23][0][6]_i_4[2]
    SLICE_X17Y36         LDCE                                         r  processor/id/address_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/id/constant_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.779ns  (logic 1.685ns (14.306%)  route 10.094ns (85.694%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.566     2.502    processor/registers/proc_clk_BUFG
    SLICE_X24Y43         FDCE                                         r  processor/registers/IP_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDCE (Prop_fdce_C_Q)         0.456     2.958 r  processor/registers/IP_reg_reg[3]/Q
                         net (fo=129, routed)         4.534     7.492    processor/memory/Q[3]
    SLICE_X11Y39         MUXF8 (Prop_muxf8_S_O)       0.273     7.765 r  processor/memory/address_reg[0]_i_45/O
                         net (fo=1, routed)           1.088     8.853    processor/memory/address_reg[0]_i_45_n_0
    SLICE_X23Y34         LUT6 (Prop_lut6_I5_O)        0.316     9.169 r  processor/memory/address_reg[0]_i_21/O
                         net (fo=1, routed)           0.000     9.169    processor/memory/address_reg[0]_i_21_n_0
    SLICE_X23Y34         MUXF7 (Prop_muxf7_I1_O)      0.217     9.386 r  processor/memory/address_reg[0]_i_9/O
                         net (fo=1, routed)           0.738    10.124    processor/registers/internal_reg2_reg[1]_i_2_2
    SLICE_X24Y29         LUT6 (Prop_lut6_I5_O)        0.299    10.423 r  processor/registers/address_reg[0]_i_3/O
                         net (fo=3, routed)           2.056    12.479    processor/registers/mem_instruction[2]_0[0]
    SLICE_X18Y37         LUT6 (Prop_lut6_I4_O)        0.124    12.603 r  processor/registers/constant_reg[0]_i_1/O
                         net (fo=1, routed)           1.678    14.281    processor/id/registers[0][2][6]_i_2_0[0]
    SLICE_X18Y38         LDCE                                         r  processor/id/constant_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/id/read1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.727ns  (logic 1.698ns (14.480%)  route 10.029ns (85.520%))
  Logic Levels:           8  (LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.516     4.473    processor/memory/Q[1]
    SLICE_X24Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.597 f  processor/memory/read1_reg[1]_i_268/O
                         net (fo=1, routed)           0.000     4.597    processor/memory/read1_reg[1]_i_268_n_0
    SLICE_X24Y48         MUXF7 (Prop_muxf7_I0_O)      0.212     4.809 f  processor/memory/read1_reg[1]_i_181/O
                         net (fo=1, routed)           0.000     4.809    processor/memory/read1_reg[1]_i_181_n_0
    SLICE_X24Y48         MUXF8 (Prop_muxf8_I1_O)      0.094     4.903 f  processor/memory/read1_reg[1]_i_81/O
                         net (fo=1, routed)           1.047     5.950    processor/memory/read1_reg[1]_i_81_n_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.316     6.266 f  processor/memory/read1_reg[1]_i_31/O
                         net (fo=1, routed)           0.628     6.893    processor/registers/cmp_flags_reg[1]_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.017 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=34, routed)          2.941     9.959    processor/registers/mem_instruction[0]_2[3]
    SLICE_X27Y34         LUT3 (Prop_lut3_I2_O)        0.124    10.083 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=4, routed)           1.779    11.862    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X27Y32         LUT6 (Prop_lut6_I2_O)        0.124    11.986 r  processor/registers/read1_reg[0]_i_2/O
                         net (fo=1, routed)           0.151    12.137    processor/registers/read1_reg[0]_i_2_n_0
    SLICE_X27Y32         LUT6 (Prop_lut6_I5_O)        0.124    12.261 r  processor/registers/read1_reg[0]_i_1/O
                         net (fo=1, routed)           1.966    14.227    processor/id/Data1_reg[2][0]_i_1[0]
    SLICE_X22Y37         LDCE                                         r  processor/id/read1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/id/alu_op_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.158ns  (logic 1.843ns (16.518%)  route 9.315ns (83.482%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 f  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 f  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 f  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 f  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 f  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          2.900    10.163    processor/registers/mem_instruction[0]_2[2]
    SLICE_X24Y39         LUT4 (Prop_lut4_I2_O)        0.154    10.317 r  processor/registers/alu_op_reg[1]_i_2/O
                         net (fo=2, routed)           1.746    12.063    processor/registers/alu_op_reg[1]_i_2_n_0
    SLICE_X24Y39         LUT3 (Prop_lut3_I2_O)        0.327    12.390 r  processor/registers/alu_op_reg[1]_i_1/O
                         net (fo=1, routed)           1.267    13.658    processor/id/memory[0][2][1]_i_6[1]
    SLICE_X33Y30         LDCE                                         r  processor/id/alu_op_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/id/constant_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.110ns  (logic 1.680ns (15.121%)  route 9.430ns (84.879%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.566     2.502    processor/registers/proc_clk_BUFG
    SLICE_X24Y43         FDCE                                         r  processor/registers/IP_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDCE (Prop_fdce_C_Q)         0.456     2.958 r  processor/registers/IP_reg_reg[3]/Q
                         net (fo=129, routed)         4.278     7.236    processor/memory/Q[3]
    SLICE_X20Y29         MUXF8 (Prop_muxf8_S_O)       0.273     7.509 r  processor/memory/address_reg[3]_i_32/O
                         net (fo=1, routed)           1.059     8.569    processor/memory/address_reg[3]_i_32_n_0
    SLICE_X26Y29         LUT6 (Prop_lut6_I3_O)        0.316     8.885 r  processor/memory/address_reg[3]_i_15/O
                         net (fo=1, routed)           0.000     8.885    processor/memory/address_reg[3]_i_15_n_0
    SLICE_X26Y29         MUXF7 (Prop_muxf7_I1_O)      0.214     9.099 r  processor/memory/address_reg[3]_i_6/O
                         net (fo=1, routed)           0.594     9.692    processor/registers/address_reg[3]_i_1_2
    SLICE_X26Y28         LUT6 (Prop_lut6_I5_O)        0.297     9.989 r  processor/registers/address_reg[3]_i_2/O
                         net (fo=3, routed)           2.187    12.176    processor/registers/mem_instruction[1]_1[3]
    SLICE_X18Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.300 r  processor/registers/constant_reg[3]_i_1/O
                         net (fo=1, routed)           1.312    13.613    processor/id/registers[0][2][6]_i_2_0[3]
    SLICE_X18Y38         LDCE                                         r  processor/id/constant_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/id/address_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.110ns  (logic 1.698ns (15.283%)  route 9.412ns (84.717%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.566     2.502    processor/registers/proc_clk_BUFG
    SLICE_X24Y43         FDCE                                         r  processor/registers/IP_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDCE (Prop_fdce_C_Q)         0.456     2.958 r  processor/registers/IP_reg_reg[3]/Q
                         net (fo=129, routed)         4.389     7.347    processor/memory/Q[3]
    SLICE_X36Y42         MUXF8 (Prop_muxf8_S_O)       0.283     7.630 r  processor/memory/address_reg[1]_i_32/O
                         net (fo=1, routed)           1.070     8.699    processor/memory/address_reg[1]_i_32_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I3_O)        0.319     9.018 r  processor/memory/address_reg[1]_i_15/O
                         net (fo=1, routed)           0.000     9.018    processor/memory/address_reg[1]_i_15_n_0
    SLICE_X31Y40         MUXF7 (Prop_muxf7_I1_O)      0.217     9.235 r  processor/memory/address_reg[1]_i_6/O
                         net (fo=1, routed)           0.440     9.675    processor/registers/address_reg[1]_i_1_2
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.299     9.974 r  processor/registers/address_reg[1]_i_2/O
                         net (fo=4, routed)           2.994    12.968    processor/registers/mem_instruction[1]_1[1]
    SLICE_X22Y38         LUT3 (Prop_lut3_I0_O)        0.124    13.092 r  processor/registers/address_reg[1]_i_1/O
                         net (fo=1, routed)           0.520    13.612    processor/id/memory[23][0][6]_i_4[1]
    SLICE_X22Y39         LDCE                                         r  processor/id/address_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/id/address_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.056ns  (logic 1.693ns (15.313%)  route 9.363ns (84.687%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.566     2.502    processor/registers/proc_clk_BUFG
    SLICE_X24Y43         FDCE                                         r  processor/registers/IP_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDCE (Prop_fdce_C_Q)         0.456     2.958 r  processor/registers/IP_reg_reg[3]/Q
                         net (fo=129, routed)         4.137     7.095    processor/memory/Q[3]
    SLICE_X10Y37         MUXF8 (Prop_muxf8_S_O)       0.283     7.378 r  processor/memory/address_reg[4]_i_44/O
                         net (fo=1, routed)           1.100     8.478    processor/memory/address_reg[4]_i_44_n_0
    SLICE_X18Y39         LUT6 (Prop_lut6_I3_O)        0.319     8.797 r  processor/memory/address_reg[4]_i_21/O
                         net (fo=1, routed)           0.000     8.797    processor/memory/address_reg[4]_i_21_n_0
    SLICE_X18Y39         MUXF7 (Prop_muxf7_I1_O)      0.214     9.011 r  processor/memory/address_reg[4]_i_9/O
                         net (fo=1, routed)           1.087    10.098    processor/registers/internal_reg2_reg[1]_i_9_8
    SLICE_X24Y35         LUT6 (Prop_lut6_I5_O)        0.297    10.395 r  processor/registers/address_reg[4]_i_3/O
                         net (fo=3, routed)           2.567    12.962    processor/registers/mem_instruction[2]_0[4]
    SLICE_X23Y37         LUT3 (Prop_lut3_I2_O)        0.124    13.086 r  processor/registers/address_reg[4]_i_1/O
                         net (fo=1, routed)           0.472    13.558    processor/id/memory[23][0][6]_i_4[4]
    SLICE_X22Y39         LDCE                                         r  processor/id/address_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/id/address_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.996ns  (logic 1.957ns (17.797%)  route 9.039ns (82.203%))
  Logic Levels:           6  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.566     2.502    processor/registers/proc_clk_BUFG
    SLICE_X24Y43         FDCE                                         r  processor/registers/IP_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDCE (Prop_fdce_C_Q)         0.419     2.921 r  processor/registers/IP_reg_reg[2]/Q
                         net (fo=90, routed)          3.367     6.288    processor/memory/Q[2]
    SLICE_X12Y31         MUXF7 (Prop_muxf7_S_O)       0.486     6.774 r  processor/memory/address_reg[0]_i_48/O
                         net (fo=1, routed)           0.000     6.774    processor/memory/address_reg[0]_i_48_n_0
    SLICE_X12Y31         MUXF8 (Prop_muxf8_I0_O)      0.098     6.872 r  processor/memory/address_reg[0]_i_31/O
                         net (fo=1, routed)           1.542     8.414    processor/memory/address_reg[0]_i_31_n_0
    SLICE_X26Y32         LUT6 (Prop_lut6_I1_O)        0.319     8.733 r  processor/memory/address_reg[0]_i_15/O
                         net (fo=1, routed)           0.000     8.733    processor/memory/address_reg[0]_i_15_n_0
    SLICE_X26Y32         MUXF7 (Prop_muxf7_I1_O)      0.214     8.947 r  processor/memory/address_reg[0]_i_6/O
                         net (fo=1, routed)           0.469     9.416    processor/registers/address_reg[0]_i_1_2
    SLICE_X26Y32         LUT6 (Prop_lut6_I5_O)        0.297     9.713 r  processor/registers/address_reg[0]_i_2/O
                         net (fo=3, routed)           2.878    12.591    processor/registers/mem_instruction[1]_1[0]
    SLICE_X18Y36         LUT3 (Prop_lut3_I0_O)        0.124    12.715 r  processor/registers/address_reg[0]_i_1/O
                         net (fo=1, routed)           0.783    13.498    processor/id/memory[23][0][6]_i_4[0]
    SLICE_X17Y36         LDCE                                         r  processor/id/address_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            processor/id/address_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.893ns  (logic 1.680ns (15.423%)  route 9.213ns (84.577%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.566     2.502    processor/registers/proc_clk_BUFG
    SLICE_X24Y43         FDCE                                         r  processor/registers/IP_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDCE (Prop_fdce_C_Q)         0.456     2.958 r  processor/registers/IP_reg_reg[3]/Q
                         net (fo=129, routed)         3.034     5.992    processor/memory/Q[3]
    SLICE_X15Y47         MUXF8 (Prop_muxf8_S_O)       0.273     6.265 r  processor/memory/internal_reg1_reg[1]_i_21/O
                         net (fo=1, routed)           1.157     7.422    processor/memory/internal_reg1_reg[1]_i_21_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I0_O)        0.316     7.738 r  processor/memory/internal_reg1_reg[1]_i_12/O
                         net (fo=1, routed)           0.000     7.738    processor/memory/internal_reg1_reg[1]_i_12_n_0
    SLICE_X18Y48         MUXF7 (Prop_muxf7_I1_O)      0.214     7.952 r  processor/memory/internal_reg1_reg[1]_i_5/O
                         net (fo=1, routed)           2.235    10.186    processor/registers/internal_reg1_reg[1]_2
    SLICE_X30Y41         LUT6 (Prop_lut6_I5_O)        0.297    10.483 r  processor/registers/internal_reg1_reg[1]_i_1/O
                         net (fo=5, routed)           1.324    11.807    processor/registers/IP_reg_reg[2]_rep__0_2[0]
    SLICE_X20Y38         LUT3 (Prop_lut3_I0_O)        0.124    11.931 r  processor/registers/address_reg[6]_i_1/O
                         net (fo=1, routed)           1.463    13.395    processor/id/memory[23][0][6]_i_4[6]
    SLICE_X17Y36         LDCE                                         r  processor/id/address_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pl/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            proc_override_mem_address_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.979ns  (logic 0.467ns (47.700%)  route 0.512ns (52.300%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.512    -1.321    pl/CLK
    SLICE_X38Y37         FDRE                                         r  pl/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.367    -0.954 r  pl/address_reg[2]/Q
                         net (fo=6, routed)           0.512    -0.442    syscall_handler/proc_override_mem_address_reg[6][2]
    SLICE_X36Y37         LUT3 (Prop_lut3_I2_O)        0.100    -0.342 r  syscall_handler/proc_override_mem_address_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.342    syscall_handler_n_41
    SLICE_X36Y37         LDCE                                         r  proc_override_mem_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            proc_override_mem_write_data_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.989ns  (logic 0.514ns (51.956%)  route 0.475ns (48.044%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.509    -1.324    pl/CLK
    SLICE_X40Y33         FDRE                                         r  pl/write_data_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.418    -0.906 r  pl/write_data_reg[0][4]/Q
                         net (fo=1, routed)           0.475    -0.431    syscall_handler/proc_override_mem_write_data_reg[0][6][4]
    SLICE_X38Y36         LUT3 (Prop_lut3_I2_O)        0.096    -0.335 r  syscall_handler/proc_override_mem_write_data_reg[0][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    syscall_handler_n_53
    SLICE_X38Y36         LDCE                                         r  proc_override_mem_write_data_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/tx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_output_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.107ns  (logic 0.627ns (56.644%)  route 0.480ns (43.356%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.439    -1.394    pl/CLK
    SLICE_X32Y31         FDRE                                         r  pl/tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.385    -1.009 r  pl/tx_data_reg[6]/Q
                         net (fo=1, routed)           0.201    -0.809    io_cont/tx_data_reg[7]_1[6]
    SLICE_X32Y31         LUT5 (Prop_lut5_I4_O)        0.242    -0.567 r  io_cont/uart_output_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.279    -0.287    io_cont_n_50
    SLICE_X32Y33         LDCE                                         r  uart_output_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            proc_override_mem_write_data_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.105ns  (logic 0.467ns (42.276%)  route 0.638ns (57.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.510    -1.323    pl/CLK
    SLICE_X38Y34         FDRE                                         r  pl/write_data_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.367    -0.956 r  pl/write_data_reg[1][2]/Q
                         net (fo=1, routed)           0.219    -0.737    syscall_handler/proc_override_mem_write_data_reg[1][6][2]
    SLICE_X39Y34         LUT3 (Prop_lut3_I2_O)        0.100    -0.637 r  syscall_handler/proc_override_mem_write_data_reg[1][2]_i_1/O
                         net (fo=1, routed)           0.419    -0.219    syscall_handler_n_62
    SLICE_X37Y36         LDCE                                         r  proc_override_mem_write_data_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_handler/tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_output_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.276ns  (logic 0.518ns (40.608%)  route 0.758ns (59.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.441    -1.392    ex_handler/CLK
    SLICE_X32Y32         FDRE                                         r  ex_handler/tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.418    -0.974 r  ex_handler/tx_data_reg[1]/Q
                         net (fo=1, routed)           0.423    -0.551    io_cont/tx_data_reg[7][1]
    SLICE_X32Y32         LUT5 (Prop_lut5_I0_O)        0.100    -0.451 r  io_cont/uart_output_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.334    -0.117    io_cont_n_55
    SLICE_X33Y32         LDCE                                         r  uart_output_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_handler/tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_output_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.285ns  (logic 0.623ns (48.497%)  route 0.662ns (51.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.441    -1.392    ex_handler/CLK
    SLICE_X32Y32         FDRE                                         r  ex_handler/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.385    -1.007 r  ex_handler/tx_data_reg[2]/Q
                         net (fo=2, routed)           0.386    -0.622    io_cont/tx_data_reg[7][2]
    SLICE_X32Y32         LUT5 (Prop_lut5_I0_O)        0.238    -0.384 r  io_cont/uart_output_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.276    -0.108    io_cont_n_54
    SLICE_X32Y33         LDCE                                         r  uart_output_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            proc_override_mem_write_data_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.256ns  (logic 0.490ns (39.013%)  route 0.766ns (60.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.510    -1.323    pl/CLK
    SLICE_X38Y34         FDRE                                         r  pl/write_data_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.367    -0.956 r  pl/write_data_reg[0][6]/Q
                         net (fo=1, routed)           0.483    -0.474    syscall_handler/proc_override_mem_write_data_reg[0][6][6]
    SLICE_X38Y36         LUT3 (Prop_lut3_I2_O)        0.123    -0.351 r  syscall_handler/proc_override_mem_write_data_reg[0][6]_i_1/O
                         net (fo=1, routed)           0.283    -0.067    syscall_handler_n_51
    SLICE_X38Y36         LDCE                                         r  proc_override_mem_write_data_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            proc_override_mem_write_data_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.262ns  (logic 0.518ns (41.059%)  route 0.744ns (58.941%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.510    -1.323    pl/CLK
    SLICE_X40Y34         FDRE                                         r  pl/write_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.418    -0.905 r  pl/write_data_reg[0][1]/Q
                         net (fo=1, routed)           0.744    -0.162    syscall_handler/proc_override_mem_write_data_reg[0][6][1]
    SLICE_X39Y36         LUT3 (Prop_lut3_I2_O)        0.100    -0.062 r  syscall_handler/proc_override_mem_write_data_reg[0][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.062    syscall_handler_n_56
    SLICE_X39Y36         LDCE                                         r  proc_override_mem_write_data_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/temp_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            proc_override_mem_write_data_reg[2][2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.267ns  (logic 0.464ns (36.636%)  route 0.803ns (63.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.511    -1.322    syscall_handler/clk_50Mhz
    SLICE_X39Y35         FDRE                                         r  syscall_handler/temp_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.367    -0.955 r  syscall_handler/temp_reg[2][2]/Q
                         net (fo=3, routed)           0.513    -0.442    syscall_handler/Q[2]
    SLICE_X39Y35         LUT3 (Prop_lut3_I0_O)        0.097    -0.345 r  syscall_handler/proc_override_mem_write_data_reg[2][2]_i_1/O
                         net (fo=1, routed)           0.290    -0.056    syscall_handler_n_69
    SLICE_X38Y33         LDCE                                         r  proc_override_mem_write_data_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/tx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_output_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.368ns  (logic 0.518ns (37.879%)  route 0.850ns (62.121%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.444    -1.389    syscall_handler/clk_50Mhz
    SLICE_X32Y36         FDRE                                         r  syscall_handler/tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.418    -0.971 r  syscall_handler/tx_data_reg[0]/Q
                         net (fo=1, routed)           0.374    -0.597    io_cont/tx_data_reg[7]_0[0]
    SLICE_X32Y33         LUT5 (Prop_lut5_I2_O)        0.100    -0.497 r  io_cont/uart_output_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.475    -0.022    io_cont_n_56
    SLICE_X32Y33         LDCE                                         r  uart_output_data_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50Mhz_clk_wiz_0_1
  To Clock:  

Max Delay           120 Endpoints
Min Delay           120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            ja[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.928ns  (logic 4.825ns (32.323%)  route 10.103ns (67.677%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.566     2.502    processor/registers/proc_clk_BUFG
    SLICE_X24Y43         FDCE                                         r  processor/registers/IP_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDCE (Prop_fdce_C_Q)         0.456     2.958 r  processor/registers/IP_reg_reg[3]/Q
                         net (fo=129, routed)         4.566     7.524    processor/memory/Q[3]
    SLICE_X33Y34         MUXF8 (Prop_muxf8_S_O)       0.273     7.797 r  processor/memory/read1_reg[1]_i_20/O
                         net (fo=1, routed)           1.004     8.801    processor/registers/write_reg_reg[1]_i_2_3
    SLICE_X30Y34         LUT6 (Prop_lut6_I1_O)        0.316     9.117 r  processor/registers/read1_reg[1]_i_8/O
                         net (fo=14, routed)          1.000    10.117    processor/registers/mem_instruction[0]_2[0]
    SLICE_X27Y34         LUT3 (Prop_lut3_I0_O)        0.124    10.241 f  processor/registers/alu_A_reg[1]_i_4/O
                         net (fo=3, routed)           1.090    11.331    processor/registers/alu_A_reg[1]_i_4_n_0
    SLICE_X28Y32         LUT4 (Prop_lut4_I1_O)        0.124    11.455 r  processor/registers/ja_OBUF[7]_inst_i_2/O
                         net (fo=5, routed)           2.444    13.898    ja_OBUF[7]
    F4                   OBUF (Prop_obuf_I_O)         3.532    17.431 r  ja_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.431    ja[7]
    F4                                                                r  ja[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/id/address_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.977ns  (logic 1.698ns (14.177%)  route 10.279ns (85.823%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.566     2.502    processor/registers/proc_clk_BUFG
    SLICE_X24Y43         FDCE                                         r  processor/registers/IP_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDCE (Prop_fdce_C_Q)         0.456     2.958 r  processor/registers/IP_reg_reg[3]/Q
                         net (fo=129, routed)         4.229     7.187    processor/memory/Q[3]
    SLICE_X10Y40         MUXF8 (Prop_muxf8_S_O)       0.283     7.470 r  processor/memory/address_reg[2]_i_44/O
                         net (fo=1, routed)           1.127     8.598    processor/memory/address_reg[2]_i_44_n_0
    SLICE_X16Y40         LUT6 (Prop_lut6_I3_O)        0.319     8.917 r  processor/memory/address_reg[2]_i_21/O
                         net (fo=1, routed)           0.000     8.917    processor/memory/address_reg[2]_i_21_n_0
    SLICE_X16Y40         MUXF7 (Prop_muxf7_I1_O)      0.217     9.134 r  processor/memory/address_reg[2]_i_9/O
                         net (fo=1, routed)           1.383    10.517    processor/registers/internal_reg2_reg[1]_i_9_2
    SLICE_X24Y36         LUT6 (Prop_lut6_I5_O)        0.299    10.816 r  processor/registers/address_reg[2]_i_3/O
                         net (fo=3, routed)           2.082    12.898    processor/registers/mem_instruction[2]_0[2]
    SLICE_X22Y36         LUT3 (Prop_lut3_I2_O)        0.124    13.022 r  processor/registers/address_reg[2]_i_1/O
                         net (fo=1, routed)           1.458    14.479    processor/id/memory[23][0][6]_i_4[2]
    SLICE_X17Y36         LDCE                                         r  processor/id/address_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/id/constant_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.779ns  (logic 1.685ns (14.306%)  route 10.094ns (85.694%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.566     2.502    processor/registers/proc_clk_BUFG
    SLICE_X24Y43         FDCE                                         r  processor/registers/IP_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDCE (Prop_fdce_C_Q)         0.456     2.958 r  processor/registers/IP_reg_reg[3]/Q
                         net (fo=129, routed)         4.534     7.492    processor/memory/Q[3]
    SLICE_X11Y39         MUXF8 (Prop_muxf8_S_O)       0.273     7.765 r  processor/memory/address_reg[0]_i_45/O
                         net (fo=1, routed)           1.088     8.853    processor/memory/address_reg[0]_i_45_n_0
    SLICE_X23Y34         LUT6 (Prop_lut6_I5_O)        0.316     9.169 r  processor/memory/address_reg[0]_i_21/O
                         net (fo=1, routed)           0.000     9.169    processor/memory/address_reg[0]_i_21_n_0
    SLICE_X23Y34         MUXF7 (Prop_muxf7_I1_O)      0.217     9.386 r  processor/memory/address_reg[0]_i_9/O
                         net (fo=1, routed)           0.738    10.124    processor/registers/internal_reg2_reg[1]_i_2_2
    SLICE_X24Y29         LUT6 (Prop_lut6_I5_O)        0.299    10.423 r  processor/registers/address_reg[0]_i_3/O
                         net (fo=3, routed)           2.056    12.479    processor/registers/mem_instruction[2]_0[0]
    SLICE_X18Y37         LUT6 (Prop_lut6_I4_O)        0.124    12.603 r  processor/registers/constant_reg[0]_i_1/O
                         net (fo=1, routed)           1.678    14.281    processor/id/registers[0][2][6]_i_2_0[0]
    SLICE_X18Y38         LDCE                                         r  processor/id/constant_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/id/read1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.727ns  (logic 1.698ns (14.480%)  route 10.029ns (85.520%))
  Logic Levels:           8  (LUT3=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.516     4.473    processor/memory/Q[1]
    SLICE_X24Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.597 f  processor/memory/read1_reg[1]_i_268/O
                         net (fo=1, routed)           0.000     4.597    processor/memory/read1_reg[1]_i_268_n_0
    SLICE_X24Y48         MUXF7 (Prop_muxf7_I0_O)      0.212     4.809 f  processor/memory/read1_reg[1]_i_181/O
                         net (fo=1, routed)           0.000     4.809    processor/memory/read1_reg[1]_i_181_n_0
    SLICE_X24Y48         MUXF8 (Prop_muxf8_I1_O)      0.094     4.903 f  processor/memory/read1_reg[1]_i_81/O
                         net (fo=1, routed)           1.047     5.950    processor/memory/read1_reg[1]_i_81_n_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I5_O)        0.316     6.266 f  processor/memory/read1_reg[1]_i_31/O
                         net (fo=1, routed)           0.628     6.893    processor/registers/cmp_flags_reg[1]_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.017 f  processor/registers/read1_reg[1]_i_11/O
                         net (fo=34, routed)          2.941     9.959    processor/registers/mem_instruction[0]_2[3]
    SLICE_X27Y34         LUT3 (Prop_lut3_I2_O)        0.124    10.083 r  processor/registers/alu_B_reg[1]_i_3/O
                         net (fo=4, routed)           1.779    11.862    processor/registers/alu_B_reg[1]_i_3_n_0
    SLICE_X27Y32         LUT6 (Prop_lut6_I2_O)        0.124    11.986 r  processor/registers/read1_reg[0]_i_2/O
                         net (fo=1, routed)           0.151    12.137    processor/registers/read1_reg[0]_i_2_n_0
    SLICE_X27Y32         LUT6 (Prop_lut6_I5_O)        0.124    12.261 r  processor/registers/read1_reg[0]_i_1/O
                         net (fo=1, routed)           1.966    14.227    processor/id/Data1_reg[2][0]_i_1[0]
    SLICE_X22Y37         LDCE                                         r  processor/id/read1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/id/alu_op_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.158ns  (logic 1.843ns (16.518%)  route 9.315ns (83.482%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.564     2.500    processor/registers/proc_clk_BUFG
    SLICE_X21Y45         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDCE (Prop_fdce_C_Q)         0.456     2.956 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=531, routed)         1.414     4.370    processor/memory/Q[1]
    SLICE_X25Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.494 f  processor/memory/read1_reg[1]_i_238/O
                         net (fo=1, routed)           0.000     4.494    processor/memory/read1_reg[1]_i_238_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     4.732 f  processor/memory/read1_reg[1]_i_158/O
                         net (fo=1, routed)           0.000     4.732    processor/memory/read1_reg[1]_i_158_n_0
    SLICE_X25Y46         MUXF8 (Prop_muxf8_I0_O)      0.104     4.836 f  processor/memory/read1_reg[1]_i_70/O
                         net (fo=1, routed)           1.097     5.933    processor/memory/read1_reg[1]_i_70_n_0
    SLICE_X24Y45         LUT6 (Prop_lut6_I0_O)        0.316     6.249 f  processor/memory/read1_reg[1]_i_28/O
                         net (fo=1, routed)           0.890     7.139    processor/registers/address_reg[0]_i_1_5
    SLICE_X23Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.263 f  processor/registers/read1_reg[1]_i_10/O
                         net (fo=32, routed)          2.900    10.163    processor/registers/mem_instruction[0]_2[2]
    SLICE_X24Y39         LUT4 (Prop_lut4_I2_O)        0.154    10.317 r  processor/registers/alu_op_reg[1]_i_2/O
                         net (fo=2, routed)           1.746    12.063    processor/registers/alu_op_reg[1]_i_2_n_0
    SLICE_X24Y39         LUT3 (Prop_lut3_I2_O)        0.327    12.390 r  processor/registers/alu_op_reg[1]_i_1/O
                         net (fo=1, routed)           1.267    13.658    processor/id/memory[0][2][1]_i_6[1]
    SLICE_X33Y30         LDCE                                         r  processor/id/alu_op_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/id/constant_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.110ns  (logic 1.680ns (15.121%)  route 9.430ns (84.879%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.566     2.502    processor/registers/proc_clk_BUFG
    SLICE_X24Y43         FDCE                                         r  processor/registers/IP_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDCE (Prop_fdce_C_Q)         0.456     2.958 r  processor/registers/IP_reg_reg[3]/Q
                         net (fo=129, routed)         4.278     7.236    processor/memory/Q[3]
    SLICE_X20Y29         MUXF8 (Prop_muxf8_S_O)       0.273     7.509 r  processor/memory/address_reg[3]_i_32/O
                         net (fo=1, routed)           1.059     8.569    processor/memory/address_reg[3]_i_32_n_0
    SLICE_X26Y29         LUT6 (Prop_lut6_I3_O)        0.316     8.885 r  processor/memory/address_reg[3]_i_15/O
                         net (fo=1, routed)           0.000     8.885    processor/memory/address_reg[3]_i_15_n_0
    SLICE_X26Y29         MUXF7 (Prop_muxf7_I1_O)      0.214     9.099 r  processor/memory/address_reg[3]_i_6/O
                         net (fo=1, routed)           0.594     9.692    processor/registers/address_reg[3]_i_1_2
    SLICE_X26Y28         LUT6 (Prop_lut6_I5_O)        0.297     9.989 r  processor/registers/address_reg[3]_i_2/O
                         net (fo=3, routed)           2.187    12.176    processor/registers/mem_instruction[1]_1[3]
    SLICE_X18Y37         LUT6 (Prop_lut6_I5_O)        0.124    12.300 r  processor/registers/constant_reg[3]_i_1/O
                         net (fo=1, routed)           1.312    13.613    processor/id/registers[0][2][6]_i_2_0[3]
    SLICE_X18Y38         LDCE                                         r  processor/id/constant_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/id/address_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.110ns  (logic 1.698ns (15.283%)  route 9.412ns (84.717%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.566     2.502    processor/registers/proc_clk_BUFG
    SLICE_X24Y43         FDCE                                         r  processor/registers/IP_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDCE (Prop_fdce_C_Q)         0.456     2.958 r  processor/registers/IP_reg_reg[3]/Q
                         net (fo=129, routed)         4.389     7.347    processor/memory/Q[3]
    SLICE_X36Y42         MUXF8 (Prop_muxf8_S_O)       0.283     7.630 r  processor/memory/address_reg[1]_i_32/O
                         net (fo=1, routed)           1.070     8.699    processor/memory/address_reg[1]_i_32_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I3_O)        0.319     9.018 r  processor/memory/address_reg[1]_i_15/O
                         net (fo=1, routed)           0.000     9.018    processor/memory/address_reg[1]_i_15_n_0
    SLICE_X31Y40         MUXF7 (Prop_muxf7_I1_O)      0.217     9.235 r  processor/memory/address_reg[1]_i_6/O
                         net (fo=1, routed)           0.440     9.675    processor/registers/address_reg[1]_i_1_2
    SLICE_X30Y40         LUT6 (Prop_lut6_I5_O)        0.299     9.974 r  processor/registers/address_reg[1]_i_2/O
                         net (fo=4, routed)           2.994    12.968    processor/registers/mem_instruction[1]_1[1]
    SLICE_X22Y38         LUT3 (Prop_lut3_I0_O)        0.124    13.092 r  processor/registers/address_reg[1]_i_1/O
                         net (fo=1, routed)           0.520    13.612    processor/id/memory[23][0][6]_i_4[1]
    SLICE_X22Y39         LDCE                                         r  processor/id/address_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/id/address_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.056ns  (logic 1.693ns (15.313%)  route 9.363ns (84.687%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.566     2.502    processor/registers/proc_clk_BUFG
    SLICE_X24Y43         FDCE                                         r  processor/registers/IP_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDCE (Prop_fdce_C_Q)         0.456     2.958 r  processor/registers/IP_reg_reg[3]/Q
                         net (fo=129, routed)         4.137     7.095    processor/memory/Q[3]
    SLICE_X10Y37         MUXF8 (Prop_muxf8_S_O)       0.283     7.378 r  processor/memory/address_reg[4]_i_44/O
                         net (fo=1, routed)           1.100     8.478    processor/memory/address_reg[4]_i_44_n_0
    SLICE_X18Y39         LUT6 (Prop_lut6_I3_O)        0.319     8.797 r  processor/memory/address_reg[4]_i_21/O
                         net (fo=1, routed)           0.000     8.797    processor/memory/address_reg[4]_i_21_n_0
    SLICE_X18Y39         MUXF7 (Prop_muxf7_I1_O)      0.214     9.011 r  processor/memory/address_reg[4]_i_9/O
                         net (fo=1, routed)           1.087    10.098    processor/registers/internal_reg2_reg[1]_i_9_8
    SLICE_X24Y35         LUT6 (Prop_lut6_I5_O)        0.297    10.395 r  processor/registers/address_reg[4]_i_3/O
                         net (fo=3, routed)           2.567    12.962    processor/registers/mem_instruction[2]_0[4]
    SLICE_X23Y37         LUT3 (Prop_lut3_I2_O)        0.124    13.086 r  processor/registers/address_reg[4]_i_1/O
                         net (fo=1, routed)           0.472    13.558    processor/id/memory[23][0][6]_i_4[4]
    SLICE_X22Y39         LDCE                                         r  processor/id/address_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/id/address_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.996ns  (logic 1.957ns (17.797%)  route 9.039ns (82.203%))
  Logic Levels:           6  (LUT3=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.566     2.502    processor/registers/proc_clk_BUFG
    SLICE_X24Y43         FDCE                                         r  processor/registers/IP_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDCE (Prop_fdce_C_Q)         0.419     2.921 r  processor/registers/IP_reg_reg[2]/Q
                         net (fo=90, routed)          3.367     6.288    processor/memory/Q[2]
    SLICE_X12Y31         MUXF7 (Prop_muxf7_S_O)       0.486     6.774 r  processor/memory/address_reg[0]_i_48/O
                         net (fo=1, routed)           0.000     6.774    processor/memory/address_reg[0]_i_48_n_0
    SLICE_X12Y31         MUXF8 (Prop_muxf8_I0_O)      0.098     6.872 r  processor/memory/address_reg[0]_i_31/O
                         net (fo=1, routed)           1.542     8.414    processor/memory/address_reg[0]_i_31_n_0
    SLICE_X26Y32         LUT6 (Prop_lut6_I1_O)        0.319     8.733 r  processor/memory/address_reg[0]_i_15/O
                         net (fo=1, routed)           0.000     8.733    processor/memory/address_reg[0]_i_15_n_0
    SLICE_X26Y32         MUXF7 (Prop_muxf7_I1_O)      0.214     8.947 r  processor/memory/address_reg[0]_i_6/O
                         net (fo=1, routed)           0.469     9.416    processor/registers/address_reg[0]_i_1_2
    SLICE_X26Y32         LUT6 (Prop_lut6_I5_O)        0.297     9.713 r  processor/registers/address_reg[0]_i_2/O
                         net (fo=3, routed)           2.878    12.591    processor/registers/mem_instruction[1]_1[0]
    SLICE_X18Y36         LUT3 (Prop_lut3_I0_O)        0.124    12.715 r  processor/registers/address_reg[0]_i_1/O
                         net (fo=1, routed)           0.783    13.498    processor/id/memory[23][0][6]_i_4[0]
    SLICE_X17Y36         LDCE                                         r  processor/id/address_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            processor/id/address_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.893ns  (logic 1.680ns (15.423%)  route 9.213ns (84.577%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        2.223    -0.118    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.124     0.006 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.834     0.840    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.936 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.566     2.502    processor/registers/proc_clk_BUFG
    SLICE_X24Y43         FDCE                                         r  processor/registers/IP_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDCE (Prop_fdce_C_Q)         0.456     2.958 r  processor/registers/IP_reg_reg[3]/Q
                         net (fo=129, routed)         3.034     5.992    processor/memory/Q[3]
    SLICE_X15Y47         MUXF8 (Prop_muxf8_S_O)       0.273     6.265 r  processor/memory/internal_reg1_reg[1]_i_21/O
                         net (fo=1, routed)           1.157     7.422    processor/memory/internal_reg1_reg[1]_i_21_n_0
    SLICE_X18Y48         LUT6 (Prop_lut6_I0_O)        0.316     7.738 r  processor/memory/internal_reg1_reg[1]_i_12/O
                         net (fo=1, routed)           0.000     7.738    processor/memory/internal_reg1_reg[1]_i_12_n_0
    SLICE_X18Y48         MUXF7 (Prop_muxf7_I1_O)      0.214     7.952 r  processor/memory/internal_reg1_reg[1]_i_5/O
                         net (fo=1, routed)           2.235    10.186    processor/registers/internal_reg1_reg[1]_2
    SLICE_X30Y41         LUT6 (Prop_lut6_I5_O)        0.297    10.483 r  processor/registers/internal_reg1_reg[1]_i_1/O
                         net (fo=5, routed)           1.324    11.807    processor/registers/IP_reg_reg[2]_rep__0_2[0]
    SLICE_X20Y38         LUT3 (Prop_lut3_I0_O)        0.124    11.931 r  processor/registers/address_reg[6]_i_1/O
                         net (fo=1, routed)           1.463    13.395    processor/id/memory[23][0][6]_i_4[6]
    SLICE_X17Y36         LDCE                                         r  processor/id/address_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pl/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            proc_override_mem_address_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.979ns  (logic 0.467ns (47.700%)  route 0.512ns (52.300%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.512    -1.321    pl/CLK
    SLICE_X38Y37         FDRE                                         r  pl/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDRE (Prop_fdre_C_Q)         0.367    -0.954 r  pl/address_reg[2]/Q
                         net (fo=6, routed)           0.512    -0.442    syscall_handler/proc_override_mem_address_reg[6][2]
    SLICE_X36Y37         LUT3 (Prop_lut3_I2_O)        0.100    -0.342 r  syscall_handler/proc_override_mem_address_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.342    syscall_handler_n_41
    SLICE_X36Y37         LDCE                                         r  proc_override_mem_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            proc_override_mem_write_data_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.989ns  (logic 0.514ns (51.956%)  route 0.475ns (48.044%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.509    -1.324    pl/CLK
    SLICE_X40Y33         FDRE                                         r  pl/write_data_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.418    -0.906 r  pl/write_data_reg[0][4]/Q
                         net (fo=1, routed)           0.475    -0.431    syscall_handler/proc_override_mem_write_data_reg[0][6][4]
    SLICE_X38Y36         LUT3 (Prop_lut3_I2_O)        0.096    -0.335 r  syscall_handler/proc_override_mem_write_data_reg[0][4]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    syscall_handler_n_53
    SLICE_X38Y36         LDCE                                         r  proc_override_mem_write_data_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/tx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            uart_output_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.107ns  (logic 0.627ns (56.644%)  route 0.480ns (43.356%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.439    -1.394    pl/CLK
    SLICE_X32Y31         FDRE                                         r  pl/tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.385    -1.009 r  pl/tx_data_reg[6]/Q
                         net (fo=1, routed)           0.201    -0.809    io_cont/tx_data_reg[7]_1[6]
    SLICE_X32Y31         LUT5 (Prop_lut5_I4_O)        0.242    -0.567 r  io_cont/uart_output_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.279    -0.287    io_cont_n_50
    SLICE_X32Y33         LDCE                                         r  uart_output_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            proc_override_mem_write_data_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.105ns  (logic 0.467ns (42.276%)  route 0.638ns (57.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.510    -1.323    pl/CLK
    SLICE_X38Y34         FDRE                                         r  pl/write_data_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.367    -0.956 r  pl/write_data_reg[1][2]/Q
                         net (fo=1, routed)           0.219    -0.737    syscall_handler/proc_override_mem_write_data_reg[1][6][2]
    SLICE_X39Y34         LUT3 (Prop_lut3_I2_O)        0.100    -0.637 r  syscall_handler/proc_override_mem_write_data_reg[1][2]_i_1/O
                         net (fo=1, routed)           0.419    -0.219    syscall_handler_n_62
    SLICE_X37Y36         LDCE                                         r  proc_override_mem_write_data_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_handler/tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            uart_output_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.276ns  (logic 0.518ns (40.608%)  route 0.758ns (59.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.441    -1.392    ex_handler/CLK
    SLICE_X32Y32         FDRE                                         r  ex_handler/tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.418    -0.974 r  ex_handler/tx_data_reg[1]/Q
                         net (fo=1, routed)           0.423    -0.551    io_cont/tx_data_reg[7][1]
    SLICE_X32Y32         LUT5 (Prop_lut5_I0_O)        0.100    -0.451 r  io_cont/uart_output_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.334    -0.117    io_cont_n_55
    SLICE_X33Y32         LDCE                                         r  uart_output_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ex_handler/tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            uart_output_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.285ns  (logic 0.623ns (48.497%)  route 0.662ns (51.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.441    -1.392    ex_handler/CLK
    SLICE_X32Y32         FDRE                                         r  ex_handler/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.385    -1.007 r  ex_handler/tx_data_reg[2]/Q
                         net (fo=2, routed)           0.386    -0.622    io_cont/tx_data_reg[7][2]
    SLICE_X32Y32         LUT5 (Prop_lut5_I0_O)        0.238    -0.384 r  io_cont/uart_output_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.276    -0.108    io_cont_n_54
    SLICE_X32Y33         LDCE                                         r  uart_output_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            proc_override_mem_write_data_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.256ns  (logic 0.490ns (39.013%)  route 0.766ns (60.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.510    -1.323    pl/CLK
    SLICE_X38Y34         FDRE                                         r  pl/write_data_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y34         FDRE (Prop_fdre_C_Q)         0.367    -0.956 r  pl/write_data_reg[0][6]/Q
                         net (fo=1, routed)           0.483    -0.474    syscall_handler/proc_override_mem_write_data_reg[0][6][6]
    SLICE_X38Y36         LUT3 (Prop_lut3_I2_O)        0.123    -0.351 r  syscall_handler/proc_override_mem_write_data_reg[0][6]_i_1/O
                         net (fo=1, routed)           0.283    -0.067    syscall_handler_n_51
    SLICE_X38Y36         LDCE                                         r  proc_override_mem_write_data_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            proc_override_mem_write_data_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.262ns  (logic 0.518ns (41.059%)  route 0.744ns (58.941%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.510    -1.323    pl/CLK
    SLICE_X40Y34         FDRE                                         r  pl/write_data_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.418    -0.905 r  pl/write_data_reg[0][1]/Q
                         net (fo=1, routed)           0.744    -0.162    syscall_handler/proc_override_mem_write_data_reg[0][6][1]
    SLICE_X39Y36         LUT3 (Prop_lut3_I2_O)        0.100    -0.062 r  syscall_handler/proc_override_mem_write_data_reg[0][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.062    syscall_handler_n_56
    SLICE_X39Y36         LDCE                                         r  proc_override_mem_write_data_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/temp_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            proc_override_mem_write_data_reg[2][2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.267ns  (logic 0.464ns (36.636%)  route 0.803ns (63.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.511    -1.322    syscall_handler/clk_50Mhz
    SLICE_X39Y35         FDRE                                         r  syscall_handler/temp_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.367    -0.955 r  syscall_handler/temp_reg[2][2]/Q
                         net (fo=3, routed)           0.513    -0.442    syscall_handler/Q[2]
    SLICE_X39Y35         LUT3 (Prop_lut3_I0_O)        0.097    -0.345 r  syscall_handler/proc_override_mem_write_data_reg[2][2]_i_1/O
                         net (fo=1, routed)           0.290    -0.056    syscall_handler_n_69
    SLICE_X38Y33         LDCE                                         r  proc_override_mem_write_data_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 syscall_handler/tx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Destination:            uart_output_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.368ns  (logic 0.518ns (37.879%)  route 0.850ns (62.121%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.444    -1.389    syscall_handler/clk_50Mhz
    SLICE_X32Y36         FDRE                                         r  syscall_handler/tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.418    -0.971 r  syscall_handler/tx_data_reg[0]/Q
                         net (fo=1, routed)           0.374    -0.597    io_cont/tx_data_reg[7]_0[0]
    SLICE_X32Y33         LUT5 (Prop_lut5_I2_O)        0.100    -0.497 r  io_cont/uart_output_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.475    -0.022    io_cont_n_56
    SLICE_X32Y33         LDCE                                         r  uart_output_data_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    M9                                                0.000    41.667 f  clk_in (IN)
                         net (fo=0)                   0.000    41.667    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.132 f  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.365    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.796    37.569 f  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.660    39.229    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    39.325 f  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    40.893    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.915%)  route 3.030ns (97.085%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.449    -1.384    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     41.665    41.665 f  
    M9                                                0.000    41.665 f  clk_in (IN)
                         net (fo=0)                   0.000    41.665    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.130 f  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.363    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.796    37.567 f  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.660    39.228    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    39.324 f  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    40.891    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            instance_name/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.915%)  route 3.030ns (97.085%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.449    -1.384    instance_name/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  instance_name/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_50Mhz_clk_wiz_0

Max Delay          4391 Endpoints
Min Delay          4391 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][4]/G
                            (positive level-sensitive latch)
  Destination:            processor/cmp_flags_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.464ns  (logic 4.694ns (19.188%)  route 19.770ns (80.812%))
  Logic Levels:           22  (CARRY4=5 LDCE=1 LUT2=2 LUT3=1 LUT4=4 LUT5=3 LUT6=6)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][4]/G
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][4]/Q
                         net (fo=3, routed)           4.471     5.232    processor/registers/IP_reg_reg[6]_1[4]
    SLICE_X23Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.356 r  processor/registers/memory[9][0][6]_i_2/O
                         net (fo=73, routed)          0.964     6.320    processor/registers/freeze_reg_11
    SLICE_X23Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.444 r  processor/registers/tx_data[6]_i_8/O
                         net (fo=44, routed)          1.407     7.851    processor/memory/tx_data_reg[3]_1
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.975 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948     8.923    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.047 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878     9.924    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    10.048 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    10.679    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.803 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    11.407    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    11.531 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    12.382    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    12.506 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    12.506    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.907 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.907    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.021 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    14.596    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    14.720 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    15.714    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.838 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.838    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.370 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.370    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.484 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    18.163    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    18.287 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    18.921    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    19.045 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    19.045    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    19.651 r  processor/registers/memory_reg[0][0][1]_i_3/O[3]
                         net (fo=6, routed)           1.188    20.840    processor/registers/memory_reg[0][0][1]_i_3_n_4
    SLICE_X29Y48         LUT6 (Prop_lut6_I4_O)        0.306    21.146 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=4, routed)           0.902    22.047    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X28Y48         LUT5 (Prop_lut5_I1_O)        0.124    22.171 f  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=3, routed)           1.080    23.251    processor/registers/alu_op_reg[0][0]
    SLICE_X27Y42         LUT5 (Prop_lut5_I1_O)        0.124    23.375 r  processor/registers/cmp_flags[1]_i_4/O
                         net (fo=2, routed)           0.965    24.340    processor/registers/cmp_flags[1]_i_4_n_0
    SLICE_X21Y42         LUT6 (Prop_lut6_I5_O)        0.124    24.464 r  processor/registers/cmp_flags[1]_i_1/O
                         net (fo=1, routed)           0.000    24.464    processor/alu_cmp_flags[1]_3
    SLICE_X21Y42         FDCE                                         r  processor/cmp_flags_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    -0.004    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.087 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.443     1.531    processor/proc_clk_BUFG
    SLICE_X21Y42         FDCE                                         r  processor/cmp_flags_reg[1]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][4]/G
                            (positive level-sensitive latch)
  Destination:            processor/cmp_flags_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.459ns  (logic 4.694ns (19.191%)  route 19.765ns (80.809%))
  Logic Levels:           22  (CARRY4=5 LDCE=1 LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=5)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][4]/G
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][4]/Q
                         net (fo=3, routed)           4.471     5.232    processor/registers/IP_reg_reg[6]_1[4]
    SLICE_X23Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.356 r  processor/registers/memory[9][0][6]_i_2/O
                         net (fo=73, routed)          0.964     6.320    processor/registers/freeze_reg_11
    SLICE_X23Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.444 r  processor/registers/tx_data[6]_i_8/O
                         net (fo=44, routed)          1.407     7.851    processor/memory/tx_data_reg[3]_1
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.975 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948     8.923    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.047 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878     9.924    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    10.048 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    10.679    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.803 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    11.407    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    11.531 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    12.382    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    12.506 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    12.506    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.907 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.907    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.021 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    14.596    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    14.720 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    15.714    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.838 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.838    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.370 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.370    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.484 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    18.163    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    18.287 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    18.921    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    19.045 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    19.045    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    19.651 r  processor/registers/memory_reg[0][0][1]_i_3/O[3]
                         net (fo=6, routed)           1.188    20.840    processor/registers/memory_reg[0][0][1]_i_3_n_4
    SLICE_X29Y48         LUT6 (Prop_lut6_I4_O)        0.306    21.146 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=4, routed)           0.902    22.047    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X28Y48         LUT5 (Prop_lut5_I1_O)        0.124    22.171 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=3, routed)           1.080    23.251    processor/registers/alu_op_reg[0][0]
    SLICE_X27Y42         LUT5 (Prop_lut5_I1_O)        0.124    23.375 f  processor/registers/cmp_flags[1]_i_4/O
                         net (fo=2, routed)           0.960    24.335    processor/registers/cmp_flags[1]_i_4_n_0
    SLICE_X21Y42         LUT4 (Prop_lut4_I3_O)        0.124    24.459 r  processor/registers/cmp_flags[0]_i_1/O
                         net (fo=1, routed)           0.000    24.459    processor/alu_cmp_flags[0]_10
    SLICE_X21Y42         FDCE                                         r  processor/cmp_flags_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    -0.004    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.087 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.443     1.531    processor/proc_clk_BUFG
    SLICE_X21Y42         FDCE                                         r  processor/cmp_flags_reg[0]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][4]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.432ns  (logic 4.446ns (18.197%)  route 19.986ns (81.803%))
  Logic Levels:           20  (CARRY4=5 LDCE=1 LUT2=2 LUT3=1 LUT4=5 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][4]/G
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][4]/Q
                         net (fo=3, routed)           4.471     5.232    processor/registers/IP_reg_reg[6]_1[4]
    SLICE_X23Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.356 r  processor/registers/memory[9][0][6]_i_2/O
                         net (fo=73, routed)          0.964     6.320    processor/registers/freeze_reg_11
    SLICE_X23Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.444 r  processor/registers/tx_data[6]_i_8/O
                         net (fo=44, routed)          1.407     7.851    processor/memory/tx_data_reg[3]_1
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.975 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948     8.923    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.047 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878     9.924    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    10.048 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    10.679    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.803 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    11.407    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    11.531 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    12.382    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    12.506 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    12.506    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.907 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.907    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.021 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    14.596    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    14.720 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    15.714    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.838 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.838    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.370 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.370    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.484 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    18.163    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    18.287 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    18.921    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    19.045 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    19.045    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    19.651 r  processor/registers/memory_reg[0][0][1]_i_3/O[3]
                         net (fo=6, routed)           1.188    20.840    processor/registers/memory_reg[0][0][1]_i_3_n_4
    SLICE_X29Y48         LUT6 (Prop_lut6_I4_O)        0.306    21.146 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=4, routed)           0.869    22.015    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X29Y48         LUT4 (Prop_lut4_I2_O)        0.124    22.139 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=3, routed)           2.294    24.432    processor/registers/reg_writeData[0]_11[2]
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    -0.004    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.087 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449     1.537    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][2]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][4]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.074ns  (logic 4.383ns (18.207%)  route 19.691ns (81.793%))
  Logic Levels:           20  (CARRY4=5 LDCE=1 LUT2=2 LUT3=1 LUT4=5 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][4]/G
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][4]/Q
                         net (fo=3, routed)           4.471     5.232    processor/registers/IP_reg_reg[6]_1[4]
    SLICE_X23Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.356 r  processor/registers/memory[9][0][6]_i_2/O
                         net (fo=73, routed)          0.964     6.320    processor/registers/freeze_reg_11
    SLICE_X23Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.444 r  processor/registers/tx_data[6]_i_8/O
                         net (fo=44, routed)          1.407     7.851    processor/memory/tx_data_reg[3]_1
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.975 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948     8.923    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.047 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878     9.924    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    10.048 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    10.679    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.803 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    11.407    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    11.531 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    12.382    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    12.506 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    12.506    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.907 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.907    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.021 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    14.596    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    14.720 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    15.714    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.838 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.838    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.370 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.370    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.484 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    18.163    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    18.287 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    18.921    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    19.045 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    19.045    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    19.592 f  processor/registers/memory_reg[0][0][1]_i_3/O[2]
                         net (fo=8, routed)           1.228    20.821    processor/registers/memory_reg[0][0][1]_i_3_n_5
    SLICE_X28Y49         LUT4 (Prop_lut4_I1_O)        0.302    21.123 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=2, routed)           0.581    21.703    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X28Y49         LUT5 (Prop_lut5_I1_O)        0.124    21.827 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=4, routed)           2.247    24.074    processor/registers/alu_op_reg[0][3]
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    -0.004    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.087 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449     1.537    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][6]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][4]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.044ns  (logic 4.383ns (18.229%)  route 19.661ns (81.771%))
  Logic Levels:           20  (CARRY4=5 LDCE=1 LUT2=2 LUT3=1 LUT4=5 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][4]/G
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][4]/Q
                         net (fo=3, routed)           4.471     5.232    processor/registers/IP_reg_reg[6]_1[4]
    SLICE_X23Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.356 r  processor/registers/memory[9][0][6]_i_2/O
                         net (fo=73, routed)          0.964     6.320    processor/registers/freeze_reg_11
    SLICE_X23Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.444 r  processor/registers/tx_data[6]_i_8/O
                         net (fo=44, routed)          1.407     7.851    processor/memory/tx_data_reg[3]_1
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.975 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948     8.923    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.047 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878     9.924    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    10.048 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    10.679    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.803 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    11.407    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    11.531 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    12.382    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    12.506 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    12.506    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.907 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.907    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.021 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    14.596    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    14.720 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    15.714    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.838 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.838    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.370 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.370    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.484 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    18.163    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    18.287 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    18.921    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    19.045 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    19.045    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    19.592 f  processor/registers/memory_reg[0][0][1]_i_3/O[2]
                         net (fo=8, routed)           1.228    20.821    processor/registers/memory_reg[0][0][1]_i_3_n_5
    SLICE_X28Y49         LUT4 (Prop_lut4_I1_O)        0.302    21.123 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=2, routed)           0.581    21.703    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X28Y49         LUT5 (Prop_lut5_I1_O)        0.124    21.827 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=4, routed)           2.217    24.044    processor/registers/alu_op_reg[0][3]
    SLICE_X30Y43         FDCE                                         r  processor/registers/registers_reg[1][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    -0.004    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.087 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.448     1.536    processor/registers/proc_clk_BUFG
    SLICE_X30Y43         FDCE                                         r  processor/registers/registers_reg[1][0][6]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][4]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.037ns  (logic 4.446ns (18.496%)  route 19.591ns (81.504%))
  Logic Levels:           20  (CARRY4=5 LDCE=1 LUT2=2 LUT3=1 LUT4=4 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][4]/G
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][4]/Q
                         net (fo=3, routed)           4.471     5.232    processor/registers/IP_reg_reg[6]_1[4]
    SLICE_X23Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.356 r  processor/registers/memory[9][0][6]_i_2/O
                         net (fo=73, routed)          0.964     6.320    processor/registers/freeze_reg_11
    SLICE_X23Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.444 r  processor/registers/tx_data[6]_i_8/O
                         net (fo=44, routed)          1.407     7.851    processor/memory/tx_data_reg[3]_1
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.975 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948     8.923    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.047 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878     9.924    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    10.048 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    10.679    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.803 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    11.407    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    11.531 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    12.382    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    12.506 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    12.506    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.907 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.907    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.021 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    14.596    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    14.720 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    15.714    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.838 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.838    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.370 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.370    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.484 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    18.163    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    18.287 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    18.921    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    19.045 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    19.045    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    19.651 r  processor/registers/memory_reg[0][0][1]_i_3/O[3]
                         net (fo=6, routed)           1.188    20.840    processor/registers/memory_reg[0][0][1]_i_3_n_4
    SLICE_X29Y48         LUT6 (Prop_lut6_I4_O)        0.306    21.146 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=4, routed)           0.902    22.047    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X28Y48         LUT5 (Prop_lut5_I1_O)        0.124    22.171 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=3, routed)           1.866    24.037    processor/registers/alu_op_reg[0][0]
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    -0.004    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.087 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449     1.537    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][3]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][4]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.030ns  (logic 4.587ns (19.089%)  route 19.443ns (80.911%))
  Logic Levels:           21  (CARRY4=6 LDCE=1 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][4]/G
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][4]/Q
                         net (fo=3, routed)           4.471     5.232    processor/registers/IP_reg_reg[6]_1[4]
    SLICE_X23Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.356 r  processor/registers/memory[9][0][6]_i_2/O
                         net (fo=73, routed)          0.964     6.320    processor/registers/freeze_reg_11
    SLICE_X23Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.444 r  processor/registers/tx_data[6]_i_8/O
                         net (fo=44, routed)          1.407     7.851    processor/memory/tx_data_reg[3]_1
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.975 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948     8.923    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.047 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878     9.924    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    10.048 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    10.679    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.803 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    11.407    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    11.531 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    12.382    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    12.506 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    12.506    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.907 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.907    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.021 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    14.596    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    14.720 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    15.714    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.838 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.838    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.370 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.370    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.484 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    18.163    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    18.287 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    18.921    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    19.045 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    19.045    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.577 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.577    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.799 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=4, routed)           0.831    20.631    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X26Y48         LUT3 (Prop_lut3_I2_O)        0.299    20.930 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.998    21.928    processor/registers/registers[0][0][5]_i_2_n_0
    SLICE_X28Y46         LUT6 (Prop_lut6_I2_O)        0.124    22.052 r  processor/registers/registers[0][0][5]_i_1/O
                         net (fo=4, routed)           1.978    24.030    processor/registers/alu_op_reg[0][2]
    SLICE_X30Y43         FDCE                                         r  processor/registers/registers_reg[1][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    -0.004    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.087 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.448     1.536    processor/registers/proc_clk_BUFG
    SLICE_X30Y43         FDCE                                         r  processor/registers/registers_reg[1][0][5]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][4]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.979ns  (logic 4.587ns (19.129%)  route 19.392ns (80.871%))
  Logic Levels:           21  (CARRY4=6 LDCE=1 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][4]/G
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][4]/Q
                         net (fo=3, routed)           4.471     5.232    processor/registers/IP_reg_reg[6]_1[4]
    SLICE_X23Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.356 r  processor/registers/memory[9][0][6]_i_2/O
                         net (fo=73, routed)          0.964     6.320    processor/registers/freeze_reg_11
    SLICE_X23Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.444 r  processor/registers/tx_data[6]_i_8/O
                         net (fo=44, routed)          1.407     7.851    processor/memory/tx_data_reg[3]_1
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.975 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948     8.923    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.047 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878     9.924    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    10.048 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    10.679    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.803 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    11.407    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    11.531 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    12.382    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    12.506 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    12.506    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.907 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.907    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.021 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    14.596    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    14.720 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    15.714    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.838 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.838    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.370 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.370    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.484 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    18.163    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    18.287 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    18.921    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    19.045 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    19.045    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.577 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.577    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.799 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=4, routed)           0.831    20.631    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X26Y48         LUT3 (Prop_lut3_I2_O)        0.299    20.930 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.998    21.928    processor/registers/registers[0][0][5]_i_2_n_0
    SLICE_X28Y46         LUT6 (Prop_lut6_I2_O)        0.124    22.052 r  processor/registers/registers[0][0][5]_i_1/O
                         net (fo=4, routed)           1.927    23.979    processor/registers/alu_op_reg[0][2]
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    -0.004    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.087 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449     1.537    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][5]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][4]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.925ns  (logic 4.703ns (19.658%)  route 19.222ns (80.342%))
  Logic Levels:           21  (CARRY4=6 LDCE=1 LUT2=2 LUT3=1 LUT4=5 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][4]/G
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][4]/Q
                         net (fo=3, routed)           4.471     5.232    processor/registers/IP_reg_reg[6]_1[4]
    SLICE_X23Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.356 r  processor/registers/memory[9][0][6]_i_2/O
                         net (fo=73, routed)          0.964     6.320    processor/registers/freeze_reg_11
    SLICE_X23Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.444 r  processor/registers/tx_data[6]_i_8/O
                         net (fo=44, routed)          1.407     7.851    processor/memory/tx_data_reg[3]_1
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.975 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948     8.923    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.047 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878     9.924    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    10.048 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    10.679    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.803 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    11.407    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    11.531 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    12.382    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    12.506 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    12.506    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.907 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.907    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.021 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    14.596    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    14.720 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    15.714    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.838 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.838    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.370 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.370    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.484 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    18.163    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    18.287 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    18.921    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    19.045 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    19.045    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.577 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.577    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.911 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=6, routed)           0.729    20.640    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y47         LUT4 (Prop_lut4_I3_O)        0.303    20.943 r  processor/registers/registers[0][0][4]_i_2_comp/O
                         net (fo=1, routed)           0.635    21.578    processor/registers/registers[0][0][4]_i_2_n_0_repN
    SLICE_X29Y47         LUT6 (Prop_lut6_I5_O)        0.124    21.702 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=5, routed)           2.222    23.925    processor/registers/alu_op_reg[0][1]
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    -0.004    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.087 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449     1.537    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][4]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][4]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[52][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.620ns  (logic 4.607ns (19.505%)  route 19.013ns (80.495%))
  Logic Levels:           21  (CARRY4=6 LDCE=1 LUT2=2 LUT3=2 LUT4=4 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][4]/G
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][4]/Q
                         net (fo=3, routed)           4.471     5.232    processor/registers/IP_reg_reg[6]_1[4]
    SLICE_X23Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.356 r  processor/registers/memory[9][0][6]_i_2/O
                         net (fo=73, routed)          0.964     6.320    processor/registers/freeze_reg_11
    SLICE_X23Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.444 r  processor/registers/tx_data[6]_i_8/O
                         net (fo=44, routed)          1.407     7.851    processor/memory/tx_data_reg[3]_1
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.975 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948     8.923    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.047 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878     9.924    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    10.048 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    10.679    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.803 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    11.407    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    11.531 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    12.382    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    12.506 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    12.506    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.907 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.907    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.021 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    14.596    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    14.720 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    15.714    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.838 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.838    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.370 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.370    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.484 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    18.163    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    18.287 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    18.921    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    19.045 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    19.045    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.577 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.577    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.816 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=6, routed)           1.095    20.912    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X24Y45         LUT5 (Prop_lut5_I4_O)        0.302    21.214 r  processor/registers/registers[0][0][5]_i_1_comp/O
                         net (fo=1, routed)           0.581    21.795    io_cont/alu_op_reg[0][2]_repN_alias
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124    21.919 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.701    23.620    processor/memory/D[5]
    SLICE_X15Y49         FDRE                                         r  processor/memory/memory_reg[52][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.443    -1.390    processor/memory/clk_50Mhz
    SLICE_X15Y49         FDRE                                         r  processor/memory/memory_reg[52][0][5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_output_data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.460ns  (logic 0.178ns (38.735%)  route 0.282ns (61.265%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         LDCE                         0.000     0.000 r  uart_output_data_reg[6]/G
    SLICE_X32Y33         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[6]/Q
                         net (fo=1, routed)           0.282     0.460    uart_controller/tx_data_reg[7]_0[6]
    SLICE_X36Y30         FDRE                                         r  uart_controller/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.853    -0.740    uart_controller/clk_50Mhz
    SLICE_X36Y30         FDRE                                         r  uart_controller/tx_data_reg[6]/C

Slack:                    inf
  Source:                 uart_output_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.158ns (33.457%)  route 0.314ns (66.543%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         LDCE                         0.000     0.000 r  uart_output_data_reg[1]/G
    SLICE_X33Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[1]/Q
                         net (fo=1, routed)           0.314     0.472    uart_controller/tx_data_reg[7]_0[1]
    SLICE_X34Y30         FDRE                                         r  uart_controller/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.853    -0.740    uart_controller/clk_50Mhz
    SLICE_X34Y30         FDRE                                         r  uart_controller/tx_data_reg[1]/C

Slack:                    inf
  Source:                 uart_output_data_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.496ns  (logic 0.158ns (31.830%)  route 0.338ns (68.170%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         LDCE                         0.000     0.000 r  uart_output_data_reg[4]/G
    SLICE_X34Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[4]/Q
                         net (fo=1, routed)           0.338     0.496    uart_controller/tx_data_reg[7]_0[4]
    SLICE_X34Y31         FDRE                                         r  uart_controller/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    uart_controller/clk_50Mhz
    SLICE_X34Y31         FDRE                                         r  uart_controller/tx_data_reg[4]/C

Slack:                    inf
  Source:                 uart_output_data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.507ns  (logic 0.178ns (35.141%)  route 0.329ns (64.859%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         LDCE                         0.000     0.000 r  uart_output_data_reg[0]/G
    SLICE_X32Y33         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[0]/Q
                         net (fo=1, routed)           0.329     0.507    uart_controller/tx_data_reg[7]_0[0]
    SLICE_X34Y30         FDRE                                         r  uart_controller/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.853    -0.740    uart_controller/clk_50Mhz
    SLICE_X34Y30         FDRE                                         r  uart_controller/tx_data_reg[0]/C

Slack:                    inf
  Source:                 uart_output_data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.523ns  (logic 0.178ns (34.066%)  route 0.345ns (65.934%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         LDCE                         0.000     0.000 r  uart_output_data_reg[7]/G
    SLICE_X28Y32         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[7]/Q
                         net (fo=1, routed)           0.345     0.523    uart_controller/tx_data_reg[7]_0[7]
    SLICE_X36Y30         FDRE                                         r  uart_controller/tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.853    -0.740    uart_controller/clk_50Mhz
    SLICE_X36Y30         FDRE                                         r  uart_controller/tx_data_reg[7]/C

Slack:                    inf
  Source:                 uart_output_data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.525ns  (logic 0.178ns (33.885%)  route 0.347ns (66.115%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         LDCE                         0.000     0.000 r  uart_output_data_reg[5]/G
    SLICE_X32Y33         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[5]/Q
                         net (fo=1, routed)           0.347     0.525    uart_controller/tx_data_reg[7]_0[5]
    SLICE_X36Y31         FDRE                                         r  uart_controller/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    uart_controller/clk_50Mhz
    SLICE_X36Y31         FDRE                                         r  uart_controller/tx_data_reg[5]/C

Slack:                    inf
  Source:                 uart_output_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.178ns (32.965%)  route 0.362ns (67.035%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         LDCE                         0.000     0.000 r  uart_output_data_reg[2]/G
    SLICE_X32Y33         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[2]/Q
                         net (fo=1, routed)           0.362     0.540    uart_controller/tx_data_reg[7]_0[2]
    SLICE_X34Y30         FDRE                                         r  uart_controller/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.853    -0.740    uart_controller/clk_50Mhz
    SLICE_X34Y30         FDRE                                         r  uart_controller/tx_data_reg[2]/C

Slack:                    inf
  Source:                 uart_output_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.551ns  (logic 0.178ns (32.293%)  route 0.373ns (67.707%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         LDCE                         0.000     0.000 r  uart_output_data_reg[3]/G
    SLICE_X28Y32         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[3]/Q
                         net (fo=1, routed)           0.373     0.551    uart_controller/tx_data_reg[7]_0[3]
    SLICE_X34Y31         FDRE                                         r  uart_controller/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    uart_controller/clk_50Mhz
    SLICE_X34Y31         FDRE                                         r  uart_controller/tx_data_reg[3]/C

Slack:                    inf
  Source:                 processor/id/alu_op_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.203ns (35.560%)  route 0.368ns (64.440%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         LDCE                         0.000     0.000 r  processor/id/alu_op_reg[0]/G
    SLICE_X33Y36         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/alu_op_reg[0]/Q
                         net (fo=41, routed)          0.368     0.526    processor/registers/registers_reg[0][0][6]_i_3_0[0]
    SLICE_X33Y39         LUT3 (Prop_lut3_I1_O)        0.045     0.571 r  processor/registers/registers[0][0][0]_i_1/O
                         net (fo=2, routed)           0.000     0.571    processor/registers/reg_writeData[0]_11[0]
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][0][0]/C

Slack:                    inf
  Source:                 processor/id/alu_op_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[92][2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.203ns (29.908%)  route 0.476ns (70.092%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         LDCE                         0.000     0.000 r  processor/id/alu_op_reg[0]/G
    SLICE_X33Y36         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/alu_op_reg[0]/Q
                         net (fo=41, routed)          0.289     0.447    processor/id/Q[0]
    SLICE_X29Y39         LUT5 (Prop_lut5_I1_O)        0.045     0.492 r  processor/id/memory[0][2][1]_i_1/O
                         net (fo=100, routed)         0.187     0.679    processor/memory/memory_reg[99][2][6]_0[1]
    SLICE_X27Y37         FDRE                                         r  processor/memory/memory_reg[92][2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.830    -0.763    processor/memory/clk_50Mhz
    SLICE_X27Y37         FDRE                                         r  processor/memory/memory_reg[92][2][1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_50Mhz_clk_wiz_0_1

Max Delay          4391 Endpoints
Min Delay          4391 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][4]/G
                            (positive level-sensitive latch)
  Destination:            processor/cmp_flags_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.464ns  (logic 4.694ns (19.188%)  route 19.770ns (80.812%))
  Logic Levels:           22  (CARRY4=5 LDCE=1 LUT2=2 LUT3=1 LUT4=4 LUT5=3 LUT6=6)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][4]/G
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][4]/Q
                         net (fo=3, routed)           4.471     5.232    processor/registers/IP_reg_reg[6]_1[4]
    SLICE_X23Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.356 r  processor/registers/memory[9][0][6]_i_2/O
                         net (fo=73, routed)          0.964     6.320    processor/registers/freeze_reg_11
    SLICE_X23Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.444 r  processor/registers/tx_data[6]_i_8/O
                         net (fo=44, routed)          1.407     7.851    processor/memory/tx_data_reg[3]_1
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.975 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948     8.923    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.047 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878     9.924    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    10.048 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    10.679    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.803 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    11.407    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    11.531 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    12.382    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    12.506 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    12.506    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.907 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.907    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.021 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    14.596    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    14.720 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    15.714    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.838 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.838    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.370 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.370    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.484 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    18.163    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    18.287 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    18.921    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    19.045 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    19.045    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    19.651 r  processor/registers/memory_reg[0][0][1]_i_3/O[3]
                         net (fo=6, routed)           1.188    20.840    processor/registers/memory_reg[0][0][1]_i_3_n_4
    SLICE_X29Y48         LUT6 (Prop_lut6_I4_O)        0.306    21.146 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=4, routed)           0.902    22.047    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X28Y48         LUT5 (Prop_lut5_I1_O)        0.124    22.171 f  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=3, routed)           1.080    23.251    processor/registers/alu_op_reg[0][0]
    SLICE_X27Y42         LUT5 (Prop_lut5_I1_O)        0.124    23.375 r  processor/registers/cmp_flags[1]_i_4/O
                         net (fo=2, routed)           0.965    24.340    processor/registers/cmp_flags[1]_i_4_n_0
    SLICE_X21Y42         LUT6 (Prop_lut6_I5_O)        0.124    24.464 r  processor/registers/cmp_flags[1]_i_1/O
                         net (fo=1, routed)           0.000    24.464    processor/alu_cmp_flags[1]_3
    SLICE_X21Y42         FDCE                                         r  processor/cmp_flags_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    -0.004    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.087 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.443     1.531    processor/proc_clk_BUFG
    SLICE_X21Y42         FDCE                                         r  processor/cmp_flags_reg[1]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][4]/G
                            (positive level-sensitive latch)
  Destination:            processor/cmp_flags_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.459ns  (logic 4.694ns (19.191%)  route 19.765ns (80.809%))
  Logic Levels:           22  (CARRY4=5 LDCE=1 LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=5)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][4]/G
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][4]/Q
                         net (fo=3, routed)           4.471     5.232    processor/registers/IP_reg_reg[6]_1[4]
    SLICE_X23Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.356 r  processor/registers/memory[9][0][6]_i_2/O
                         net (fo=73, routed)          0.964     6.320    processor/registers/freeze_reg_11
    SLICE_X23Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.444 r  processor/registers/tx_data[6]_i_8/O
                         net (fo=44, routed)          1.407     7.851    processor/memory/tx_data_reg[3]_1
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.975 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948     8.923    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.047 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878     9.924    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    10.048 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    10.679    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.803 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    11.407    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    11.531 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    12.382    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    12.506 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    12.506    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.907 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.907    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.021 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    14.596    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    14.720 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    15.714    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.838 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.838    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.370 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.370    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.484 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    18.163    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    18.287 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    18.921    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    19.045 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    19.045    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    19.651 r  processor/registers/memory_reg[0][0][1]_i_3/O[3]
                         net (fo=6, routed)           1.188    20.840    processor/registers/memory_reg[0][0][1]_i_3_n_4
    SLICE_X29Y48         LUT6 (Prop_lut6_I4_O)        0.306    21.146 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=4, routed)           0.902    22.047    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X28Y48         LUT5 (Prop_lut5_I1_O)        0.124    22.171 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=3, routed)           1.080    23.251    processor/registers/alu_op_reg[0][0]
    SLICE_X27Y42         LUT5 (Prop_lut5_I1_O)        0.124    23.375 f  processor/registers/cmp_flags[1]_i_4/O
                         net (fo=2, routed)           0.960    24.335    processor/registers/cmp_flags[1]_i_4_n_0
    SLICE_X21Y42         LUT4 (Prop_lut4_I3_O)        0.124    24.459 r  processor/registers/cmp_flags[0]_i_1/O
                         net (fo=1, routed)           0.000    24.459    processor/alu_cmp_flags[0]_10
    SLICE_X21Y42         FDCE                                         r  processor/cmp_flags_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    -0.004    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.087 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.443     1.531    processor/proc_clk_BUFG
    SLICE_X21Y42         FDCE                                         r  processor/cmp_flags_reg[0]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][4]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.432ns  (logic 4.446ns (18.197%)  route 19.986ns (81.803%))
  Logic Levels:           20  (CARRY4=5 LDCE=1 LUT2=2 LUT3=1 LUT4=5 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][4]/G
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][4]/Q
                         net (fo=3, routed)           4.471     5.232    processor/registers/IP_reg_reg[6]_1[4]
    SLICE_X23Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.356 r  processor/registers/memory[9][0][6]_i_2/O
                         net (fo=73, routed)          0.964     6.320    processor/registers/freeze_reg_11
    SLICE_X23Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.444 r  processor/registers/tx_data[6]_i_8/O
                         net (fo=44, routed)          1.407     7.851    processor/memory/tx_data_reg[3]_1
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.975 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948     8.923    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.047 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878     9.924    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    10.048 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    10.679    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.803 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    11.407    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    11.531 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    12.382    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    12.506 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    12.506    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.907 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.907    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.021 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    14.596    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    14.720 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    15.714    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.838 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.838    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.370 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.370    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.484 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    18.163    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    18.287 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    18.921    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    19.045 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    19.045    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    19.651 r  processor/registers/memory_reg[0][0][1]_i_3/O[3]
                         net (fo=6, routed)           1.188    20.840    processor/registers/memory_reg[0][0][1]_i_3_n_4
    SLICE_X29Y48         LUT6 (Prop_lut6_I4_O)        0.306    21.146 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=4, routed)           0.869    22.015    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X29Y48         LUT4 (Prop_lut4_I2_O)        0.124    22.139 r  processor/registers/memory[0][0][2]_i_2/O
                         net (fo=3, routed)           2.294    24.432    processor/registers/reg_writeData[0]_11[2]
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    -0.004    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.087 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449     1.537    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][2]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][4]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.074ns  (logic 4.383ns (18.207%)  route 19.691ns (81.793%))
  Logic Levels:           20  (CARRY4=5 LDCE=1 LUT2=2 LUT3=1 LUT4=5 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][4]/G
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][4]/Q
                         net (fo=3, routed)           4.471     5.232    processor/registers/IP_reg_reg[6]_1[4]
    SLICE_X23Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.356 r  processor/registers/memory[9][0][6]_i_2/O
                         net (fo=73, routed)          0.964     6.320    processor/registers/freeze_reg_11
    SLICE_X23Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.444 r  processor/registers/tx_data[6]_i_8/O
                         net (fo=44, routed)          1.407     7.851    processor/memory/tx_data_reg[3]_1
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.975 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948     8.923    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.047 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878     9.924    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    10.048 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    10.679    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.803 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    11.407    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    11.531 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    12.382    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    12.506 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    12.506    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.907 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.907    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.021 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    14.596    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    14.720 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    15.714    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.838 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.838    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.370 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.370    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.484 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    18.163    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    18.287 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    18.921    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    19.045 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    19.045    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    19.592 f  processor/registers/memory_reg[0][0][1]_i_3/O[2]
                         net (fo=8, routed)           1.228    20.821    processor/registers/memory_reg[0][0][1]_i_3_n_5
    SLICE_X28Y49         LUT4 (Prop_lut4_I1_O)        0.302    21.123 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=2, routed)           0.581    21.703    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X28Y49         LUT5 (Prop_lut5_I1_O)        0.124    21.827 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=4, routed)           2.247    24.074    processor/registers/alu_op_reg[0][3]
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    -0.004    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.087 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449     1.537    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][6]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][4]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.044ns  (logic 4.383ns (18.229%)  route 19.661ns (81.771%))
  Logic Levels:           20  (CARRY4=5 LDCE=1 LUT2=2 LUT3=1 LUT4=5 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][4]/G
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][4]/Q
                         net (fo=3, routed)           4.471     5.232    processor/registers/IP_reg_reg[6]_1[4]
    SLICE_X23Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.356 r  processor/registers/memory[9][0][6]_i_2/O
                         net (fo=73, routed)          0.964     6.320    processor/registers/freeze_reg_11
    SLICE_X23Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.444 r  processor/registers/tx_data[6]_i_8/O
                         net (fo=44, routed)          1.407     7.851    processor/memory/tx_data_reg[3]_1
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.975 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948     8.923    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.047 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878     9.924    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    10.048 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    10.679    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.803 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    11.407    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    11.531 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    12.382    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    12.506 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    12.506    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.907 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.907    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.021 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    14.596    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    14.720 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    15.714    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.838 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.838    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.370 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.370    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.484 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    18.163    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    18.287 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    18.921    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    19.045 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    19.045    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    19.592 f  processor/registers/memory_reg[0][0][1]_i_3/O[2]
                         net (fo=8, routed)           1.228    20.821    processor/registers/memory_reg[0][0][1]_i_3_n_5
    SLICE_X28Y49         LUT4 (Prop_lut4_I1_O)        0.302    21.123 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=2, routed)           0.581    21.703    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X28Y49         LUT5 (Prop_lut5_I1_O)        0.124    21.827 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=4, routed)           2.217    24.044    processor/registers/alu_op_reg[0][3]
    SLICE_X30Y43         FDCE                                         r  processor/registers/registers_reg[1][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    -0.004    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.087 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.448     1.536    processor/registers/proc_clk_BUFG
    SLICE_X30Y43         FDCE                                         r  processor/registers/registers_reg[1][0][6]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][4]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.037ns  (logic 4.446ns (18.496%)  route 19.591ns (81.504%))
  Logic Levels:           20  (CARRY4=5 LDCE=1 LUT2=2 LUT3=1 LUT4=4 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][4]/G
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][4]/Q
                         net (fo=3, routed)           4.471     5.232    processor/registers/IP_reg_reg[6]_1[4]
    SLICE_X23Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.356 r  processor/registers/memory[9][0][6]_i_2/O
                         net (fo=73, routed)          0.964     6.320    processor/registers/freeze_reg_11
    SLICE_X23Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.444 r  processor/registers/tx_data[6]_i_8/O
                         net (fo=44, routed)          1.407     7.851    processor/memory/tx_data_reg[3]_1
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.975 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948     8.923    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.047 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878     9.924    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    10.048 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    10.679    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.803 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    11.407    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    11.531 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    12.382    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    12.506 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    12.506    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.907 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.907    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.021 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    14.596    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    14.720 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    15.714    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.838 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.838    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.370 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.370    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.484 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    18.163    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    18.287 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    18.921    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    19.045 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    19.045    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    19.651 r  processor/registers/memory_reg[0][0][1]_i_3/O[3]
                         net (fo=6, routed)           1.188    20.840    processor/registers/memory_reg[0][0][1]_i_3_n_4
    SLICE_X29Y48         LUT6 (Prop_lut6_I4_O)        0.306    21.146 r  processor/registers/registers[0][0][4]_i_2/O
                         net (fo=4, routed)           0.902    22.047    processor/registers/registers[0][0][4]_i_2_n_0
    SLICE_X28Y48         LUT5 (Prop_lut5_I1_O)        0.124    22.171 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=3, routed)           1.866    24.037    processor/registers/alu_op_reg[0][0]
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    -0.004    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.087 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449     1.537    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][3]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][4]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.030ns  (logic 4.587ns (19.089%)  route 19.443ns (80.911%))
  Logic Levels:           21  (CARRY4=6 LDCE=1 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][4]/G
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][4]/Q
                         net (fo=3, routed)           4.471     5.232    processor/registers/IP_reg_reg[6]_1[4]
    SLICE_X23Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.356 r  processor/registers/memory[9][0][6]_i_2/O
                         net (fo=73, routed)          0.964     6.320    processor/registers/freeze_reg_11
    SLICE_X23Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.444 r  processor/registers/tx_data[6]_i_8/O
                         net (fo=44, routed)          1.407     7.851    processor/memory/tx_data_reg[3]_1
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.975 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948     8.923    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.047 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878     9.924    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    10.048 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    10.679    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.803 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    11.407    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    11.531 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    12.382    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    12.506 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    12.506    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.907 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.907    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.021 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    14.596    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    14.720 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    15.714    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.838 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.838    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.370 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.370    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.484 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    18.163    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    18.287 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    18.921    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    19.045 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    19.045    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.577 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.577    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.799 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=4, routed)           0.831    20.631    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X26Y48         LUT3 (Prop_lut3_I2_O)        0.299    20.930 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.998    21.928    processor/registers/registers[0][0][5]_i_2_n_0
    SLICE_X28Y46         LUT6 (Prop_lut6_I2_O)        0.124    22.052 r  processor/registers/registers[0][0][5]_i_1/O
                         net (fo=4, routed)           1.978    24.030    processor/registers/alu_op_reg[0][2]
    SLICE_X30Y43         FDCE                                         r  processor/registers/registers_reg[1][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    -0.004    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.087 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.448     1.536    processor/registers/proc_clk_BUFG
    SLICE_X30Y43         FDCE                                         r  processor/registers/registers_reg[1][0][5]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][4]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.979ns  (logic 4.587ns (19.129%)  route 19.392ns (80.871%))
  Logic Levels:           21  (CARRY4=6 LDCE=1 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][4]/G
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][4]/Q
                         net (fo=3, routed)           4.471     5.232    processor/registers/IP_reg_reg[6]_1[4]
    SLICE_X23Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.356 r  processor/registers/memory[9][0][6]_i_2/O
                         net (fo=73, routed)          0.964     6.320    processor/registers/freeze_reg_11
    SLICE_X23Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.444 r  processor/registers/tx_data[6]_i_8/O
                         net (fo=44, routed)          1.407     7.851    processor/memory/tx_data_reg[3]_1
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.975 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948     8.923    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.047 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878     9.924    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    10.048 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    10.679    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.803 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    11.407    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    11.531 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    12.382    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    12.506 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    12.506    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.907 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.907    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.021 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    14.596    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    14.720 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    15.714    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.838 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.838    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.370 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.370    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.484 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    18.163    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    18.287 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    18.921    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    19.045 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    19.045    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.577 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.577    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.799 f  processor/registers/registers_reg[0][0][6]_i_3/O[0]
                         net (fo=4, routed)           0.831    20.631    processor/registers/registers_reg[0][0][6]_i_3_n_7
    SLICE_X26Y48         LUT3 (Prop_lut3_I2_O)        0.299    20.930 r  processor/registers/registers[0][0][5]_i_2/O
                         net (fo=2, routed)           0.998    21.928    processor/registers/registers[0][0][5]_i_2_n_0
    SLICE_X28Y46         LUT6 (Prop_lut6_I2_O)        0.124    22.052 r  processor/registers/registers[0][0][5]_i_1/O
                         net (fo=4, routed)           1.927    23.979    processor/registers/alu_op_reg[0][2]
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    -0.004    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.087 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449     1.537    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][5]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][4]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[0][0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.925ns  (logic 4.703ns (19.658%)  route 19.222ns (80.342%))
  Logic Levels:           21  (CARRY4=6 LDCE=1 LUT2=2 LUT3=1 LUT4=5 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][4]/G
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][4]/Q
                         net (fo=3, routed)           4.471     5.232    processor/registers/IP_reg_reg[6]_1[4]
    SLICE_X23Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.356 r  processor/registers/memory[9][0][6]_i_2/O
                         net (fo=73, routed)          0.964     6.320    processor/registers/freeze_reg_11
    SLICE_X23Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.444 r  processor/registers/tx_data[6]_i_8/O
                         net (fo=44, routed)          1.407     7.851    processor/memory/tx_data_reg[3]_1
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.975 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948     8.923    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.047 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878     9.924    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    10.048 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    10.679    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.803 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    11.407    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    11.531 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    12.382    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    12.506 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    12.506    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.907 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.907    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.021 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    14.596    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    14.720 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    15.714    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.838 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.838    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.370 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.370    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.484 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    18.163    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    18.287 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    18.921    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    19.045 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    19.045    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.577 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.577    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.911 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=6, routed)           0.729    20.640    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X29Y47         LUT4 (Prop_lut4_I3_O)        0.303    20.943 r  processor/registers/registers[0][0][4]_i_2_comp/O
                         net (fo=1, routed)           0.635    21.578    processor/registers/registers[0][0][4]_i_2_n_0_repN
    SLICE_X29Y47         LUT6 (Prop_lut6_I5_O)        0.124    21.702 r  processor/registers/registers[0][0][4]_i_1_comp/O
                         net (fo=5, routed)           2.222    23.925    processor/registers/alu_op_reg[0][1]
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.973    -0.861    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.100    -0.761 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.757    -0.004    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.087 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          1.449     1.537    processor/registers/proc_clk_BUFG
    SLICE_X30Y49         FDCE                                         r  processor/registers/registers_reg[0][0][4]/C

Slack:                    inf
  Source:                 processor/registers/Data1_reg[2][4]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[52][0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.620ns  (logic 4.607ns (19.505%)  route 19.013ns (80.495%))
  Logic Levels:           21  (CARRY4=6 LDCE=1 LUT2=2 LUT3=2 LUT4=4 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         LDCE                         0.000     0.000 r  processor/registers/Data1_reg[2][4]/G
    SLICE_X31Y37         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  processor/registers/Data1_reg[2][4]/Q
                         net (fo=3, routed)           4.471     5.232    processor/registers/IP_reg_reg[6]_1[4]
    SLICE_X23Y39         LUT5 (Prop_lut5_I4_O)        0.124     5.356 r  processor/registers/memory[9][0][6]_i_2/O
                         net (fo=73, routed)          0.964     6.320    processor/registers/freeze_reg_11
    SLICE_X23Y39         LUT3 (Prop_lut3_I1_O)        0.124     6.444 r  processor/registers/tx_data[6]_i_8/O
                         net (fo=44, routed)          1.407     7.851    processor/memory/tx_data_reg[3]_1
    SLICE_X25Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.975 r  processor/memory/memory[0][2][0]_i_4/O
                         net (fo=1, routed)           0.948     8.923    processor/memory/memory[0][2][0]_i_4_n_0
    SLICE_X25Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.047 r  processor/memory/memory[0][2][0]_i_3/O
                         net (fo=4, routed)           0.878     9.924    processor/id/proc_override_mem_read_data[2][0]
    SLICE_X26Y40         LUT6 (Prop_lut6_I2_O)        0.124    10.048 r  processor/id/memory[0][2][1]_i_13/O
                         net (fo=6, routed)           0.631    10.679    processor/id/alu_B[2]_8[0]
    SLICE_X27Y42         LUT2 (Prop_lut2_I0_O)        0.124    10.803 r  processor/id/memory[0][2][1]_i_12/O
                         net (fo=6, routed)           0.604    11.407    processor/id/memory[0][2][1]_i_14_0
    SLICE_X26Y44         LUT4 (Prop_lut4_I3_O)        0.124    11.531 r  processor/id/memory[0][2][1]_i_9_comp_1_rewire/O
                         net (fo=1, routed)           0.851    12.382    processor/alu/add/memory[0][2][1]_i_11_0_repN_1_alias
    SLICE_X25Y42         LUT4 (Prop_lut4_I3_O)        0.124    12.506 r  processor/alu/add/memory[0][2][1]_i_4_comp_rewire/O
                         net (fo=1, routed)           0.000    12.506    processor/id/S[3]
    SLICE_X25Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.907 r  processor/id/memory_reg[0][2][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.907    processor/id/memory_reg[0][2][1]_i_2_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.021 r  processor/id/registers_reg[0][2][6]_i_3/CO[3]
                         net (fo=3, routed)           1.575    14.596    processor/id/registers_reg[0][2][6]_i_3_n_0
    SLICE_X26Y43         LUT6 (Prop_lut6_I0_O)        0.124    14.720 r  processor/id/registers[0][2][4]_i_2/O
                         net (fo=4, routed)           0.994    15.714    processor/registers/memory_reg[0][1][2]_i_3_0
    SLICE_X27Y43         LUT2 (Prop_lut2_I1_O)        0.124    15.838 r  processor/registers/memory[0][1][2]_i_12/O
                         net (fo=1, routed)           0.000    15.838    processor/registers/memory[0][1][2]_i_12_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.370 r  processor/registers/memory_reg[0][1][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.370    processor/registers/memory_reg[0][1][2]_i_3_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.484 r  processor/registers/registers_reg[0][1][6]_i_2/CO[3]
                         net (fo=4, routed)           1.679    18.163    processor/registers/registers_reg[0][1][6]_i_2_n_0
    SLICE_X27Y46         LUT4 (Prop_lut4_I2_O)        0.124    18.287 r  processor/registers/memory[0][1][2]_i_4_comp_1/O
                         net (fo=1, routed)           0.635    18.921    processor/registers/memory[0][1][2]_i_4_n_0_repN_1
    SLICE_X27Y48         LUT4 (Prop_lut4_I3_O)        0.124    19.045 r  processor/registers/memory[0][0][1]_i_12_comp/O
                         net (fo=1, routed)           0.000    19.045    processor/registers/memory[0][0][1]_i_12_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.577 r  processor/registers/memory_reg[0][0][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.577    processor/registers/memory_reg[0][0][1]_i_3_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.816 r  processor/registers/registers_reg[0][0][6]_i_3/O[2]
                         net (fo=6, routed)           1.095    20.912    processor/registers/registers_reg[0][0][6]_i_3_n_5
    SLICE_X24Y45         LUT5 (Prop_lut5_I4_O)        0.302    21.214 r  processor/registers/registers[0][0][5]_i_1_comp/O
                         net (fo=1, routed)           0.581    21.795    io_cont/alu_op_reg[0][2]_repN_alias
    SLICE_X24Y47         LUT3 (Prop_lut3_I1_O)        0.124    21.919 r  io_cont/memory[0][0][5]_i_1_comp/O
                         net (fo=100, routed)         1.701    23.620    processor/memory/D[5]
    SLICE_X15Y49         FDRE                                         r  processor/memory/memory_reg[52][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -4.506 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -2.925    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.443    -1.390    processor/memory/clk_50Mhz
    SLICE_X15Y49         FDRE                                         r  processor/memory/memory_reg[52][0][5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_output_data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.460ns  (logic 0.178ns (38.735%)  route 0.282ns (61.265%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         LDCE                         0.000     0.000 r  uart_output_data_reg[6]/G
    SLICE_X32Y33         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[6]/Q
                         net (fo=1, routed)           0.282     0.460    uart_controller/tx_data_reg[7]_0[6]
    SLICE_X36Y30         FDRE                                         r  uart_controller/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.853    -0.740    uart_controller/clk_50Mhz
    SLICE_X36Y30         FDRE                                         r  uart_controller/tx_data_reg[6]/C

Slack:                    inf
  Source:                 uart_output_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.158ns (33.457%)  route 0.314ns (66.543%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y32         LDCE                         0.000     0.000 r  uart_output_data_reg[1]/G
    SLICE_X33Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[1]/Q
                         net (fo=1, routed)           0.314     0.472    uart_controller/tx_data_reg[7]_0[1]
    SLICE_X34Y30         FDRE                                         r  uart_controller/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.853    -0.740    uart_controller/clk_50Mhz
    SLICE_X34Y30         FDRE                                         r  uart_controller/tx_data_reg[1]/C

Slack:                    inf
  Source:                 uart_output_data_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.496ns  (logic 0.158ns (31.830%)  route 0.338ns (68.170%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         LDCE                         0.000     0.000 r  uart_output_data_reg[4]/G
    SLICE_X34Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[4]/Q
                         net (fo=1, routed)           0.338     0.496    uart_controller/tx_data_reg[7]_0[4]
    SLICE_X34Y31         FDRE                                         r  uart_controller/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    uart_controller/clk_50Mhz
    SLICE_X34Y31         FDRE                                         r  uart_controller/tx_data_reg[4]/C

Slack:                    inf
  Source:                 uart_output_data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.507ns  (logic 0.178ns (35.141%)  route 0.329ns (64.859%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         LDCE                         0.000     0.000 r  uart_output_data_reg[0]/G
    SLICE_X32Y33         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[0]/Q
                         net (fo=1, routed)           0.329     0.507    uart_controller/tx_data_reg[7]_0[0]
    SLICE_X34Y30         FDRE                                         r  uart_controller/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.853    -0.740    uart_controller/clk_50Mhz
    SLICE_X34Y30         FDRE                                         r  uart_controller/tx_data_reg[0]/C

Slack:                    inf
  Source:                 uart_output_data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.523ns  (logic 0.178ns (34.066%)  route 0.345ns (65.934%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         LDCE                         0.000     0.000 r  uart_output_data_reg[7]/G
    SLICE_X28Y32         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[7]/Q
                         net (fo=1, routed)           0.345     0.523    uart_controller/tx_data_reg[7]_0[7]
    SLICE_X36Y30         FDRE                                         r  uart_controller/tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.853    -0.740    uart_controller/clk_50Mhz
    SLICE_X36Y30         FDRE                                         r  uart_controller/tx_data_reg[7]/C

Slack:                    inf
  Source:                 uart_output_data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.525ns  (logic 0.178ns (33.885%)  route 0.347ns (66.115%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         LDCE                         0.000     0.000 r  uart_output_data_reg[5]/G
    SLICE_X32Y33         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[5]/Q
                         net (fo=1, routed)           0.347     0.525    uart_controller/tx_data_reg[7]_0[5]
    SLICE_X36Y31         FDRE                                         r  uart_controller/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    uart_controller/clk_50Mhz
    SLICE_X36Y31         FDRE                                         r  uart_controller/tx_data_reg[5]/C

Slack:                    inf
  Source:                 uart_output_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.178ns (32.965%)  route 0.362ns (67.035%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         LDCE                         0.000     0.000 r  uart_output_data_reg[2]/G
    SLICE_X32Y33         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[2]/Q
                         net (fo=1, routed)           0.362     0.540    uart_controller/tx_data_reg[7]_0[2]
    SLICE_X34Y30         FDRE                                         r  uart_controller/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.853    -0.740    uart_controller/clk_50Mhz
    SLICE_X34Y30         FDRE                                         r  uart_controller/tx_data_reg[2]/C

Slack:                    inf
  Source:                 uart_output_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.551ns  (logic 0.178ns (32.293%)  route 0.373ns (67.707%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         LDCE                         0.000     0.000 r  uart_output_data_reg[3]/G
    SLICE_X28Y32         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[3]/Q
                         net (fo=1, routed)           0.373     0.551    uart_controller/tx_data_reg[7]_0[3]
    SLICE_X34Y31         FDRE                                         r  uart_controller/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.854    -0.739    uart_controller/clk_50Mhz
    SLICE_X34Y31         FDRE                                         r  uart_controller/tx_data_reg[3]/C

Slack:                    inf
  Source:                 processor/id/alu_op_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/registers_reg[1][0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.203ns (35.560%)  route 0.368ns (64.440%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         LDCE                         0.000     0.000 r  processor/id/alu_op_reg[0]/G
    SLICE_X33Y36         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/alu_op_reg[0]/Q
                         net (fo=41, routed)          0.368     0.526    processor/registers/registers_reg[0][0][6]_i_3_0[0]
    SLICE_X33Y39         LUT3 (Prop_lut3_I1_O)        0.045     0.571 r  processor/registers/registers[0][0][0]_i_1/O
                         net (fo=2, routed)           0.000     0.571    processor/registers/reg_writeData[0]_11[0]
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        1.106    -0.486    io_cont/CLK
    SLICE_X15Y46         LUT2 (Prop_lut2_I0_O)        0.056    -0.430 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.428    -0.003    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.026 r  proc_clk_BUFG_inst/O
                         net (fo=68, routed)          0.833     0.859    processor/registers/proc_clk_BUFG
    SLICE_X33Y39         FDCE                                         r  processor/registers/registers_reg[1][0][0]/C

Slack:                    inf
  Source:                 processor/id/alu_op_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[92][2][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50Mhz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=19.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.203ns (29.908%)  route 0.476ns (70.092%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.915ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.491ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         LDCE                         0.000     0.000 r  processor/id/alu_op_reg[0]/G
    SLICE_X33Y36         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/alu_op_reg[0]/Q
                         net (fo=41, routed)          0.289     0.447    processor/id/Q[0]
    SLICE_X29Y39         LUT5 (Prop_lut5_I1_O)        0.045     0.492 r  processor/id/memory[0][2][1]_i_1/O
                         net (fo=100, routed)         0.187     0.679    processor/memory/memory_reg[99][2][6]_0[1]
    SLICE_X27Y37         FDRE                                         r  processor/memory/memory_reg[92][2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50Mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    instance_name/inst/clk_50Mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  instance_name/inst/clkout1_buf/O
                         net (fo=2284, routed)        0.830    -0.763    processor/memory/clk_50Mhz
    SLICE_X27Y37         FDRE                                         r  processor/memory/memory_reg[92][2][1]/C





