\hypertarget{_w_r_e_b_test_8py}{}\section{W\+R\+E\+B\+Test.\+py File Reference}
\label{_w_r_e_b_test_8py}\index{W\+R\+E\+B\+Test.\+py@{W\+R\+E\+B\+Test.\+py}}


Suite of tests for the W\+R\+EB controller board.  


\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
class \hyperlink{class_w_r_e_b_test_1_1_jython_interface}{W\+R\+E\+B\+Test.\+Jython\+Interface}
\begin{DoxyCompactList}\small\item\em Some hacky workarounds to clean up the limited communication with the Jython interface. \end{DoxyCompactList}\item 
class \hyperlink{class_w_r_e_b_test_1_1_idle_current_consumption}{W\+R\+E\+B\+Test.\+Idle\+Current\+Consumption}
\begin{DoxyCompactList}\small\item\em Test for idle current consumption in the W\+R\+EB board. \end{DoxyCompactList}\item 
class \hyperlink{class_w_r_e_b_test_1_1_channel_test}{W\+R\+E\+B\+Test.\+Channel\+Test}
\begin{DoxyCompactList}\small\item\em Tests number of communicable channels available to the board. \end{DoxyCompactList}\item 
class \hyperlink{class_w_r_e_b_test_1_1_a_s_p_i_ccomms_test}{W\+R\+E\+B\+Test.\+A\+S\+P\+I\+Ccomms\+Test}
\begin{DoxyCompactList}\small\item\em Tests that the board can communicate with the A\+S\+P\+I\+CS. \end{DoxyCompactList}\item 
class \hyperlink{class_w_r_e_b_test_1_1_c_s_gate}{W\+R\+E\+B\+Test.\+C\+S\+Gate}
\begin{DoxyCompactList}\small\item\em Tests the current source gate. \end{DoxyCompactList}\item 
class \hyperlink{class_w_r_e_b_test_1_1_p_c_k_rails}{W\+R\+E\+B\+Test.\+P\+C\+K\+Rails}
\begin{DoxyCompactList}\small\item\em Test the parallel clock rail performance. \end{DoxyCompactList}\item 
class \hyperlink{class_w_r_e_b_test_1_1_s_c_k_rails}{W\+R\+E\+B\+Test.\+S\+C\+K\+Rails}
\begin{DoxyCompactList}\small\item\em Tests the serial clock rail performance. \end{DoxyCompactList}\item 
class \hyperlink{class_w_r_e_b_test_1_1_s_c_k_rails_diverging}{W\+R\+E\+B\+Test.\+S\+C\+K\+Rails\+Diverging}
\begin{DoxyCompactList}\small\item\em Test the serial clock rail performance with a diverging voltage pattern. \end{DoxyCompactList}\item 
class \hyperlink{class_w_r_e_b_test_1_1_r_g_rails}{W\+R\+E\+B\+Test.\+R\+G\+Rails}
\begin{DoxyCompactList}\small\item\em Tests the reset gate rail performance. \end{DoxyCompactList}\item 
class \hyperlink{class_w_r_e_b_test_1_1_r_g_rails_diverging}{W\+R\+E\+B\+Test.\+R\+G\+Rails\+Diverging}
\begin{DoxyCompactList}\small\item\em Tests the reset gate rail performance with a diverging voltage pattern. \end{DoxyCompactList}\item 
class \hyperlink{class_w_r_e_b_test_1_1_o_g_bias}{W\+R\+E\+B\+Test.\+O\+G\+Bias}
\begin{DoxyCompactList}\small\item\em Tests the output gate performance. \end{DoxyCompactList}\item 
class \hyperlink{class_w_r_e_b_test_1_1_o_d_bias}{W\+R\+E\+B\+Test.\+O\+D\+Bias}
\begin{DoxyCompactList}\small\item\em Tests the output drain performance. \end{DoxyCompactList}\item 
class \hyperlink{class_w_r_e_b_test_1_1_g_d_bias}{W\+R\+E\+B\+Test.\+G\+D\+Bias}
\begin{DoxyCompactList}\small\item\em Tests the guard drain performance. \end{DoxyCompactList}\item 
class \hyperlink{class_w_r_e_b_test_1_1_r_d_bias}{W\+R\+E\+B\+Test.\+R\+D\+Bias}
\begin{DoxyCompactList}\small\item\em Tests the reset drain performance. \end{DoxyCompactList}\item 
class \hyperlink{class_w_r_e_b_test_1_1_temperature_logging}{W\+R\+E\+B\+Test.\+Temperature\+Logging}
\begin{DoxyCompactList}\small\item\em Requests temperature logs for W\+R\+E\+B.\+Temp(1-\/6) and C\+CD since the test started from the board\textquotesingle{}s database. \end{DoxyCompactList}\item 
class \hyperlink{class_w_r_e_b_test_1_1_a_s_p_i_c_noise}{W\+R\+E\+B\+Test.\+A\+S\+P\+I\+C\+Noise}
\begin{DoxyCompactList}\small\item\em Measure noise distribution in A\+S\+P\+I\+Cs for the unclamped, clamped, and reset cases. \end{DoxyCompactList}\item 
class \hyperlink{class_w_r_e_b_test_1_1_summary}{W\+R\+E\+B\+Test.\+Summary}
\begin{DoxyCompactList}\small\item\em \hyperlink{class_w_r_e_b_test_1_1_summary}{Summary} object containing the needed information for the cover page. \end{DoxyCompactList}\item 
class \hyperlink{class_w_r_e_b_test_1_1_functional_test}{W\+R\+E\+B\+Test.\+Functional\+Test}
\begin{DoxyCompactList}\small\item\em Runs the functional testing suite. \end{DoxyCompactList}\item 
class \hyperlink{class_w_r_e_b_test_1_1_g_u_i}{W\+R\+E\+B\+Test.\+G\+UI}
\begin{DoxyCompactList}\small\item\em Dialog-\/based \hyperlink{class_w_r_e_b_test_1_1_g_u_i}{G\+UI} for displaying test progress and navigating options. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
def \hyperlink{_w_r_e_b_test_8py_a6e2b3326b0377d9631605fe89e91c890}{W\+R\+E\+B\+Test.\+reset\+Settings} ()
\begin{DoxyCompactList}\small\item\em Reset the board settings for use in between tests. \end{DoxyCompactList}\item 
def \hyperlink{_w_r_e_b_test_8py_abc7cd7c86faa6126711ebd4b5242f794}{W\+R\+E\+B\+Test.\+exit\+Script} ()
\begin{DoxyCompactList}\small\item\em Reset settings and exit. \end{DoxyCompactList}\item 
def \hyperlink{_w_r_e_b_test_8py_a0806fdf61e3889ec1967d3c834800adb}{W\+R\+E\+B\+Test.\+volts\+To\+Rail\+D\+AC} (V, rf, ri)
\begin{DoxyCompactList}\small\item\em Given a voltage, return a pair of voltage, shift D\+AC values. \end{DoxyCompactList}\item 
def \hyperlink{_w_r_e_b_test_8py_a16558115ec6d6bb08bf67247f28ea9d7}{W\+R\+E\+B\+Test.\+set\+R\+G\+Rail\+Voltage} (lowV, highV, rf=49.\+9, ri=20.\+0)
\begin{DoxyCompactList}\small\item\em Set the voltage for the RG rail system. \end{DoxyCompactList}\item 
def \hyperlink{_w_r_e_b_test_8py_ab4c15fe1ef1c32c678920f13389d0392}{W\+R\+E\+B\+Test.\+set\+S\+C\+K\+Rail\+Voltage} (lowV, highV, rf=49.\+9, ri=20.\+0)
\begin{DoxyCompactList}\small\item\em Set the voltage for the S\+CK rail system. \end{DoxyCompactList}\item 
def \hyperlink{_w_r_e_b_test_8py_ad2a0aa10dfce2ada829ac903539e5075}{W\+R\+E\+B\+Test.\+convert} (value, type\+\_\+)
\begin{DoxyCompactList}\small\item\em Converts a value to the specified type. \end{DoxyCompactList}\item 
def \hyperlink{_w_r_e_b_test_8py_a49d73de2edbd5f06016c586eeaea0280}{W\+R\+E\+B\+Test.\+printv} (string)
\begin{DoxyCompactList}\small\item\em Print if verbose is enabled. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Suite of tests for the W\+R\+EB controller board. 

This program communicates directly with the Jython interpreter to manipulate the board, so it does not need to be loaded into the Jython exectuor.

External dependencies\+:
\begin{DoxyItemize}
\item astropy
\item numpy
\item matplotlib
\end{DoxyItemize}

To run\+:
\begin{DoxyItemize}
\item Ensure Jython console is running (./\+Jython\+Console or the bootstrapper program)
\item Ensure cr\+Run.\+sh is running
\item Ensure D\+A\+Cs are loaded in the C\+CS console
\item \char`\"{}python W\+R\+E\+B\+Test.\+py \mbox{[}options\mbox{]}\char`\"{} Initial crashing yielding a Value\+Error is likely due to a cr\+Run or Jython\+Console crashing or not being loaded.
\end{DoxyItemize}

Tests are structured as classes with four required methods\+:
\begin{DoxyItemize}
\item {\bfseries init} sets initial variables; minimum required variables are self.\+title and self.\+status.
\item run\+Test is the body of the tests, running the code to execute the tests and storing the results to state variables.
\item summarize writes summary information to the summary object passed to it; this is used in generating the cover page.
\item report writes the portion of the pdf report that the test is responsible for. Tests are executed from a list of test objects defined in Functional\+Test(). 
\end{DoxyItemize}

\subsection{Function Documentation}
\index{W\+R\+E\+B\+Test.\+py@{W\+R\+E\+B\+Test.\+py}!convert@{convert}}
\index{convert@{convert}!W\+R\+E\+B\+Test.\+py@{W\+R\+E\+B\+Test.\+py}}
\subsubsection[{\texorpdfstring{convert(value, type\+\_\+)}{convert(value, type_)}}]{\setlength{\rightskip}{0pt plus 5cm}def W\+R\+E\+B\+Test.\+convert (
\begin{DoxyParamCaption}
\item[{}]{value, }
\item[{}]{type\+\_\+}
\end{DoxyParamCaption}
)}\hypertarget{_w_r_e_b_test_8py_file_ad2a0aa10dfce2ada829ac903539e5075}{}\label{_w_r_e_b_test_8py_file_ad2a0aa10dfce2ada829ac903539e5075}


Converts a value to the specified type. 


\begin{DoxyParams}{Parameters}
{\em value} & Value to be converted \\
\hline
{\em type\+\_\+} & Type to convert to. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Converted value 
\end{DoxyReturn}
\index{W\+R\+E\+B\+Test.\+py@{W\+R\+E\+B\+Test.\+py}!exit\+Script@{exit\+Script}}
\index{exit\+Script@{exit\+Script}!W\+R\+E\+B\+Test.\+py@{W\+R\+E\+B\+Test.\+py}}
\subsubsection[{\texorpdfstring{exit\+Script()}{exitScript()}}]{\setlength{\rightskip}{0pt plus 5cm}def W\+R\+E\+B\+Test.\+exit\+Script (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{_w_r_e_b_test_8py_file_abc7cd7c86faa6126711ebd4b5242f794}{}\label{_w_r_e_b_test_8py_file_abc7cd7c86faa6126711ebd4b5242f794}


Reset settings and exit. 

Usually catches $^\wedge$C. \index{W\+R\+E\+B\+Test.\+py@{W\+R\+E\+B\+Test.\+py}!printv@{printv}}
\index{printv@{printv}!W\+R\+E\+B\+Test.\+py@{W\+R\+E\+B\+Test.\+py}}
\subsubsection[{\texorpdfstring{printv(string)}{printv(string)}}]{\setlength{\rightskip}{0pt plus 5cm}def W\+R\+E\+B\+Test.\+printv (
\begin{DoxyParamCaption}
\item[{}]{string}
\end{DoxyParamCaption}
)}\hypertarget{_w_r_e_b_test_8py_file_a49d73de2edbd5f06016c586eeaea0280}{}\label{_w_r_e_b_test_8py_file_a49d73de2edbd5f06016c586eeaea0280}


Print if verbose is enabled. 

\index{W\+R\+E\+B\+Test.\+py@{W\+R\+E\+B\+Test.\+py}!reset\+Settings@{reset\+Settings}}
\index{reset\+Settings@{reset\+Settings}!W\+R\+E\+B\+Test.\+py@{W\+R\+E\+B\+Test.\+py}}
\subsubsection[{\texorpdfstring{reset\+Settings()}{resetSettings()}}]{\setlength{\rightskip}{0pt plus 5cm}def W\+R\+E\+B\+Test.\+reset\+Settings (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{_w_r_e_b_test_8py_file_a6e2b3326b0377d9631605fe89e91c890}{}\label{_w_r_e_b_test_8py_file_a6e2b3326b0377d9631605fe89e91c890}


Reset the board settings for use in between tests. 

\index{W\+R\+E\+B\+Test.\+py@{W\+R\+E\+B\+Test.\+py}!set\+R\+G\+Rail\+Voltage@{set\+R\+G\+Rail\+Voltage}}
\index{set\+R\+G\+Rail\+Voltage@{set\+R\+G\+Rail\+Voltage}!W\+R\+E\+B\+Test.\+py@{W\+R\+E\+B\+Test.\+py}}
\subsubsection[{\texorpdfstring{set\+R\+G\+Rail\+Voltage(low\+V, high\+V, rf=49.\+9, ri=20.\+0)}{setRGRailVoltage(lowV, highV, rf=49.9, ri=20.0)}}]{\setlength{\rightskip}{0pt plus 5cm}def W\+R\+E\+B\+Test.\+set\+R\+G\+Rail\+Voltage (
\begin{DoxyParamCaption}
\item[{}]{lowV, }
\item[{}]{highV, }
\item[{}]{rf = {\ttfamily 49.9}, }
\item[{}]{ri = {\ttfamily 20.0}}
\end{DoxyParamCaption}
)}\hypertarget{_w_r_e_b_test_8py_file_a16558115ec6d6bb08bf67247f28ea9d7}{}\label{_w_r_e_b_test_8py_file_a16558115ec6d6bb08bf67247f28ea9d7}


Set the voltage for the RG rail system. 


\begin{DoxyParams}{Parameters}
{\em lowV} & Desired lower rail voltage. \\
\hline
{\em highV} & Desired upper rail voltage \\
\hline
{\em rf} & Optional op-\/amp Rf, defaults to 49.\+9 Ohm. \\
\hline
{\em ri} & Optional op-\/amp Ri, defaults to 20.\+0 Ohm. \\
\hline
\end{DoxyParams}
\index{W\+R\+E\+B\+Test.\+py@{W\+R\+E\+B\+Test.\+py}!set\+S\+C\+K\+Rail\+Voltage@{set\+S\+C\+K\+Rail\+Voltage}}
\index{set\+S\+C\+K\+Rail\+Voltage@{set\+S\+C\+K\+Rail\+Voltage}!W\+R\+E\+B\+Test.\+py@{W\+R\+E\+B\+Test.\+py}}
\subsubsection[{\texorpdfstring{set\+S\+C\+K\+Rail\+Voltage(low\+V, high\+V, rf=49.\+9, ri=20.\+0)}{setSCKRailVoltage(lowV, highV, rf=49.9, ri=20.0)}}]{\setlength{\rightskip}{0pt plus 5cm}def W\+R\+E\+B\+Test.\+set\+S\+C\+K\+Rail\+Voltage (
\begin{DoxyParamCaption}
\item[{}]{lowV, }
\item[{}]{highV, }
\item[{}]{rf = {\ttfamily 49.9}, }
\item[{}]{ri = {\ttfamily 20.0}}
\end{DoxyParamCaption}
)}\hypertarget{_w_r_e_b_test_8py_file_ab4c15fe1ef1c32c678920f13389d0392}{}\label{_w_r_e_b_test_8py_file_ab4c15fe1ef1c32c678920f13389d0392}


Set the voltage for the S\+CK rail system. 


\begin{DoxyParams}{Parameters}
{\em lowV} & Desired lower rail voltage. \\
\hline
{\em highV} & Desired upper rail voltage \\
\hline
{\em rf} & Optional op-\/amp Rf, defaults to 49.\+9 Ohm. \\
\hline
{\em ri} & Optional op-\/amp Ri, defaults to 20.\+0 Ohm. \\
\hline
\end{DoxyParams}
\index{W\+R\+E\+B\+Test.\+py@{W\+R\+E\+B\+Test.\+py}!volts\+To\+Rail\+D\+AC@{volts\+To\+Rail\+D\+AC}}
\index{volts\+To\+Rail\+D\+AC@{volts\+To\+Rail\+D\+AC}!W\+R\+E\+B\+Test.\+py@{W\+R\+E\+B\+Test.\+py}}
\subsubsection[{\texorpdfstring{volts\+To\+Rail\+D\+A\+C(\+V, rf, ri)}{voltsToRailDAC(V, rf, ri)}}]{\setlength{\rightskip}{0pt plus 5cm}def W\+R\+E\+B\+Test.\+volts\+To\+Rail\+D\+AC (
\begin{DoxyParamCaption}
\item[{}]{V, }
\item[{}]{rf, }
\item[{}]{ri}
\end{DoxyParamCaption}
)}\hypertarget{_w_r_e_b_test_8py_file_a0806fdf61e3889ec1967d3c834800adb}{}\label{_w_r_e_b_test_8py_file_a0806fdf61e3889ec1967d3c834800adb}


Given a voltage, return a pair of voltage, shift D\+AC values. 


\begin{DoxyParams}{Parameters}
{\em V} & Desired output voltage \\
\hline
{\em rf} & Op-\/amp Rf \\
\hline
{\em ri} & Op-\/amp Ri \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
(voltage, shift voltage) 
\end{DoxyReturn}
