#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: C:\pango\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19045
#Hostname: QA3JPRE
Generated by Fabric Compiler (version 2020.3 build 62942) at Fri Jul  5 01:24:17 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'divadf2/clk_out_ce_mux[0]/gateop_perm/L1' to: 'divadf2/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devDL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L0' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'divadf2/clk_out_ce_mux[0]/gateop_perm/L1' to: 'divadf2/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devDL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L0' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'divadf2/clk_out_ce_mux[0]/gateop_perm/L1' to: 'divadf2/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devDL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L0' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'divadf2/clk_out_ce_mux[0]/gateop_perm/L1' to: 'divadf2/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devDL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L0' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'divadf2/clk_out_ce_mux[0]/gateop_perm/L1' to: 'divadf2/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devDL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L0' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'divadf2/clk_out_ce_mux[0]/gateop_perm/L1' to: 'divadf2/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devDL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L0' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'divadf2/clk_out_ce_mux[0]/gateop_perm/L1' to: 'divadf2/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devDL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L0' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L1->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'divadf2/clk_out_ce_mux[0]/gateop_perm/L1' to: 'divadf2/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devDL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf2/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L0' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devDL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'ad_delay/EN/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L4' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devDL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'ad_delay/EN/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L4' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devDL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'ad_delay/EN/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L4' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devDL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'ad_delay/EN/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L4' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devDL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'ad_delay/EN/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L4' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devDL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'ad_delay/EN/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L4' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devDL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'ad_delay/EN/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L4' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L4->Z' of 'gopLUT5|devDL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'ad_delay/EN/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L4' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L3' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devDL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L2' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L3' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devDL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L2' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L3' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devDL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L2' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L3' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devDL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L2' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L3' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devDL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L2' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L3' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devDL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L2' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L3' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devDL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L2' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'L3->Z' of 'gopLUT5|devBL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'divadf/clk_out_ce_mux[0]/gateop_perm/L3' to: 'divadf/clk_out_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devDL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'divadf/clk_out/Q[0]_Inferred'  from 'trans/N36[0]_2/gateop_perm/L2' to: 'trans/N36[0]_2/gateop_perm/Z'
C: STA-3003: The timing arc 'I01->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH6"|"ARITH6"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I01' to: 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cout'
C: STA-3003: The timing arc 'Cin->Cout' of 'gopAQ|devCLCQ|"TRUE"|"ARITH"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/Cin' to: 'f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/Cout'
C: STA-3003: The timing arc 'Cin->Y' of 'gopAQ|devCLCQ|"TRUE"|"ARITH"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/Cin' to: 'f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/Y'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'Cin->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'Cin->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cin' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'I01->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH6"|"ARITH6"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I01' to: 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Y0'
C: STA-3003: The timing arc 'I11->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH6"|"ARITH6"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I11' to: 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I11->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH6"|"ARITH6"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I11' to: 'f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Y1'
C: STA-3003: The timing arc 'I03->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I03->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Y0' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y0'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3003: The timing arc 'I13->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I13->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"LOCAL"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I03->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Y0' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y0'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3003: The timing arc 'I13->Cout' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I13->Y1' of 'gopA2Q2|devABLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/I13' to: 'f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3003: The timing arc 'I03->Cout' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3003: The timing arc 'I03->Y1' of 'gopA2Q2|devCDLCQQ|"TRUE"|"ARITH"|"ARITH"|"FX"|"FX"|"LOCAL"|"CHAIN"|"FALSE"|"FALSE"|"TRUE"|"UNUSED"|"USED"|"ASYNC"|"RESET"|"RESET"' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'f_measure/gate/Q[0]_Inferred'  from 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/I03' to: 'f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y1'
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/Y from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y0 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Y1 from different propagation path.
C: STA-3004: Clock 'f_measure/gate/Q[0]_Inferred' converges at the same node f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout from different propagation path.
Check timing ...
C: STA-3011: Clock pin 'ad_delay/EN/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[1]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[3]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[5]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[7]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[9]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[11]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[13]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[15]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[17]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[19]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[21]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[23]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[25]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[27]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[29]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[31]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[33]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[35]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[37]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[39]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[41]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[43]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[45]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[47]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[49]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[51]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[53]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[55]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[57]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[59]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[61]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'ad_delay/cnt_0[63]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'csget/spi_cs_r0/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'csget/spi_cs_r1/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/clk_out/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[1]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[3]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[5]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[7]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[9]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[11]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[13]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[15]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[17]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[19]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[21]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[23]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[25]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[27]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[29]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf/cnt[31]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/clk_out/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/cnt[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/cnt[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/cnt[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/cnt[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/cnt[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/cnt[5]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/cnt[6]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/cnt[7]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'divadf2/cnt[8]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[1]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[3]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[5]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[7]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[9]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[11]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[13]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[15]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[17]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[19]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[21]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[23]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[25]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[27]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[29]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/cnt_gate[31]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'f_measure/gate/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_rempty/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[1]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[3]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[5]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[7]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rbin[9]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[5]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[6]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[7]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[8]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rptr[9]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[8]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[9]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[10]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[11]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr1[12]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[8]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[9]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[10]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[11]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/rwptr2[12]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]' (gopDRM.CLKB[0]) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[2]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[3]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[4]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[5]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[6]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[7]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[8]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[9]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[10]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[11]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[12]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[13]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[14]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[15]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[16]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[17]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[18]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[19]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[20]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[21]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[22]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[23]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[24]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[25]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[26]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[27]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[28]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[29]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[30]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[31]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[32]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[33]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[34]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[35]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[36]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[37]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[38]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[39]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[40]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[41]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[42]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[43]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[44]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[45]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[46]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[47]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[48]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[49]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[50]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[51]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[52]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[53]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[54]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[55]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[56]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[57]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[58]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[59]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[60]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[61]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[62]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/rd_dout[63]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/wr_flag_ce/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/wr_flag_cp/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fifo/wr_flag_sel/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/fifo_rd_rst/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/flag/opit_0/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[5]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[6]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[7]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'fiforst/num[8]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[1]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[3]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[5]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[7]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/cnt[9]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/flag_f/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[0]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[1]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[2]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[3]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[4]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[5]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[6]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[7]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[8]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[9]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[10]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[11]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[12]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[13]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[14]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[15]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[16]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[17]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[18]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[19]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[20]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[21]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[22]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[23]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[24]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[25]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[26]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[27]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[28]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[29]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[30]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[31]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[32]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[33]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[34]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[35]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[36]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[37]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[38]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[39]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[40]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[41]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[42]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[43]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[44]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[45]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[46]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[47]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[48]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[49]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[50]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[51]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[52]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[53]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[54]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[55]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[56]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[57]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[58]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[59]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[60]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[61]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[62]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'mux/out[63]/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[1]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[3]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[5]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/cnt_txbit[7]/opit_0_inv_A2Q21/CLK' (gopA2Q2.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/spi_miso/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/spi_sync[0]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/spi_sync[1]/opit_0_inv/CLK' (gopQ.CLK) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'spi_slave/tx_flag/opit_0_inv_L5Q_perm/CLK' (gopL5Q.CLK) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'LEDTEST' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_clk2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'adc_data_reve[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'miso_o' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'test' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'adc_data1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data1[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'adc_data2[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'cs_n_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'fifo_rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'mosi_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sclk_i' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Fri Jul  5 01:24:22 2024
| Design       : top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 divadf2/clk_out/Q[0]_Inferred
                          1000.000     {0 500}        Declared                57           3  {divadf2/clk_out/opit_0_inv/Q}
 ad_delay/EN/Q[0]_Inferred
                          1000.000     {0 500}        Declared                57           3  {ad_delay/EN/opit_0_inv/Q}
 divadf/clk_out/Q[0]_Inferred
                          1000.000     {0 500}        Declared                57           3  {divadf/clk_out/opit_0_inv/Q}
 clk_fx_Inferred          1000.000     {0 500}        Declared                16           0  {clk_fx}
 f_measure/gate/Q[0]_Inferred
                          1000.000     {0 500}        Declared                31           0  {f_measure/gate/opit_0_inv/Q}
 sys_clk_Inferred         1000.000     {0 500}        Declared                 2           1  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               divadf2/clk_out/Q[0]_Inferred           
 Inferred_clock_group_0        asynchronous               ad_delay/EN/Q[0]_Inferred               
 Inferred_clock_group_1        asynchronous               divadf/clk_out/Q[0]_Inferred            
 Inferred_clock_group_2        asynchronous               clk_fx_Inferred                         
 Inferred_clock_group_3        asynchronous               f_measure/gate/Q[0]_Inferred            
 Inferred_clock_group_6        asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 divadf2/clk_out/Q[0]_Inferred
                              1.000 MHz     133.923 MHz       1000.000          7.467        992.533
 ad_delay/EN/Q[0]_Inferred
                              1.000 MHz     133.923 MHz       1000.000          7.467        992.533
 divadf/clk_out/Q[0]_Inferred
                              1.000 MHz     133.923 MHz       1000.000          7.467        992.533
 clk_fx_Inferred              1.000 MHz     387.447 MHz       1000.000          2.581        997.419
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf2/clk_out/Q[0]_Inferred
                        divadf2/clk_out/Q[0]_Inferred
                                                   992.533       0.000              0            145
 ad_delay/EN/Q[0]_Inferred
                        ad_delay/EN/Q[0]_Inferred
                                                   992.533       0.000              0            145
 divadf/clk_out/Q[0]_Inferred
                        divadf/clk_out/Q[0]_Inferred
                                                   992.533       0.000              0            145
 clk_fx_Inferred        clk_fx_Inferred            997.419       0.000              0             47
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf2/clk_out/Q[0]_Inferred
                        divadf2/clk_out/Q[0]_Inferred
                                                    -0.024      -0.045              4            145
 ad_delay/EN/Q[0]_Inferred
                        ad_delay/EN/Q[0]_Inferred
                                                    -0.024      -0.045              4            145
 divadf/clk_out/Q[0]_Inferred
                        divadf/clk_out/Q[0]_Inferred
                                                    -0.024      -0.045              4            145
 clk_fx_Inferred        clk_fx_Inferred              0.492       0.000              0             47
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf2/clk_out/Q[0]_Inferred                     498.681       0.000              0             57
 ad_delay/EN/Q[0]_Inferred                         498.721       0.000              0             57
 divadf/clk_out/Q[0]_Inferred                      498.494       0.000              0             57
 clk_fx_Inferred                                   499.489       0.000              0             16
 f_measure/gate/Q[0]_Inferred                      499.108       0.000              0             31
 sys_clk_Inferred                                  499.291       0.000              0              2
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf2/clk_out/Q[0]_Inferred
                        divadf2/clk_out/Q[0]_Inferred
                                                   994.168       0.000              0            145
 ad_delay/EN/Q[0]_Inferred
                        ad_delay/EN/Q[0]_Inferred
                                                   994.168       0.000              0            145
 divadf/clk_out/Q[0]_Inferred
                        divadf/clk_out/Q[0]_Inferred
                                                   994.168       0.000              0            145
 clk_fx_Inferred        clk_fx_Inferred            997.857       0.000              0             47
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf2/clk_out/Q[0]_Inferred
                        divadf2/clk_out/Q[0]_Inferred
                                                     0.148       0.000              0            145
 ad_delay/EN/Q[0]_Inferred
                        ad_delay/EN/Q[0]_Inferred
                                                     0.148       0.000              0            145
 divadf/clk_out/Q[0]_Inferred
                        divadf/clk_out/Q[0]_Inferred
                                                     0.148       0.000              0            145
 clk_fx_Inferred        clk_fx_Inferred              0.417       0.000              0             47
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 divadf2/clk_out/Q[0]_Inferred                     499.382       0.000              0             57
 ad_delay/EN/Q[0]_Inferred                         499.418       0.000              0             57
 divadf/clk_out/Q[0]_Inferred                      499.337       0.000              0             57
 clk_fx_Inferred                                   499.654       0.000              0             16
 f_measure/gate/Q[0]_Inferred                      499.443       0.000              0             31
 sys_clk_Inferred                                  499.657       0.000              0              2
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.786  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.503
  Launch Clock Delay      :  2.575
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_161/Q2                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.736       0.736         ad_clk_3         
 CLMA_130_165/Y3                   td                    0.209       0.945 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       1.630       2.575         _N2153           
 CLMS_142_245/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_142_245/Q0                   tco                   0.261       2.836 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.074       3.910         wr_en            
 CLMA_126_220/Y0                   td                    0.282       4.192 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.778       4.970         fifo/_N2704      
                                                         0.276       5.246 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.246         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1606
 CLMS_142_197/COUT                 td                    0.097       5.343 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.343         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1608
 CLMS_142_201/Y1                   td                    0.381       5.724 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.433       6.157         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [5]
 CLMS_142_209/Y1                   td                    0.169       6.326 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        1.217       7.543         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [5]
 CLMA_138_245/COUT                 td                    0.434       7.977 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.977         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.co [6]
 CLMA_138_249/Y1                   td                    0.340       8.317 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.756       9.073         _N38             
 CLMA_126_220/B4                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   9.073         Logic Levels: 6  
                                                                                   Logic: 2.240ns(34.472%), Route: 4.258ns(65.528%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_161/Q2                                         0.000    1000.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.552    1000.552         ad_clk_3         
 CLMA_130_165/Y3                   td                    0.176    1000.728 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.775    1001.503         _N2153           
 CLMA_126_220/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.286    1001.789                          
 clock uncertainty                                      -0.050    1001.739                          

 Setup time                                             -0.133    1001.606                          

 Data required time                                               1001.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.606                          
 Data arrival time                                                  -9.073                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.533                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L1
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.786  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.503
  Launch Clock Delay      :  2.575
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_161/Q2                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.736       0.736         ad_clk_3         
 CLMA_130_165/Y3                   td                    0.209       0.945 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       1.630       2.575         _N2153           
 CLMS_142_245/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_142_245/Q0                   tco                   0.261       2.836 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.074       3.910         wr_en            
 CLMA_126_220/Y0                   td                    0.282       4.192 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.778       4.970         fifo/_N2704      
                                                         0.276       5.246 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.246         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1606
 CLMS_142_197/COUT                 td                    0.097       5.343 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.343         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1608
                                                         0.060       5.403 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.403         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1610
 CLMS_142_201/COUT                 td                    0.097       5.500 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.500         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1612
                                                         0.060       5.560 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.560         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1614
 CLMS_142_205/COUT                 td                    0.097       5.657 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.657         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1616
 CLMS_142_209/Y0                   td                    0.198       5.855 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[12]/opit_0_inv_AQ/Y
                                   net (fanout=3)        1.068       6.923         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [12]
 CLMA_126_220/B1                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.923         Logic Levels: 5  
                                                                                   Logic: 1.428ns(32.843%), Route: 2.920ns(67.157%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_161/Q2                                         0.000    1000.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.552    1000.552         ad_clk_3         
 CLMA_130_165/Y3                   td                    0.176    1000.728 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.775    1001.503         _N2153           
 CLMA_126_220/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.286    1001.789                          
 clock uncertainty                                      -0.050    1001.739                          

 Setup time                                             -0.240    1001.499                          

 Data required time                                               1001.499                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.499                          
 Data arrival time                                                  -6.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.576                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[10]/opit_0_inv_L5Q_perm/L1
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.656  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.633
  Launch Clock Delay      :  2.575
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_161/Q2                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.736       0.736         ad_clk_3         
 CLMA_130_165/Y3                   td                    0.209       0.945 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       1.630       2.575         _N2153           
 CLMS_142_245/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_142_245/Q0                   tco                   0.261       2.836 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.074       3.910         wr_en            
 CLMA_126_220/Y0                   td                    0.282       4.192 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.778       4.970         fifo/_N2704      
                                                         0.276       5.246 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.246         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1606
 CLMS_142_197/COUT                 td                    0.097       5.343 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.343         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1608
                                                         0.060       5.403 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.403         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1610
 CLMS_142_201/COUT                 td                    0.097       5.500 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.500         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1612
                                                         0.060       5.560 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.560         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1614
 CLMS_142_205/Y3                   td                    0.380       5.940 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.887       6.827         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [11]
 CLMA_134_220/A1                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[10]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.827         Logic Levels: 4  
                                                                                   Logic: 1.513ns(35.583%), Route: 2.739ns(64.417%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_161/Q2                                         0.000    1000.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.552    1000.552         ad_clk_3         
 CLMA_130_165/Y3                   td                    0.176    1000.728 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.905    1001.633         _N2153           
 CLMA_134_220/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.286    1001.919                          
 clock uncertainty                                      -0.050    1001.869                          

 Setup time                                             -0.248    1001.621                          

 Data required time                                               1001.621                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.621                          
 Data arrival time                                                  -6.827                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.794                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[7]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/DA0[3]
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.552  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.509
  Launch Clock Delay      :  1.633
  Clock Pessimism Removal :  -0.324

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_161/Q2                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.552       0.552         ad_clk_3         
 CLMA_130_165/Y3                   td                    0.176       0.728 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.905       1.633         _N2153           
 CLMS_134_221/CLK                                                          r       adget/data_reg[7]/opit_0_inv/CLK

 CLMS_134_221/Q1                   tco                   0.223       1.856 f       adget/data_reg[7]/opit_0_inv/Q
                                   net (fanout=1)        0.442       2.298         data_reg[7]      
 DRM_122_228/DA0[3]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/DA0[3]

 Data arrival time                                                   2.298         Logic Levels: 0  
                                                                                   Logic: 0.223ns(33.534%), Route: 0.442ns(66.466%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_161/Q2                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.736       0.736         ad_clk_3         
 CLMA_130_165/Y3                   td                    0.209       0.945 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       1.564       2.509         _N2153           
 DRM_122_228/CLKA[0]                                                       r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.324       2.185                          
 clock uncertainty                                       0.000       2.185                          

 Hold time                                               0.137       2.322                          

 Data required time                                                  2.322                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.322                          
 Data arrival time                                                  -2.298                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.024                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[6]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/DA0[2]
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.552  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.509
  Launch Clock Delay      :  1.633
  Clock Pessimism Removal :  -0.324

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_161/Q2                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.552       0.552         ad_clk_3         
 CLMA_130_165/Y3                   td                    0.176       0.728 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.905       1.633         _N2153           
 CLMA_134_220/CLK                                                          r       adget/data_reg[6]/opit_0_inv/CLK

 CLMA_134_220/Q1                   tco                   0.223       1.856 f       adget/data_reg[6]/opit_0_inv/Q
                                   net (fanout=1)        0.450       2.306         data_reg[6]      
 DRM_122_228/DA0[2]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/DA0[2]

 Data arrival time                                                   2.306         Logic Levels: 0  
                                                                                   Logic: 0.223ns(33.135%), Route: 0.450ns(66.865%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_161/Q2                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.736       0.736         ad_clk_3         
 CLMA_130_165/Y3                   td                    0.209       0.945 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       1.564       2.509         _N2153           
 DRM_122_228/CLKA[0]                                                       r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.324       2.185                          
 clock uncertainty                                       0.000       2.185                          

 Hold time                                               0.137       2.322                          

 Data required time                                                  2.322                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.322                          
 Data arrival time                                                  -2.306                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.016                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[1]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[1]
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.495  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.141
  Launch Clock Delay      :  1.360
  Clock Pessimism Removal :  -0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_161/Q2                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.552       0.552         ad_clk_3         
 CLMA_130_165/Y3                   td                    0.176       0.728 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.632       1.360         _N2153           
 CLMA_126_196/CLK                                                          r       adget/data_reg[1]/opit_0_inv/CLK

 CLMA_126_196/Q2                   tco                   0.223       1.583 f       adget/data_reg[1]/opit_0_inv/Q
                                   net (fanout=1)        0.406       1.989         data_reg[1]      
 DRM_122_208/DA0[1]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[1]

 Data arrival time                                                   1.989         Logic Levels: 0  
                                                                                   Logic: 0.223ns(35.453%), Route: 0.406ns(64.547%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_161/Q2                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.736       0.736         ad_clk_3         
 CLMA_130_165/Y3                   td                    0.209       0.945 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       1.196       2.141         _N2153           
 DRM_122_208/CLKA[0]                                                       r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.286       1.855                          
 clock uncertainty                                       0.000       1.855                          

 Hold time                                               0.137       1.992                          

 Data required time                                                  1.992                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.992                          
 Data arrival time                                                  -1.989                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.003                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.786  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.362
  Launch Clock Delay      :  2.389
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.590       0.590         ad_clk_2         
 CLMA_130_165/Y3                   td                    0.169       0.759 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       1.630       2.389         _N2153           
 CLMS_142_245/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_142_245/Q0                   tco                   0.261       2.650 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.074       3.724         wr_en            
 CLMA_126_220/Y0                   td                    0.282       4.006 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.778       4.784         fifo/_N2704      
                                                         0.276       5.060 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.060         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1606
 CLMS_142_197/COUT                 td                    0.097       5.157 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.157         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1608
 CLMS_142_201/Y1                   td                    0.381       5.538 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.433       5.971         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [5]
 CLMS_142_209/Y1                   td                    0.169       6.140 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        1.217       7.357         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [5]
 CLMA_138_245/COUT                 td                    0.434       7.791 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.791         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.co [6]
 CLMA_138_249/Y1                   td                    0.340       8.131 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.756       8.887         _N38             
 CLMA_126_220/B4                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.887         Logic Levels: 6  
                                                                                   Logic: 2.240ns(34.472%), Route: 4.258ns(65.528%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_169/Q0                                         0.000    1000.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.444    1000.444         ad_clk_2         
 CLMA_130_165/Y3                   td                    0.143    1000.587 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.775    1001.362         _N2153           
 CLMA_126_220/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.241    1001.603                          
 clock uncertainty                                      -0.050    1001.553                          

 Setup time                                             -0.133    1001.420                          

 Data required time                                               1001.420                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.420                          
 Data arrival time                                                  -8.887                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.533                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L1
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.786  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.362
  Launch Clock Delay      :  2.389
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.590       0.590         ad_clk_2         
 CLMA_130_165/Y3                   td                    0.169       0.759 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       1.630       2.389         _N2153           
 CLMS_142_245/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_142_245/Q0                   tco                   0.261       2.650 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.074       3.724         wr_en            
 CLMA_126_220/Y0                   td                    0.282       4.006 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.778       4.784         fifo/_N2704      
                                                         0.276       5.060 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.060         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1606
 CLMS_142_197/COUT                 td                    0.097       5.157 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.157         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1608
                                                         0.060       5.217 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.217         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1610
 CLMS_142_201/COUT                 td                    0.097       5.314 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.314         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1612
                                                         0.060       5.374 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.374         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1614
 CLMS_142_205/COUT                 td                    0.097       5.471 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.471         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1616
 CLMS_142_209/Y0                   td                    0.198       5.669 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[12]/opit_0_inv_AQ/Y
                                   net (fanout=3)        1.068       6.737         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [12]
 CLMA_126_220/B1                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.737         Logic Levels: 5  
                                                                                   Logic: 1.428ns(32.843%), Route: 2.920ns(67.157%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_169/Q0                                         0.000    1000.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.444    1000.444         ad_clk_2         
 CLMA_130_165/Y3                   td                    0.143    1000.587 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.775    1001.362         _N2153           
 CLMA_126_220/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.241    1001.603                          
 clock uncertainty                                      -0.050    1001.553                          

 Setup time                                             -0.240    1001.313                          

 Data required time                                               1001.313                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.313                          
 Data arrival time                                                  -6.737                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.576                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[10]/opit_0_inv_L5Q_perm/L1
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.656  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.492
  Launch Clock Delay      :  2.389
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.590       0.590         ad_clk_2         
 CLMA_130_165/Y3                   td                    0.169       0.759 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       1.630       2.389         _N2153           
 CLMS_142_245/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_142_245/Q0                   tco                   0.261       2.650 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.074       3.724         wr_en            
 CLMA_126_220/Y0                   td                    0.282       4.006 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.778       4.784         fifo/_N2704      
                                                         0.276       5.060 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.060         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1606
 CLMS_142_197/COUT                 td                    0.097       5.157 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.157         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1608
                                                         0.060       5.217 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.217         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1610
 CLMS_142_201/COUT                 td                    0.097       5.314 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.314         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1612
                                                         0.060       5.374 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.374         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1614
 CLMS_142_205/Y3                   td                    0.380       5.754 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.887       6.641         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [11]
 CLMA_134_220/A1                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[10]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.641         Logic Levels: 4  
                                                                                   Logic: 1.513ns(35.583%), Route: 2.739ns(64.417%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_169/Q0                                         0.000    1000.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.444    1000.444         ad_clk_2         
 CLMA_130_165/Y3                   td                    0.143    1000.587 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.905    1001.492         _N2153           
 CLMA_134_220/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.241    1001.733                          
 clock uncertainty                                      -0.050    1001.683                          

 Setup time                                             -0.248    1001.435                          

 Data required time                                               1001.435                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.435                          
 Data arrival time                                                  -6.641                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.794                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[7]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/DA0[3]
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.552  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.323
  Launch Clock Delay      :  1.492
  Clock Pessimism Removal :  -0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.444       0.444         ad_clk_2         
 CLMA_130_165/Y3                   td                    0.143       0.587 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.905       1.492         _N2153           
 CLMS_134_221/CLK                                                          r       adget/data_reg[7]/opit_0_inv/CLK

 CLMS_134_221/Q1                   tco                   0.223       1.715 f       adget/data_reg[7]/opit_0_inv/Q
                                   net (fanout=1)        0.442       2.157         data_reg[7]      
 DRM_122_228/DA0[3]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/DA0[3]

 Data arrival time                                                   2.157         Logic Levels: 0  
                                                                                   Logic: 0.223ns(33.534%), Route: 0.442ns(66.466%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.590       0.590         ad_clk_2         
 CLMA_130_165/Y3                   td                    0.169       0.759 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       1.564       2.323         _N2153           
 DRM_122_228/CLKA[0]                                                       r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.279       2.044                          
 clock uncertainty                                       0.000       2.044                          

 Hold time                                               0.137       2.181                          

 Data required time                                                  2.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.181                          
 Data arrival time                                                  -2.157                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.024                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[6]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/DA0[2]
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.552  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.323
  Launch Clock Delay      :  1.492
  Clock Pessimism Removal :  -0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.444       0.444         ad_clk_2         
 CLMA_130_165/Y3                   td                    0.143       0.587 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.905       1.492         _N2153           
 CLMA_134_220/CLK                                                          r       adget/data_reg[6]/opit_0_inv/CLK

 CLMA_134_220/Q1                   tco                   0.223       1.715 f       adget/data_reg[6]/opit_0_inv/Q
                                   net (fanout=1)        0.450       2.165         data_reg[6]      
 DRM_122_228/DA0[2]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/DA0[2]

 Data arrival time                                                   2.165         Logic Levels: 0  
                                                                                   Logic: 0.223ns(33.135%), Route: 0.450ns(66.865%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.590       0.590         ad_clk_2         
 CLMA_130_165/Y3                   td                    0.169       0.759 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       1.564       2.323         _N2153           
 DRM_122_228/CLKA[0]                                                       r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.279       2.044                          
 clock uncertainty                                       0.000       2.044                          

 Hold time                                               0.137       2.181                          

 Data required time                                                  2.181                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.181                          
 Data arrival time                                                  -2.165                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.016                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[1]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[1]
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.495  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.955
  Launch Clock Delay      :  1.219
  Clock Pessimism Removal :  -0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.444       0.444         ad_clk_2         
 CLMA_130_165/Y3                   td                    0.143       0.587 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.632       1.219         _N2153           
 CLMA_126_196/CLK                                                          r       adget/data_reg[1]/opit_0_inv/CLK

 CLMA_126_196/Q2                   tco                   0.223       1.442 f       adget/data_reg[1]/opit_0_inv/Q
                                   net (fanout=1)        0.406       1.848         data_reg[1]      
 DRM_122_208/DA0[1]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[1]

 Data arrival time                                                   1.848         Logic Levels: 0  
                                                                                   Logic: 0.223ns(35.453%), Route: 0.406ns(64.547%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.590       0.590         ad_clk_2         
 CLMA_130_165/Y3                   td                    0.169       0.759 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       1.196       1.955         _N2153           
 DRM_122_208/CLKA[0]                                                       r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.241       1.714                          
 clock uncertainty                                       0.000       1.714                          

 Hold time                                               0.137       1.851                          

 Data required time                                                  1.851                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.851                          
 Data arrival time                                                  -1.848                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.003                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.786  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.200
  Launch Clock Delay      :  4.536
  Clock Pessimism Removal :  0.550

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_14_209/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        2.525       2.525         ad_clk_1         
 CLMA_130_165/Y3                   td                    0.381       2.906 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       1.630       4.536         _N2153           
 CLMS_142_245/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_142_245/Q0                   tco                   0.261       4.797 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.074       5.871         wr_en            
 CLMA_126_220/Y0                   td                    0.282       6.153 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.778       6.931         fifo/_N2704      
                                                         0.276       7.207 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.207         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1606
 CLMS_142_197/COUT                 td                    0.097       7.304 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.304         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1608
 CLMS_142_201/Y1                   td                    0.381       7.685 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.433       8.118         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [5]
 CLMS_142_209/Y1                   td                    0.169       8.287 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        1.217       9.504         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [5]
 CLMA_138_245/COUT                 td                    0.434       9.938 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.938         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.co [6]
 CLMA_138_249/Y1                   td                    0.340      10.278 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.756      11.034         _N38             
 CLMA_126_220/B4                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  11.034         Logic Levels: 6  
                                                                                   Logic: 2.240ns(34.472%), Route: 4.258ns(65.528%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_14_209/Q0                                          0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        2.117    1002.117         ad_clk_1         
 CLMA_130_165/Y3                   td                    0.308    1002.425 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.775    1003.200         _N2153           
 CLMA_126_220/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.550    1003.750                          
 clock uncertainty                                      -0.050    1003.700                          

 Setup time                                             -0.133    1003.567                          

 Data required time                                               1003.567                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.567                          
 Data arrival time                                                 -11.034                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.533                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L1
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.786  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.200
  Launch Clock Delay      :  4.536
  Clock Pessimism Removal :  0.550

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_14_209/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        2.525       2.525         ad_clk_1         
 CLMA_130_165/Y3                   td                    0.381       2.906 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       1.630       4.536         _N2153           
 CLMS_142_245/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_142_245/Q0                   tco                   0.261       4.797 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.074       5.871         wr_en            
 CLMA_126_220/Y0                   td                    0.282       6.153 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.778       6.931         fifo/_N2704      
                                                         0.276       7.207 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.207         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1606
 CLMS_142_197/COUT                 td                    0.097       7.304 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.304         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1608
                                                         0.060       7.364 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.364         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1610
 CLMS_142_201/COUT                 td                    0.097       7.461 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.461         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1612
                                                         0.060       7.521 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.521         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1614
 CLMS_142_205/COUT                 td                    0.097       7.618 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.618         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1616
 CLMS_142_209/Y0                   td                    0.198       7.816 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[12]/opit_0_inv_AQ/Y
                                   net (fanout=3)        1.068       8.884         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [12]
 CLMA_126_220/B1                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   8.884         Logic Levels: 5  
                                                                                   Logic: 1.428ns(32.843%), Route: 2.920ns(67.157%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_14_209/Q0                                          0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        2.117    1002.117         ad_clk_1         
 CLMA_130_165/Y3                   td                    0.308    1002.425 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.775    1003.200         _N2153           
 CLMA_126_220/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.550    1003.750                          
 clock uncertainty                                      -0.050    1003.700                          

 Setup time                                             -0.240    1003.460                          

 Data required time                                               1003.460                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.460                          
 Data arrival time                                                  -8.884                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.576                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[10]/opit_0_inv_L5Q_perm/L1
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.656  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.330
  Launch Clock Delay      :  4.536
  Clock Pessimism Removal :  0.550

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_14_209/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        2.525       2.525         ad_clk_1         
 CLMA_130_165/Y3                   td                    0.381       2.906 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       1.630       4.536         _N2153           
 CLMS_142_245/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_142_245/Q0                   tco                   0.261       4.797 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.074       5.871         wr_en            
 CLMA_126_220/Y0                   td                    0.282       6.153 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.778       6.931         fifo/_N2704      
                                                         0.276       7.207 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.207         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1606
 CLMS_142_197/COUT                 td                    0.097       7.304 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.304         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1608
                                                         0.060       7.364 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.364         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1610
 CLMS_142_201/COUT                 td                    0.097       7.461 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.461         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1612
                                                         0.060       7.521 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       7.521         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1614
 CLMS_142_205/Y3                   td                    0.380       7.901 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.887       8.788         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [11]
 CLMA_134_220/A1                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[10]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   8.788         Logic Levels: 4  
                                                                                   Logic: 1.513ns(35.583%), Route: 2.739ns(64.417%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_14_209/Q0                                          0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        2.117    1002.117         ad_clk_1         
 CLMA_130_165/Y3                   td                    0.308    1002.425 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.905    1003.330         _N2153           
 CLMA_134_220/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.550    1003.880                          
 clock uncertainty                                      -0.050    1003.830                          

 Setup time                                             -0.248    1003.582                          

 Data required time                                               1003.582                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.582                          
 Data arrival time                                                  -8.788                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.794                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[7]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/DA0[3]
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.552  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.470
  Launch Clock Delay      :  3.330
  Clock Pessimism Removal :  -0.588

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_14_209/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        2.117       2.117         ad_clk_1         
 CLMA_130_165/Y3                   td                    0.308       2.425 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.905       3.330         _N2153           
 CLMS_134_221/CLK                                                          r       adget/data_reg[7]/opit_0_inv/CLK

 CLMS_134_221/Q1                   tco                   0.223       3.553 f       adget/data_reg[7]/opit_0_inv/Q
                                   net (fanout=1)        0.442       3.995         data_reg[7]      
 DRM_122_228/DA0[3]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/DA0[3]

 Data arrival time                                                   3.995         Logic Levels: 0  
                                                                                   Logic: 0.223ns(33.534%), Route: 0.442ns(66.466%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_14_209/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        2.525       2.525         ad_clk_1         
 CLMA_130_165/Y3                   td                    0.381       2.906 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       1.564       4.470         _N2153           
 DRM_122_228/CLKA[0]                                                       r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.588       3.882                          
 clock uncertainty                                       0.000       3.882                          

 Hold time                                               0.137       4.019                          

 Data required time                                                  4.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.019                          
 Data arrival time                                                  -3.995                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.024                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[6]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/DA0[2]
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.552  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.470
  Launch Clock Delay      :  3.330
  Clock Pessimism Removal :  -0.588

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_14_209/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        2.117       2.117         ad_clk_1         
 CLMA_130_165/Y3                   td                    0.308       2.425 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.905       3.330         _N2153           
 CLMA_134_220/CLK                                                          r       adget/data_reg[6]/opit_0_inv/CLK

 CLMA_134_220/Q1                   tco                   0.223       3.553 f       adget/data_reg[6]/opit_0_inv/Q
                                   net (fanout=1)        0.450       4.003         data_reg[6]      
 DRM_122_228/DA0[2]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/DA0[2]

 Data arrival time                                                   4.003         Logic Levels: 0  
                                                                                   Logic: 0.223ns(33.135%), Route: 0.450ns(66.865%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_14_209/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        2.525       2.525         ad_clk_1         
 CLMA_130_165/Y3                   td                    0.381       2.906 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       1.564       4.470         _N2153           
 DRM_122_228/CLKA[0]                                                       r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.588       3.882                          
 clock uncertainty                                       0.000       3.882                          

 Hold time                                               0.137       4.019                          

 Data required time                                                  4.019                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.019                          
 Data arrival time                                                  -4.003                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.016                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[1]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[1]
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.495  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.102
  Launch Clock Delay      :  3.057
  Clock Pessimism Removal :  -0.550

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_14_209/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        2.117       2.117         ad_clk_1         
 CLMA_130_165/Y3                   td                    0.308       2.425 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.632       3.057         _N2153           
 CLMA_126_196/CLK                                                          r       adget/data_reg[1]/opit_0_inv/CLK

 CLMA_126_196/Q2                   tco                   0.223       3.280 f       adget/data_reg[1]/opit_0_inv/Q
                                   net (fanout=1)        0.406       3.686         data_reg[1]      
 DRM_122_208/DA0[1]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[1]

 Data arrival time                                                   3.686         Logic Levels: 0  
                                                                                   Logic: 0.223ns(35.453%), Route: 0.406ns(64.547%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_14_209/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        2.525       2.525         ad_clk_1         
 CLMA_130_165/Y3                   td                    0.381       2.906 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       1.196       4.102         _N2153           
 DRM_122_208/CLKA[0]                                                       r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.550       3.552                          
 clock uncertainty                                       0.000       3.552                          

 Hold time                                               0.137       3.689                          

 Data required time                                                  3.689                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.689                          
 Data arrival time                                                  -3.686                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.003                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.355
  Launch Clock Delay      :  3.935
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N41             
 USCM_74_106/CLK_USCM              td                    0.000       2.136 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.799       3.935         ntclkbufg_1      
 CLMA_130_173/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_130_173/Q1                   tco                   0.261       4.196 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.572       4.768         f_measure/cnt_fx [1]
                                                         0.387       5.155 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.155         f_measure/_N1573 
 CLMA_130_173/COUT                 td                    0.097       5.252 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.252         f_measure/_N1575 
                                                         0.060       5.312 r       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.312         f_measure/_N1577 
 CLMA_130_177/COUT                 td                    0.097       5.409 r       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.409         f_measure/_N1579 
                                                         0.060       5.469 r       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.469         f_measure/_N1581 
 CLMA_130_181/COUT                 td                    0.097       5.566 r       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.566         f_measure/_N1583 
                                                         0.060       5.626 r       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.626         f_measure/_N1585 
 CLMA_130_189/COUT                 td                    0.097       5.723 r       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.723         f_measure/_N1587 
                                                         0.060       5.783 r       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.783         f_measure/_N1589 
 CLMA_130_193/COUT                 td                    0.097       5.880 r       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.880         f_measure/_N1591 
                                                         0.060       5.940 r       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.940         f_measure/_N1593 
 CLMA_130_197/COUT                 td                    0.097       6.037 r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.037         f_measure/_N1595 
                                                         0.060       6.097 r       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.097         f_measure/_N1597 
 CLMA_130_201/COUT                 td                    0.097       6.194 r       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.194         f_measure/_N1599 
                                                         0.059       6.253 f       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.253         f_measure/_N1601 
                                                                           f       f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   6.253         Logic Levels: 7  
                                                                                   Logic: 1.746ns(75.324%), Route: 0.572ns(24.676%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935    1000.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056    1001.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.824         _N41             
 USCM_74_106/CLK_USCM              td                    0.000    1001.824 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.531    1003.355         ntclkbufg_1      
 CLMA_130_205/CLK                                                          r       f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.538    1003.893                          
 clock uncertainty                                      -0.050    1003.843                          

 Setup time                                             -0.171    1003.672                          

 Data required time                                               1003.672                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.672                          
 Data arrival time                                                  -6.253                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.419                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.355
  Launch Clock Delay      :  3.935
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N41             
 USCM_74_106/CLK_USCM              td                    0.000       2.136 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.799       3.935         ntclkbufg_1      
 CLMA_130_173/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_130_173/Q1                   tco                   0.261       4.196 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.572       4.768         f_measure/cnt_fx [1]
                                                         0.387       5.155 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.155         f_measure/_N1573 
 CLMA_130_173/COUT                 td                    0.097       5.252 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.252         f_measure/_N1575 
                                                         0.060       5.312 r       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.312         f_measure/_N1577 
 CLMA_130_177/COUT                 td                    0.097       5.409 r       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.409         f_measure/_N1579 
                                                         0.060       5.469 r       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.469         f_measure/_N1581 
 CLMA_130_181/COUT                 td                    0.097       5.566 r       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.566         f_measure/_N1583 
                                                         0.060       5.626 r       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.626         f_measure/_N1585 
 CLMA_130_189/COUT                 td                    0.097       5.723 r       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.723         f_measure/_N1587 
                                                         0.060       5.783 r       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.783         f_measure/_N1589 
 CLMA_130_193/COUT                 td                    0.097       5.880 r       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.880         f_measure/_N1591 
                                                         0.060       5.940 r       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.940         f_measure/_N1593 
 CLMA_130_197/COUT                 td                    0.097       6.037 r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.037         f_measure/_N1595 
                                                         0.060       6.097 r       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.097         f_measure/_N1597 
 CLMA_130_201/COUT                 td                    0.095       6.192 f       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.192         f_measure/_N1599 
 CLMA_130_205/CIN                                                          f       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.192         Logic Levels: 7  
                                                                                   Logic: 1.685ns(74.657%), Route: 0.572ns(25.343%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935    1000.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056    1001.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.824         _N41             
 USCM_74_106/CLK_USCM              td                    0.000    1001.824 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.531    1003.355         ntclkbufg_1      
 CLMA_130_205/CLK                                                          r       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.538    1003.893                          
 clock uncertainty                                      -0.050    1003.843                          

 Setup time                                             -0.171    1003.672                          

 Data required time                                               1003.672                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.672                          
 Data arrival time                                                  -6.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.480                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.350
  Launch Clock Delay      :  3.935
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N41             
 USCM_74_106/CLK_USCM              td                    0.000       2.136 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.799       3.935         ntclkbufg_1      
 CLMA_130_173/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_130_173/Q1                   tco                   0.261       4.196 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.572       4.768         f_measure/cnt_fx [1]
                                                         0.387       5.155 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.155         f_measure/_N1573 
 CLMA_130_173/COUT                 td                    0.097       5.252 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.252         f_measure/_N1575 
                                                         0.060       5.312 r       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.312         f_measure/_N1577 
 CLMA_130_177/COUT                 td                    0.097       5.409 r       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.409         f_measure/_N1579 
                                                         0.060       5.469 r       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.469         f_measure/_N1581 
 CLMA_130_181/COUT                 td                    0.097       5.566 r       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.566         f_measure/_N1583 
                                                         0.060       5.626 r       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.626         f_measure/_N1585 
 CLMA_130_189/COUT                 td                    0.097       5.723 r       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.723         f_measure/_N1587 
                                                         0.060       5.783 r       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.783         f_measure/_N1589 
 CLMA_130_193/COUT                 td                    0.097       5.880 r       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.880         f_measure/_N1591 
                                                         0.060       5.940 r       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.940         f_measure/_N1593 
 CLMA_130_197/COUT                 td                    0.097       6.037 r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.037         f_measure/_N1595 
                                                         0.059       6.096 f       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       6.096         f_measure/_N1597 
                                                                           f       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.096         Logic Levels: 6  
                                                                                   Logic: 1.589ns(73.531%), Route: 0.572ns(26.469%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935    1000.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056    1001.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770    1001.824         _N41             
 USCM_74_106/CLK_USCM              td                    0.000    1001.824 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.526    1003.350         ntclkbufg_1      
 CLMA_130_201/CLK                                                          r       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.538    1003.888                          
 clock uncertainty                                      -0.050    1003.838                          

 Setup time                                             -0.171    1003.667                          

 Data required time                                               1003.667                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.667                          
 Data arrival time                                                  -6.096                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.571                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I00
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.935
  Launch Clock Delay      :  3.345
  Clock Pessimism Removal :  -0.590

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935       0.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056       1.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N41             
 USCM_74_106/CLK_USCM              td                    0.000       1.824 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.521       3.345         ntclkbufg_1      
 CLMA_130_173/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_130_173/Q0                   tco                   0.223       3.568 f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.144       3.712         f_measure/cnt_fx [0]
 CLMA_130_173/A0                                                           f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   3.712         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N41             
 USCM_74_106/CLK_USCM              td                    0.000       2.136 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.799       3.935         ntclkbufg_1      
 CLMA_130_173/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.590       3.345                          
 clock uncertainty                                       0.000       3.345                          

 Hold time                                              -0.125       3.220                          

 Data required time                                                  3.220                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.220                          
 Data arrival time                                                  -3.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.492                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I10
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.935
  Launch Clock Delay      :  3.345
  Clock Pessimism Removal :  -0.590

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935       0.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056       1.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N41             
 USCM_74_106/CLK_USCM              td                    0.000       1.824 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.521       3.345         ntclkbufg_1      
 CLMA_130_173/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_130_173/Q0                   tco                   0.223       3.568 f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.144       3.712         f_measure/cnt_fx [0]
 CLMA_130_173/B0                                                           f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I10

 Data arrival time                                                   3.712         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N41             
 USCM_74_106/CLK_USCM              td                    0.000       2.136 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.799       3.935         ntclkbufg_1      
 CLMA_130_173/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.590       3.345                          
 clock uncertainty                                       0.000       3.345                          

 Hold time                                              -0.127       3.218                          

 Data required time                                                  3.218                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.218                          
 Data arrival time                                                  -3.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.494                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/CLK
Endpoint    : f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/I1
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.945
  Launch Clock Delay      :  3.355
  Clock Pessimism Removal :  -0.590

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.935       0.998 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.998         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.056       1.054 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.770       1.824         _N41             
 USCM_74_106/CLK_USCM              td                    0.000       1.824 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.531       3.355         ntclkbufg_1      
 CLMA_130_205/CLK                                                          r       f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/CLK

 CLMA_130_205/Q2                   tco                   0.223       3.578 f       f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.144       3.722         f_measure/cnt_fx [30]
 CLMA_130_205/C1                                                           f       f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/I1

 Data arrival time                                                   3.722         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    1.100       1.163 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.163         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.067       1.230 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.906       2.136         _N41             
 USCM_74_106/CLK_USCM              td                    0.000       2.136 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.809       3.945         ntclkbufg_1      
 CLMA_130_205/CLK                                                          r       f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.590       3.355                          
 clock uncertainty                                       0.000       3.355                          

 Hold time                                              -0.166       3.189                          

 Data required time                                                  3.189                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.189                          
 Data arrival time                                                  -3.722                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.533                          
====================================================================================================

====================================================================================================

Startpoint  : trans/flag[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : adc_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.798       4.362         ntclkbufg_0      
 CLMS_142_189/CLK                                                          r       trans/flag[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_142_189/Q0                   tco                   0.261       4.623 r       trans/flag[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.232       5.855         trans/flag [0]   
 CLMA_130_165/Y3                   td                    0.336       6.191 f       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       1.294       7.485         _N2153           
 IOL_151_89/DO                     td                    0.122       7.607 f       adc_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.607         adc_clk_obuf/ntO 
 IOBS_152_89/PAD                   td                    2.788      10.395 f       adc_clk_obuf/opit_0/O
                                   net (fanout=1)        0.157      10.552         adc_clk          
 T11                                                                       f       adc_clk (port)   

 Data arrival time                                                  10.552         Logic Levels: 3  
                                                                                   Logic: 3.507ns(56.656%), Route: 2.683ns(43.344%)
====================================================================================================

====================================================================================================

Startpoint  : trans/flag[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : test (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.798       4.362         ntclkbufg_0      
 CLMS_142_189/CLK                                                          r       trans/flag[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_142_189/Q0                   tco                   0.261       4.623 r       trans/flag[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.232       5.855         trans/flag [0]   
 CLMA_130_165/Y3                   td                    0.336       6.191 f       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       1.236       7.427         _N2153           
 IOL_151_253/DO                    td                    0.122       7.549 f       test_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.549         test_obuf/ntO    
 IOBS_152_253/PAD                  td                    2.788      10.337 f       test_obuf/opit_0/O
                                   net (fanout=1)        0.069      10.406         test             
 E17                                                                       f       test (port)      

 Data arrival time                                                  10.406         Logic Levels: 3  
                                                                                   Logic: 3.507ns(58.024%), Route: 2.537ns(41.976%)
====================================================================================================

====================================================================================================

Startpoint  : trans/flag[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : adc_clk2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.304       2.564         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.798       4.362         ntclkbufg_0      
 CLMS_142_189/CLK                                                          r       trans/flag[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_142_189/Q0                   tco                   0.261       4.623 r       trans/flag[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.232       5.855         trans/flag [0]   
 CLMA_130_165/Y3                   td                    0.336       6.191 f       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.755       6.946         _N2153           
 IOL_151_134/DO                    td                    0.122       7.068 f       adc_clk2_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.068         adc_clk2_obuf/ntO
 IOBD_152_134/PAD                  td                    2.788       9.856 f       adc_clk2_obuf/opit_0/O
                                   net (fanout=1)        0.071       9.927         adc_clk2         
 N15                                                                       f       adc_clk2 (port)  

 Data arrival time                                                   9.927         Logic Levels: 3  
                                                                                   Logic: 3.507ns(63.019%), Route: 2.058ns(36.981%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[5] (port)
Endpoint    : adget/data_reg[1]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M14                                                     0.000       0.000 r       adc_data1[5] (port)
                                   net (fanout=1)        0.045       0.045         adc_data1[5]     
 IOBS_152_145/DIN                  td                    0.935       0.980 r       adc_data1_ibuf[5]/opit_0/O
                                   net (fanout=1)        0.000       0.980         adc_data1_ibuf[5]/ntD
 IOL_151_145/RX_DATA_DD            td                    0.094       1.074 r       adc_data1_ibuf[5]/opit_1/OUT
                                   net (fanout=1)        0.810       1.884         nt_adc_data1[5]  
 CLMA_126_196/M1                                                           r       adget/data_reg[1]/opit_0_inv/D

 Data arrival time                                                   1.884         Logic Levels: 2  
                                                                                   Logic: 1.029ns(54.618%), Route: 0.855ns(45.382%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[4] (port)
Endpoint    : adget/data_reg[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M13                                                     0.000       0.000 r       adc_data1[4] (port)
                                   net (fanout=1)        0.051       0.051         adc_data1[4]     
 IOBD_152_146/DIN                  td                    0.935       0.986 r       adc_data1_ibuf[4]/opit_0/O
                                   net (fanout=1)        0.000       0.986         adc_data1_ibuf[4]/ntD
 IOL_151_146/RX_DATA_DD            td                    0.094       1.080 r       adc_data1_ibuf[4]/opit_1/OUT
                                   net (fanout=1)        0.831       1.911         nt_adc_data1[4]  
 CLMA_126_196/M3                                                           r       adget/data_reg[0]/opit_0_inv/D

 Data arrival time                                                   1.911         Logic Levels: 2  
                                                                                   Logic: 1.029ns(53.846%), Route: 0.882ns(46.154%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[10] (port)
Endpoint    : adget/data_reg[6]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L17                                                     0.000       0.000 r       adc_data1[10] (port)
                                   net (fanout=1)        0.072       0.072         adc_data1[10]    
 IOBS_152_165/DIN                  td                    0.935       1.007 r       adc_data1_ibuf[10]/opit_0/O
                                   net (fanout=1)        0.000       1.007         adc_data1_ibuf[10]/ntD
 IOL_151_165/RX_DATA_DD            td                    0.094       1.101 r       adc_data1_ibuf[10]/opit_1/OUT
                                   net (fanout=1)        0.929       2.030         nt_adc_data1[10] 
 CLMA_134_220/M2                                                           r       adget/data_reg[6]/opit_0_inv/D

 Data arrival time                                                   2.030         Logic Levels: 2  
                                                                                   Logic: 1.029ns(50.690%), Route: 1.001ns(49.310%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.539  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.266
  Launch Clock Delay      :  1.969
  Clock Pessimism Removal :  0.164

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_161/Q2                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.588       0.588         ad_clk_3         
 CLMA_130_165/Y3                   td                    0.167       0.755 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       1.214       1.969         _N2153           
 CLMS_142_245/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_142_245/Q0                   tco                   0.209       2.178 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.837       3.015         wr_en            
 CLMA_126_220/Y0                   td                    0.226       3.241 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.624       3.865         fifo/_N2704      
                                                         0.221       4.086 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.086         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1606
 CLMS_142_197/COUT                 td                    0.083       4.169 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.169         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1608
 CLMS_142_201/Y1                   td                    0.305       4.474 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.370       4.844         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [5]
 CLMS_142_209/Y1                   td                    0.135       4.979 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.936       5.915         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [5]
 CLMA_138_245/COUT                 td                    0.348       6.263 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.263         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.co [6]
 CLMA_138_249/Y1                   td                    0.264       6.527 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.602       7.129         _N38             
 CLMA_126_220/B4                                                           f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.129         Logic Levels: 6  
                                                                                   Logic: 1.791ns(34.709%), Route: 3.369ns(65.291%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_161/Q2                                         0.000    1000.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.466    1000.466         ad_clk_3         
 CLMA_130_165/Y3                   td                    0.156    1000.622 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.644    1001.266         _N2153           
 CLMA_126_220/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.164    1001.430                          
 clock uncertainty                                      -0.050    1001.380                          

 Setup time                                             -0.083    1001.297                          

 Data required time                                               1001.297                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.297                          
 Data arrival time                                                  -7.129                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.168                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L1
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.539  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.266
  Launch Clock Delay      :  1.969
  Clock Pessimism Removal :  0.164

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_161/Q2                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.588       0.588         ad_clk_3         
 CLMA_130_165/Y3                   td                    0.167       0.755 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       1.214       1.969         _N2153           
 CLMS_142_245/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_142_245/Q0                   tco                   0.209       2.178 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.837       3.015         wr_en            
 CLMA_126_220/Y0                   td                    0.226       3.241 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.624       3.865         fifo/_N2704      
                                                         0.221       4.086 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.086         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1606
 CLMS_142_197/COUT                 td                    0.083       4.169 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.169         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1608
                                                         0.057       4.226 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.226         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1610
 CLMS_142_201/COUT                 td                    0.083       4.309 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.309         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1612
                                                         0.057       4.366 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.366         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1614
 CLMS_142_205/COUT                 td                    0.083       4.449 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.449         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1616
 CLMS_142_209/Y0                   td                    0.173       4.622 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[12]/opit_0_inv_AQ/Y
                                   net (fanout=3)        0.800       5.422         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [12]
 CLMA_126_220/B1                                                           f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   5.422         Logic Levels: 5  
                                                                                   Logic: 1.192ns(34.521%), Route: 2.261ns(65.479%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_161/Q2                                         0.000    1000.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.466    1000.466         ad_clk_3         
 CLMA_130_165/Y3                   td                    0.156    1000.622 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.644    1001.266         _N2153           
 CLMA_126_220/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.164    1001.430                          
 clock uncertainty                                      -0.050    1001.380                          

 Setup time                                             -0.146    1001.234                          

 Data required time                                               1001.234                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.234                          
 Data arrival time                                                  -5.422                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.812                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[10]/opit_0_inv_L5Q_perm/L1
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.433  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.372
  Launch Clock Delay      :  1.969
  Clock Pessimism Removal :  0.164

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_161/Q2                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.588       0.588         ad_clk_3         
 CLMA_130_165/Y3                   td                    0.167       0.755 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       1.214       1.969         _N2153           
 CLMS_142_245/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_142_245/Q0                   tco                   0.209       2.178 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.837       3.015         wr_en            
 CLMA_126_220/Y0                   td                    0.226       3.241 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.624       3.865         fifo/_N2704      
                                                         0.221       4.086 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.086         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1606
 CLMS_142_197/COUT                 td                    0.083       4.169 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.169         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1608
                                                         0.057       4.226 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.226         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1610
 CLMS_142_201/COUT                 td                    0.083       4.309 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.309         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1612
                                                         0.057       4.366 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.366         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1614
 CLMS_142_205/Y3                   td                    0.305       4.671 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.700       5.371         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [11]
 CLMA_134_220/A1                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[10]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   5.371         Logic Levels: 4  
                                                                                   Logic: 1.241ns(36.479%), Route: 2.161ns(63.521%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_161/Q2                                         0.000    1000.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.466    1000.466         ad_clk_3         
 CLMA_130_165/Y3                   td                    0.156    1000.622 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.750    1001.372         _N2153           
 CLMA_134_220/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.164    1001.536                          
 clock uncertainty                                      -0.050    1001.486                          

 Setup time                                             -0.149    1001.337                          

 Data required time                                               1001.337                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.337                          
 Data arrival time                                                  -5.371                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.966                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[1]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[1]
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.363  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.679
  Launch Clock Delay      :  1.152
  Clock Pessimism Removal :  -0.164

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_161/Q2                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.466       0.466         ad_clk_3         
 CLMA_130_165/Y3                   td                    0.156       0.622 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.530       1.152         _N2153           
 CLMA_126_196/CLK                                                          r       adget/data_reg[1]/opit_0_inv/CLK

 CLMA_126_196/Q2                   tco                   0.197       1.349 f       adget/data_reg[1]/opit_0_inv/Q
                                   net (fanout=1)        0.389       1.738         data_reg[1]      
 DRM_122_208/DA0[1]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[1]

 Data arrival time                                                   1.738         Logic Levels: 0  
                                                                                   Logic: 0.197ns(33.618%), Route: 0.389ns(66.382%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_161/Q2                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.588       0.588         ad_clk_3         
 CLMA_130_165/Y3                   td                    0.167       0.755 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.924       1.679         _N2153           
 DRM_122_208/CLKA[0]                                                       r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.164       1.515                          
 clock uncertainty                                       0.000       1.515                          

 Hold time                                               0.075       1.590                          

 Data required time                                                  1.590                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.590                          
 Data arrival time                                                  -1.738                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.148                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[2]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[2]
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.363  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.679
  Launch Clock Delay      :  1.152
  Clock Pessimism Removal :  -0.164

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_161/Q2                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.466       0.466         ad_clk_3         
 CLMA_130_165/Y3                   td                    0.156       0.622 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.530       1.152         _N2153           
 CLMA_126_196/CLK                                                          r       adget/data_reg[2]/opit_0_inv/CLK

 CLMA_126_196/Q1                   tco                   0.197       1.349 f       adget/data_reg[2]/opit_0_inv/Q
                                   net (fanout=1)        0.391       1.740         data_reg[2]      
 DRM_122_208/DA0[2]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[2]

 Data arrival time                                                   1.740         Logic Levels: 0  
                                                                                   Logic: 0.197ns(33.503%), Route: 0.391ns(66.497%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_161/Q2                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.588       0.588         ad_clk_3         
 CLMA_130_165/Y3                   td                    0.167       0.755 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.924       1.679         _N2153           
 DRM_122_208/CLKA[0]                                                       r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.164       1.515                          
 clock uncertainty                                       0.000       1.515                          

 Hold time                                               0.075       1.590                          

 Data required time                                                  1.590                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.590                          
 Data arrival time                                                  -1.740                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.150                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[7]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/DA0[3]
Path Group  : divadf2/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.392  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.946
  Launch Clock Delay      :  1.372
  Clock Pessimism Removal :  -0.182

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_161/Q2                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.466       0.466         ad_clk_3         
 CLMA_130_165/Y3                   td                    0.156       0.622 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.750       1.372         _N2153           
 CLMS_134_221/CLK                                                          r       adget/data_reg[7]/opit_0_inv/CLK

 CLMS_134_221/Q1                   tco                   0.197       1.569 f       adget/data_reg[7]/opit_0_inv/Q
                                   net (fanout=1)        0.424       1.993         data_reg[7]      
 DRM_122_228/DA0[3]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/DA0[3]

 Data arrival time                                                   1.993         Logic Levels: 0  
                                                                                   Logic: 0.197ns(31.723%), Route: 0.424ns(68.277%)
----------------------------------------------------------------------------------------------------

 Clock divadf2/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_161/Q2                                         0.000       0.000 r       divadf2/clk_out/opit_0_inv/Q
                                   net (fanout=2)        0.588       0.588         ad_clk_3         
 CLMA_130_165/Y3                   td                    0.167       0.755 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       1.191       1.946         _N2153           
 DRM_122_228/CLKA[0]                                                       r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.182       1.764                          
 clock uncertainty                                       0.000       1.764                          

 Hold time                                               0.075       1.839                          

 Data required time                                                  1.839                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.839                          
 Data arrival time                                                  -1.993                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.154                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.539  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.134
  Launch Clock Delay      :  1.802
  Clock Pessimism Removal :  0.129

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.453       0.453         ad_clk_2         
 CLMA_130_165/Y3                   td                    0.135       0.588 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       1.214       1.802         _N2153           
 CLMS_142_245/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_142_245/Q0                   tco                   0.209       2.011 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.837       2.848         wr_en            
 CLMA_126_220/Y0                   td                    0.226       3.074 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.624       3.698         fifo/_N2704      
                                                         0.221       3.919 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.919         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1606
 CLMS_142_197/COUT                 td                    0.083       4.002 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.002         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1608
 CLMS_142_201/Y1                   td                    0.305       4.307 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.370       4.677         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [5]
 CLMS_142_209/Y1                   td                    0.135       4.812 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.936       5.748         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [5]
 CLMA_138_245/COUT                 td                    0.348       6.096 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.096         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.co [6]
 CLMA_138_249/Y1                   td                    0.264       6.360 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.602       6.962         _N38             
 CLMA_126_220/B4                                                           f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.962         Logic Levels: 6  
                                                                                   Logic: 1.791ns(34.709%), Route: 3.369ns(65.291%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_169/Q0                                         0.000    1000.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.364    1000.364         ad_clk_2         
 CLMA_130_165/Y3                   td                    0.126    1000.490 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.644    1001.134         _N2153           
 CLMA_126_220/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.129    1001.263                          
 clock uncertainty                                      -0.050    1001.213                          

 Setup time                                             -0.083    1001.130                          

 Data required time                                               1001.130                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.130                          
 Data arrival time                                                  -6.962                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.168                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L1
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.539  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.134
  Launch Clock Delay      :  1.802
  Clock Pessimism Removal :  0.129

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.453       0.453         ad_clk_2         
 CLMA_130_165/Y3                   td                    0.135       0.588 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       1.214       1.802         _N2153           
 CLMS_142_245/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_142_245/Q0                   tco                   0.209       2.011 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.837       2.848         wr_en            
 CLMA_126_220/Y0                   td                    0.226       3.074 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.624       3.698         fifo/_N2704      
                                                         0.221       3.919 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.919         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1606
 CLMS_142_197/COUT                 td                    0.083       4.002 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.002         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1608
                                                         0.057       4.059 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.059         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1610
 CLMS_142_201/COUT                 td                    0.083       4.142 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.142         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1612
                                                         0.057       4.199 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.199         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1614
 CLMS_142_205/COUT                 td                    0.083       4.282 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.282         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1616
 CLMS_142_209/Y0                   td                    0.173       4.455 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[12]/opit_0_inv_AQ/Y
                                   net (fanout=3)        0.800       5.255         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [12]
 CLMA_126_220/B1                                                           f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   5.255         Logic Levels: 5  
                                                                                   Logic: 1.192ns(34.521%), Route: 2.261ns(65.479%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_169/Q0                                         0.000    1000.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.364    1000.364         ad_clk_2         
 CLMA_130_165/Y3                   td                    0.126    1000.490 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.644    1001.134         _N2153           
 CLMA_126_220/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.129    1001.263                          
 clock uncertainty                                      -0.050    1001.213                          

 Setup time                                             -0.146    1001.067                          

 Data required time                                               1001.067                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.067                          
 Data arrival time                                                  -5.255                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.812                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[10]/opit_0_inv_L5Q_perm/L1
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.433  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.240
  Launch Clock Delay      :  1.802
  Clock Pessimism Removal :  0.129

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.453       0.453         ad_clk_2         
 CLMA_130_165/Y3                   td                    0.135       0.588 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       1.214       1.802         _N2153           
 CLMS_142_245/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_142_245/Q0                   tco                   0.209       2.011 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.837       2.848         wr_en            
 CLMA_126_220/Y0                   td                    0.226       3.074 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.624       3.698         fifo/_N2704      
                                                         0.221       3.919 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       3.919         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1606
 CLMS_142_197/COUT                 td                    0.083       4.002 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.002         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1608
                                                         0.057       4.059 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.059         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1610
 CLMS_142_201/COUT                 td                    0.083       4.142 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.142         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1612
                                                         0.057       4.199 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.199         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1614
 CLMS_142_205/Y3                   td                    0.305       4.504 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.700       5.204         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [11]
 CLMA_134_220/A1                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[10]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   5.204         Logic Levels: 4  
                                                                                   Logic: 1.241ns(36.479%), Route: 2.161ns(63.521%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_130_169/Q0                                         0.000    1000.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.364    1000.364         ad_clk_2         
 CLMA_130_165/Y3                   td                    0.126    1000.490 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.750    1001.240         _N2153           
 CLMA_134_220/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.129    1001.369                          
 clock uncertainty                                      -0.050    1001.319                          

 Setup time                                             -0.149    1001.170                          

 Data required time                                               1001.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.170                          
 Data arrival time                                                  -5.204                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.966                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[1]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[1]
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.363  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.512
  Launch Clock Delay      :  1.020
  Clock Pessimism Removal :  -0.129

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.364       0.364         ad_clk_2         
 CLMA_130_165/Y3                   td                    0.126       0.490 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.530       1.020         _N2153           
 CLMA_126_196/CLK                                                          r       adget/data_reg[1]/opit_0_inv/CLK

 CLMA_126_196/Q2                   tco                   0.197       1.217 f       adget/data_reg[1]/opit_0_inv/Q
                                   net (fanout=1)        0.389       1.606         data_reg[1]      
 DRM_122_208/DA0[1]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[1]

 Data arrival time                                                   1.606         Logic Levels: 0  
                                                                                   Logic: 0.197ns(33.618%), Route: 0.389ns(66.382%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.453       0.453         ad_clk_2         
 CLMA_130_165/Y3                   td                    0.135       0.588 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.924       1.512         _N2153           
 DRM_122_208/CLKA[0]                                                       r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.129       1.383                          
 clock uncertainty                                       0.000       1.383                          

 Hold time                                               0.075       1.458                          

 Data required time                                                  1.458                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.458                          
 Data arrival time                                                  -1.606                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.148                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[2]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[2]
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.363  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.512
  Launch Clock Delay      :  1.020
  Clock Pessimism Removal :  -0.129

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.364       0.364         ad_clk_2         
 CLMA_130_165/Y3                   td                    0.126       0.490 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.530       1.020         _N2153           
 CLMA_126_196/CLK                                                          r       adget/data_reg[2]/opit_0_inv/CLK

 CLMA_126_196/Q1                   tco                   0.197       1.217 f       adget/data_reg[2]/opit_0_inv/Q
                                   net (fanout=1)        0.391       1.608         data_reg[2]      
 DRM_122_208/DA0[2]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[2]

 Data arrival time                                                   1.608         Logic Levels: 0  
                                                                                   Logic: 0.197ns(33.503%), Route: 0.391ns(66.497%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.453       0.453         ad_clk_2         
 CLMA_130_165/Y3                   td                    0.135       0.588 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.924       1.512         _N2153           
 DRM_122_208/CLKA[0]                                                       r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.129       1.383                          
 clock uncertainty                                       0.000       1.383                          

 Hold time                                               0.075       1.458                          

 Data required time                                                  1.458                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.458                          
 Data arrival time                                                  -1.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.150                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[7]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/DA0[3]
Path Group  : ad_delay/EN/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.392  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.779
  Launch Clock Delay      :  1.240
  Clock Pessimism Removal :  -0.147

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.364       0.364         ad_clk_2         
 CLMA_130_165/Y3                   td                    0.126       0.490 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.750       1.240         _N2153           
 CLMS_134_221/CLK                                                          r       adget/data_reg[7]/opit_0_inv/CLK

 CLMS_134_221/Q1                   tco                   0.197       1.437 f       adget/data_reg[7]/opit_0_inv/Q
                                   net (fanout=1)        0.424       1.861         data_reg[7]      
 DRM_122_228/DA0[3]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/DA0[3]

 Data arrival time                                                   1.861         Logic Levels: 0  
                                                                                   Logic: 0.197ns(31.723%), Route: 0.424ns(68.277%)
----------------------------------------------------------------------------------------------------

 Clock ad_delay/EN/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_130_169/Q0                                         0.000       0.000 r       ad_delay/EN/opit_0_inv/Q
                                   net (fanout=1)        0.453       0.453         ad_clk_2         
 CLMA_130_165/Y3                   td                    0.135       0.588 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       1.191       1.779         _N2153           
 DRM_122_228/CLKA[0]                                                       r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.147       1.632                          
 clock uncertainty                                       0.000       1.632                          

 Hold time                                               0.075       1.707                          

 Data required time                                                  1.707                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.707                          
 Data arrival time                                                  -1.861                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.154                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.539  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.672
  Launch Clock Delay      :  3.468
  Clock Pessimism Removal :  0.257

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_14_209/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.949       1.949         ad_clk_1         
 CLMA_130_165/Y3                   td                    0.305       2.254 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       1.214       3.468         _N2153           
 CLMS_142_245/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_142_245/Q0                   tco                   0.209       3.677 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.837       4.514         wr_en            
 CLMA_126_220/Y0                   td                    0.226       4.740 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.624       5.364         fifo/_N2704      
                                                         0.221       5.585 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.585         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1606
 CLMS_142_197/COUT                 td                    0.083       5.668 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.668         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1608
 CLMS_142_201/Y1                   td                    0.305       5.973 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.370       6.343         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [5]
 CLMS_142_209/Y1                   td                    0.135       6.478 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.936       7.414         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wwptr [5]
 CLMA_138_245/COUT                 td                    0.348       7.762 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.762         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.co [6]
 CLMA_138_249/Y1                   td                    0.264       8.026 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N163.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.602       8.628         _N38             
 CLMA_126_220/B4                                                           f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.628         Logic Levels: 6  
                                                                                   Logic: 1.791ns(34.709%), Route: 3.369ns(65.291%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_14_209/Q0                                          0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.756    1001.756         ad_clk_1         
 CLMA_130_165/Y3                   td                    0.272    1002.028 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.644    1002.672         _N2153           
 CLMA_126_220/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.257    1002.929                          
 clock uncertainty                                      -0.050    1002.879                          

 Setup time                                             -0.083    1002.796                          

 Data required time                                               1002.796                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.796                          
 Data arrival time                                                  -8.628                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.168                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L1
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.539  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.672
  Launch Clock Delay      :  3.468
  Clock Pessimism Removal :  0.257

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_14_209/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.949       1.949         ad_clk_1         
 CLMA_130_165/Y3                   td                    0.305       2.254 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       1.214       3.468         _N2153           
 CLMS_142_245/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_142_245/Q0                   tco                   0.209       3.677 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.837       4.514         wr_en            
 CLMA_126_220/Y0                   td                    0.226       4.740 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.624       5.364         fifo/_N2704      
                                                         0.221       5.585 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.585         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1606
 CLMS_142_197/COUT                 td                    0.083       5.668 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.668         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1608
                                                         0.057       5.725 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.725         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1610
 CLMS_142_201/COUT                 td                    0.083       5.808 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.808         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1612
                                                         0.057       5.865 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.865         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1614
 CLMS_142_205/COUT                 td                    0.083       5.948 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.948         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1616
 CLMS_142_209/Y0                   td                    0.173       6.121 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[12]/opit_0_inv_AQ/Y
                                   net (fanout=3)        0.800       6.921         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [12]
 CLMA_126_220/B1                                                           f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.921         Logic Levels: 5  
                                                                                   Logic: 1.192ns(34.521%), Route: 2.261ns(65.479%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_14_209/Q0                                          0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.756    1001.756         ad_clk_1         
 CLMA_130_165/Y3                   td                    0.272    1002.028 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.644    1002.672         _N2153           
 CLMA_126_220/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/asyn_wfull/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.257    1002.929                          
 clock uncertainty                                      -0.050    1002.879                          

 Setup time                                             -0.146    1002.733                          

 Data required time                                               1002.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.733                          
 Data arrival time                                                  -6.921                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.812                          
====================================================================================================

====================================================================================================

Startpoint  : adget/wr_en/opit_0_inv_L5Q_perm/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[10]/opit_0_inv_L5Q_perm/L1
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.433  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.778
  Launch Clock Delay      :  3.468
  Clock Pessimism Removal :  0.257

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_14_209/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.949       1.949         ad_clk_1         
 CLMA_130_165/Y3                   td                    0.305       2.254 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       1.214       3.468         _N2153           
 CLMS_142_245/CLK                                                          r       adget/wr_en/opit_0_inv_L5Q_perm/CLK

 CLMS_142_245/Q0                   tco                   0.209       3.677 r       adget/wr_en/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.837       4.514         wr_en            
 CLMA_126_220/Y0                   td                    0.226       4.740 r       fifo/N12_3/gateop_perm/Z
                                   net (fanout=2)        0.624       5.364         fifo/_N2704      
                                                         0.221       5.585 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.585         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1606
 CLMS_142_197/COUT                 td                    0.083       5.668 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.668         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1608
                                                         0.057       5.725 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.725         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1610
 CLMS_142_201/COUT                 td                    0.083       5.808 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.808         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1612
                                                         0.057       5.865 f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.865         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/_N1614
 CLMS_142_205/Y3                   td                    0.305       6.170 r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.700       6.870         fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/N2 [11]
 CLMA_134_220/A1                                                           r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[10]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.870         Logic Levels: 4  
                                                                                   Logic: 1.241ns(36.479%), Route: 2.161ns(63.521%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_14_209/Q0                                          0.000    1000.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.756    1001.756         ad_clk_1         
 CLMA_130_165/Y3                   td                    0.272    1002.028 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.750    1002.778         _N2153           
 CLMA_134_220/CLK                                                          r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_fifo_ctrl/wptr[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.257    1003.035                          
 clock uncertainty                                      -0.050    1002.985                          

 Setup time                                             -0.149    1002.836                          

 Data required time                                               1002.836                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.836                          
 Data arrival time                                                  -6.870                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.966                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[1]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[1]
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.363  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.178
  Launch Clock Delay      :  2.558
  Clock Pessimism Removal :  -0.257

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_14_209/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.756       1.756         ad_clk_1         
 CLMA_130_165/Y3                   td                    0.272       2.028 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.530       2.558         _N2153           
 CLMA_126_196/CLK                                                          r       adget/data_reg[1]/opit_0_inv/CLK

 CLMA_126_196/Q2                   tco                   0.197       2.755 f       adget/data_reg[1]/opit_0_inv/Q
                                   net (fanout=1)        0.389       3.144         data_reg[1]      
 DRM_122_208/DA0[1]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[1]

 Data arrival time                                                   3.144         Logic Levels: 0  
                                                                                   Logic: 0.197ns(33.618%), Route: 0.389ns(66.382%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_14_209/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.949       1.949         ad_clk_1         
 CLMA_130_165/Y3                   td                    0.305       2.254 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.924       3.178         _N2153           
 DRM_122_208/CLKA[0]                                                       r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.257       2.921                          
 clock uncertainty                                       0.000       2.921                          

 Hold time                                               0.075       2.996                          

 Data required time                                                  2.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.996                          
 Data arrival time                                                  -3.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.148                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[2]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[2]
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.363  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.178
  Launch Clock Delay      :  2.558
  Clock Pessimism Removal :  -0.257

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_14_209/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.756       1.756         ad_clk_1         
 CLMA_130_165/Y3                   td                    0.272       2.028 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.530       2.558         _N2153           
 CLMA_126_196/CLK                                                          r       adget/data_reg[2]/opit_0_inv/CLK

 CLMA_126_196/Q1                   tco                   0.197       2.755 f       adget/data_reg[2]/opit_0_inv/Q
                                   net (fanout=1)        0.391       3.146         data_reg[2]      
 DRM_122_208/DA0[2]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/DA0[2]

 Data arrival time                                                   3.146         Logic Levels: 0  
                                                                                   Logic: 0.197ns(33.503%), Route: 0.391ns(66.497%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_14_209/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.949       1.949         ad_clk_1         
 CLMA_130_165/Y3                   td                    0.305       2.254 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.924       3.178         _N2153           
 DRM_122_208/CLKA[0]                                                       r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.257       2.921                          
 clock uncertainty                                       0.000       2.921                          

 Hold time                                               0.075       2.996                          

 Data required time                                                  2.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.996                          
 Data arrival time                                                  -3.146                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.150                          
====================================================================================================

====================================================================================================

Startpoint  : adget/data_reg[7]/opit_0_inv/CLK
Endpoint    : fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/DA0[3]
Path Group  : divadf/clk_out/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.392  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.445
  Launch Clock Delay      :  2.778
  Clock Pessimism Removal :  -0.275

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_14_209/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.756       1.756         ad_clk_1         
 CLMA_130_165/Y3                   td                    0.272       2.028 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.750       2.778         _N2153           
 CLMS_134_221/CLK                                                          r       adget/data_reg[7]/opit_0_inv/CLK

 CLMS_134_221/Q1                   tco                   0.197       2.975 f       adget/data_reg[7]/opit_0_inv/Q
                                   net (fanout=1)        0.424       3.399         data_reg[7]      
 DRM_122_228/DA0[3]                                                        f       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/DA0[3]

 Data arrival time                                                   3.399         Logic Levels: 0  
                                                                                   Logic: 0.197ns(31.723%), Route: 0.424ns(68.277%)
----------------------------------------------------------------------------------------------------

 Clock divadf/clk_out/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_14_209/Q0                                          0.000       0.000 r       divadf/clk_out/opit_0_inv/Q
                                   net (fanout=2)        1.949       1.949         ad_clk_1         
 CLMA_130_165/Y3                   td                    0.305       2.254 r       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       1.191       3.445         _N2153           
 DRM_122_228/CLKA[0]                                                       r       fifo/fifo_generator_0_u/U_ipml_fifo_DRMFIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.275       3.170                          
 clock uncertainty                                       0.000       3.170                          

 Hold time                                               0.075       3.245                          

 Data required time                                                  3.245                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.245                          
 Data arrival time                                                  -3.399                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.154                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.780
  Launch Clock Delay      :  3.186
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N41             
 USCM_74_106/CLK_USCM              td                    0.000       1.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.457       3.186         ntclkbufg_1      
 CLMA_130_173/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_130_173/Q1                   tco                   0.209       3.395 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.468       3.863         f_measure/cnt_fx [1]
                                                         0.310       4.173 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.173         f_measure/_N1573 
 CLMA_130_173/COUT                 td                    0.083       4.256 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.256         f_measure/_N1575 
                                                         0.055       4.311 f       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.311         f_measure/_N1577 
 CLMA_130_177/COUT                 td                    0.083       4.394 r       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.394         f_measure/_N1579 
                                                         0.055       4.449 f       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.449         f_measure/_N1581 
 CLMA_130_181/COUT                 td                    0.083       4.532 r       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.532         f_measure/_N1583 
                                                         0.055       4.587 f       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.587         f_measure/_N1585 
 CLMA_130_189/COUT                 td                    0.083       4.670 r       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.670         f_measure/_N1587 
                                                         0.055       4.725 f       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.725         f_measure/_N1589 
 CLMA_130_193/COUT                 td                    0.083       4.808 r       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.808         f_measure/_N1591 
                                                         0.055       4.863 f       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.863         f_measure/_N1593 
 CLMA_130_197/COUT                 td                    0.083       4.946 r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.946         f_measure/_N1595 
                                                         0.055       5.001 f       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.001         f_measure/_N1597 
 CLMA_130_201/COUT                 td                    0.083       5.084 r       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.084         f_measure/_N1599 
                                                         0.055       5.139 f       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.139         f_measure/_N1601 
                                                                           f       f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   5.139         Logic Levels: 7  
                                                                                   Logic: 1.485ns(76.037%), Route: 0.468ns(23.963%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781    1000.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041    1000.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.511         _N41             
 USCM_74_106/CLK_USCM              td                    0.000    1001.511 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.269    1002.780         ntclkbufg_1      
 CLMA_130_205/CLK                                                          r       f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.376    1003.156                          
 clock uncertainty                                      -0.050    1003.106                          

 Setup time                                             -0.110    1002.996                          

 Data required time                                               1002.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.996                          
 Data arrival time                                                  -5.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.857                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.780
  Launch Clock Delay      :  3.186
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N41             
 USCM_74_106/CLK_USCM              td                    0.000       1.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.457       3.186         ntclkbufg_1      
 CLMA_130_173/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_130_173/Q1                   tco                   0.209       3.395 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.468       3.863         f_measure/cnt_fx [1]
                                                         0.310       4.173 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.173         f_measure/_N1573 
 CLMA_130_173/COUT                 td                    0.083       4.256 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.256         f_measure/_N1575 
                                                         0.055       4.311 f       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.311         f_measure/_N1577 
 CLMA_130_177/COUT                 td                    0.083       4.394 r       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.394         f_measure/_N1579 
                                                         0.055       4.449 f       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.449         f_measure/_N1581 
 CLMA_130_181/COUT                 td                    0.083       4.532 r       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.532         f_measure/_N1583 
                                                         0.055       4.587 f       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.587         f_measure/_N1585 
 CLMA_130_189/COUT                 td                    0.083       4.670 r       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.670         f_measure/_N1587 
                                                         0.055       4.725 f       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.725         f_measure/_N1589 
 CLMA_130_193/COUT                 td                    0.083       4.808 r       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.808         f_measure/_N1591 
                                                         0.055       4.863 f       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.863         f_measure/_N1593 
 CLMA_130_197/COUT                 td                    0.083       4.946 r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.946         f_measure/_N1595 
                                                         0.055       5.001 f       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.001         f_measure/_N1597 
 CLMA_130_201/COUT                 td                    0.082       5.083 f       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.083         f_measure/_N1599 
 CLMA_130_205/CIN                                                          f       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.083         Logic Levels: 7  
                                                                                   Logic: 1.429ns(75.329%), Route: 0.468ns(24.671%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781    1000.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041    1000.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.511         _N41             
 USCM_74_106/CLK_USCM              td                    0.000    1001.511 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.269    1002.780         ntclkbufg_1      
 CLMA_130_205/CLK                                                          r       f_measure/cnt_fx[29]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.376    1003.156                          
 clock uncertainty                                      -0.050    1003.106                          

 Setup time                                             -0.110    1002.996                          

 Data required time                                               1002.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.996                          
 Data arrival time                                                  -5.083                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.913                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin
Path Group  : clk_fx_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.775
  Launch Clock Delay      :  3.186
  Clock Pessimism Removal :  0.376

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N41             
 USCM_74_106/CLK_USCM              td                    0.000       1.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.457       3.186         ntclkbufg_1      
 CLMA_130_173/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_130_173/Q1                   tco                   0.209       3.395 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.468       3.863         f_measure/cnt_fx [1]
                                                         0.310       4.173 r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.173         f_measure/_N1573 
 CLMA_130_173/COUT                 td                    0.083       4.256 r       f_measure/cnt_fx[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.256         f_measure/_N1575 
                                                         0.055       4.311 f       f_measure/cnt_fx[5]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.311         f_measure/_N1577 
 CLMA_130_177/COUT                 td                    0.083       4.394 r       f_measure/cnt_fx[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.394         f_measure/_N1579 
                                                         0.055       4.449 f       f_measure/cnt_fx[9]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.449         f_measure/_N1581 
 CLMA_130_181/COUT                 td                    0.083       4.532 r       f_measure/cnt_fx[11]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.532         f_measure/_N1583 
                                                         0.055       4.587 f       f_measure/cnt_fx[13]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.587         f_measure/_N1585 
 CLMA_130_189/COUT                 td                    0.083       4.670 r       f_measure/cnt_fx[15]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.670         f_measure/_N1587 
                                                         0.055       4.725 f       f_measure/cnt_fx[17]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.725         f_measure/_N1589 
 CLMA_130_193/COUT                 td                    0.083       4.808 r       f_measure/cnt_fx[19]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.808         f_measure/_N1591 
                                                         0.055       4.863 f       f_measure/cnt_fx[21]/opit_0_inv_A2Q21/Cout
                                                         0.000       4.863         f_measure/_N1593 
 CLMA_130_197/COUT                 td                    0.083       4.946 r       f_measure/cnt_fx[23]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.946         f_measure/_N1595 
                                                         0.055       5.001 f       f_measure/cnt_fx[25]/opit_0_inv_A2Q21/Cout
                                                         0.000       5.001         f_measure/_N1597 
                                                                           f       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.001         Logic Levels: 6  
                                                                                   Logic: 1.347ns(74.215%), Route: 0.468ns(25.785%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 J17                                                     0.000    1000.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063    1000.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781    1000.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041    1000.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626    1001.511         _N41             
 USCM_74_106/CLK_USCM              td                    0.000    1001.511 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.264    1002.775         ntclkbufg_1      
 CLMA_130_201/CLK                                                          r       f_measure/cnt_fx[27]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.376    1003.151                          
 clock uncertainty                                      -0.050    1003.101                          

 Setup time                                             -0.110    1002.991                          

 Data required time                                               1002.991                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.991                          
 Data arrival time                                                  -5.001                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.990                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I00
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.186
  Launch Clock Delay      :  2.771
  Clock Pessimism Removal :  -0.415

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781       0.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041       0.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N41             
 USCM_74_106/CLK_USCM              td                    0.000       1.511 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.260       2.771         ntclkbufg_1      
 CLMA_130_173/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_130_173/Q0                   tco                   0.197       2.968 f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.138       3.106         f_measure/cnt_fx [0]
 CLMA_130_173/A0                                                           f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   3.106         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N41             
 USCM_74_106/CLK_USCM              td                    0.000       1.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.457       3.186         ntclkbufg_1      
 CLMA_130_173/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.415       2.771                          
 clock uncertainty                                       0.000       2.771                          

 Hold time                                              -0.082       2.689                          

 Data required time                                                  2.689                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.689                          
 Data arrival time                                                  -3.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.417                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
Endpoint    : f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I10
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.186
  Launch Clock Delay      :  2.771
  Clock Pessimism Removal :  -0.415

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781       0.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041       0.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N41             
 USCM_74_106/CLK_USCM              td                    0.000       1.511 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.260       2.771         ntclkbufg_1      
 CLMA_130_173/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK

 CLMA_130_173/Q0                   tco                   0.197       2.968 f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.138       3.106         f_measure/cnt_fx [0]
 CLMA_130_173/B0                                                           f       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/I10

 Data arrival time                                                   3.106         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N41             
 USCM_74_106/CLK_USCM              td                    0.000       1.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.457       3.186         ntclkbufg_1      
 CLMA_130_173/CLK                                                          r       f_measure/cnt_fx[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.415       2.771                          
 clock uncertainty                                       0.000       2.771                          

 Hold time                                              -0.082       2.689                          

 Data required time                                                  2.689                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.689                          
 Data arrival time                                                  -3.106                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.417                          
====================================================================================================

====================================================================================================

Startpoint  : f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/CLK
Endpoint    : f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/I1
Path Group  : clk_fx_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.195
  Launch Clock Delay      :  2.780
  Clock Pessimism Removal :  -0.415

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.781       0.844 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.844         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.041       0.885 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.626       1.511         _N41             
 USCM_74_106/CLK_USCM              td                    0.000       1.511 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.269       2.780         ntclkbufg_1      
 CLMA_130_205/CLK                                                          r       f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/CLK

 CLMA_130_205/Q2                   tco                   0.197       2.977 f       f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.138       3.115         f_measure/cnt_fx [30]
 CLMA_130_205/C1                                                           f       f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/I1

 Data arrival time                                                   3.115         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock clk_fx_Inferred (rising edge)
                                                         0.000       0.000 r                        
 J17                                                     0.000       0.000 r       clk_fx (port)    
                                   net (fanout=1)        0.063       0.063         clk_fx           
 IOBS_152_173/DIN                  td                    0.898       0.961 r       clk_fx_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.961         clk_fx_ibuf/ntD  
 IOL_151_173/INCK                  td                    0.047       1.008 r       clk_fx_ibuf/opit_1/INCK
                                   net (fanout=1)        0.721       1.729         _N41             
 USCM_74_106/CLK_USCM              td                    0.000       1.729 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=16)       1.466       3.195         ntclkbufg_1      
 CLMA_130_205/CLK                                                          r       f_measure/cnt_fx[30]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.415       2.780                          
 clock uncertainty                                       0.000       2.780                          

 Hold time                                              -0.112       2.668                          

 Data required time                                                  2.668                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.668                          
 Data arrival time                                                  -3.115                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.447                          
====================================================================================================

====================================================================================================

Startpoint  : trans/flag[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : adc_clk (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.029       2.067         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.458       3.525         ntclkbufg_0      
 CLMS_142_189/CLK                                                          r       trans/flag[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_142_189/Q0                   tco                   0.209       3.734 r       trans/flag[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.946       4.680         trans/flag [0]   
 CLMA_130_165/Y3                   td                    0.270       4.950 f       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       1.189       6.139         _N2153           
 IOL_151_89/DO                     td                    0.081       6.220 f       adc_clk_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.220         adc_clk_obuf/ntO 
 IOBS_152_89/PAD                   td                    2.049       8.269 f       adc_clk_obuf/opit_0/O
                                   net (fanout=1)        0.157       8.426         adc_clk          
 T11                                                                       f       adc_clk (port)   

 Data arrival time                                                   8.426         Logic Levels: 3  
                                                                                   Logic: 2.609ns(53.234%), Route: 2.292ns(46.766%)
====================================================================================================

====================================================================================================

Startpoint  : trans/flag[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : test (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.029       2.067         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.458       3.525         ntclkbufg_0      
 CLMS_142_189/CLK                                                          r       trans/flag[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_142_189/Q0                   tco                   0.209       3.734 r       trans/flag[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.946       4.680         trans/flag [0]   
 CLMA_130_165/Y3                   td                    0.270       4.950 f       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       1.135       6.085         _N2153           
 IOL_151_253/DO                    td                    0.081       6.166 f       test_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.166         test_obuf/ntO    
 IOBS_152_253/PAD                  td                    2.049       8.215 f       test_obuf/opit_0/O
                                   net (fanout=1)        0.069       8.284         test             
 E17                                                                       f       test (port)      

 Data arrival time                                                   8.284         Logic Levels: 3  
                                                                                   Logic: 2.609ns(54.822%), Route: 2.150ns(45.178%)
====================================================================================================

====================================================================================================

Startpoint  : trans/flag[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : adc_clk2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.029       2.067         _N40             
 USCM_74_107/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2)        1.458       3.525         ntclkbufg_0      
 CLMS_142_189/CLK                                                          r       trans/flag[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_142_189/Q0                   tco                   0.209       3.734 r       trans/flag[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.946       4.680         trans/flag [0]   
 CLMA_130_165/Y3                   td                    0.270       4.950 f       trans/N36[0]_2/gateop_perm/Z
                                   net (fanout=60)       0.694       5.644         _N2153           
 IOL_151_134/DO                    td                    0.081       5.725 f       adc_clk2_obuf/opit_1/O
                                   net (fanout=1)        0.000       5.725         adc_clk2_obuf/ntO
 IOBD_152_134/PAD                  td                    2.049       7.774 f       adc_clk2_obuf/opit_0/O
                                   net (fanout=1)        0.071       7.845         adc_clk2         
 N15                                                                       f       adc_clk2 (port)  

 Data arrival time                                                   7.845         Logic Levels: 3  
                                                                                   Logic: 2.609ns(60.394%), Route: 1.711ns(39.606%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[5] (port)
Endpoint    : adget/data_reg[1]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M14                                                     0.000       0.000 r       adc_data1[5] (port)
                                   net (fanout=1)        0.045       0.045         adc_data1[5]     
 IOBS_152_145/DIN                  td                    0.781       0.826 r       adc_data1_ibuf[5]/opit_0/O
                                   net (fanout=1)        0.000       0.826         adc_data1_ibuf[5]/ntD
 IOL_151_145/RX_DATA_DD            td                    0.071       0.897 r       adc_data1_ibuf[5]/opit_1/OUT
                                   net (fanout=1)        0.710       1.607         nt_adc_data1[5]  
 CLMA_126_196/M1                                                           r       adget/data_reg[1]/opit_0_inv/D

 Data arrival time                                                   1.607         Logic Levels: 2  
                                                                                   Logic: 0.852ns(53.018%), Route: 0.755ns(46.982%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[4] (port)
Endpoint    : adget/data_reg[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 M13                                                     0.000       0.000 r       adc_data1[4] (port)
                                   net (fanout=1)        0.051       0.051         adc_data1[4]     
 IOBD_152_146/DIN                  td                    0.781       0.832 r       adc_data1_ibuf[4]/opit_0/O
                                   net (fanout=1)        0.000       0.832         adc_data1_ibuf[4]/ntD
 IOL_151_146/RX_DATA_DD            td                    0.071       0.903 r       adc_data1_ibuf[4]/opit_1/OUT
                                   net (fanout=1)        0.711       1.614         nt_adc_data1[4]  
 CLMA_126_196/M3                                                           r       adget/data_reg[0]/opit_0_inv/D

 Data arrival time                                                   1.614         Logic Levels: 2  
                                                                                   Logic: 0.852ns(52.788%), Route: 0.762ns(47.212%)
====================================================================================================

====================================================================================================

Startpoint  : adc_data1[10] (port)
Endpoint    : adget/data_reg[6]/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 L17                                                     0.000       0.000 r       adc_data1[10] (port)
                                   net (fanout=1)        0.072       0.072         adc_data1[10]    
 IOBS_152_165/DIN                  td                    0.781       0.853 r       adc_data1_ibuf[10]/opit_0/O
                                   net (fanout=1)        0.000       0.853         adc_data1_ibuf[10]/ntD
 IOL_151_165/RX_DATA_DD            td                    0.071       0.924 r       adc_data1_ibuf[10]/opit_1/OUT
                                   net (fanout=1)        0.804       1.728         nt_adc_data1[10] 
 CLMA_134_220/M2                                                           r       adget/data_reg[6]/opit_0_inv/D

 Data arrival time                                                   1.728         Logic Levels: 2  
                                                                                   Logic: 0.852ns(49.306%), Route: 0.876ns(50.694%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 7.000 sec
Action report_timing: CPU time elapsed is 5.719 sec
Current time: Fri Jul  5 01:24:22 2024
Action report_timing: Peak memory pool usage is 368,984,064 bytes
Report timing is finished successfully.
