5 16 fd01 5 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (mbit_sel7.vcd) 2 -o (mbit_sel7.cdd) 2 -v (mbit_sel7.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 mbit_sel7.v 1 22 1 
2 1 6 6 120012 3 1 100c 0 0 2 1 b
2 2 6 6 d000d 0 0 1404 0 0 32 48 0 0
2 3 6 6 b000b 0 0 1408 0 0 32 48 1 0
2 4 6 6 90009 0 0 1408 0 0 32 48 2 0
2 5 6 6 9000b 0 7 1608 3 4 32 18 0 ffffffff fffffffc 1 2 0
2 6 6 6 7000e 0 24 1410 2 5 2 18 0 3 0 0 0 0 a
2 7 6 6 70012 4 35 e 1 6
1 a 1 3 6000c 1 0 31 0 32 17 ffffffff ffffffff 0 3 1 0
1 b 2 4 7000c 1 0 1 0 2 17 0 3 0 3 1 0
4 7 f 7 7 7
3 1 main.u$0 "main.u$0" 0 mbit_sel7.v 8 20 1 
