abstract three contribut develop algorithm assist engin design analog circuit provid paper first method repres highli nonlinear non continu analog circuit use kirchoff current law potenti function within context markov field describ second rel effici algorithm optim markov field object function briefli describ converg proof briefli sketch third empir result illustr strength limit approach provid within context jfet transistor design problem propos algorithm gener set circuit compon jfet circuit model accur gener desir characterist curv analog circuit design use markov random field markov random field model markov random field mrf gener concept markov chain markov field one begin set random variabl neighborhood relat repres graph random variabl assum paper discret random variabl take one finit number possibl valu node graph index specif random variabl link jth node ith node indic condit probabl distribut ith random variabl field function depend upon jth random variabl random variabl neighbor random variabl restrict upon definit markov field posit condit probabl everi realiz field strictli posit essenti idea behind markov field design one specifi potenti energi function everi cliqu neighborhood graph subset random variabl associ cliqu obtain optim valu cliqu potenti function obtain minim valu review see associ professor univers texa dalla www utdalla edu golden golden markov random field model provid conveni mechan probabilist repres optim combin combin local constraint analog circuit design use spice mix signal asic applic specif integr circuit design problem circuit design specif well known introduct singl constraint increas substrat nois could result major redesign entir circuit industri standard tool aid engin solv analog circuit design problem spice softwar environ simul larg scale electron circuit spice special optim option fit circuit paramet desir input output characterist typic constraint weak spice solv analog circuit design problem larg number free paramet see introduct spice anoth difficulti use spice provid global confid factor indic confid gener design local confid factor determin locat weak point automat gener circuit design solut markov field approach analog circuit design paper approach solv real world analog circuit design problem use appropri construct markov random propos refer mrfspice desir input output characterist directli incorpor construct potenti function markov field addit constraint base upon kirchoff current law directli incorpor field approach thu differ classic spice methodolog kirchoff current law constraint explicitli incorpor object function minim optim design approach also differ previou markov field approach harmoni neural network model brain state box neural network model design qualit model human understand electron circuit behavior sinc approach use pair wise correl quadrat potenti function oppos highli nonlinear potenti function use approach describ paper key contribut paper thu make three import contribut applic markov random field analog circuit design problem first method repres highli nonlinear non continu analog circuit use kirchoff current law potenti function within context markov field describ second rel effici algorithm optim markov field object function briefli describ converg proof briefli sketch third empir result illustr strength limit approach provid within context jfet transistor design problem model assumpt algorithm probabilist model assumpt given circuit circuit design problem consist number design decis variabl denot design decis variabl discret random variabl kirchoff law markov field analog circuit design let mrf denot set realiz dimension real vector realiz refer circuit design solut let joint global probabl mass function denot pg assum pa pa circuit design solut prefer circuit design solut thu pg specifi type probabilist fuzzi measur exampl random variabl might refer design decis concern choic particular valu capacitor previou experi expect valu may usual constrain without seriou difficulti one ten possibl valu pf lt thu ki exampl limit choic small number finit valu permit introduct design expertis hint directli problem formul without make strong committ ultim choic valu capacitor exampl design decis variabl valu includ resistor valu inductor valu transistor type diod type even fundament differ circuit topolog problem consid assign design prefer probabl meaning way altern design solut strategi base upon construct pa properti pa pa circuit design solut exhibit requisit oper characterist respect set test circuit effect circuit design solut optim analog circuit design solut may defin global maximum pa specif detail strategi construct pa discuss first care defin concept test circuit let finit set integ uniqu termin test circuit index set rn complex number vm refer voltag magnitud vk indic voltag magnitud angl vk indic voltag phase shift convent ground voltag vo alway assign valu let order pair element circuit compon current sourc defin respect complex valu function ia whose valu typic function depend upon vb may also function depend upon voltag circuit compon current sourc associ exampl resistor circuit compon current sourc would model choos ia vb va resist ohm resistor vb voltag observ one termin resistor va voltag observ termin resistor quantiti ia current flow resistor termin termin similarli capacitor circuit compon current sourc would model choos vb va rj vfl frequenc hz test circuit frequenc specif voltag control current sourc circuit compon current sourc may model make ia function depend upon subset voltag test circuit see addit detail regard use complex arithmet analog circuit analysi design import design constraint kirchoff current law satisfi everi voltag node kirchoff current law state sum current enter voltag node must equal zero show physic law directli embodi system nonlinear constraint golden behavior mrf say kth voltag node test circuit clamp voltag vk known exampl node circuit might directli ground node might directli connect ground voltag sourc voltag node vk might desir known target voltag voltag node test circuit clamp kirchoff current law voltag node circuit simpli assum satisfi turn impli voltag potenti function suppos voltag node test circuit clamp mean voltag node must estim control current sourc test circuit passiv devic valu voltag unclamp node circuit calcul solv system linear equat current choic circuit compon valu treat constant gener case control current sourc exist test circuit approxim iter gradient descent algorithm algorithm use spice use obtain improv estim voltag unclamp node iter algorithm alway run fix number iter valu must comput current enter node via arc test circuit denot two dimension real vector whose first compon real part complex current whose second compon imaginari part averag current enter node test circuit given formula ii jdesign circuit compon resistor capacitor diod etc minim satisfi kirchoff current law node test circuit howev measur entir adequ indic degre kirchoff current law satisfi sinc may small magnitud necessarili kirchoff current law satisfi simpli current enter node small magnitud compens problem normal current signal magnitud current signal variabl ratio minim node test circuit ratio decreas magnitud magnitud small rel magnitud individu current enter node test circuit voltag potenti function voltag node test circuit formal defin follow let qk ii ql let eigenvalu qn whose valu strictli greater small posit number let ei eigenvector associ eigenvalu ai defin qk eje thu qk posit eigenvalu qk simpli matrix invers use notat voltag potenti function unclamp voltag kirchoff law markov field analog circuit design node test circuit may express formula defin global probabl global prefer particular design configur formula pg exp total number voltag node across test circuit prefer probabl design design circuit compon maxim pg note probabl assign circuit configur less consist kirchoff current law consid less probabl less prefer normal constant comput intract comput help defin easili comput circuit confid factor ccf given formula ccf exp zpg note global probabl directli proport ccf sinc alway non neg complet satisfact kirchoff current law correspond case follow ccf lower bound indic subject confid design solut upper bound indic absolut subject confid design solut addit local condit probabl form pi xi xl xi xi xd comput use formula xx xi xi xd local condit probabl help explicitli comput probabl prefer select one design circuit compon valu given subset design compon valu accept rememb probabl prefer essenti measur degre chosen design compon pre specifi oper characterist voltag versu frequenc curv circuit satisfi kirchoff current law mrfspice algorithm mrfspice algorithm combin metropoli besag icm iter condit mode algorithm stochast metropoli algorithm temperatur paramet set equal one use sampl design solut gener ccf design solut comput design solut best ccf kept initi design solut guess next determinist icm algorithm initi icm algorithm appli equilibrium point reach simul anneal method involv decreas temperatur paramet accord logarithm cool schedul step step could easili use guarante converg distribut uniform distribut global maxima pg converg optim solut howev test problem consid thu far equal effect result obtain use fast heurist algorithm guarante converg local maximum oppos global maximum propos situat converg rate slow local maximum gener mrfspice golden poor design solut low ccf appropri local condit probabilit comput provid feedback human design engin human design engin make direct alter sampl space pc domain ccf order appropri simpli search space final icm algorithm easili view artifici neural network algorithm fact gener classic hopfield model note edtp ot egt figur extern input voltag gener egtest extern suppli voltag edtest vari current illtest flow extern resistor rtest measur jfet design problem design problem specif combin free paramet macroequival jfet transistor model select basi given set characterist curv specifi drain sourc current jfet vari function gate voltag drain voltag ohz mhz specif jfet transi tot model simul use classic shichman hodg larg signal channel jfet model describ vladimirescu pp circuit diagram transistor model shown figur compon circuit dia part jfet transistor model extern voltag gener edtest egtest extern resistor rtest specif function describ idiqgd cdiqgd rdiqgd idiqg cdiqg rdiqg cgdq cgsq chang function egtest current irtest flow rtest long complex kirchoff law markov field analog circuit design present detail see pp five design decis variabl defin first design decis variabl xdiqg specifi set paramet valu larg signal gate sourc diod model portion jfet model possibl choic valu xdiqg similarli second design decis variabl xdiqgd possibl valu specifi set paramet valu larg signal gate drain diod model portion jfet model third design decis variabl xq also possibl valu valu specifi set choic jfet type specif paramet fourth fifth design decis variabl resistor rsq rsd could take one possibl valu result jfet design problem shown tabl phase angl irtest mhz specifi approxim degre observ phase angl irtest rang degre comput time approxim hour use unoptim prototyp matlab code mhz pentium processor close agreement desir actual result suggest research area would highli reward tabl evalu mrfspice gener jfet design egtest edtest irtest dc irtest mhz desir actual desir actual acknowledg research fund texa instrument inc direct effort kerri hanson kerri hanson ralph golden provid numer key insight knowledg substanti improv project qualiti