<profile>

<section name = "Vivado HLS Report for 'feistel'" level="0">
<item name = "Date">Tue Nov 19 22:52:56 2024
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">Blowfish_Setkey_Opt.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.358 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 1, 10.000 ns, 10.000 ns, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 114, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, -, -</column>
<column name="Register">-, -, 2, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln133_fu_150_p2">+, 0, 0, 39, 32, 32</column>
<column name="ap_return">+, 0, 0, 39, 32, 32</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln133_fu_156_p2">xor, 0, 0, 32, 32, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, feistel, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, feistel, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, feistel, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, feistel, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, feistel, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, feistel, return value</column>
<column name="ap_return">out, 32, ap_ctrl_hs, feistel, return value</column>
<column name="x">in, 32, ap_none, x, scalar</column>
<column name="S_0_address0">out, 8, ap_memory, S_0, array</column>
<column name="S_0_ce0">out, 1, ap_memory, S_0, array</column>
<column name="S_0_q0">in, 32, ap_memory, S_0, array</column>
<column name="S_1_address0">out, 8, ap_memory, S_1, array</column>
<column name="S_1_ce0">out, 1, ap_memory, S_1, array</column>
<column name="S_1_q0">in, 32, ap_memory, S_1, array</column>
<column name="S_2_address0">out, 8, ap_memory, S_2, array</column>
<column name="S_2_ce0">out, 1, ap_memory, S_2, array</column>
<column name="S_2_q0">in, 32, ap_memory, S_2, array</column>
<column name="S_3_address0">out, 8, ap_memory, S_3, array</column>
<column name="S_3_ce0">out, 1, ap_memory, S_3, array</column>
<column name="S_3_q0">in, 32, ap_memory, S_3, array</column>
</table>
</item>
</section>
</profile>
