#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Thu Dec 21 09:31:49 2023
# Process ID: 8808
# Log file: E:/1BM22EC201/demux/vivado.log
# Journal file: E:/1BM22EC201/demux\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/1BM22EC201/demux/demux.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: demux
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:03:33 . Memory (MB): peak = 851.945 ; gain = 692.602
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'demux' [E:/1BM22EC201/demux/demux.srcs/sources_1/new/demux.v:23]
INFO: [Synth 8-256] done synthesizing module 'demux' (1#1) [E:/1BM22EC201/demux/demux.srcs/sources_1/new/demux.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:03:34 . Memory (MB): peak = 851.945 ; gain = 692.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:03:34 . Memory (MB): peak = 851.945 ; gain = 692.602
---------------------------------------------------------------------------------
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:03:39 . Memory (MB): peak = 1199.371 ; gain = 1040.027
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1199.371 ; gain = 347.426
file mkdir E:/1BM22EC201/demux/demux.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/1BM22EC201/demux/demux.srcs/sim_1/new/tb_demux.v w ]
add_files -fileset sim_1 E:/1BM22EC201/demux/demux.srcs/sim_1/new/tb_demux.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_demux' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/1BM22EC201/demux/demux.sim/sim_1/behav'
"xvlog -m64 -prj tb_demux_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1BM22EC201/demux/demux.srcs/sources_1/new/demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1BM22EC201/demux/demux.srcs/sim_1/new/tb_demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_demux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1BM22EC201/demux/demux.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/1BM22EC201/demux/demux.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 3597266ee3f94a94bf7ef463476b3da3 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_demux_behav xil_defaultlib.tb_demux xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 18 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.demux
Compiling module xil_defaultlib.tb_demux
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_demux_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source E:/1BM22EC201/demux/demux.sim/sim_1/behav/xsim.dir/tb_demux_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 4096087762 -regid "210997196_1777505744_0_125" -xml E:/1BM22EC201/demux/demux.sim/sim_1/behav/xsim.dir/tb_demux_behav/webta..."
    (file "E:/1BM22EC201/demux/demux.sim/sim_1/behav/xsim.dir/tb_demux_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 21 09:43:15 2023...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/1BM22EC201/demux/demux.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_demux_behav -key {Behavioral:sim_1:Functional:tb_demux} -tclbatch {tb_demux.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source tb_demux.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 3 ns : File "E:/1BM22EC201/demux/demux.srcs/sim_1/new/tb_demux.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_demux_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1201.438 ; gain = 2.066
remove_forces { {/tb_demux/S} }
remove_forces { {/tb_demux/S} }
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_demux' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/1BM22EC201/demux/demux.sim/sim_1/behav'
"xvlog -m64 -prj tb_demux_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1BM22EC201/demux/demux.srcs/sources_1/new/demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1BM22EC201/demux/demux.srcs/sim_1/new/tb_demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_demux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1BM22EC201/demux/demux.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/1BM22EC201/demux/demux.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 3597266ee3f94a94bf7ef463476b3da3 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_demux_behav xil_defaultlib.tb_demux xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 18 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.demux
Compiling module xil_defaultlib.tb_demux
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_demux_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source E:/1BM22EC201/demux/demux.sim/sim_1/behav/xsim.dir/tb_demux_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2880262064 -regid "210997196_1777505744_0_125" -xml E:/1BM22EC201/demux/demux.sim/sim_1/behav/xsim.dir/tb_demux_behav/webta..."
    (file "E:/1BM22EC201/demux/demux.sim/sim_1/behav/xsim.dir/tb_demux_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 21 09:45:00 2023...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/1BM22EC201/demux/demux.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_demux_behav -key {Behavioral:sim_1:Functional:tb_demux} -tclbatch {tb_demux.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source tb_demux.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 3 ns : File "E:/1BM22EC201/demux/demux.srcs/sim_1/new/tb_demux.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_demux_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_demux' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/1BM22EC201/demux/demux.sim/sim_1/behav'
"xvlog -m64 -prj tb_demux_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1BM22EC201/demux/demux.srcs/sources_1/new/demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1BM22EC201/demux/demux.srcs/sim_1/new/tb_demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_demux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1BM22EC201/demux/demux.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/1BM22EC201/demux/demux.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 3597266ee3f94a94bf7ef463476b3da3 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_demux_behav xil_defaultlib.tb_demux xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 18 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1233] port S is already connected [E:/1BM22EC201/demux/demux.srcs/sim_1/new/tb_demux.v:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.demux
Compiling module xil_defaultlib.tb_demux
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_demux_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source E:/1BM22EC201/demux/demux.sim/sim_1/behav/xsim.dir/tb_demux_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3789761155 -regid "210997196_1777505744_0_125" -xml E:/1BM22EC201/demux/demux.sim/sim_1/behav/xsim.dir/tb_demux_behav/webta..."
    (file "E:/1BM22EC201/demux/demux.sim/sim_1/behav/xsim.dir/tb_demux_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 21 09:47:57 2023...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/1BM22EC201/demux/demux.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_demux_behav -key {Behavioral:sim_1:Functional:tb_demux} -tclbatch {tb_demux.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source tb_demux.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 3 ns : File "E:/1BM22EC201/demux/demux.srcs/sim_1/new/tb_demux.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_demux_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_demux' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/1BM22EC201/demux/demux.sim/sim_1/behav'
"xvlog -m64 -prj tb_demux_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1BM22EC201/demux/demux.srcs/sources_1/new/demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1BM22EC201/demux/demux.srcs/sim_1/new/tb_demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_demux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1BM22EC201/demux/demux.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/1BM22EC201/demux/demux.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 3597266ee3f94a94bf7ef463476b3da3 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_demux_behav xil_defaultlib.tb_demux xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 18 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.demux
Compiling module xil_defaultlib.tb_demux
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_demux_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source E:/1BM22EC201/demux/demux.sim/sim_1/behav/xsim.dir/tb_demux_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 4273048199 -regid "210997196_1777505744_0_125" -xml E:/1BM22EC201/demux/demux.sim/sim_1/behav/xsim.dir/tb_demux_behav/webta..."
    (file "E:/1BM22EC201/demux/demux.sim/sim_1/behav/xsim.dir/tb_demux_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 21 09:50:24 2023...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/1BM22EC201/demux/demux.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_demux_behav -key {Behavioral:sim_1:Functional:tb_demux} -tclbatch {tb_demux.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source tb_demux.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 4 ns : File "E:/1BM22EC201/demux/demux.srcs/sim_1/new/tb_demux.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_demux_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1201.750 ; gain = 0.000
close [ open E:/1BM22EC201/demux/demux.srcs/sources_1/new/demux_gate.v w ]
add_files E:/1BM22EC201/demux/demux.srcs/sources_1/new/demux_gate.v
update_compile_order -fileset sources_1
set_property top demux_gate [current_fileset]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/1BM22EC201/demux/demux.srcs/sim_1/new/tb_demux_gate.v w ]
add_files -fileset sim_1 E:/1BM22EC201/demux/demux.srcs/sim_1/new/tb_demux_gate.v
update_compile_order -fileset sim_1
set_property top tb_demux_gate [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/1BM22EC201/demux/demux.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/1BM22EC201/demux/demux.sim/sim_1/behav/tb_demux_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/1BM22EC201/demux/demux.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_demux_gate' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/1BM22EC201/demux/demux.sim/sim_1/behav'
"xvlog -m64 -prj tb_demux_gate_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1BM22EC201/demux/demux.srcs/sources_1/new/demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1BM22EC201/demux/demux.srcs/sim_1/new/tb_demux_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_demux_gate
ERROR: [VRFC 10-91] rD is not declared [E:/1BM22EC201/demux/demux.srcs/sim_1/new/tb_demux_gate.v:30]
ERROR: [VRFC 10-91] rD is not declared [E:/1BM22EC201/demux/demux.srcs/sim_1/new/tb_demux_gate.v:31]
ERROR: [VRFC 10-91] rD is not declared [E:/1BM22EC201/demux/demux.srcs/sim_1/new/tb_demux_gate.v:32]
ERROR: [VRFC 10-91] rD is not declared [E:/1BM22EC201/demux/demux.srcs/sim_1/new/tb_demux_gate.v:33]
ERROR: [VRFC 10-1040] module tb_demux_gate ignored due to previous errors [E:/1BM22EC201/demux/demux.srcs/sim_1/new/tb_demux_gate.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '' file for more information.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:E:/1BM22EC201/demux/demux.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:E:/1BM22EC201/demux/demux.sim/sim_1/behav/tb_demux_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:E:/1BM22EC201/demux/demux.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_demux_gate' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'E:/1BM22EC201/demux/demux.sim/sim_1/behav'
"xvlog -m64 -prj tb_demux_gate_vlog.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1BM22EC201/demux/demux.srcs/sources_1/new/demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1BM22EC201/demux/demux.srcs/sim_1/new/tb_demux_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_demux_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/1BM22EC201/demux/demux.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/1BM22EC201/demux/demux.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 3597266ee3f94a94bf7ef463476b3da3 --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_demux_gate_behav xil_defaultlib.tb_demux_gate xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 18 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.demux
Compiling module xil_defaultlib.tb_demux_gate
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_demux_gate_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source E:/1BM22EC201/demux/demux.sim/sim_1/behav/xsim.dir/tb_demux_gate_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2686432356 -regid "210997196_1777505744_0_125" -xml E:/1BM22EC201/demux/demux.sim/sim_1/behav/xsim.dir/tb_demux_gate_behav/..."
    (file "E:/1BM22EC201/demux/demux.sim/sim_1/behav/xsim.dir/tb_demux_gate_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 21 10:10:34 2023...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/1BM22EC201/demux/demux.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_demux_gate_behav -key {Behavioral:sim_1:Functional:tb_demux_gate} -tclbatch {tb_demux_gate.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source tb_demux_gate.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 4 ns : File "E:/1BM22EC201/demux/demux.srcs/sim_1/new/tb_demux_gate.v" Line 34
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_demux_gate_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
