Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 11 11:13:08 2021
| Host         : LAPTOP-PE3V4VON running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|    16+ |            9 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             120 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             170 |           28 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             104 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+--------------------------+------------------------------+------------------+----------------+
|         Clock Signal         |       Enable Signal      |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+------------------------------+--------------------------+------------------------------+------------------+----------------+
| ~clk6p25m_BUFG               |                          |                              |                1 |              2 |
|  CLOCK                       |                          |                              |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG         |                          | ctr20k[11]_i_1_n_0           |                3 |             22 |
| ~microphone/J_MIC3_Pin4_OBUF |                          |                              |                3 |             24 |
|  CLK100MHZ_IBUF_BUFG         |                          | J_MIC3_Pin1_OBUF             |                3 |             24 |
|  J_MIC3_Pin1_OBUF            |                          |                              |                2 |             24 |
| ~clk6p25m_BUFG               |                          | dbounceC/flip1/reset         |                5 |             34 |
| ~clk6p25m_BUFG               | display/delay[0]_i_1_n_0 | dbounceC/flip1/reset         |                5 |             40 |
| ~clk6p25m_BUFG               | display/state            | dbounceC/flip1/reset         |                9 |             64 |
|  CLK100MHZ_IBUF_BUFG         |                          |                              |               12 |             66 |
| ~clk6p25m_BUFG               |                          | display/spi_word[39]_i_1_n_0 |               17 |             90 |
+------------------------------+--------------------------+------------------------------+------------------+----------------+


