/*
 * Filename : ar0331_arch_reg_tbl.c
 *
 * History:
 *    2011/07/11 - [Haowei Lo] Create
 *
 * Copyright (C) 2004-2011, Ambarella, Inc.
 *
 * All rights reserved. No Part of this file may be reproduced, stored
 * in a retrieval system, or transmitted, in any form, or by any means,
 * electronic, mechanical, photocopying, recording, or otherwise,
 * without the prior consent of Ambarella, Inc.
 *
 * This file is produced by perl.
 */
 
static const struct ar0331_reg_table ar0331_linear_share_regs[] = {
	//[Reset]
	{0x301A, 0x10D9}, //RESET
	{0xFFFF, 10},     //delay 10ms
	{0x301A, 0x10D8}, //Register RESET_REGISTER
	{0xFFFF, 10},     //delay 10ms

	//[AR0331 Linear sequencer load - 1.0]
	{0x3088, 0x8000}, //SEQ_CTRL_PORT
	{0x3086, 0x4A03}, //SEQ_DATA_PORT
	{0x3086, 0x4316}, //SEQ_DATA_PORT
	{0x3086, 0x0443}, //SEQ_DATA_PORT
	{0x3086, 0x1645}, //SEQ_DATA_PORT
	{0x3086, 0x4045}, //SEQ_DATA_PORT
	{0x3086, 0x6017}, //SEQ_DATA_PORT
	{0x3086, 0x5045}, //SEQ_DATA_PORT
	{0x3086, 0x404B}, //SEQ_DATA_PORT
	{0x3086, 0x1244}, //SEQ_DATA_PORT
	{0x3086, 0x6134}, //SEQ_DATA_PORT
	{0x3086, 0x4A31}, //SEQ_DATA_PORT
	{0x3086, 0x4342}, //SEQ_DATA_PORT
	{0x3086, 0x4560}, //SEQ_DATA_PORT
	{0x3086, 0x2714}, //SEQ_DATA_PORT
	{0x3086, 0x3DFF}, //SEQ_DATA_PORT
	{0x3086, 0x3DFF}, //SEQ_DATA_PORT
	{0x3086, 0x3DEA}, //SEQ_DATA_PORT
	{0x3086, 0x2704}, //SEQ_DATA_PORT
	{0x3086, 0x3D10}, //SEQ_DATA_PORT
	{0x3086, 0x2705}, //SEQ_DATA_PORT
	{0x3086, 0x3D10}, //SEQ_DATA_PORT
	{0x3086, 0x2715}, //SEQ_DATA_PORT
	{0x3086, 0x3527}, //SEQ_DATA_PORT
	{0x3086, 0x053D}, //SEQ_DATA_PORT
	{0x3086, 0x1045}, //SEQ_DATA_PORT
	{0x3086, 0x4027}, //SEQ_DATA_PORT
	{0x3086, 0x0427}, //SEQ_DATA_PORT
	{0x3086, 0x143D}, //SEQ_DATA_PORT
	{0x3086, 0xFF3D}, //SEQ_DATA_PORT
	{0x3086, 0xFF3D}, //SEQ_DATA_PORT
	{0x3086, 0xEA62}, //SEQ_DATA_PORT
	{0x3086, 0x2728}, //SEQ_DATA_PORT
	{0x3086, 0x3627}, //SEQ_DATA_PORT
	{0x3086, 0x083D}, //SEQ_DATA_PORT
	{0x3086, 0x6444}, //SEQ_DATA_PORT
	{0x3086, 0x2C2C}, //SEQ_DATA_PORT
	{0x3086, 0x2C2C}, //SEQ_DATA_PORT
	{0x3086, 0x4B01}, //SEQ_DATA_PORT
	{0x3086, 0x432D}, //SEQ_DATA_PORT
	{0x3086, 0x4643}, //SEQ_DATA_PORT
	{0x3086, 0x1647}, //SEQ_DATA_PORT
	{0x3086, 0x435F}, //SEQ_DATA_PORT
	{0x3086, 0x4F50}, //SEQ_DATA_PORT
	{0x3086, 0x2604}, //SEQ_DATA_PORT
	{0x3086, 0x2694}, //SEQ_DATA_PORT
	{0x3086, 0x2027}, //SEQ_DATA_PORT
	{0x3086, 0xFC53}, //SEQ_DATA_PORT
	{0x3086, 0x0D5C}, //SEQ_DATA_PORT
	{0x3086, 0x0D57}, //SEQ_DATA_PORT
	{0x3086, 0x5417}, //SEQ_DATA_PORT
	{0x3086, 0x0955}, //SEQ_DATA_PORT
	{0x3086, 0x5649}, //SEQ_DATA_PORT
	{0x3086, 0x5307}, //SEQ_DATA_PORT
	{0x3086, 0x5303}, //SEQ_DATA_PORT
	{0x3086, 0x4D28}, //SEQ_DATA_PORT
	{0x3086, 0x6C4C}, //SEQ_DATA_PORT
	{0x3086, 0x0928}, //SEQ_DATA_PORT
	{0x3086, 0x2C28}, //SEQ_DATA_PORT
	{0x3086, 0x294E}, //SEQ_DATA_PORT
	{0x3086, 0x5C09}, //SEQ_DATA_PORT
	{0x3086, 0x4500}, //SEQ_DATA_PORT
	{0x3086, 0x4580}, //SEQ_DATA_PORT
	{0x3086, 0x26B6}, //SEQ_DATA_PORT
	{0x3086, 0x27F8}, //SEQ_DATA_PORT
	{0x3086, 0x1702}, //SEQ_DATA_PORT
	{0x3086, 0x27FA}, //SEQ_DATA_PORT
	{0x3086, 0x5C0B}, //SEQ_DATA_PORT
	{0x3086, 0x1718}, //SEQ_DATA_PORT
	{0x3086, 0x26B2}, //SEQ_DATA_PORT
	{0x3086, 0x5C03}, //SEQ_DATA_PORT
	{0x3086, 0x1744}, //SEQ_DATA_PORT
	{0x3086, 0x27F2}, //SEQ_DATA_PORT
	{0x3086, 0x1702}, //SEQ_DATA_PORT
	{0x3086, 0x2809}, //SEQ_DATA_PORT
	{0x3086, 0x1710}, //SEQ_DATA_PORT
	{0x3086, 0x1628}, //SEQ_DATA_PORT
	{0x3086, 0x084D}, //SEQ_DATA_PORT
	{0x3086, 0x1A26}, //SEQ_DATA_PORT
	{0x3086, 0x9316}, //SEQ_DATA_PORT
	{0x3086, 0x1627}, //SEQ_DATA_PORT
	{0x3086, 0xFA45}, //SEQ_DATA_PORT
	{0x3086, 0xA017}, //SEQ_DATA_PORT
	{0x3086, 0x0727}, //SEQ_DATA_PORT
	{0x3086, 0xFB17}, //SEQ_DATA_PORT
	{0x3086, 0x2945}, //SEQ_DATA_PORT
	{0x3086, 0x8017}, //SEQ_DATA_PORT
	{0x3086, 0x0827}, //SEQ_DATA_PORT
	{0x3086, 0xFA17}, //SEQ_DATA_PORT
	{0x3086, 0x285D}, //SEQ_DATA_PORT
	{0x3086, 0x170E}, //SEQ_DATA_PORT
	{0x3086, 0x2691}, //SEQ_DATA_PORT
	{0x3086, 0x5301}, //SEQ_DATA_PORT
	{0x3086, 0x1740}, //SEQ_DATA_PORT
	{0x3086, 0x5302}, //SEQ_DATA_PORT
	{0x3086, 0x1710}, //SEQ_DATA_PORT
	{0x3086, 0x2693}, //SEQ_DATA_PORT
	{0x3086, 0x2692}, //SEQ_DATA_PORT
	{0x3086, 0x484D}, //SEQ_DATA_PORT
	{0x3086, 0x4E28}, //SEQ_DATA_PORT
	{0x3086, 0x094C}, //SEQ_DATA_PORT
	{0x3086, 0x0B17}, //SEQ_DATA_PORT
	{0x3086, 0x5F27}, //SEQ_DATA_PORT
	{0x3086, 0xF217}, //SEQ_DATA_PORT
	{0x3086, 0x1428}, //SEQ_DATA_PORT
	{0x3086, 0x0816}, //SEQ_DATA_PORT
	{0x3086, 0x4D1A}, //SEQ_DATA_PORT
	{0x3086, 0x1616}, //SEQ_DATA_PORT
	{0x3086, 0x27FA}, //SEQ_DATA_PORT
	{0x3086, 0x2603}, //SEQ_DATA_PORT
	{0x3086, 0x5C01}, //SEQ_DATA_PORT
	{0x3086, 0x4540}, //SEQ_DATA_PORT
	{0x3086, 0x2798}, //SEQ_DATA_PORT
	{0x3086, 0x172A}, //SEQ_DATA_PORT
	{0x3086, 0x4A0A}, //SEQ_DATA_PORT
	{0x3086, 0x4316}, //SEQ_DATA_PORT
	{0x3086, 0x0B43}, //SEQ_DATA_PORT
	{0x3086, 0x279C}, //SEQ_DATA_PORT
	{0x3086, 0x4560}, //SEQ_DATA_PORT
	{0x3086, 0x1707}, //SEQ_DATA_PORT
	{0x3086, 0x279D}, //SEQ_DATA_PORT
	{0x3086, 0x1725}, //SEQ_DATA_PORT
	{0x3086, 0x4540}, //SEQ_DATA_PORT
	{0x3086, 0x1708}, //SEQ_DATA_PORT
	{0x3086, 0x2798}, //SEQ_DATA_PORT
	{0x3086, 0x5D53}, //SEQ_DATA_PORT
	{0x3086, 0x0D26}, //SEQ_DATA_PORT
	{0x3086, 0x455C}, //SEQ_DATA_PORT
	{0x3086, 0x014B}, //SEQ_DATA_PORT
	{0x3086, 0x1244}, //SEQ_DATA_PORT
	{0x3086, 0x5251}, //SEQ_DATA_PORT
	{0x3086, 0x1702}, //SEQ_DATA_PORT
	{0x3086, 0x6018}, //SEQ_DATA_PORT
	{0x3086, 0x4A03}, //SEQ_DATA_PORT
	{0x3086, 0x4316}, //SEQ_DATA_PORT
	{0x3086, 0x0443}, //SEQ_DATA_PORT
	{0x3086, 0x1658}, //SEQ_DATA_PORT
	{0x3086, 0x4316}, //SEQ_DATA_PORT
	{0x3086, 0x5943}, //SEQ_DATA_PORT
	{0x3086, 0x165A}, //SEQ_DATA_PORT
	{0x3086, 0x4316}, //SEQ_DATA_PORT
	{0x3086, 0x5B43}, //SEQ_DATA_PORT
	{0x3086, 0x4540}, //SEQ_DATA_PORT
	{0x3086, 0x279C}, //SEQ_DATA_PORT
	{0x3086, 0x4560}, //SEQ_DATA_PORT
	{0x3086, 0x1707}, //SEQ_DATA_PORT
	{0x3086, 0x279D}, //SEQ_DATA_PORT
	{0x3086, 0x1725}, //SEQ_DATA_PORT
	{0x3086, 0x4540}, //SEQ_DATA_PORT
	{0x3086, 0x1710}, //SEQ_DATA_PORT
	{0x3086, 0x2798}, //SEQ_DATA_PORT
	{0x3086, 0x1720}, //SEQ_DATA_PORT
	{0x3086, 0x224B}, //SEQ_DATA_PORT
	{0x3086, 0x1244}, //SEQ_DATA_PORT
	{0x3086, 0x2C2C}, //SEQ_DATA_PORT
	{0x3086, 0x2C2C}, //SEQ_DATA_PORT

	{0x301A, 0x0058}, //FIELD_WR= RESET_REGISTER, 0x0058
	{0x30B0, 0x0000}, //FIELD_WR= DIGITAL_TEST, 0x0000
	{0x3064, 0x1902}, //FIELD_WR= SMIA_TEST, 0x1902
	{0x31AC, 0x0C0C}, //FIELD_WR= DATA_FORMAT_BITS, 0x0C0C

	{0x31C6, 0x8002},	//MSB
	//[Linear Mode]
	{0x3082, 0x0009}, //FIELD_WR= OPERATION_MODE_CTRL, 0x0009
	{0x30BA, 0x06EC}, //FIELD_WR= DIGITAL_CTRL, 0x06EC
	//[2D motion compensation OFF]
	{0x320A, 0x0080}, //REG= 0x320A, 0x0080
	{0x318C, 0x0000}, //FIELD_WR= HDR_MC_CTRL2, 0x0000
	//[ALTM Disabled]
	{0x301E, 0x00A8}, //FIELD_WR= DATA_PEDESTAL, 0X00A8
	{0x2450, 0x0000}, //REG= 0x2450, 0x0000
	{0x2400, 0x0003}, //FIELD_WR= ALTM_CONTROL, 0x0003
	//[ADACD Disabled]
	{0x3200, 0x0000}, //REG= 0x3200, 0x0000
	//[Linear Mode Setup]
	{0x31D0, 0x0000}, //FIELD_WR= COMPANDING, 0x0000
	{0x30FE, 0x0080}, //REG= 0x30FE, 0x0080
	{0x3064, 0x1802}, //FIELD_WR= SMIA_TEST, EMBEDDED_STATS_EN, 0
	{0x31AE, 0x0304}, //FIELD_WR= SERIAL_FORMAT, 0x0304
	//[Analog Settings]
	{0x2440, 0x0002},
	{0x30F4, 0x4000},
	{0x3180, 0x8029},
	{0x3198, 0x061E},
	{0x3ED2, 0x3F46},
	{0x3EDA, 0x8899},
	{0x3EE6, 0x00F0},
	//[Blooming]
	{0x3ED4, 0x8F9C}, //DAC_LD_8_9
	{0x3ED6, 0x99CC}, //DAC_LD_10_11
	{0x3ED8, 0x8C42},

	{0x30CE, 0x0020}, //frame start mode

	{0xFFFF, 3},      //delay 3ms
};

#define AR0331_LINEAR_SHARE_REG_SZIE		ARRAY_SIZE(ar0331_linear_share_regs)

static const struct ar0331_reg_table ar0331_hdr_share_regs[] = {
	//[Reset]
	{0x301A, 0x0001}, // RESET_REGISTER
	{0xFFFF, 10},     //delay 10ms
	{0x301A, 0x10D8}, //Register RESET_REGISTER
	{0xFFFF, 10},     //delay 10ms

	//AR0331 HDR sequencer load - 3.0
	{0x3088, 0x8000}, //SEQ_CTRL_PORT
	{0x3086, 0x4540}, //SEQ_DATA_PORT
	{0x3086, 0x6134}, //SEQ_DATA_PORT
	{0x3086, 0x4A31}, //SEQ_DATA_PORT
	{0x3086, 0x4342}, //SEQ_DATA_PORT
	{0x3086, 0x4560}, //SEQ_DATA_PORT
	{0x3086, 0x2714}, //SEQ_DATA_PORT
	{0x3086, 0x3DFF}, //SEQ_DATA_PORT
	{0x3086, 0x3DFF}, //SEQ_DATA_PORT
	{0x3086, 0x3DEA}, //SEQ_DATA_PORT
	{0x3086, 0x2704}, //SEQ_DATA_PORT
	{0x3086, 0x3D10}, //SEQ_DATA_PORT
	{0x3086, 0x2705}, //SEQ_DATA_PORT
	{0x3086, 0x3D10}, //SEQ_DATA_PORT
	{0x3086, 0x2715}, //SEQ_DATA_PORT
	{0x3086, 0x3527}, //SEQ_DATA_PORT
	{0x3086, 0x053D}, //SEQ_DATA_PORT
	{0x3086, 0x1045}, //SEQ_DATA_PORT
	{0x3086, 0x4027}, //SEQ_DATA_PORT
	{0x3086, 0x0427}, //SEQ_DATA_PORT
	{0x3086, 0x143D}, //SEQ_DATA_PORT
	{0x3086, 0xFF3D}, //SEQ_DATA_PORT
	{0x3086, 0xFF3D}, //SEQ_DATA_PORT
	{0x3086, 0xEA62}, //SEQ_DATA_PORT
	{0x3086, 0x2728}, //SEQ_DATA_PORT
	{0x3086, 0x3627}, //SEQ_DATA_PORT
	{0x3086, 0x083D}, //SEQ_DATA_PORT
	{0x3086, 0x6444}, //SEQ_DATA_PORT
	{0x3086, 0x2C2C}, //SEQ_DATA_PORT
	{0x3086, 0x2C2C}, //SEQ_DATA_PORT
	{0x3086, 0x4B00}, //SEQ_DATA_PORT
	{0x3086, 0x432D}, //SEQ_DATA_PORT
	{0x3086, 0x6343}, //SEQ_DATA_PORT
	{0x3086, 0x1664}, //SEQ_DATA_PORT
	{0x3086, 0x435F}, //SEQ_DATA_PORT
	{0x3086, 0x4F50}, //SEQ_DATA_PORT
	{0x3086, 0x2604}, //SEQ_DATA_PORT
	{0x3086, 0x2694}, //SEQ_DATA_PORT
	{0x3086, 0x27FC}, //SEQ_DATA_PORT
	{0x3086, 0x530D}, //SEQ_DATA_PORT
	{0x3086, 0x5C0D}, //SEQ_DATA_PORT
	{0x3086, 0x5754}, //SEQ_DATA_PORT
	{0x3086, 0x1709}, //SEQ_DATA_PORT
	{0x3086, 0x5556}, //SEQ_DATA_PORT
	{0x3086, 0x4953}, //SEQ_DATA_PORT
	{0x3086, 0x0753}, //SEQ_DATA_PORT
	{0x3086, 0x034D}, //SEQ_DATA_PORT
	{0x3086, 0x286C}, //SEQ_DATA_PORT
	{0x3086, 0x4C09}, //SEQ_DATA_PORT
	{0x3086, 0x282C}, //SEQ_DATA_PORT
	{0x3086, 0x2828}, //SEQ_DATA_PORT
	{0x3086, 0x261C}, //SEQ_DATA_PORT
	{0x3086, 0x4E5C}, //SEQ_DATA_PORT
	{0x3086, 0x0960}, //SEQ_DATA_PORT
	{0x3086, 0x4500}, //SEQ_DATA_PORT
	{0x3086, 0x4580}, //SEQ_DATA_PORT
	{0x3086, 0x26BE}, //SEQ_DATA_PORT
	{0x3086, 0x27F8}, //SEQ_DATA_PORT
	{0x3086, 0x1702}, //SEQ_DATA_PORT
	{0x3086, 0x27FA}, //SEQ_DATA_PORT
	{0x3086, 0x5C0B}, //SEQ_DATA_PORT
	{0x3086, 0x1712}, //SEQ_DATA_PORT
	{0x3086, 0x26BA}, //SEQ_DATA_PORT
	{0x3086, 0x5C03}, //SEQ_DATA_PORT
	{0x3086, 0x1713}, //SEQ_DATA_PORT
	{0x3086, 0x27F2}, //SEQ_DATA_PORT
	{0x3086, 0x171C}, //SEQ_DATA_PORT
	{0x3086, 0x5F28}, //SEQ_DATA_PORT
	{0x3086, 0x0817}, //SEQ_DATA_PORT
	{0x3086, 0x0360}, //SEQ_DATA_PORT
	{0x3086, 0x173C}, //SEQ_DATA_PORT
	{0x3086, 0x26B2}, //SEQ_DATA_PORT
	{0x3086, 0x1616}, //SEQ_DATA_PORT
	{0x3086, 0x5F4D}, //SEQ_DATA_PORT
	{0x3086, 0x1926}, //SEQ_DATA_PORT
	{0x3086, 0x9316}, //SEQ_DATA_PORT
	{0x3086, 0x1627}, //SEQ_DATA_PORT
	{0x3086, 0xFA45}, //SEQ_DATA_PORT
	{0x3086, 0xA017}, //SEQ_DATA_PORT
	{0x3086, 0x0527}, //SEQ_DATA_PORT
	{0x3086, 0xFB17}, //SEQ_DATA_PORT
	{0x3086, 0x1F45}, //SEQ_DATA_PORT
	{0x3086, 0x801F}, //SEQ_DATA_PORT
	{0x3086, 0x1705}, //SEQ_DATA_PORT
	{0x3086, 0x27FA}, //SEQ_DATA_PORT
	{0x3086, 0x171E}, //SEQ_DATA_PORT
	{0x3086, 0x5D17}, //SEQ_DATA_PORT
	{0x3086, 0x0C26}, //SEQ_DATA_PORT
	{0x3086, 0x9248}, //SEQ_DATA_PORT
	{0x3086, 0x4D4E}, //SEQ_DATA_PORT
	{0x3086, 0x269A}, //SEQ_DATA_PORT
	{0x3086, 0x2808}, //SEQ_DATA_PORT
	{0x3086, 0x4C0B}, //SEQ_DATA_PORT
	{0x3086, 0x6017}, //SEQ_DATA_PORT
	{0x3086, 0x0327}, //SEQ_DATA_PORT
	{0x3086, 0xF217}, //SEQ_DATA_PORT
	{0x3086, 0x2626}, //SEQ_DATA_PORT
	{0x3086, 0x9216}, //SEQ_DATA_PORT
	{0x3086, 0x165F}, //SEQ_DATA_PORT
	{0x3086, 0x4D19}, //SEQ_DATA_PORT
	{0x3086, 0x2693}, //SEQ_DATA_PORT
	{0x3086, 0x1616}, //SEQ_DATA_PORT
	{0x3086, 0x27FA}, //SEQ_DATA_PORT
	{0x3086, 0x2643}, //SEQ_DATA_PORT
	{0x3086, 0x5C01}, //SEQ_DATA_PORT
	{0x3086, 0x4540}, //SEQ_DATA_PORT
	{0x3086, 0x2798}, //SEQ_DATA_PORT
	{0x3086, 0x1720}, //SEQ_DATA_PORT
	{0x3086, 0x4A65}, //SEQ_DATA_PORT
	{0x3086, 0x4316}, //SEQ_DATA_PORT
	{0x3086, 0x6643}, //SEQ_DATA_PORT
	{0x3086, 0x5A43}, //SEQ_DATA_PORT
	{0x3086, 0x165B}, //SEQ_DATA_PORT
	{0x3086, 0x4327}, //SEQ_DATA_PORT
	{0x3086, 0x9C45}, //SEQ_DATA_PORT
	{0x3086, 0x6017}, //SEQ_DATA_PORT
	{0x3086, 0x0627}, //SEQ_DATA_PORT
	{0x3086, 0x9D17}, //SEQ_DATA_PORT
	{0x3086, 0x1C45}, //SEQ_DATA_PORT
	{0x3086, 0x4023}, //SEQ_DATA_PORT
	{0x3086, 0x1705}, //SEQ_DATA_PORT
	{0x3086, 0x2798}, //SEQ_DATA_PORT
	{0x3086, 0x5D26}, //SEQ_DATA_PORT
	{0x3086, 0x4417}, //SEQ_DATA_PORT
	{0x3086, 0x0E28}, //SEQ_DATA_PORT
	{0x3086, 0x0053}, //SEQ_DATA_PORT
	{0x3086, 0x014B}, //SEQ_DATA_PORT
	{0x3086, 0x5251}, //SEQ_DATA_PORT
	{0x3086, 0x1244}, //SEQ_DATA_PORT
	{0x3086, 0x4B01}, //SEQ_DATA_PORT
	{0x3086, 0x432D}, //SEQ_DATA_PORT
	{0x3086, 0x4643}, //SEQ_DATA_PORT
	{0x3086, 0x1647}, //SEQ_DATA_PORT
	{0x3086, 0x434F}, //SEQ_DATA_PORT
	{0x3086, 0x5026}, //SEQ_DATA_PORT
	{0x3086, 0x0426}, //SEQ_DATA_PORT
	{0x3086, 0x8427}, //SEQ_DATA_PORT
	{0x3086, 0xFC53}, //SEQ_DATA_PORT
	{0x3086, 0x0D5C}, //SEQ_DATA_PORT
	{0x3086, 0x0D57}, //SEQ_DATA_PORT
	{0x3086, 0x5417}, //SEQ_DATA_PORT
	{0x3086, 0x0955}, //SEQ_DATA_PORT
	{0x3086, 0x5649}, //SEQ_DATA_PORT
	{0x3086, 0x5307}, //SEQ_DATA_PORT
	{0x3086, 0x5303}, //SEQ_DATA_PORT
	{0x3086, 0x4D28}, //SEQ_DATA_PORT
	{0x3086, 0x6C4C}, //SEQ_DATA_PORT
	{0x3086, 0x0928}, //SEQ_DATA_PORT
	{0x3086, 0x2C28}, //SEQ_DATA_PORT
	{0x3086, 0x2826}, //SEQ_DATA_PORT
	{0x3086, 0x0C4E}, //SEQ_DATA_PORT
	{0x3086, 0x5C09}, //SEQ_DATA_PORT
	{0x3086, 0x6045}, //SEQ_DATA_PORT
	{0x3086, 0x0045}, //SEQ_DATA_PORT
	{0x3086, 0x8026}, //SEQ_DATA_PORT
	{0x3086, 0xAE27}, //SEQ_DATA_PORT
	{0x3086, 0xF817}, //SEQ_DATA_PORT
	{0x3086, 0x0227}, //SEQ_DATA_PORT
	{0x3086, 0xFA5C}, //SEQ_DATA_PORT
	{0x3086, 0x0B17}, //SEQ_DATA_PORT
	{0x3086, 0x1226}, //SEQ_DATA_PORT
	{0x3086, 0xAA5C}, //SEQ_DATA_PORT
	{0x3086, 0x0317}, //SEQ_DATA_PORT
	{0x3086, 0x0B27}, //SEQ_DATA_PORT
	{0x3086, 0xF217}, //SEQ_DATA_PORT
	{0x3086, 0x265F}, //SEQ_DATA_PORT
	{0x3086, 0x2808}, //SEQ_DATA_PORT
	{0x3086, 0x1703}, //SEQ_DATA_PORT
	{0x3086, 0x6017}, //SEQ_DATA_PORT
	{0x3086, 0x0326}, //SEQ_DATA_PORT
	{0x3086, 0xA216}, //SEQ_DATA_PORT
	{0x3086, 0x165F}, //SEQ_DATA_PORT
	{0x3086, 0x4D1A}, //SEQ_DATA_PORT
	{0x3086, 0x2683}, //SEQ_DATA_PORT
	{0x3086, 0x1616}, //SEQ_DATA_PORT
	{0x3086, 0x27FA}, //SEQ_DATA_PORT
	{0x3086, 0x45A0}, //SEQ_DATA_PORT
	{0x3086, 0x1705}, //SEQ_DATA_PORT
	{0x3086, 0x27FB}, //SEQ_DATA_PORT
	{0x3086, 0x171F}, //SEQ_DATA_PORT
	{0x3086, 0x4580}, //SEQ_DATA_PORT
	{0x3086, 0x2017}, //SEQ_DATA_PORT
	{0x3086, 0x0527}, //SEQ_DATA_PORT
	{0x3086, 0xFA17}, //SEQ_DATA_PORT
	{0x3086, 0x1E5D}, //SEQ_DATA_PORT
	{0x3086, 0x170C}, //SEQ_DATA_PORT
	{0x3086, 0x2682}, //SEQ_DATA_PORT
	{0x3086, 0x484D}, //SEQ_DATA_PORT
	{0x3086, 0x4E26}, //SEQ_DATA_PORT
	{0x3086, 0x8A28}, //SEQ_DATA_PORT
	{0x3086, 0x084C}, //SEQ_DATA_PORT
	{0x3086, 0x0B60}, //SEQ_DATA_PORT
	{0x3086, 0x1707}, //SEQ_DATA_PORT
	{0x3086, 0x27F2}, //SEQ_DATA_PORT
	{0x3086, 0x1738}, //SEQ_DATA_PORT
	{0x3086, 0x2682}, //SEQ_DATA_PORT
	{0x3086, 0x1616}, //SEQ_DATA_PORT
	{0x3086, 0x5F4D}, //SEQ_DATA_PORT
	{0x3086, 0x1A26}, //SEQ_DATA_PORT
	{0x3086, 0x8316}, //SEQ_DATA_PORT
	{0x3086, 0x1627}, //SEQ_DATA_PORT
	{0x3086, 0xFA26}, //SEQ_DATA_PORT
	{0x3086, 0x435C}, //SEQ_DATA_PORT
	{0x3086, 0x0145}, //SEQ_DATA_PORT
	{0x3086, 0x4027}, //SEQ_DATA_PORT
	{0x3086, 0x9817}, //SEQ_DATA_PORT
	{0x3086, 0x1F4A}, //SEQ_DATA_PORT
	{0x3086, 0x1244}, //SEQ_DATA_PORT
	{0x3086, 0x0343}, //SEQ_DATA_PORT
	{0x3086, 0x1604}, //SEQ_DATA_PORT
	{0x3086, 0x4316}, //SEQ_DATA_PORT
	{0x3086, 0x5843}, //SEQ_DATA_PORT
	{0x3086, 0x1659}, //SEQ_DATA_PORT
	{0x3086, 0x4316}, //SEQ_DATA_PORT
	{0x3086, 0x279C}, //SEQ_DATA_PORT
	{0x3086, 0x4560}, //SEQ_DATA_PORT
	{0x3086, 0x1705}, //SEQ_DATA_PORT
	{0x3086, 0x279D}, //SEQ_DATA_PORT
	{0x3086, 0x171D}, //SEQ_DATA_PORT
	{0x3086, 0x4540}, //SEQ_DATA_PORT
	{0x3086, 0x2217}, //SEQ_DATA_PORT
	{0x3086, 0x0527}, //SEQ_DATA_PORT
	{0x3086, 0x985D}, //SEQ_DATA_PORT
	{0x3086, 0x2645}, //SEQ_DATA_PORT
	{0x3086, 0x170E}, //SEQ_DATA_PORT
	{0x3086, 0x2800}, //SEQ_DATA_PORT
	{0x3086, 0x5301}, //SEQ_DATA_PORT
	{0x3086, 0x4B52}, //SEQ_DATA_PORT
	{0x3086, 0x5112}, //SEQ_DATA_PORT
	{0x3086, 0x4460}, //SEQ_DATA_PORT
	{0x3086, 0x2C2C}, //SEQ_DATA_PORT
	{0x3086, 0x2C2C}, //SEQ_DATA_PORT

	{0x301A, 0x0058}, //RESET_REGISTER
	{0x30B0, 0x0000}, //DIGITAL_TEST
	{0x30BA, 0x07EC}, //DIGITAL_CTRL
	{0x31AC, 0x100C}, //DATA_FORMAT_BITS

	//HDR Mode 16x
	{0x3082, 0x0008}, //OPERATION_MODE_CTRL
	{0x305E, 0x0080}, //GLOBAL_GAIN
	//[ADACD Enabled]
	{0x3202, 0x01FF}, //REG= 0x3202, 0x00A0
	{0x3206, 0x1810}, //REG= 0x3206, 0x1810
	{0x3208, 0x2820}, //REG= 0x3208, 0x2820
	{0x3200, 0X0002}, //REG= 0x3200, 0x0002
	//[HDR Mode Setup]
	//[2D motion compensation OFF]
	{0x318C, 0x4001}, //FIELD_WR= HDR_MC_CTRL2, 0x0000 	//
	{0x3198, 0x061E},
	//[ALTM Enabled]
	{0x301A, 0x0058}, //RESET_REGISTER
	{0x2442, 0x0080}, //ALTM_CONTROL_KEY_K0
	{0x2444, 0x0000}, //REG= 0x2444, 0x0000
	{0x2446, 0x0010}, //REG= 0x2446, 0x0004
	{0x2440, 0x0004}, //ALTM_CONTROL_DAMPER
	{0x2438, 0x0010}, //ALTM_CONTROL_MIN_FACTOR
	{0x243A, 0x0020}, //ALTM_CONTROL_MAX_FACTOR
	{0x243C, 0x0000}, //ALTM_CONTROL_DARK_FLOOR
	{0x243E, 0x0200}, //ALTM_CONTROL_BRIGHT_FLOOR
	{0x31D0, 0x0000}, //COMPANDING
	{0x301E, 0x0010}, //DATA_PEDESTAL
	{0x2400, 0x0002}, //ALTM_CONTROL
	{0x2410, 0x0010},
	{0x2412, 0x0010},
	//modify stat start&end perc
	{0x314A, 0xfff0},
	{0x3148, 0x0002},
	{0x301A, 0x005C}, //RESET_REGISTER
	{0x30FE, 0x0000}, //REG= 0x30FE, 0x0000
	{0x31E0, 0x0200}, //PIX_DEF_ID
	{0x320A, 0x0000}, //REG= 0x320A, 0x0080
	{0x2450, 0x0010}, //ALTM_OUT_PEDESTAL
	{0x301E, 0x0010}, //DATA_PEDESTAL
	{0x318A, 0x0E10}, //HDR_MC_CTRL1
	{0x3064, 0x1982}, //FIELD_WR= SMIA_TEST, EMBEDDED_STATS_EN, 0
	{0x301A, 0x005E}, //RESET_REGISTER
	{0x3202, 0x01FF}, //ADACD_NOISE_MODEL1
	{0x3206, 0x1810}, //ADACD_NOISE_FLOOR1
	{0x3208, 0x2820}, //ADACD_NOISE_FLOOR2
	{0x3200, 0x0002}, //ADACD_CONTROL
	{0x31AE, 0x0304}, //FIELD_WR= SERIAL_FORMAT, 0x0304
	{0x306E, 0x9210}, //DATAPATH_SELECT, HiVcm
	//Analog Settings
	{0x3180, 0x8089}, //DELTA_DK_CONTROL
	{0x30F4, 0x4000}, //ADC_COMMAND3_HS
	{0x3EDA, 0x8899}, //DAC_LD_14_15
	{0x3EE6, 0x00F0}, //DAC_LD_26_27
	{0x3ED2, 0x9546}, //DAC_LD_6_7

	{0x31C6, 0x8002}, //MSB
	{0x3060, 0x0006}, //ANALOG_GAIN

	//[Blooming]
	{0x3ED4, 0x8F9C}, //DAC_LD_8_9
	{0x3ED6, 0x99CC}, //DAC_LD_10_11
	{0x3ED8, 0x8C42},

	{0x30CE, 0x0020}, //frame start mode

	{0x301A, 0x005C}, //RESET_REGISTER
	{0xFFFF, 10},     //delay 10ms
};
#define AR0331_HDR_SHARE_REG_SZIE		ARRAY_SIZE(ar0331_hdr_share_regs)

static const struct ar0331_reg_table ar0331_quick_linear_set_regs[] = {
	//[Enable combi-linear]
	{0x3082, 0x0009}, //OPERATION_MODE_CTRL
	{0x318C, 0x0000}, //HDR_MC_CTRL2
	{0x3190, 0x0000}, //HDR_MC_CTRL4
	{0x30FE, 0x0080}, //NOISE_PEDESTAL
	{0x320A, 0x0080}, //ADACD_PEDESTAL
	{0x301A, 0x0058}, //RESET_REGISTER
	{0x2400, 0x0003}, //ALTM_CONTROL
	{0x2450, 0x0000}, //ALTM_OUT_PEDESTAL
	{0x301E, 0x00A8}, //DATA_PEDESTAL
	{0x301A, 0x005C}, //RESET_REGISTER
	{0x3200, 0x0000}, //ADACD_CONTROL
	{0x31D0, 0x0000}, //COMPANDING
	{0x31E0, 0x0200}, //PIX_DEF_ID
	{0x3060, 0x0006}, //ANALOG_GAIN
	{0x3064, 0x1982}, //SMIA_TEST
};
#define AR0331_QUICK_LINEAR_SET_REG_SIZE		ARRAY_SIZE(ar0331_quick_linear_set_regs)

static const struct ar0331_reg_table ar0331_quick_hdr_set_regs[] = {
	//[Enable HDR mode]
	{0x3082, 0x0008}, // OPERATION_MODE_CTRL
	{0x3190, 0x0000}, // HDR_MC_CTRL4
	{0x318C, 0xC001}, // HDR_MC_CTRL2
	{0x3198, 0x061E}, // HDR_MC_CTRL8
	{0x30FE, 0x0000}, // NOISE_PEDESTAL
	{0x320A, 0x0000}, // ADACD_PEDESTAL
	{0x301A, 0x0058}, // RESET_REGISTER
	{0x2410, 0x0010}, // ALTM_POWER_GAIN
	{0x2412, 0x0010}, // ALTM_POWER_OFFSET
	{0x2442, 0x0080}, // ALTM_CONTROL_KEY_K0
	{0x2444, 0x0000}, // ALTM_CONTROL_KEY_K01_LO
	{0x2446, 0x0010}, // ALTM_CONTROL_KEY_K01_HI
	{0x2440, 0x0004}, // ALTM_CONTROL_DAMPER
	{0x2450, 0x0010}, // ALTM_OUT_PEDESTAL
	{0x2438, 0x0010}, // ALTM_CONTROL_MIN_FACTOR
	{0x243A, 0x0020}, // ALTM_CONTROL_MAX_FACTOR
	{0x243C, 0x0000}, // ALTM_CONTROL_DARK_FLOOR
	{0x243E, 0x0200}, // ALTM_CONTROL_BRIGHT_FLOOR
	{0x31D0, 0x0000}, // COMPANDING
	{0x301E, 0x0010}, // DATA_PEDESTAL
	{0x2400, 0x0002}, // ALTM_CONTROL
	{0x301A, 0x005C}, // RESET_REGISTER
	{0x3202, 0x01FF}, // ADACD_NOISE_MODEL1
	{0x3206, 0x1810}, // ADACD_NOISE_FLOOR1
	{0x3208, 0x2820}, // ADACD_NOISE_FLOOR2
	{0x3200, 0x0002}, // ADACD_CONTROL
	{0x31E0, 0x0200}, // PIX_DEF_ID
	{0x3060, 0x0006}, // ANALOG_GAIN
	{0x318A, 0x0E10}, // HDR_MC_CTRL1
	{0x3064, 0x1982}, // SMIA_TEST
	{0x301A, 0x005E}, // RESET_REGISTER
};
#define AR0331_QUICK_HDR_SET_REG_SIZE		ARRAY_SIZE(ar0331_quick_hdr_set_regs)

static const struct ar0331_reg_table ar0331_16bits_hdr_share_regs[] = {
	//[Reset]
	{0x301A, 0x0001}, //RESET_REGISTER
	{0xFFFF, 10},     //delay 10ms
	{0x301A, 0x10D8}, //Register RESET_REGISTER
	{0xFFFF, 10},     //delay 10ms

	//AR0331 HDR sequencer load - 3.0
	{0x3088, 0x8000}, //SEQ_CTRL_PORT
	{0x3086, 0x4540}, //SEQ_DATA_PORT
	{0x3086, 0x6134}, //SEQ_DATA_PORT
	{0x3086, 0x4A31}, //SEQ_DATA_PORT
	{0x3086, 0x4342}, //SEQ_DATA_PORT
	{0x3086, 0x4560}, //SEQ_DATA_PORT
	{0x3086, 0x2714}, //SEQ_DATA_PORT
	{0x3086, 0x3DFF}, //SEQ_DATA_PORT
	{0x3086, 0x3DFF}, //SEQ_DATA_PORT
	{0x3086, 0x3DEA}, //SEQ_DATA_PORT
	{0x3086, 0x2704}, //SEQ_DATA_PORT
	{0x3086, 0x3D10}, //SEQ_DATA_PORT
	{0x3086, 0x2705}, //SEQ_DATA_PORT
	{0x3086, 0x3D10}, //SEQ_DATA_PORT
	{0x3086, 0x2715}, //SEQ_DATA_PORT
	{0x3086, 0x3527}, //SEQ_DATA_PORT
	{0x3086, 0x053D}, //SEQ_DATA_PORT
	{0x3086, 0x1045}, //SEQ_DATA_PORT
	{0x3086, 0x4027}, //SEQ_DATA_PORT
	{0x3086, 0x0427}, //SEQ_DATA_PORT
	{0x3086, 0x143D}, //SEQ_DATA_PORT
	{0x3086, 0xFF3D}, //SEQ_DATA_PORT
	{0x3086, 0xFF3D}, //SEQ_DATA_PORT
	{0x3086, 0xEA62}, //SEQ_DATA_PORT
	{0x3086, 0x2728}, //SEQ_DATA_PORT
	{0x3086, 0x3627}, //SEQ_DATA_PORT
	{0x3086, 0x083D}, //SEQ_DATA_PORT
	{0x3086, 0x6444}, //SEQ_DATA_PORT
	{0x3086, 0x2C2C}, //SEQ_DATA_PORT
	{0x3086, 0x2C2C}, //SEQ_DATA_PORT
	{0x3086, 0x4B00}, //SEQ_DATA_PORT
	{0x3086, 0x432D}, //SEQ_DATA_PORT
	{0x3086, 0x6343}, //SEQ_DATA_PORT
	{0x3086, 0x1664}, //SEQ_DATA_PORT
	{0x3086, 0x435F}, //SEQ_DATA_PORT
	{0x3086, 0x4F50}, //SEQ_DATA_PORT
	{0x3086, 0x2604}, //SEQ_DATA_PORT
	{0x3086, 0x2694}, //SEQ_DATA_PORT
	{0x3086, 0x27FC}, //SEQ_DATA_PORT
	{0x3086, 0x530D}, //SEQ_DATA_PORT
	{0x3086, 0x5C0D}, //SEQ_DATA_PORT
	{0x3086, 0x5754}, //SEQ_DATA_PORT
	{0x3086, 0x1709}, //SEQ_DATA_PORT
	{0x3086, 0x5556}, //SEQ_DATA_PORT
	{0x3086, 0x4953}, //SEQ_DATA_PORT
	{0x3086, 0x0753}, //SEQ_DATA_PORT
	{0x3086, 0x034D}, //SEQ_DATA_PORT
	{0x3086, 0x286C}, //SEQ_DATA_PORT
	{0x3086, 0x4C09}, //SEQ_DATA_PORT
	{0x3086, 0x282C}, //SEQ_DATA_PORT
	{0x3086, 0x2828}, //SEQ_DATA_PORT
	{0x3086, 0x261C}, //SEQ_DATA_PORT
	{0x3086, 0x4E5C}, //SEQ_DATA_PORT
	{0x3086, 0x0960}, //SEQ_DATA_PORT
	{0x3086, 0x4500}, //SEQ_DATA_PORT
	{0x3086, 0x4580}, //SEQ_DATA_PORT
	{0x3086, 0x26BE}, //SEQ_DATA_PORT
	{0x3086, 0x27F8}, //SEQ_DATA_PORT
	{0x3086, 0x1702}, //SEQ_DATA_PORT
	{0x3086, 0x27FA}, //SEQ_DATA_PORT
	{0x3086, 0x5C0B}, //SEQ_DATA_PORT
	{0x3086, 0x1712}, //SEQ_DATA_PORT
	{0x3086, 0x26BA}, //SEQ_DATA_PORT
	{0x3086, 0x5C03}, //SEQ_DATA_PORT
	{0x3086, 0x1713}, //SEQ_DATA_PORT
	{0x3086, 0x27F2}, //SEQ_DATA_PORT
	{0x3086, 0x171C}, //SEQ_DATA_PORT
	{0x3086, 0x5F28}, //SEQ_DATA_PORT
	{0x3086, 0x0817}, //SEQ_DATA_PORT
	{0x3086, 0x0360}, //SEQ_DATA_PORT
	{0x3086, 0x173C}, //SEQ_DATA_PORT
	{0x3086, 0x26B2}, //SEQ_DATA_PORT
	{0x3086, 0x1616}, //SEQ_DATA_PORT
	{0x3086, 0x5F4D}, //SEQ_DATA_PORT
	{0x3086, 0x1926}, //SEQ_DATA_PORT
	{0x3086, 0x9316}, //SEQ_DATA_PORT
	{0x3086, 0x1627}, //SEQ_DATA_PORT
	{0x3086, 0xFA45}, //SEQ_DATA_PORT
	{0x3086, 0xA017}, //SEQ_DATA_PORT
	{0x3086, 0x0527}, //SEQ_DATA_PORT
	{0x3086, 0xFB17}, //SEQ_DATA_PORT
	{0x3086, 0x1F45}, //SEQ_DATA_PORT
	{0x3086, 0x801F}, //SEQ_DATA_PORT
	{0x3086, 0x1705}, //SEQ_DATA_PORT
	{0x3086, 0x27FA}, //SEQ_DATA_PORT
	{0x3086, 0x171E}, //SEQ_DATA_PORT
	{0x3086, 0x5D17}, //SEQ_DATA_PORT
	{0x3086, 0x0C26}, //SEQ_DATA_PORT
	{0x3086, 0x9248}, //SEQ_DATA_PORT
	{0x3086, 0x4D4E}, //SEQ_DATA_PORT
	{0x3086, 0x269A}, //SEQ_DATA_PORT
	{0x3086, 0x2808}, //SEQ_DATA_PORT
	{0x3086, 0x4C0B}, //SEQ_DATA_PORT
	{0x3086, 0x6017}, //SEQ_DATA_PORT
	{0x3086, 0x0327}, //SEQ_DATA_PORT
	{0x3086, 0xF217}, //SEQ_DATA_PORT
	{0x3086, 0x2626}, //SEQ_DATA_PORT
	{0x3086, 0x9216}, //SEQ_DATA_PORT
	{0x3086, 0x165F}, //SEQ_DATA_PORT
	{0x3086, 0x4D19}, //SEQ_DATA_PORT
	{0x3086, 0x2693}, //SEQ_DATA_PORT
	{0x3086, 0x1616}, //SEQ_DATA_PORT
	{0x3086, 0x27FA}, //SEQ_DATA_PORT
	{0x3086, 0x2643}, //SEQ_DATA_PORT
	{0x3086, 0x5C01}, //SEQ_DATA_PORT
	{0x3086, 0x4540}, //SEQ_DATA_PORT
	{0x3086, 0x2798}, //SEQ_DATA_PORT
	{0x3086, 0x1720}, //SEQ_DATA_PORT
	{0x3086, 0x4A65}, //SEQ_DATA_PORT
	{0x3086, 0x4316}, //SEQ_DATA_PORT
	{0x3086, 0x6643}, //SEQ_DATA_PORT
	{0x3086, 0x5A43}, //SEQ_DATA_PORT
	{0x3086, 0x165B}, //SEQ_DATA_PORT
	{0x3086, 0x4327}, //SEQ_DATA_PORT
	{0x3086, 0x9C45}, //SEQ_DATA_PORT
	{0x3086, 0x6017}, //SEQ_DATA_PORT
	{0x3086, 0x0627}, //SEQ_DATA_PORT
	{0x3086, 0x9D17}, //SEQ_DATA_PORT
	{0x3086, 0x1C45}, //SEQ_DATA_PORT
	{0x3086, 0x4023}, //SEQ_DATA_PORT
	{0x3086, 0x1705}, //SEQ_DATA_PORT
	{0x3086, 0x2798}, //SEQ_DATA_PORT
	{0x3086, 0x5D26}, //SEQ_DATA_PORT
	{0x3086, 0x4417}, //SEQ_DATA_PORT
	{0x3086, 0x0E28}, //SEQ_DATA_PORT
	{0x3086, 0x0053}, //SEQ_DATA_PORT
	{0x3086, 0x014B}, //SEQ_DATA_PORT
	{0x3086, 0x5251}, //SEQ_DATA_PORT
	{0x3086, 0x1244}, //SEQ_DATA_PORT
	{0x3086, 0x4B01}, //SEQ_DATA_PORT
	{0x3086, 0x432D}, //SEQ_DATA_PORT
	{0x3086, 0x4643}, //SEQ_DATA_PORT
	{0x3086, 0x1647}, //SEQ_DATA_PORT
	{0x3086, 0x434F}, //SEQ_DATA_PORT
	{0x3086, 0x5026}, //SEQ_DATA_PORT
	{0x3086, 0x0426}, //SEQ_DATA_PORT
	{0x3086, 0x8427}, //SEQ_DATA_PORT
	{0x3086, 0xFC53}, //SEQ_DATA_PORT
	{0x3086, 0x0D5C}, //SEQ_DATA_PORT
	{0x3086, 0x0D57}, //SEQ_DATA_PORT
	{0x3086, 0x5417}, //SEQ_DATA_PORT
	{0x3086, 0x0955}, //SEQ_DATA_PORT
	{0x3086, 0x5649}, //SEQ_DATA_PORT
	{0x3086, 0x5307}, //SEQ_DATA_PORT
	{0x3086, 0x5303}, //SEQ_DATA_PORT
	{0x3086, 0x4D28}, //SEQ_DATA_PORT
	{0x3086, 0x6C4C}, //SEQ_DATA_PORT
	{0x3086, 0x0928}, //SEQ_DATA_PORT
	{0x3086, 0x2C28}, //SEQ_DATA_PORT
	{0x3086, 0x2826}, //SEQ_DATA_PORT
	{0x3086, 0x0C4E}, //SEQ_DATA_PORT
	{0x3086, 0x5C09}, //SEQ_DATA_PORT
	{0x3086, 0x6045}, //SEQ_DATA_PORT
	{0x3086, 0x0045}, //SEQ_DATA_PORT
	{0x3086, 0x8026}, //SEQ_DATA_PORT
	{0x3086, 0xAE27}, //SEQ_DATA_PORT
	{0x3086, 0xF817}, //SEQ_DATA_PORT
	{0x3086, 0x0227}, //SEQ_DATA_PORT
	{0x3086, 0xFA5C}, //SEQ_DATA_PORT
	{0x3086, 0x0B17}, //SEQ_DATA_PORT
	{0x3086, 0x1226}, //SEQ_DATA_PORT
	{0x3086, 0xAA5C}, //SEQ_DATA_PORT
	{0x3086, 0x0317}, //SEQ_DATA_PORT
	{0x3086, 0x0B27}, //SEQ_DATA_PORT
	{0x3086, 0xF217}, //SEQ_DATA_PORT
	{0x3086, 0x265F}, //SEQ_DATA_PORT
	{0x3086, 0x2808}, //SEQ_DATA_PORT
	{0x3086, 0x1703}, //SEQ_DATA_PORT
	{0x3086, 0x6017}, //SEQ_DATA_PORT
	{0x3086, 0x0326}, //SEQ_DATA_PORT
	{0x3086, 0xA216}, //SEQ_DATA_PORT
	{0x3086, 0x165F}, //SEQ_DATA_PORT
	{0x3086, 0x4D1A}, //SEQ_DATA_PORT
	{0x3086, 0x2683}, //SEQ_DATA_PORT
	{0x3086, 0x1616}, //SEQ_DATA_PORT
	{0x3086, 0x27FA}, //SEQ_DATA_PORT
	{0x3086, 0x45A0}, //SEQ_DATA_PORT
	{0x3086, 0x1705}, //SEQ_DATA_PORT
	{0x3086, 0x27FB}, //SEQ_DATA_PORT
	{0x3086, 0x171F}, //SEQ_DATA_PORT
	{0x3086, 0x4580}, //SEQ_DATA_PORT
	{0x3086, 0x2017}, //SEQ_DATA_PORT
	{0x3086, 0x0527}, //SEQ_DATA_PORT
	{0x3086, 0xFA17}, //SEQ_DATA_PORT
	{0x3086, 0x1E5D}, //SEQ_DATA_PORT
	{0x3086, 0x170C}, //SEQ_DATA_PORT
	{0x3086, 0x2682}, //SEQ_DATA_PORT
	{0x3086, 0x484D}, //SEQ_DATA_PORT
	{0x3086, 0x4E26}, //SEQ_DATA_PORT
	{0x3086, 0x8A28}, //SEQ_DATA_PORT
	{0x3086, 0x084C}, //SEQ_DATA_PORT
	{0x3086, 0x0B60}, //SEQ_DATA_PORT
	{0x3086, 0x1707}, //SEQ_DATA_PORT
	{0x3086, 0x27F2}, //SEQ_DATA_PORT
	{0x3086, 0x1738}, //SEQ_DATA_PORT
	{0x3086, 0x2682}, //SEQ_DATA_PORT
	{0x3086, 0x1616}, //SEQ_DATA_PORT
	{0x3086, 0x5F4D}, //SEQ_DATA_PORT
	{0x3086, 0x1A26}, //SEQ_DATA_PORT
	{0x3086, 0x8316}, //SEQ_DATA_PORT
	{0x3086, 0x1627}, //SEQ_DATA_PORT
	{0x3086, 0xFA26}, //SEQ_DATA_PORT
	{0x3086, 0x435C}, //SEQ_DATA_PORT
	{0x3086, 0x0145}, //SEQ_DATA_PORT
	{0x3086, 0x4027}, //SEQ_DATA_PORT
	{0x3086, 0x9817}, //SEQ_DATA_PORT
	{0x3086, 0x1F4A}, //SEQ_DATA_PORT
	{0x3086, 0x1244}, //SEQ_DATA_PORT
	{0x3086, 0x0343}, //SEQ_DATA_PORT
	{0x3086, 0x1604}, //SEQ_DATA_PORT
	{0x3086, 0x4316}, //SEQ_DATA_PORT
	{0x3086, 0x5843}, //SEQ_DATA_PORT
	{0x3086, 0x1659}, //SEQ_DATA_PORT
	{0x3086, 0x4316}, //SEQ_DATA_PORT
	{0x3086, 0x279C}, //SEQ_DATA_PORT
	{0x3086, 0x4560}, //SEQ_DATA_PORT
	{0x3086, 0x1705}, //SEQ_DATA_PORT
	{0x3086, 0x279D}, //SEQ_DATA_PORT
	{0x3086, 0x171D}, //SEQ_DATA_PORT
	{0x3086, 0x4540}, //SEQ_DATA_PORT
	{0x3086, 0x2217}, //SEQ_DATA_PORT
	{0x3086, 0x0527}, //SEQ_DATA_PORT
	{0x3086, 0x985D}, //SEQ_DATA_PORT
	{0x3086, 0x2645}, //SEQ_DATA_PORT
	{0x3086, 0x170E}, //SEQ_DATA_PORT
	{0x3086, 0x2800}, //SEQ_DATA_PORT
	{0x3086, 0x5301}, //SEQ_DATA_PORT
	{0x3086, 0x4B52}, //SEQ_DATA_PORT
	{0x3086, 0x5112}, //SEQ_DATA_PORT
	{0x3086, 0x4460}, //SEQ_DATA_PORT
	{0x3086, 0x2C2C}, //SEQ_DATA_PORT
	{0x3086, 0x2C2C}, //SEQ_DATA_PORT

	{0x301A, 0x0058}, //RESET_REGISTER
	{0x30B0, 0x0000}, //DIGITAL_TEST
	{0x30BA, 0x07EC}, //DIGITAL_CTRL
	{0x31AC, 0x100E}, //for 14bits linear

	//HDR Mode 16x
	{0x3082, 0x0008}, //OPERATION_MODE_CTRL
	{0x305E, 0x0080}, //GLOBAL_GAIN
	//[ADACD Enabled]
	{0x3202, 0x01FF}, //REG= 0x3202, 0x00A0
	{0x3206, 0x1810}, //REG= 0x3206, 0x1810
	{0x3208, 0x2820}, //REG= 0x3208, 0x2820
	{0x3200, 0X0002}, //REG= 0x3200, 0x0002
	//[HDR Mode Setup]
	//[2D motion compensation OFF]
	{0x318C, 0x4001}, //FIELD_WR= HDR_MC_CTRL2, 0x0000 	//
	{0x3198, 0x061E},
	//[ALTM Enabled]
	{0x301A, 0x0058}, //RESET_REGISTER
	{0x2442, 0x0080}, //ALTM_CONTROL_KEY_K0
	{0x2444, 0x0000}, //REG= 0x2444, 0x0000
	{0x2446, 0x0010}, //REG= 0x2446, 0x0004
	{0x2440, 0x0004}, //ALTM_CONTROL_DAMPER
	{0x2438, 0x0010}, //ALTM_CONTROL_MIN_FACTOR
	{0x243A, 0x0020}, //ALTM_CONTROL_MAX_FACTOR
	{0x243C, 0x0000}, //ALTM_CONTROL_DARK_FLOOR
	{0x243E, 0x0200}, //ALTM_CONTROL_BRIGHT_FLOOR
	{0x31D0, 0x0000}, //COMPANDING
	{0x301E, 0x0010}, //DATA_PEDESTAL
	{0x2400, 0x0001}, //altm bypass for 14bits linear
	{0x2410, 0x0010},
	{0x2412, 0x0010},
	//modify stat start&end perc
	{0x314A, 0xfff0},
	{0x3148, 0x0002},
	{0x301A, 0x005C}, //RESET_REGISTER
	{0x30FE, 0x0000}, //REG= 0x30FE, 0x0000
	{0x31E0, 0x0200}, //PIX_DEF_ID
	{0x320A, 0x0000}, //REG= 0x320A, 0x0080
	{0x2450, 0x0010}, //ALTM_OUT_PEDESTAL
	{0x301E, 0x0010}, //DATA_PEDESTAL
	{0x318A, 0x0E10}, //HDR_MC_CTRL1
	{0x3064, 0x1982}, //FIELD_WR= SMIA_TEST, EMBEDDED_STATS_EN, 0
	{0x301A, 0x005E}, //RESET_REGISTER
	{0x3202, 0x01FF}, //ADACD_NOISE_MODEL1
	{0x3206, 0x1810}, //ADACD_NOISE_FLOOR1
	{0x3208, 0x2820}, //ADACD_NOISE_FLOOR2
	{0x3200, 0x0002}, //ADACD_CONTROL
	{0x31AE, 0x0304}, //FIELD_WR= SERIAL_FORMAT, 0x0304
	{0x306E, 0x9210}, //DATAPATH_SELECT, HiVcm
	//Analog Settings
	{0x3180, 0x8089}, //DELTA_DK_CONTROL
	{0x30F4, 0x4000}, //ADC_COMMAND3_HS
	{0x3EDA, 0x8899}, //DAC_LD_14_15
	{0x3EE6, 0x00F0}, //DAC_LD_26_27
	{0x3ED2, 0x9546}, //DAC_LD_6_7

	{0x31C6, 0x8002}, //MSB
	{0x3060, 0x0006}, //ANALOG_GAIN

	//[Blooming]
	{0x3ED4, 0x8F9C}, //DAC_LD_8_9
	{0x3ED6, 0x99CC}, //DAC_LD_10_11
	{0x3ED8, 0x8C42},

	{0x30CE, 0x0020}, //frame start mode

	{0x301A, 0x005C}, //RESET_REGISTER
	{0xFFFF, 10},     //delay 10ms
};
#define AR0331_16BITS_HDR_SHARE_REG_SIZE		ARRAY_SIZE(ar0331_16bits_hdr_share_regs)

/*
 *  1.rember to update AR0331_VIDEO_PLL_REG_TABLE_SIZE if you add/remove the regs
 *	2.see rct.h for pixclk/extclk value
 */
static const struct ar0331_pll_reg_table ar0331_pll_tbl[] = {
	[0] = {
		/* Non Low Power mode */
		.pixclk = 74250000, /* FIX Me*/
		.extclk = 20250000, /* clock from Amba soc to sensor/decoder, if you use external oscillator, ignore it */
		.regs = {
			/* set pll register value here */
			{0x302A, 6	}, 	/* vt_pix_clk_div */
			{0x302C, 1	}, 	/* vt_sys_clk_div */
			{0x302E, 2	}, 	/* pre_pll_clk_div */
			{0x3030, 44	}, 	/* pll_multiplier */	
			{0x3036, 12	}, 	/* op_pix_clk_div */
			{0x3038, 1	}, 	/* op_sys_clk_div */
		}
	},
	[1] = {// for 16bits output(ALTM bypass)
		.pixclk = 74250000, /* FIX Me*/
		.extclk = 20250000, /* clock from Amba soc to sensor/decoder, if you use external oscillator, ignore it */
		.regs = {
			/* set pll register value here */
			{0x302A, 7	}, 	/* vt_pix_clk_div */
			{0x302C, 1	}, 	/* vt_sys_clk_div */
			{0x302E, 6	}, 	/* pre_pll_clk_div */
			{0x3030, 154	}, 	/* pll_multiplier */
			{0x3036, 14	}, 	/* op_pix_clk_div */
			{0x3038, 1	}, 	/* op_sys_clk_div */
		}
	},

		/* << add pll config here if necessary >> */
};
