# EENG28010 Command Processor Interim
Repo containing interim submission's command processing portion of Digital Design laboratory.

- [x] Generate state machine corresponding to submission guidelines
- [x] Create Vivado/ModelSim project regarding cmdProc
- [ ] Create code which achieves functionality of FSM in question
- [ ] Create testbench which provides test inputs to test such FSM/cmdProc.vhd
- [ ] Ensure that inputs provided by testbench returns valid states, and otherwise for invalid inputs
- [ ] Program functionality of each state/transition
- [ ] TBA
