/// Auto-generated bit field definitions for Ethernet_MMC
/// Device: STM32F407
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "bitfield_utils.hpp"

namespace alloy::hal::st::stm32f4::stm32f407::ethernet_mmc {

using namespace alloy::hal::bitfields;

// ============================================================================
// Ethernet_MMC Bit Field Definitions
// ============================================================================

/// MMCCR - Ethernet MMC control register
namespace mmccr {
    /// CR
    /// Position: 0, Width: 1
    using CR = BitField<0, 1>;
    constexpr uint32_t CR_Pos = 0;
    constexpr uint32_t CR_Msk = CR::mask;

    /// CSR
    /// Position: 1, Width: 1
    using CSR = BitField<1, 1>;
    constexpr uint32_t CSR_Pos = 1;
    constexpr uint32_t CSR_Msk = CSR::mask;

    /// ROR
    /// Position: 2, Width: 1
    using ROR = BitField<2, 1>;
    constexpr uint32_t ROR_Pos = 2;
    constexpr uint32_t ROR_Msk = ROR::mask;

    /// MCF
    /// Position: 3, Width: 1
    using MCF = BitField<3, 1>;
    constexpr uint32_t MCF_Pos = 3;
    constexpr uint32_t MCF_Msk = MCF::mask;

    /// MCP
    /// Position: 4, Width: 1
    using MCP = BitField<4, 1>;
    constexpr uint32_t MCP_Pos = 4;
    constexpr uint32_t MCP_Msk = MCP::mask;

    /// MCFHP
    /// Position: 5, Width: 1
    using MCFHP = BitField<5, 1>;
    constexpr uint32_t MCFHP_Pos = 5;
    constexpr uint32_t MCFHP_Msk = MCFHP::mask;

}  // namespace mmccr

/// MMCRIR - Ethernet MMC receive interrupt
          register
namespace mmcrir {
    /// RFCES
    /// Position: 5, Width: 1
    using RFCES = BitField<5, 1>;
    constexpr uint32_t RFCES_Pos = 5;
    constexpr uint32_t RFCES_Msk = RFCES::mask;

    /// RFAES
    /// Position: 6, Width: 1
    using RFAES = BitField<6, 1>;
    constexpr uint32_t RFAES_Pos = 6;
    constexpr uint32_t RFAES_Msk = RFAES::mask;

    /// RGUFS
    /// Position: 17, Width: 1
    using RGUFS = BitField<17, 1>;
    constexpr uint32_t RGUFS_Pos = 17;
    constexpr uint32_t RGUFS_Msk = RGUFS::mask;

}  // namespace mmcrir

/// MMCTIR - Ethernet MMC transmit interrupt
          register
namespace mmctir {
    /// TGFSCS
    /// Position: 14, Width: 1
    using TGFSCS = BitField<14, 1>;
    constexpr uint32_t TGFSCS_Pos = 14;
    constexpr uint32_t TGFSCS_Msk = TGFSCS::mask;

    /// TGFMSCS
    /// Position: 15, Width: 1
    using TGFMSCS = BitField<15, 1>;
    constexpr uint32_t TGFMSCS_Pos = 15;
    constexpr uint32_t TGFMSCS_Msk = TGFMSCS::mask;

    /// TGFS
    /// Position: 21, Width: 1
    using TGFS = BitField<21, 1>;
    constexpr uint32_t TGFS_Pos = 21;
    constexpr uint32_t TGFS_Msk = TGFS::mask;

}  // namespace mmctir

/// MMCRIMR - Ethernet MMC receive interrupt mask
          register
namespace mmcrimr {
    /// RFCEM
    /// Position: 5, Width: 1
    using RFCEM = BitField<5, 1>;
    constexpr uint32_t RFCEM_Pos = 5;
    constexpr uint32_t RFCEM_Msk = RFCEM::mask;

    /// RFAEM
    /// Position: 6, Width: 1
    using RFAEM = BitField<6, 1>;
    constexpr uint32_t RFAEM_Pos = 6;
    constexpr uint32_t RFAEM_Msk = RFAEM::mask;

    /// RGUFM
    /// Position: 17, Width: 1
    using RGUFM = BitField<17, 1>;
    constexpr uint32_t RGUFM_Pos = 17;
    constexpr uint32_t RGUFM_Msk = RGUFM::mask;

}  // namespace mmcrimr

/// MMCTIMR - Ethernet MMC transmit interrupt mask
          register
namespace mmctimr {
    /// TGFSCM
    /// Position: 14, Width: 1
    using TGFSCM = BitField<14, 1>;
    constexpr uint32_t TGFSCM_Pos = 14;
    constexpr uint32_t TGFSCM_Msk = TGFSCM::mask;

    /// TGFMSCM
    /// Position: 15, Width: 1
    using TGFMSCM = BitField<15, 1>;
    constexpr uint32_t TGFMSCM_Pos = 15;
    constexpr uint32_t TGFMSCM_Msk = TGFMSCM::mask;

    /// TGFM
    /// Position: 16, Width: 1
    using TGFM = BitField<16, 1>;
    constexpr uint32_t TGFM_Pos = 16;
    constexpr uint32_t TGFM_Msk = TGFM::mask;

}  // namespace mmctimr

/// MMCTGFSCCR - Ethernet MMC transmitted good frames after a
          single collision counter
namespace mmctgfsccr {
    /// TGFSCC
    /// Position: 0, Width: 32
    using TGFSCC = BitField<0, 32>;
    constexpr uint32_t TGFSCC_Pos = 0;
    constexpr uint32_t TGFSCC_Msk = TGFSCC::mask;

}  // namespace mmctgfsccr

/// MMCTGFMSCCR - Ethernet MMC transmitted good frames after
          more than a single collision
namespace mmctgfmsccr {
    /// TGFMSCC
    /// Position: 0, Width: 32
    using TGFMSCC = BitField<0, 32>;
    constexpr uint32_t TGFMSCC_Pos = 0;
    constexpr uint32_t TGFMSCC_Msk = TGFMSCC::mask;

}  // namespace mmctgfmsccr

/// MMCTGFCR - Ethernet MMC transmitted good frames counter
          register
namespace mmctgfcr {
    /// HTL
    /// Position: 0, Width: 32
    using TGFC = BitField<0, 32>;
    constexpr uint32_t TGFC_Pos = 0;
    constexpr uint32_t TGFC_Msk = TGFC::mask;

}  // namespace mmctgfcr

/// MMCRFCECR - Ethernet MMC received frames with CRC error
          counter register
namespace mmcrfcecr {
    /// RFCFC
    /// Position: 0, Width: 32
    using RFCFC = BitField<0, 32>;
    constexpr uint32_t RFCFC_Pos = 0;
    constexpr uint32_t RFCFC_Msk = RFCFC::mask;

}  // namespace mmcrfcecr

/// MMCRFAECR - Ethernet MMC received frames with alignment
          error counter register
namespace mmcrfaecr {
    /// RFAEC
    /// Position: 0, Width: 32
    using RFAEC = BitField<0, 32>;
    constexpr uint32_t RFAEC_Pos = 0;
    constexpr uint32_t RFAEC_Msk = RFAEC::mask;

}  // namespace mmcrfaecr

/// MMCRGUFCR - MMC received good unicast frames counter
          register
namespace mmcrgufcr {
    /// RGUFC
    /// Position: 0, Width: 32
    using RGUFC = BitField<0, 32>;
    constexpr uint32_t RGUFC_Pos = 0;
    constexpr uint32_t RGUFC_Msk = RGUFC::mask;

}  // namespace mmcrgufcr

}  // namespace alloy::hal::st::stm32f4::stm32f407::ethernet_mmc
