Block Name			X	Y		#Block ID
---------------------------
conv_stencil$ub_conv_stencil_BANK_0_garnet		7	10		#m14
conv_stencil_clkwrk_dsa0$ub_conv_stencil_clkwrk_dsa0_BANK_0_garnet		7	8		#m16
hw_input_global_wrapper_stencil$d_reg__U4$reg0		8	7		#r17
hw_input_global_wrapper_stencil$d_reg__U5$reg0		4	7		#r18
hw_input_global_wrapper_stencil$d_reg__U6$reg0		10	9		#r19
hw_input_global_wrapper_stencil$d_reg__U7$reg0		4	9		#r20
hw_input_global_wrapper_stencil$d_reg__U8$reg0		12	7		#r21
hw_input_global_wrapper_stencil$d_reg__U9$reg0		10	7		#r22
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet		15	10		#m23
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_1_garnet		15	8		#m24
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0		5	0		#I0
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg0		6	7		#r26
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		7	0		#I37
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg10		8	3		#r38
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg11		8	5		#r39
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg12		8	9		#r40
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg13		14	9		#r41
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg14		12	9		#r42
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		3	0		#i1
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg1		6	1		#r27
io1in_reset		1	0		#i28
io1in_reset$reg2		2	5		#r29
io1in_reset$reg3		6	5		#r30
io1in_reset$reg4		12	5		#r31
io1in_reset$reg5		8	11		#r32
io1in_reset$reg6		6	9		#r33
io1in_reset$reg7		14	11		#r34
io1in_reset$reg8		14	7		#r35
io1in_reset$reg9		14	5		#r36
op_hcompute_conv_stencil$inner_compute$i2132_i2133_i131		5	6		#p15
op_hcompute_conv_stencil_1$inner_compute$add_288_312_313_tree$_join_i2174_i1808		9	12		#p13
op_hcompute_conv_stencil_1$inner_compute$add_288_312_313_tree$opN_0$_join_i2166_i364		9	10		#p10
op_hcompute_conv_stencil_1$inner_compute$add_288_312_313_tree$opN_0$opN_0$opN_0$_join_i2142_i1110		9	8		#p2
op_hcompute_conv_stencil_1$inner_compute$add_288_312_313_tree$opN_0$opN_0$opN_1$_join_i2149_i2127		11	10		#p4
op_hcompute_conv_stencil_1$inner_compute$add_288_312_313_tree$opN_0$opN_1$_join_i2165_i1808		5	10		#p9
op_hcompute_conv_stencil_1$inner_compute$add_288_312_313_tree$opN_0$opN_1$opN_0$_join_i2157_i2127		3	10		#p6
op_hcompute_conv_stencil_1$inner_compute$add_288_312_313_tree$opN_0$opN_1$opN_1$_join_i2164_i2127		5	8		#p8
op_hcompute_conv_stencil_1$inner_compute$add_288_312_313_tree$opN_1$_join_i2173_i2127		9	6		#p12
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_2_289_290_i2145_i1461		11	6		#p3
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_4_293_294_i2153_i1461		3	8		#p5
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_6_297_298_i2160_i1461		11	8		#p7
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_8_301_302_i2169_i1461		13	6		#p11
op_hcompute_hw_output_stencil_port_controller_garnet		15	4		#m25
