// Seed: 2241249032
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input supply0 id_2,
    output tri id_3
);
  always @(1) begin
    #1;
  end
  wire id_5;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    input supply1 id_2,
    output tri1 id_3
    , id_5
);
  wire id_6;
  wire id_7;
  module_0(
      id_0, id_2, id_0, id_3
  );
endmodule
module module_2 (
    input supply0 id_0,
    output supply0 id_1,
    input supply1 id_2,
    output wor id_3,
    input wand id_4,
    output wor id_5,
    output supply0 id_6
);
  assign id_1 = ~&id_0;
  module_0(
      id_0, id_2, id_4, id_3
  );
endmodule
