
application.elf:     file format elf32-littlenios2
application.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00020244

Program Header:
    LOAD off    0x00001000 vaddr 0x00020000 paddr 0x00020000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00020020 paddr 0x00020020 align 2**12
         filesz 0x00005014 memsz 0x00005014 flags r-x
    LOAD off    0x00006034 vaddr 0x00025034 paddr 0x00026760 align 2**12
         filesz 0x0000172c memsz 0x0000172c flags rw-
    LOAD off    0x00007e8c vaddr 0x00027e8c paddr 0x00027e8c align 2**12
         filesz 0x00000000 memsz 0x00000120 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00020000  00020000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000224  00020020  00020020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00004c98  00020244  00020244  00001244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000158  00024edc  00024edc  00005edc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       0000172c  00025034  00026760  00006034  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000120  00027e8c  00027e8c  00007e8c  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory2_0 00000000  00027fac  00027fac  00007760  2**0
                  CONTENTS
  7 .epcs_flash_controller_0 00000000  00041000  00041000  00007760  2**0
                  CONTENTS
  8 .comment      00000023  00000000  00000000  00007760  2**0
                  CONTENTS, READONLY
  9 .debug_aranges 00000750  00000000  00000000  00007788  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   0000a02a  00000000  00000000  00007ed8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000036f8  00000000  00000000  00011f02  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00003a48  00000000  00000000  000155fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  0000109c  00000000  00000000  00019044  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000025b3  00000000  00000000  0001a0e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    000036bd  00000000  00000000  0001c693  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_alt_sim_info 00000030  00000000  00000000  0001fd50  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00000718  00000000  00000000  0001fd80  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .thread_model 00000003  00000000  00000000  00022606  2**0
                  CONTENTS, READONLY
 19 .cpu          0000000c  00000000  00000000  00022609  2**0
                  CONTENTS, READONLY
 20 .qsys         00000001  00000000  00000000  00022615  2**0
                  CONTENTS, READONLY
 21 .simulation_enabled 00000001  00000000  00000000  00022616  2**0
                  CONTENTS, READONLY
 22 .stderr_dev   0000000b  00000000  00000000  00022617  2**0
                  CONTENTS, READONLY
 23 .stdin_dev    0000000b  00000000  00000000  00022622  2**0
                  CONTENTS, READONLY
 24 .stdout_dev   0000000b  00000000  00000000  0002262d  2**0
                  CONTENTS, READONLY
 25 .sopc_system_name 0000000a  00000000  00000000  00022638  2**0
                  CONTENTS, READONLY
 26 .quartus_project_dir 0000002c  00000000  00000000  00022642  2**0
                  CONTENTS, READONLY
 27 .jdi          00005961  00000000  00000000  0002266e  2**0
                  CONTENTS, READONLY
 28 .sopcinfo     00038403  00000000  00000000  00027fcf  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00020000 l    d  .entry	00000000 .entry
00020020 l    d  .exceptions	00000000 .exceptions
00020244 l    d  .text	00000000 .text
00024edc l    d  .rodata	00000000 .rodata
00025034 l    d  .rwdata	00000000 .rwdata
00027e8c l    d  .bss	00000000 .bss
00027fac l    d  .onchip_memory2_0	00000000 .onchip_memory2_0
00041000 l    d  .epcs_flash_controller_0	00000000 .epcs_flash_controller_0
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 C:/intelFPGA_lite/PWM_avalonSlave/sw/nios/application_bsp//obj/HAL/src/crt0.o
0002028c l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 pwm_servo.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 alt_load.c
000218a0 l     F .text	00000068 alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
00021a08 l     F .text	00000034 alt_dev_reg
00025034 l     O .rwdata	000000cc epcs_flash_controller_0
00025100 l     O .rwdata	00001060 jtag_uart_0
00000000 l    df *ABS*	00000000 altera_avalon_epcs_flash_controller.c
00021ac8 l     F .text	00000034 alt_flash_device_register
00021b50 l     F .text	000003f8 alt_epcs_flash_query
00021f48 l     F .text	000000ec alt_epcs_flash_memcmp
00022320 l     F .text	00000094 alt_epcs_test_address
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
000227e8 l     F .text	0000020c altera_avalon_jtag_uart_irq
000229f4 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 epcs_commands.c
00023088 l     F .text	00000038 epcs_test_wip
000230c0 l     F .text	0000003c epcs_await_wip_released
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_close.c
00023794 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
000238e8 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00023914 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
00023e44 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
00023f84 l     F .text	0000003c alt_get_errno
00023fc0 l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_spi.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 impure.c
00026308 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
00027ea4 g     O .bss	00000004 alt_instruction_exception_handler
00022294 g     F .text	0000008c alt_epcs_flash_get_info
0002198c g     F .text	0000007c alt_main
00027eac g     O .bss	00000100 alt_irq
00026760 g       *ABS*	00000000 __flash_rwdata_start
00020624 g     F .text	000000dc .hidden __gtdf2
000243e0 g     F .text	00000024 altera_nios2_gen2_irq_init
000230fc g     F .text	000000fc epcs_sector_erase
00020000 g     F .entry	0000001c __reset
00020020 g       *ABS*	00000000 __flash_exceptions_start
00027ea8 g     O .bss	00000004 errno
00027e90 g     O .bss	00000004 alt_argv
0002e72c g       *ABS*	00000000 _gp
00026188 g     O .rwdata	00000180 alt_fd_list
00023340 g     F .text	0000006c epcs_write_status_register
00024600 g     F .text	00000090 alt_find_dev
00024a30 g     F .text	00000148 memcpy
00023f08 g     F .text	0000007c alt_io_redirect
00024edc g       *ABS*	00000000 __DTOR_END__
000248cc g     F .text	0000009c alt_exception_cause_generated_bad_addr
0002242c g     F .text	00000100 alt_epcs_flash_write_block
00022bec g     F .text	0000021c altera_avalon_jtag_uart_read
00020290 g     F .text	000000d4 generate_pwm
00020000 g       *ABS*	00000000 __alt_mem_onchip_memory2_0
00020568 g     F .text	00000064 .hidden __udivsi3
000203fc g     F .text	00000074 .hidden __fixunsdfsi
0002483c g     F .text	00000090 alt_icache_flush
0002673c g     O .rwdata	00000004 alt_max_fd
000223b4 g     F .text	00000078 alt_epcs_flash_erase_block
00026758 g     O .rwdata	00000004 _global_impure_ptr
0002360c g     F .text	0000005c epcs_exit_4_bytes_mode
00027fac g       *ABS*	00000000 __bss_end
00023d54 g     F .text	000000f0 alt_iic_isr_register
000242d8 g     F .text	00000108 alt_tick
00021794 g     F .text	000000a8 .hidden __floatunsidf
00023d08 g     F .text	0000004c alt_ic_irq_enabled
0002423c g     F .text	0000009c alt_alarm_stop
00027e98 g     O .bss	00000004 alt_irq_active
000200fc g     F .exceptions	000000d4 alt_irq_handler
00026160 g     O .rwdata	00000028 alt_dev_null
000238a0 g     F .text	00000048 alt_dcache_flush_all
00021714 g     F .text	00000080 .hidden __fixdfsi
00026760 g       *ABS*	00000000 __ram_rwdata_end
00026734 g     O .rwdata	00000008 alt_dev_list
00025034 g       *ABS*	00000000 __ram_rodata_end
000205cc g     F .text	00000058 .hidden __umodsi3
000234c8 g     F .text	00000068 epcs_read_electronic_signature
00027fac g       *ABS*	00000000 end
00022728 g     F .text	000000c0 altera_avalon_jtag_uart_init
000201d0 g     F .exceptions	00000074 alt_instruction_exception_entry
00024edc g       *ABS*	00000000 __CTOR_LIST__
00040000 g       *ABS*	00000000 __alt_stack_pointer
0002183c g     F .text	00000064 .hidden __clzsi2
00022e08 g     F .text	00000224 altera_avalon_jtag_uart_write
00024d28 g     F .text	00000180 __call_exitprocs
00020244 g     F .text	0000004c _start
00027e9c g     O .bss	00000004 _alt_tick_rate
00024404 g     F .text	000001fc alt_avalon_spi_command
00027ea0 g     O .bss	00000004 _alt_nticks
00021a74 g     F .text	00000054 alt_sys_init
00024c10 g     F .text	00000118 __register_exitproc
00022a94 g     F .text	00000068 altera_avalon_jtag_uart_close
00025034 g       *ABS*	00000000 __ram_rwdata_start
00024edc g       *ABS*	00000000 __ram_rodata_start
0002302c g     F .text	0000005c epcs_read_status_register
000225c4 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
00024798 g     F .text	000000a4 alt_get_fd
00023530 g     F .text	00000080 epcs_read_device_id
000249b4 g     F .text	0000007c memcmp
00022684 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
00027fac g       *ABS*	00000000 __alt_stack_base
000226d4 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
00041000 g       *ABS*	00000000 __alt_mem_epcs_flash_controller_0
00020700 g     F .text	00000718 .hidden __muldf3
00024690 g     F .text	00000108 alt_find_file
00023950 g     F .text	000000a4 alt_dev_llist_insert
00026744 g     O .rwdata	00000008 alt_flash_dev_list
00027e8c g       *ABS*	00000000 __bss_start
00020364 g     F .text	00000098 main
00027e94 g     O .bss	00000004 alt_envp
00022624 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
00026740 g     O .rwdata	00000004 alt_errno
00020470 g     F .text	00000084 .hidden __divsi3
00024edc g       *ABS*	00000000 __CTOR_END__
00022034 g     F .text	00000260 alt_epcs_flash_write
00024edc g       *ABS*	00000000 __flash_rodata_start
00024edc g       *ABS*	00000000 __DTOR_LIST__
00021a3c g     F .text	00000038 alt_irq_init
000241d8 g     F .text	00000064 alt_release_fd
00024edc g     O .rodata	00000100 .hidden __clz_tab
00024968 g     F .text	00000014 atexit
0002675c g     O .rwdata	00000004 _impure_ptr
00027e8c g     O .bss	00000004 alt_argc
00023a54 g     F .text	00000060 _do_dtors
00020020 g       .exceptions	00000000 alt_irq_entry
0002672c g     O .rwdata	00000008 alt_fs_list
00020020 g       *ABS*	00000000 __ram_exceptions_start
000231f8 g     F .text	000000f4 epcs_read_buffer
00021afc g     F .text	00000054 alt_epcs_flash_init
00023ba4 g     F .text	00000050 alt_ic_isr_register
00026760 g       *ABS*	00000000 _edata
00027fac g       *ABS*	00000000 _end
00023ab4 g     F .text	00000068 alt_flash_open_dev
00020244 g       *ABS*	00000000 __ram_exceptions_end
00022afc g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
00023c7c g     F .text	0000008c alt_ic_irq_disable
000235b0 g     F .text	0000005c epcs_enter_4_bytes_mode
0002497c g     F .text	00000038 exit
00023b1c g     F .text	00000054 alt_flash_close_dev
000204f4 g     F .text	00000074 .hidden __modsi3
00040000 g       *ABS*	00000000 __alt_data_end
00020020 g     F .exceptions	00000000 alt_exception
00024ea8 g     F .text	00000034 _exit
00023668 g     F .text	0000012c alt_alarm_start
00024b78 g     F .text	00000098 strlen
000232ec g     F .text	00000054 epcs_write_enable
00024084 g     F .text	00000154 open
00020624 g     F .text	000000dc .hidden __gedf2
00023b70 g     F .text	00000034 alt_icache_flush_all
0002674c g     O .rwdata	00000004 alt_priority_mask
00023bf4 g     F .text	00000088 alt_ic_irq_enable
00020e18 g     F .text	000008fc .hidden __subdf3
0002252c g     F .text	00000098 alt_epcs_flash_read
00026750 g     O .rwdata	00000008 alt_alarm_list
000239f4 g     F .text	00000060 _do_ctors
000237d0 g     F .text	000000d0 close
00021908 g     F .text	00000084 alt_load
000233ac g     F .text	0000011c epcs_write_buffer



Disassembly of section .entry:

00020000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && (!defined(ALT_SIM_OPTIMIZE) || defined(NIOS2_ECC_PRESENT))
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
   20000:	00840014 	movui	r2,4096
#endif

0:
    initi r2
   20004:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
   20008:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
   2000c:	00bffd16 	blt	zero,r2,20004 <__alt_mem_epcs_flash_controller_0+0xfffdf004>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
   20010:	004000b4 	movhi	at,2
    ori r1, r1, %lo(_start)
   20014:	08409114 	ori	at,at,580
    jmp r1
   20018:	0800683a 	jmp	at
   2001c:	00000000 	call	0 <__alt_mem_onchip_memory2_0-0x20000>

Disassembly of section .exceptions:

00020020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
   20020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
   20024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
   20028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
   2002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
   20030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
   20034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
   20038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
   2003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
   20040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
   20044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
   20048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
   2004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
   20050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
   20054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
   20058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
   2005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
   20060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
   20064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
   20068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
   2006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
   20070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
   20074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
   20078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
   2007c:	10000326 	beq	r2,zero,2008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
   20080:	20000226 	beq	r4,zero,2008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
   20084:	00200fc0 	call	200fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
   20088:	00000706 	br	200a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
   2008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
   20090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
   20094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
   20098:	00201d00 	call	201d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
   2009c:	1000021e 	bne	r2,zero,200a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
   200a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
   200a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
   200a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
   200ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
   200b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
   200b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
   200b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
   200bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
   200c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
   200c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
   200c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
   200cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
   200d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
   200d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
   200d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
   200dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
   200e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
   200e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
   200e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
   200ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
   200f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
   200f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
   200f8:	ef80083a 	eret

000200fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
   200fc:	defff904 	addi	sp,sp,-28
   20100:	dfc00615 	stw	ra,24(sp)
   20104:	df000515 	stw	fp,20(sp)
   20108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
   2010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
   20110:	0005313a 	rdctl	r2,ipending
   20114:	e0bffe15 	stw	r2,-8(fp)

  return active;
   20118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
   2011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
   20120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
   20124:	00800044 	movi	r2,1
   20128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
   2012c:	e0fffb17 	ldw	r3,-20(fp)
   20130:	e0bffc17 	ldw	r2,-16(fp)
   20134:	1884703a 	and	r2,r3,r2
   20138:	10001426 	beq	r2,zero,2018c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
   2013c:	008000b4 	movhi	r2,2
   20140:	109fab04 	addi	r2,r2,32428
   20144:	e0fffd17 	ldw	r3,-12(fp)
   20148:	180690fa 	slli	r3,r3,3
   2014c:	10c5883a 	add	r2,r2,r3
   20150:	10c00017 	ldw	r3,0(r2)
   20154:	008000b4 	movhi	r2,2
   20158:	109fab04 	addi	r2,r2,32428
   2015c:	e13ffd17 	ldw	r4,-12(fp)
   20160:	200890fa 	slli	r4,r4,3
   20164:	1105883a 	add	r2,r2,r4
   20168:	10800104 	addi	r2,r2,4
   2016c:	10800017 	ldw	r2,0(r2)
   20170:	1009883a 	mov	r4,r2
   20174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
   20178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
   2017c:	0005313a 	rdctl	r2,ipending
   20180:	e0bfff15 	stw	r2,-4(fp)

  return active;
   20184:	e0bfff17 	ldw	r2,-4(fp)
   20188:	00000706 	br	201a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
   2018c:	e0bffc17 	ldw	r2,-16(fp)
   20190:	1085883a 	add	r2,r2,r2
   20194:	e0bffc15 	stw	r2,-16(fp)
      i++;
   20198:	e0bffd17 	ldw	r2,-12(fp)
   2019c:	10800044 	addi	r2,r2,1
   201a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
   201a4:	003fe106 	br	2012c <__alt_mem_epcs_flash_controller_0+0xfffdf12c>

    active = alt_irq_pending ();
   201a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
   201ac:	e0bffb17 	ldw	r2,-20(fp)
   201b0:	103fdb1e 	bne	r2,zero,20120 <__alt_mem_epcs_flash_controller_0+0xfffdf120>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
   201b4:	0001883a 	nop
}
   201b8:	0001883a 	nop
   201bc:	e037883a 	mov	sp,fp
   201c0:	dfc00117 	ldw	ra,4(sp)
   201c4:	df000017 	ldw	fp,0(sp)
   201c8:	dec00204 	addi	sp,sp,8
   201cc:	f800283a 	ret

000201d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
   201d0:	defffb04 	addi	sp,sp,-20
   201d4:	dfc00415 	stw	ra,16(sp)
   201d8:	df000315 	stw	fp,12(sp)
   201dc:	df000304 	addi	fp,sp,12
   201e0:	e13fff15 	stw	r4,-4(fp)
 * NIOS2_EXCEPTION_CAUSE_NOT_PRESENT. Your handling routine should
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
   201e4:	000531fa 	rdctl	r2,exception
   201e8:	e0bffd15 	stw	r2,-12(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
   201ec:	e0bffd17 	ldw	r2,-12(fp)
   201f0:	10801f0c 	andi	r2,r2,124
   201f4:	1004d0ba 	srli	r2,r2,2
   201f8:	e0bffd15 	stw	r2,-12(fp)
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
   201fc:	0005333a 	rdctl	r2,badaddr
   20200:	e0bffe15 	stw	r2,-8(fp)
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
   20204:	d0a5de17 	ldw	r2,-26760(gp)
   20208:	10000726 	beq	r2,zero,20228 <alt_instruction_exception_entry+0x58>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
   2020c:	d0a5de17 	ldw	r2,-26760(gp)
   20210:	e0fffd17 	ldw	r3,-12(fp)
   20214:	e1bffe17 	ldw	r6,-8(fp)
   20218:	e17fff17 	ldw	r5,-4(fp)
   2021c:	1809883a 	mov	r4,r3
   20220:	103ee83a 	callr	r2
   20224:	00000206 	br	20230 <alt_instruction_exception_entry+0x60>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
   20228:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
   2022c:	0005883a 	mov	r2,zero
}
   20230:	e037883a 	mov	sp,fp
   20234:	dfc00117 	ldw	ra,4(sp)
   20238:	df000017 	ldw	fp,0(sp)
   2023c:	dec00204 	addi	sp,sp,8
   20240:	f800283a 	ret

Disassembly of section .text:

00020244 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
   20244:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
   20248:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
   2024c:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
   20250:	00bffd16 	blt	zero,r2,20248 <__alt_mem_epcs_flash_controller_0+0xfffdf248>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
   20254:	06c00134 	movhi	sp,4
    ori sp, sp, %lo(__alt_stack_pointer)
   20258:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
   2025c:	068000b4 	movhi	gp,2
    ori gp, gp, %lo(_gp)
   20260:	d6b9cb14 	ori	gp,gp,59180
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
   20264:	008000b4 	movhi	r2,2
    ori r2, r2, %lo(__bss_start)
   20268:	109fa314 	ori	r2,r2,32396

    movhi r3, %hi(__bss_end)
   2026c:	00c000b4 	movhi	r3,2
    ori r3, r3, %lo(__bss_end)
   20270:	18dfeb14 	ori	r3,r3,32684

    beq r2, r3, 1f
   20274:	10c00326 	beq	r2,r3,20284 <_start+0x40>

0:
    stw zero, (r2)
   20278:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
   2027c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
   20280:	10fffd36 	bltu	r2,r3,20278 <__alt_mem_epcs_flash_controller_0+0xfffdf278>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
   20284:	00219080 	call	21908 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
   20288:	002198c0 	call	2198c <alt_main>

0002028c <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
   2028c:	003fff06 	br	2028c <__alt_mem_epcs_flash_controller_0+0xfffdf28c>

00020290 <generate_pwm>:

/* generate_pwm:
* inputs: period in milliseconds, percent duty cycle, and polarity (either 0 or 1).
* sets the Avalon bus registers to output a pwm with these characteristics.
*/
void generate_pwm(int period, double dc, int polarity){
   20290:	defff704 	addi	sp,sp,-36
   20294:	dfc00815 	stw	ra,32(sp)
   20298:	df000715 	stw	fp,28(sp)
   2029c:	df000704 	addi	fp,sp,28
   202a0:	e13ffc15 	stw	r4,-16(fp)
   202a4:	e17ffd15 	stw	r5,-12(fp)
   202a8:	e1bffe15 	stw	r6,-8(fp)
   202ac:	e1ffff15 	stw	r7,-4(fp)
	uint32_t set_period = period*1000000/20; //convert ms to ns and clk period is 20 ns so divide by that
   202b0:	e0fffc17 	ldw	r3,-16(fp)
   202b4:	008003f4 	movhi	r2,15
   202b8:	10909004 	addi	r2,r2,16960
   202bc:	1885383a 	mul	r2,r3,r2
   202c0:	01400504 	movi	r5,20
   202c4:	1009883a 	mov	r4,r2
   202c8:	00204700 	call	20470 <__divsi3>
   202cc:	e0bff915 	stw	r2,-28(fp)
	uint32_t set_dc = set_period*dc;
   202d0:	e13ff917 	ldw	r4,-28(fp)
   202d4:	00217940 	call	21794 <__floatunsidf>
   202d8:	1011883a 	mov	r8,r2
   202dc:	1813883a 	mov	r9,r3
   202e0:	e1bffd17 	ldw	r6,-12(fp)
   202e4:	e1fffe17 	ldw	r7,-8(fp)
   202e8:	4009883a 	mov	r4,r8
   202ec:	480b883a 	mov	r5,r9
   202f0:	00207000 	call	20700 <__muldf3>
   202f4:	1009883a 	mov	r4,r2
   202f8:	180b883a 	mov	r5,r3
   202fc:	2005883a 	mov	r2,r4
   20300:	2807883a 	mov	r3,r5
   20304:	1009883a 	mov	r4,r2
   20308:	180b883a 	mov	r5,r3
   2030c:	00203fc0 	call	203fc <__fixunsdfsi>
   20310:	e0bffa15 	stw	r2,-24(fp)
	uint32_t set_pol = polarity;
   20314:	e0bfff17 	ldw	r2,-4(fp)
   20318:	e0bffb15 	stw	r2,-20(fp)

	IOWR_32DIRECT(PWM_0_BASE, 0, set_period);
   2031c:	e0fff917 	ldw	r3,-28(fp)
   20320:	00800134 	movhi	r2,4
   20324:	10880004 	addi	r2,r2,8192
   20328:	10c00035 	stwio	r3,0(r2)
	IOWR_32DIRECT(PWM_0_BASE, 1, set_dc);
   2032c:	e0fffa17 	ldw	r3,-24(fp)
   20330:	00800134 	movhi	r2,4
   20334:	10880044 	addi	r2,r2,8193
   20338:	10c00035 	stwio	r3,0(r2)
	IOWR_32DIRECT(PWM_0_BASE, 2, set_pol);
   2033c:	e0fffb17 	ldw	r3,-20(fp)
   20340:	00800134 	movhi	r2,4
   20344:	10880084 	addi	r2,r2,8194
   20348:	10c00035 	stwio	r3,0(r2)
}
   2034c:	0001883a 	nop
   20350:	e037883a 	mov	sp,fp
   20354:	dfc00117 	ldw	ra,4(sp)
   20358:	df000017 	ldw	fp,0(sp)
   2035c:	dec00204 	addi	sp,sp,8
   20360:	f800283a 	ret

00020364 <main>:

int main()
{
   20364:	defffd04 	addi	sp,sp,-12
   20368:	dfc00215 	stw	ra,8(sp)
   2036c:	df000115 	stw	fp,4(sp)
   20370:	df000104 	addi	fp,sp,4
	//this code should repeatedly move the arm of a servo motor back and fourth with a short pause in between
	//the servo should be connected to GPIO_0 pin 1 header of the board and gnd which is GPIO_0 pin 12
	int i =0;
   20374:	e03fff15 	stw	zero,-4(fp)
	while(1){
		generate_pwm(20, .05, 1);
   20378:	01c00044 	movi	r7,1
   2037c:	016666b4 	movhi	r5,39322
   20380:	29666684 	addi	r5,r5,-26214
   20384:	018feab4 	movhi	r6,16298
   20388:	31a66644 	addi	r6,r6,-26215
   2038c:	01000504 	movi	r4,20
   20390:	00202900 	call	20290 <generate_pwm>
		for (i=0; i<1000000; i++);
   20394:	e03fff15 	stw	zero,-4(fp)
   20398:	00000306 	br	203a8 <main+0x44>
   2039c:	e0bfff17 	ldw	r2,-4(fp)
   203a0:	10800044 	addi	r2,r2,1
   203a4:	e0bfff15 	stw	r2,-4(fp)
   203a8:	e0ffff17 	ldw	r3,-4(fp)
   203ac:	008003f4 	movhi	r2,15
   203b0:	10908fc4 	addi	r2,r2,16959
   203b4:	10fff90e 	bge	r2,r3,2039c <__alt_mem_epcs_flash_controller_0+0xfffdf39c>
		generate_pwm(20, .1, 1);
   203b8:	01c00044 	movi	r7,1
   203bc:	016666b4 	movhi	r5,39322
   203c0:	29666684 	addi	r5,r5,-26214
   203c4:	018feeb4 	movhi	r6,16314
   203c8:	31a66644 	addi	r6,r6,-26215
   203cc:	01000504 	movi	r4,20
   203d0:	00202900 	call	20290 <generate_pwm>
		for(i=0;i<1000000; i++);
   203d4:	e03fff15 	stw	zero,-4(fp)
   203d8:	00000306 	br	203e8 <main+0x84>
   203dc:	e0bfff17 	ldw	r2,-4(fp)
   203e0:	10800044 	addi	r2,r2,1
   203e4:	e0bfff15 	stw	r2,-4(fp)
   203e8:	e0ffff17 	ldw	r3,-4(fp)
   203ec:	008003f4 	movhi	r2,15
   203f0:	10908fc4 	addi	r2,r2,16959
   203f4:	10fff90e 	bge	r2,r3,203dc <__alt_mem_epcs_flash_controller_0+0xfffdf3dc>
	}
   203f8:	003fdf06 	br	20378 <__alt_mem_epcs_flash_controller_0+0xfffdf378>

000203fc <__fixunsdfsi>:
   203fc:	defffd04 	addi	sp,sp,-12
   20400:	000d883a 	mov	r6,zero
   20404:	01d07834 	movhi	r7,16864
   20408:	dc400115 	stw	r17,4(sp)
   2040c:	dc000015 	stw	r16,0(sp)
   20410:	dfc00215 	stw	ra,8(sp)
   20414:	2023883a 	mov	r17,r4
   20418:	2821883a 	mov	r16,r5
   2041c:	00206240 	call	20624 <__gedf2>
   20420:	1000080e 	bge	r2,zero,20444 <__fixunsdfsi+0x48>
   20424:	8809883a 	mov	r4,r17
   20428:	800b883a 	mov	r5,r16
   2042c:	00217140 	call	21714 <__fixdfsi>
   20430:	dfc00217 	ldw	ra,8(sp)
   20434:	dc400117 	ldw	r17,4(sp)
   20438:	dc000017 	ldw	r16,0(sp)
   2043c:	dec00304 	addi	sp,sp,12
   20440:	f800283a 	ret
   20444:	000d883a 	mov	r6,zero
   20448:	01d07834 	movhi	r7,16864
   2044c:	8809883a 	mov	r4,r17
   20450:	800b883a 	mov	r5,r16
   20454:	0020e180 	call	20e18 <__subdf3>
   20458:	180b883a 	mov	r5,r3
   2045c:	1009883a 	mov	r4,r2
   20460:	00217140 	call	21714 <__fixdfsi>
   20464:	00e00034 	movhi	r3,32768
   20468:	10c5883a 	add	r2,r2,r3
   2046c:	003ff006 	br	20430 <__alt_mem_epcs_flash_controller_0+0xfffdf430>

00020470 <__divsi3>:
   20470:	20001b16 	blt	r4,zero,204e0 <__divsi3+0x70>
   20474:	000f883a 	mov	r7,zero
   20478:	28001616 	blt	r5,zero,204d4 <__divsi3+0x64>
   2047c:	200d883a 	mov	r6,r4
   20480:	29001a2e 	bgeu	r5,r4,204ec <__divsi3+0x7c>
   20484:	00800804 	movi	r2,32
   20488:	00c00044 	movi	r3,1
   2048c:	00000106 	br	20494 <__divsi3+0x24>
   20490:	10000d26 	beq	r2,zero,204c8 <__divsi3+0x58>
   20494:	294b883a 	add	r5,r5,r5
   20498:	10bfffc4 	addi	r2,r2,-1
   2049c:	18c7883a 	add	r3,r3,r3
   204a0:	293ffb36 	bltu	r5,r4,20490 <__alt_mem_epcs_flash_controller_0+0xfffdf490>
   204a4:	0005883a 	mov	r2,zero
   204a8:	18000726 	beq	r3,zero,204c8 <__divsi3+0x58>
   204ac:	0005883a 	mov	r2,zero
   204b0:	31400236 	bltu	r6,r5,204bc <__divsi3+0x4c>
   204b4:	314dc83a 	sub	r6,r6,r5
   204b8:	10c4b03a 	or	r2,r2,r3
   204bc:	1806d07a 	srli	r3,r3,1
   204c0:	280ad07a 	srli	r5,r5,1
   204c4:	183ffa1e 	bne	r3,zero,204b0 <__alt_mem_epcs_flash_controller_0+0xfffdf4b0>
   204c8:	38000126 	beq	r7,zero,204d0 <__divsi3+0x60>
   204cc:	0085c83a 	sub	r2,zero,r2
   204d0:	f800283a 	ret
   204d4:	014bc83a 	sub	r5,zero,r5
   204d8:	39c0005c 	xori	r7,r7,1
   204dc:	003fe706 	br	2047c <__alt_mem_epcs_flash_controller_0+0xfffdf47c>
   204e0:	0109c83a 	sub	r4,zero,r4
   204e4:	01c00044 	movi	r7,1
   204e8:	003fe306 	br	20478 <__alt_mem_epcs_flash_controller_0+0xfffdf478>
   204ec:	00c00044 	movi	r3,1
   204f0:	003fee06 	br	204ac <__alt_mem_epcs_flash_controller_0+0xfffdf4ac>

000204f4 <__modsi3>:
   204f4:	20001716 	blt	r4,zero,20554 <__modsi3+0x60>
   204f8:	000f883a 	mov	r7,zero
   204fc:	2005883a 	mov	r2,r4
   20500:	28001216 	blt	r5,zero,2054c <__modsi3+0x58>
   20504:	2900162e 	bgeu	r5,r4,20560 <__modsi3+0x6c>
   20508:	01800804 	movi	r6,32
   2050c:	00c00044 	movi	r3,1
   20510:	00000106 	br	20518 <__modsi3+0x24>
   20514:	30000a26 	beq	r6,zero,20540 <__modsi3+0x4c>
   20518:	294b883a 	add	r5,r5,r5
   2051c:	31bfffc4 	addi	r6,r6,-1
   20520:	18c7883a 	add	r3,r3,r3
   20524:	293ffb36 	bltu	r5,r4,20514 <__alt_mem_epcs_flash_controller_0+0xfffdf514>
   20528:	18000526 	beq	r3,zero,20540 <__modsi3+0x4c>
   2052c:	1806d07a 	srli	r3,r3,1
   20530:	11400136 	bltu	r2,r5,20538 <__modsi3+0x44>
   20534:	1145c83a 	sub	r2,r2,r5
   20538:	280ad07a 	srli	r5,r5,1
   2053c:	183ffb1e 	bne	r3,zero,2052c <__alt_mem_epcs_flash_controller_0+0xfffdf52c>
   20540:	38000126 	beq	r7,zero,20548 <__modsi3+0x54>
   20544:	0085c83a 	sub	r2,zero,r2
   20548:	f800283a 	ret
   2054c:	014bc83a 	sub	r5,zero,r5
   20550:	003fec06 	br	20504 <__alt_mem_epcs_flash_controller_0+0xfffdf504>
   20554:	0109c83a 	sub	r4,zero,r4
   20558:	01c00044 	movi	r7,1
   2055c:	003fe706 	br	204fc <__alt_mem_epcs_flash_controller_0+0xfffdf4fc>
   20560:	00c00044 	movi	r3,1
   20564:	003ff106 	br	2052c <__alt_mem_epcs_flash_controller_0+0xfffdf52c>

00020568 <__udivsi3>:
   20568:	200d883a 	mov	r6,r4
   2056c:	2900152e 	bgeu	r5,r4,205c4 <__udivsi3+0x5c>
   20570:	28001416 	blt	r5,zero,205c4 <__udivsi3+0x5c>
   20574:	00800804 	movi	r2,32
   20578:	00c00044 	movi	r3,1
   2057c:	00000206 	br	20588 <__udivsi3+0x20>
   20580:	10000e26 	beq	r2,zero,205bc <__udivsi3+0x54>
   20584:	28000516 	blt	r5,zero,2059c <__udivsi3+0x34>
   20588:	294b883a 	add	r5,r5,r5
   2058c:	10bfffc4 	addi	r2,r2,-1
   20590:	18c7883a 	add	r3,r3,r3
   20594:	293ffa36 	bltu	r5,r4,20580 <__alt_mem_epcs_flash_controller_0+0xfffdf580>
   20598:	18000826 	beq	r3,zero,205bc <__udivsi3+0x54>
   2059c:	0005883a 	mov	r2,zero
   205a0:	31400236 	bltu	r6,r5,205ac <__udivsi3+0x44>
   205a4:	314dc83a 	sub	r6,r6,r5
   205a8:	10c4b03a 	or	r2,r2,r3
   205ac:	1806d07a 	srli	r3,r3,1
   205b0:	280ad07a 	srli	r5,r5,1
   205b4:	183ffa1e 	bne	r3,zero,205a0 <__alt_mem_epcs_flash_controller_0+0xfffdf5a0>
   205b8:	f800283a 	ret
   205bc:	0005883a 	mov	r2,zero
   205c0:	f800283a 	ret
   205c4:	00c00044 	movi	r3,1
   205c8:	003ff406 	br	2059c <__alt_mem_epcs_flash_controller_0+0xfffdf59c>

000205cc <__umodsi3>:
   205cc:	2005883a 	mov	r2,r4
   205d0:	2900122e 	bgeu	r5,r4,2061c <__umodsi3+0x50>
   205d4:	28001116 	blt	r5,zero,2061c <__umodsi3+0x50>
   205d8:	01800804 	movi	r6,32
   205dc:	00c00044 	movi	r3,1
   205e0:	00000206 	br	205ec <__umodsi3+0x20>
   205e4:	30000c26 	beq	r6,zero,20618 <__umodsi3+0x4c>
   205e8:	28000516 	blt	r5,zero,20600 <__umodsi3+0x34>
   205ec:	294b883a 	add	r5,r5,r5
   205f0:	31bfffc4 	addi	r6,r6,-1
   205f4:	18c7883a 	add	r3,r3,r3
   205f8:	293ffa36 	bltu	r5,r4,205e4 <__alt_mem_epcs_flash_controller_0+0xfffdf5e4>
   205fc:	18000626 	beq	r3,zero,20618 <__umodsi3+0x4c>
   20600:	1806d07a 	srli	r3,r3,1
   20604:	11400136 	bltu	r2,r5,2060c <__umodsi3+0x40>
   20608:	1145c83a 	sub	r2,r2,r5
   2060c:	280ad07a 	srli	r5,r5,1
   20610:	183ffb1e 	bne	r3,zero,20600 <__alt_mem_epcs_flash_controller_0+0xfffdf600>
   20614:	f800283a 	ret
   20618:	f800283a 	ret
   2061c:	00c00044 	movi	r3,1
   20620:	003ff706 	br	20600 <__alt_mem_epcs_flash_controller_0+0xfffdf600>

00020624 <__gedf2>:
   20624:	2804d53a 	srli	r2,r5,20
   20628:	3806d53a 	srli	r3,r7,20
   2062c:	02000434 	movhi	r8,16
   20630:	423fffc4 	addi	r8,r8,-1
   20634:	1081ffcc 	andi	r2,r2,2047
   20638:	0241ffc4 	movi	r9,2047
   2063c:	2a14703a 	and	r10,r5,r8
   20640:	18c1ffcc 	andi	r3,r3,2047
   20644:	3a10703a 	and	r8,r7,r8
   20648:	280ad7fa 	srli	r5,r5,31
   2064c:	380ed7fa 	srli	r7,r7,31
   20650:	12401d26 	beq	r2,r9,206c8 <__gedf2+0xa4>
   20654:	0241ffc4 	movi	r9,2047
   20658:	1a401226 	beq	r3,r9,206a4 <__gedf2+0x80>
   2065c:	1000081e 	bne	r2,zero,20680 <__gedf2+0x5c>
   20660:	2296b03a 	or	r11,r4,r10
   20664:	5813003a 	cmpeq	r9,r11,zero
   20668:	1800091e 	bne	r3,zero,20690 <__gedf2+0x6c>
   2066c:	3218b03a 	or	r12,r6,r8
   20670:	6000071e 	bne	r12,zero,20690 <__gedf2+0x6c>
   20674:	0005883a 	mov	r2,zero
   20678:	5800101e 	bne	r11,zero,206bc <__gedf2+0x98>
   2067c:	f800283a 	ret
   20680:	18000c1e 	bne	r3,zero,206b4 <__gedf2+0x90>
   20684:	3212b03a 	or	r9,r6,r8
   20688:	48000c26 	beq	r9,zero,206bc <__gedf2+0x98>
   2068c:	0013883a 	mov	r9,zero
   20690:	39c03fcc 	andi	r7,r7,255
   20694:	48000826 	beq	r9,zero,206b8 <__gedf2+0x94>
   20698:	38000926 	beq	r7,zero,206c0 <__gedf2+0x9c>
   2069c:	00800044 	movi	r2,1
   206a0:	f800283a 	ret
   206a4:	3212b03a 	or	r9,r6,r8
   206a8:	483fec26 	beq	r9,zero,2065c <__alt_mem_epcs_flash_controller_0+0xfffdf65c>
   206ac:	00bfff84 	movi	r2,-2
   206b0:	f800283a 	ret
   206b4:	39c03fcc 	andi	r7,r7,255
   206b8:	29c00626 	beq	r5,r7,206d4 <__gedf2+0xb0>
   206bc:	283ff726 	beq	r5,zero,2069c <__alt_mem_epcs_flash_controller_0+0xfffdf69c>
   206c0:	00bfffc4 	movi	r2,-1
   206c4:	f800283a 	ret
   206c8:	2292b03a 	or	r9,r4,r10
   206cc:	483fe126 	beq	r9,zero,20654 <__alt_mem_epcs_flash_controller_0+0xfffdf654>
   206d0:	003ff606 	br	206ac <__alt_mem_epcs_flash_controller_0+0xfffdf6ac>
   206d4:	18bff916 	blt	r3,r2,206bc <__alt_mem_epcs_flash_controller_0+0xfffdf6bc>
   206d8:	10c00316 	blt	r2,r3,206e8 <__gedf2+0xc4>
   206dc:	42bff736 	bltu	r8,r10,206bc <__alt_mem_epcs_flash_controller_0+0xfffdf6bc>
   206e0:	52000326 	beq	r10,r8,206f0 <__gedf2+0xcc>
   206e4:	5200042e 	bgeu	r10,r8,206f8 <__gedf2+0xd4>
   206e8:	283fec1e 	bne	r5,zero,2069c <__alt_mem_epcs_flash_controller_0+0xfffdf69c>
   206ec:	003ff406 	br	206c0 <__alt_mem_epcs_flash_controller_0+0xfffdf6c0>
   206f0:	313ff236 	bltu	r6,r4,206bc <__alt_mem_epcs_flash_controller_0+0xfffdf6bc>
   206f4:	21bffc36 	bltu	r4,r6,206e8 <__alt_mem_epcs_flash_controller_0+0xfffdf6e8>
   206f8:	0005883a 	mov	r2,zero
   206fc:	f800283a 	ret

00020700 <__muldf3>:
   20700:	defff304 	addi	sp,sp,-52
   20704:	2804d53a 	srli	r2,r5,20
   20708:	dd800915 	stw	r22,36(sp)
   2070c:	282cd7fa 	srli	r22,r5,31
   20710:	dc000315 	stw	r16,12(sp)
   20714:	04000434 	movhi	r16,16
   20718:	dd400815 	stw	r21,32(sp)
   2071c:	dc800515 	stw	r18,20(sp)
   20720:	843fffc4 	addi	r16,r16,-1
   20724:	dfc00c15 	stw	ra,48(sp)
   20728:	df000b15 	stw	fp,44(sp)
   2072c:	ddc00a15 	stw	r23,40(sp)
   20730:	dd000715 	stw	r20,28(sp)
   20734:	dcc00615 	stw	r19,24(sp)
   20738:	dc400415 	stw	r17,16(sp)
   2073c:	1481ffcc 	andi	r18,r2,2047
   20740:	2c20703a 	and	r16,r5,r16
   20744:	b02b883a 	mov	r21,r22
   20748:	b2403fcc 	andi	r9,r22,255
   2074c:	90006026 	beq	r18,zero,208d0 <__muldf3+0x1d0>
   20750:	0081ffc4 	movi	r2,2047
   20754:	2029883a 	mov	r20,r4
   20758:	90803626 	beq	r18,r2,20834 <__muldf3+0x134>
   2075c:	80800434 	orhi	r2,r16,16
   20760:	100490fa 	slli	r2,r2,3
   20764:	2020d77a 	srli	r16,r4,29
   20768:	202890fa 	slli	r20,r4,3
   2076c:	94bf0044 	addi	r18,r18,-1023
   20770:	80a0b03a 	or	r16,r16,r2
   20774:	0027883a 	mov	r19,zero
   20778:	0039883a 	mov	fp,zero
   2077c:	3804d53a 	srli	r2,r7,20
   20780:	382ed7fa 	srli	r23,r7,31
   20784:	04400434 	movhi	r17,16
   20788:	8c7fffc4 	addi	r17,r17,-1
   2078c:	1081ffcc 	andi	r2,r2,2047
   20790:	3011883a 	mov	r8,r6
   20794:	3c62703a 	and	r17,r7,r17
   20798:	ba803fcc 	andi	r10,r23,255
   2079c:	10006d26 	beq	r2,zero,20954 <__muldf3+0x254>
   207a0:	00c1ffc4 	movi	r3,2047
   207a4:	10c06526 	beq	r2,r3,2093c <__muldf3+0x23c>
   207a8:	88c00434 	orhi	r3,r17,16
   207ac:	180690fa 	slli	r3,r3,3
   207b0:	3022d77a 	srli	r17,r6,29
   207b4:	301090fa 	slli	r8,r6,3
   207b8:	10bf0044 	addi	r2,r2,-1023
   207bc:	88e2b03a 	or	r17,r17,r3
   207c0:	000b883a 	mov	r5,zero
   207c4:	9085883a 	add	r2,r18,r2
   207c8:	2cc8b03a 	or	r4,r5,r19
   207cc:	00c003c4 	movi	r3,15
   207d0:	bdacf03a 	xor	r22,r23,r22
   207d4:	12c00044 	addi	r11,r2,1
   207d8:	19009936 	bltu	r3,r4,20a40 <__muldf3+0x340>
   207dc:	200890ba 	slli	r4,r4,2
   207e0:	00c000b4 	movhi	r3,2
   207e4:	18c1fd04 	addi	r3,r3,2036
   207e8:	20c9883a 	add	r4,r4,r3
   207ec:	20c00017 	ldw	r3,0(r4)
   207f0:	1800683a 	jmp	r3
   207f4:	00020a40 	call	20a4 <__alt_mem_onchip_memory2_0-0x1df5c>
   207f8:	00020854 	movui	zero,2081
   207fc:	00020854 	movui	zero,2081
   20800:	00020850 	cmplti	zero,zero,2081
   20804:	00020a1c 	xori	zero,zero,2088
   20808:	00020a1c 	xori	zero,zero,2088
   2080c:	00020a04 	movi	zero,2088
   20810:	00020850 	cmplti	zero,zero,2081
   20814:	00020a1c 	xori	zero,zero,2088
   20818:	00020a04 	movi	zero,2088
   2081c:	00020a1c 	xori	zero,zero,2088
   20820:	00020850 	cmplti	zero,zero,2081
   20824:	00020a2c 	andhi	zero,zero,2088
   20828:	00020a2c 	andhi	zero,zero,2088
   2082c:	00020a2c 	andhi	zero,zero,2088
   20830:	00020c48 	cmpgei	zero,zero,2097
   20834:	2404b03a 	or	r2,r4,r16
   20838:	10006f1e 	bne	r2,zero,209f8 <__muldf3+0x2f8>
   2083c:	04c00204 	movi	r19,8
   20840:	0021883a 	mov	r16,zero
   20844:	0029883a 	mov	r20,zero
   20848:	07000084 	movi	fp,2
   2084c:	003fcb06 	br	2077c <__alt_mem_epcs_flash_controller_0+0xfffdf77c>
   20850:	502d883a 	mov	r22,r10
   20854:	00800084 	movi	r2,2
   20858:	28805726 	beq	r5,r2,209b8 <__muldf3+0x2b8>
   2085c:	008000c4 	movi	r2,3
   20860:	28816626 	beq	r5,r2,20dfc <__muldf3+0x6fc>
   20864:	00800044 	movi	r2,1
   20868:	2881411e 	bne	r5,r2,20d70 <__muldf3+0x670>
   2086c:	b02b883a 	mov	r21,r22
   20870:	0005883a 	mov	r2,zero
   20874:	000b883a 	mov	r5,zero
   20878:	0029883a 	mov	r20,zero
   2087c:	1004953a 	slli	r2,r2,20
   20880:	a8c03fcc 	andi	r3,r21,255
   20884:	04400434 	movhi	r17,16
   20888:	8c7fffc4 	addi	r17,r17,-1
   2088c:	180697fa 	slli	r3,r3,31
   20890:	2c4a703a 	and	r5,r5,r17
   20894:	288ab03a 	or	r5,r5,r2
   20898:	28c6b03a 	or	r3,r5,r3
   2089c:	a005883a 	mov	r2,r20
   208a0:	dfc00c17 	ldw	ra,48(sp)
   208a4:	df000b17 	ldw	fp,44(sp)
   208a8:	ddc00a17 	ldw	r23,40(sp)
   208ac:	dd800917 	ldw	r22,36(sp)
   208b0:	dd400817 	ldw	r21,32(sp)
   208b4:	dd000717 	ldw	r20,28(sp)
   208b8:	dcc00617 	ldw	r19,24(sp)
   208bc:	dc800517 	ldw	r18,20(sp)
   208c0:	dc400417 	ldw	r17,16(sp)
   208c4:	dc000317 	ldw	r16,12(sp)
   208c8:	dec00d04 	addi	sp,sp,52
   208cc:	f800283a 	ret
   208d0:	2404b03a 	or	r2,r4,r16
   208d4:	2027883a 	mov	r19,r4
   208d8:	10004226 	beq	r2,zero,209e4 <__muldf3+0x2e4>
   208dc:	8000fc26 	beq	r16,zero,20cd0 <__muldf3+0x5d0>
   208e0:	8009883a 	mov	r4,r16
   208e4:	d9800215 	stw	r6,8(sp)
   208e8:	d9c00015 	stw	r7,0(sp)
   208ec:	da400115 	stw	r9,4(sp)
   208f0:	002183c0 	call	2183c <__clzsi2>
   208f4:	d9800217 	ldw	r6,8(sp)
   208f8:	d9c00017 	ldw	r7,0(sp)
   208fc:	da400117 	ldw	r9,4(sp)
   20900:	113ffd44 	addi	r4,r2,-11
   20904:	00c00704 	movi	r3,28
   20908:	1900ed16 	blt	r3,r4,20cc0 <__muldf3+0x5c0>
   2090c:	00c00744 	movi	r3,29
   20910:	147ffe04 	addi	r17,r2,-8
   20914:	1907c83a 	sub	r3,r3,r4
   20918:	8460983a 	sll	r16,r16,r17
   2091c:	98c6d83a 	srl	r3,r19,r3
   20920:	9c68983a 	sll	r20,r19,r17
   20924:	1c20b03a 	or	r16,r3,r16
   20928:	1080fcc4 	addi	r2,r2,1011
   2092c:	00a5c83a 	sub	r18,zero,r2
   20930:	0027883a 	mov	r19,zero
   20934:	0039883a 	mov	fp,zero
   20938:	003f9006 	br	2077c <__alt_mem_epcs_flash_controller_0+0xfffdf77c>
   2093c:	3446b03a 	or	r3,r6,r17
   20940:	1800261e 	bne	r3,zero,209dc <__muldf3+0x2dc>
   20944:	0023883a 	mov	r17,zero
   20948:	0011883a 	mov	r8,zero
   2094c:	01400084 	movi	r5,2
   20950:	003f9c06 	br	207c4 <__alt_mem_epcs_flash_controller_0+0xfffdf7c4>
   20954:	3446b03a 	or	r3,r6,r17
   20958:	18001c26 	beq	r3,zero,209cc <__muldf3+0x2cc>
   2095c:	8800ce26 	beq	r17,zero,20c98 <__muldf3+0x598>
   20960:	8809883a 	mov	r4,r17
   20964:	d9800215 	stw	r6,8(sp)
   20968:	da400115 	stw	r9,4(sp)
   2096c:	da800015 	stw	r10,0(sp)
   20970:	002183c0 	call	2183c <__clzsi2>
   20974:	d9800217 	ldw	r6,8(sp)
   20978:	da400117 	ldw	r9,4(sp)
   2097c:	da800017 	ldw	r10,0(sp)
   20980:	113ffd44 	addi	r4,r2,-11
   20984:	00c00704 	movi	r3,28
   20988:	1900bf16 	blt	r3,r4,20c88 <__muldf3+0x588>
   2098c:	00c00744 	movi	r3,29
   20990:	123ffe04 	addi	r8,r2,-8
   20994:	1907c83a 	sub	r3,r3,r4
   20998:	8a22983a 	sll	r17,r17,r8
   2099c:	30c6d83a 	srl	r3,r6,r3
   209a0:	3210983a 	sll	r8,r6,r8
   209a4:	1c62b03a 	or	r17,r3,r17
   209a8:	1080fcc4 	addi	r2,r2,1011
   209ac:	0085c83a 	sub	r2,zero,r2
   209b0:	000b883a 	mov	r5,zero
   209b4:	003f8306 	br	207c4 <__alt_mem_epcs_flash_controller_0+0xfffdf7c4>
   209b8:	b02b883a 	mov	r21,r22
   209bc:	0081ffc4 	movi	r2,2047
   209c0:	000b883a 	mov	r5,zero
   209c4:	0029883a 	mov	r20,zero
   209c8:	003fac06 	br	2087c <__alt_mem_epcs_flash_controller_0+0xfffdf87c>
   209cc:	0023883a 	mov	r17,zero
   209d0:	0011883a 	mov	r8,zero
   209d4:	01400044 	movi	r5,1
   209d8:	003f7a06 	br	207c4 <__alt_mem_epcs_flash_controller_0+0xfffdf7c4>
   209dc:	014000c4 	movi	r5,3
   209e0:	003f7806 	br	207c4 <__alt_mem_epcs_flash_controller_0+0xfffdf7c4>
   209e4:	04c00104 	movi	r19,4
   209e8:	0021883a 	mov	r16,zero
   209ec:	0029883a 	mov	r20,zero
   209f0:	07000044 	movi	fp,1
   209f4:	003f6106 	br	2077c <__alt_mem_epcs_flash_controller_0+0xfffdf77c>
   209f8:	04c00304 	movi	r19,12
   209fc:	070000c4 	movi	fp,3
   20a00:	003f5e06 	br	2077c <__alt_mem_epcs_flash_controller_0+0xfffdf77c>
   20a04:	01400434 	movhi	r5,16
   20a08:	002b883a 	mov	r21,zero
   20a0c:	297fffc4 	addi	r5,r5,-1
   20a10:	053fffc4 	movi	r20,-1
   20a14:	0081ffc4 	movi	r2,2047
   20a18:	003f9806 	br	2087c <__alt_mem_epcs_flash_controller_0+0xfffdf87c>
   20a1c:	8023883a 	mov	r17,r16
   20a20:	a011883a 	mov	r8,r20
   20a24:	e00b883a 	mov	r5,fp
   20a28:	003f8a06 	br	20854 <__alt_mem_epcs_flash_controller_0+0xfffdf854>
   20a2c:	8023883a 	mov	r17,r16
   20a30:	a011883a 	mov	r8,r20
   20a34:	482d883a 	mov	r22,r9
   20a38:	e00b883a 	mov	r5,fp
   20a3c:	003f8506 	br	20854 <__alt_mem_epcs_flash_controller_0+0xfffdf854>
   20a40:	a00ad43a 	srli	r5,r20,16
   20a44:	401ad43a 	srli	r13,r8,16
   20a48:	a53fffcc 	andi	r20,r20,65535
   20a4c:	423fffcc 	andi	r8,r8,65535
   20a50:	4519383a 	mul	r12,r8,r20
   20a54:	4147383a 	mul	r3,r8,r5
   20a58:	6d09383a 	mul	r4,r13,r20
   20a5c:	600cd43a 	srli	r6,r12,16
   20a60:	2b5d383a 	mul	r14,r5,r13
   20a64:	20c9883a 	add	r4,r4,r3
   20a68:	310d883a 	add	r6,r6,r4
   20a6c:	30c0022e 	bgeu	r6,r3,20a78 <__muldf3+0x378>
   20a70:	00c00074 	movhi	r3,1
   20a74:	70dd883a 	add	r14,r14,r3
   20a78:	8826d43a 	srli	r19,r17,16
   20a7c:	8bffffcc 	andi	r15,r17,65535
   20a80:	7d23383a 	mul	r17,r15,r20
   20a84:	7949383a 	mul	r4,r15,r5
   20a88:	9d29383a 	mul	r20,r19,r20
   20a8c:	8814d43a 	srli	r10,r17,16
   20a90:	3012943a 	slli	r9,r6,16
   20a94:	a129883a 	add	r20,r20,r4
   20a98:	633fffcc 	andi	r12,r12,65535
   20a9c:	5515883a 	add	r10,r10,r20
   20aa0:	3006d43a 	srli	r3,r6,16
   20aa4:	4b13883a 	add	r9,r9,r12
   20aa8:	2ccb383a 	mul	r5,r5,r19
   20aac:	5100022e 	bgeu	r10,r4,20ab8 <__muldf3+0x3b8>
   20ab0:	01000074 	movhi	r4,1
   20ab4:	290b883a 	add	r5,r5,r4
   20ab8:	802ad43a 	srli	r21,r16,16
   20abc:	843fffcc 	andi	r16,r16,65535
   20ac0:	440d383a 	mul	r6,r8,r16
   20ac4:	4565383a 	mul	r18,r8,r21
   20ac8:	8349383a 	mul	r4,r16,r13
   20acc:	500e943a 	slli	r7,r10,16
   20ad0:	3010d43a 	srli	r8,r6,16
   20ad4:	5028d43a 	srli	r20,r10,16
   20ad8:	2489883a 	add	r4,r4,r18
   20adc:	8abfffcc 	andi	r10,r17,65535
   20ae0:	3a95883a 	add	r10,r7,r10
   20ae4:	4119883a 	add	r12,r8,r4
   20ae8:	a169883a 	add	r20,r20,r5
   20aec:	1a87883a 	add	r3,r3,r10
   20af0:	6d5b383a 	mul	r13,r13,r21
   20af4:	6480022e 	bgeu	r12,r18,20b00 <__muldf3+0x400>
   20af8:	01000074 	movhi	r4,1
   20afc:	691b883a 	add	r13,r13,r4
   20b00:	7c25383a 	mul	r18,r15,r16
   20b04:	7d4b383a 	mul	r5,r15,r21
   20b08:	84cf383a 	mul	r7,r16,r19
   20b0c:	901ed43a 	srli	r15,r18,16
   20b10:	6008d43a 	srli	r4,r12,16
   20b14:	6010943a 	slli	r8,r12,16
   20b18:	394f883a 	add	r7,r7,r5
   20b1c:	333fffcc 	andi	r12,r6,65535
   20b20:	79df883a 	add	r15,r15,r7
   20b24:	235b883a 	add	r13,r4,r13
   20b28:	9d63383a 	mul	r17,r19,r21
   20b2c:	4309883a 	add	r4,r8,r12
   20b30:	7940022e 	bgeu	r15,r5,20b3c <__muldf3+0x43c>
   20b34:	01400074 	movhi	r5,1
   20b38:	8963883a 	add	r17,r17,r5
   20b3c:	780a943a 	slli	r5,r15,16
   20b40:	91bfffcc 	andi	r6,r18,65535
   20b44:	70c7883a 	add	r3,r14,r3
   20b48:	298d883a 	add	r6,r5,r6
   20b4c:	1a8f803a 	cmpltu	r7,r3,r10
   20b50:	350b883a 	add	r5,r6,r20
   20b54:	20c7883a 	add	r3,r4,r3
   20b58:	3955883a 	add	r10,r7,r5
   20b5c:	1909803a 	cmpltu	r4,r3,r4
   20b60:	6a91883a 	add	r8,r13,r10
   20b64:	780cd43a 	srli	r6,r15,16
   20b68:	2219883a 	add	r12,r4,r8
   20b6c:	2d0b803a 	cmpltu	r5,r5,r20
   20b70:	51cf803a 	cmpltu	r7,r10,r7
   20b74:	29ceb03a 	or	r7,r5,r7
   20b78:	4351803a 	cmpltu	r8,r8,r13
   20b7c:	610b803a 	cmpltu	r5,r12,r4
   20b80:	4148b03a 	or	r4,r8,r5
   20b84:	398f883a 	add	r7,r7,r6
   20b88:	3909883a 	add	r4,r7,r4
   20b8c:	1810927a 	slli	r8,r3,9
   20b90:	2449883a 	add	r4,r4,r17
   20b94:	2008927a 	slli	r4,r4,9
   20b98:	6022d5fa 	srli	r17,r12,23
   20b9c:	1806d5fa 	srli	r3,r3,23
   20ba0:	4252b03a 	or	r9,r8,r9
   20ba4:	600a927a 	slli	r5,r12,9
   20ba8:	4810c03a 	cmpne	r8,r9,zero
   20bac:	2462b03a 	or	r17,r4,r17
   20bb0:	40c6b03a 	or	r3,r8,r3
   20bb4:	8900402c 	andhi	r4,r17,256
   20bb8:	1950b03a 	or	r8,r3,r5
   20bbc:	20000726 	beq	r4,zero,20bdc <__muldf3+0x4dc>
   20bc0:	4006d07a 	srli	r3,r8,1
   20bc4:	880497fa 	slli	r2,r17,31
   20bc8:	4200004c 	andi	r8,r8,1
   20bcc:	8822d07a 	srli	r17,r17,1
   20bd0:	1a10b03a 	or	r8,r3,r8
   20bd4:	1210b03a 	or	r8,r2,r8
   20bd8:	5805883a 	mov	r2,r11
   20bdc:	1140ffc4 	addi	r5,r2,1023
   20be0:	0140440e 	bge	zero,r5,20cf4 <__muldf3+0x5f4>
   20be4:	40c001cc 	andi	r3,r8,7
   20be8:	18000726 	beq	r3,zero,20c08 <__muldf3+0x508>
   20bec:	40c003cc 	andi	r3,r8,15
   20bf0:	01000104 	movi	r4,4
   20bf4:	19000426 	beq	r3,r4,20c08 <__muldf3+0x508>
   20bf8:	4107883a 	add	r3,r8,r4
   20bfc:	1a11803a 	cmpltu	r8,r3,r8
   20c00:	8a23883a 	add	r17,r17,r8
   20c04:	1811883a 	mov	r8,r3
   20c08:	88c0402c 	andhi	r3,r17,256
   20c0c:	18000426 	beq	r3,zero,20c20 <__muldf3+0x520>
   20c10:	11410004 	addi	r5,r2,1024
   20c14:	00bfc034 	movhi	r2,65280
   20c18:	10bfffc4 	addi	r2,r2,-1
   20c1c:	88a2703a 	and	r17,r17,r2
   20c20:	0081ff84 	movi	r2,2046
   20c24:	117f6416 	blt	r2,r5,209b8 <__alt_mem_epcs_flash_controller_0+0xfffdf9b8>
   20c28:	8828977a 	slli	r20,r17,29
   20c2c:	4010d0fa 	srli	r8,r8,3
   20c30:	8822927a 	slli	r17,r17,9
   20c34:	2881ffcc 	andi	r2,r5,2047
   20c38:	a228b03a 	or	r20,r20,r8
   20c3c:	880ad33a 	srli	r5,r17,12
   20c40:	b02b883a 	mov	r21,r22
   20c44:	003f0d06 	br	2087c <__alt_mem_epcs_flash_controller_0+0xfffdf87c>
   20c48:	8080022c 	andhi	r2,r16,8
   20c4c:	10000926 	beq	r2,zero,20c74 <__muldf3+0x574>
   20c50:	8880022c 	andhi	r2,r17,8
   20c54:	1000071e 	bne	r2,zero,20c74 <__muldf3+0x574>
   20c58:	00800434 	movhi	r2,16
   20c5c:	89400234 	orhi	r5,r17,8
   20c60:	10bfffc4 	addi	r2,r2,-1
   20c64:	b82b883a 	mov	r21,r23
   20c68:	288a703a 	and	r5,r5,r2
   20c6c:	4029883a 	mov	r20,r8
   20c70:	003f6806 	br	20a14 <__alt_mem_epcs_flash_controller_0+0xfffdfa14>
   20c74:	00800434 	movhi	r2,16
   20c78:	81400234 	orhi	r5,r16,8
   20c7c:	10bfffc4 	addi	r2,r2,-1
   20c80:	288a703a 	and	r5,r5,r2
   20c84:	003f6306 	br	20a14 <__alt_mem_epcs_flash_controller_0+0xfffdfa14>
   20c88:	147ff604 	addi	r17,r2,-40
   20c8c:	3462983a 	sll	r17,r6,r17
   20c90:	0011883a 	mov	r8,zero
   20c94:	003f4406 	br	209a8 <__alt_mem_epcs_flash_controller_0+0xfffdf9a8>
   20c98:	3009883a 	mov	r4,r6
   20c9c:	d9800215 	stw	r6,8(sp)
   20ca0:	da400115 	stw	r9,4(sp)
   20ca4:	da800015 	stw	r10,0(sp)
   20ca8:	002183c0 	call	2183c <__clzsi2>
   20cac:	10800804 	addi	r2,r2,32
   20cb0:	da800017 	ldw	r10,0(sp)
   20cb4:	da400117 	ldw	r9,4(sp)
   20cb8:	d9800217 	ldw	r6,8(sp)
   20cbc:	003f3006 	br	20980 <__alt_mem_epcs_flash_controller_0+0xfffdf980>
   20cc0:	143ff604 	addi	r16,r2,-40
   20cc4:	9c20983a 	sll	r16,r19,r16
   20cc8:	0029883a 	mov	r20,zero
   20ccc:	003f1606 	br	20928 <__alt_mem_epcs_flash_controller_0+0xfffdf928>
   20cd0:	d9800215 	stw	r6,8(sp)
   20cd4:	d9c00015 	stw	r7,0(sp)
   20cd8:	da400115 	stw	r9,4(sp)
   20cdc:	002183c0 	call	2183c <__clzsi2>
   20ce0:	10800804 	addi	r2,r2,32
   20ce4:	da400117 	ldw	r9,4(sp)
   20ce8:	d9c00017 	ldw	r7,0(sp)
   20cec:	d9800217 	ldw	r6,8(sp)
   20cf0:	003f0306 	br	20900 <__alt_mem_epcs_flash_controller_0+0xfffdf900>
   20cf4:	00c00044 	movi	r3,1
   20cf8:	1947c83a 	sub	r3,r3,r5
   20cfc:	00800e04 	movi	r2,56
   20d00:	10feda16 	blt	r2,r3,2086c <__alt_mem_epcs_flash_controller_0+0xfffdf86c>
   20d04:	008007c4 	movi	r2,31
   20d08:	10c01b16 	blt	r2,r3,20d78 <__muldf3+0x678>
   20d0c:	00800804 	movi	r2,32
   20d10:	10c5c83a 	sub	r2,r2,r3
   20d14:	888a983a 	sll	r5,r17,r2
   20d18:	40c8d83a 	srl	r4,r8,r3
   20d1c:	4084983a 	sll	r2,r8,r2
   20d20:	88e2d83a 	srl	r17,r17,r3
   20d24:	2906b03a 	or	r3,r5,r4
   20d28:	1004c03a 	cmpne	r2,r2,zero
   20d2c:	1886b03a 	or	r3,r3,r2
   20d30:	188001cc 	andi	r2,r3,7
   20d34:	10000726 	beq	r2,zero,20d54 <__muldf3+0x654>
   20d38:	188003cc 	andi	r2,r3,15
   20d3c:	01000104 	movi	r4,4
   20d40:	11000426 	beq	r2,r4,20d54 <__muldf3+0x654>
   20d44:	1805883a 	mov	r2,r3
   20d48:	10c00104 	addi	r3,r2,4
   20d4c:	1885803a 	cmpltu	r2,r3,r2
   20d50:	88a3883a 	add	r17,r17,r2
   20d54:	8880202c 	andhi	r2,r17,128
   20d58:	10001c26 	beq	r2,zero,20dcc <__muldf3+0x6cc>
   20d5c:	b02b883a 	mov	r21,r22
   20d60:	00800044 	movi	r2,1
   20d64:	000b883a 	mov	r5,zero
   20d68:	0029883a 	mov	r20,zero
   20d6c:	003ec306 	br	2087c <__alt_mem_epcs_flash_controller_0+0xfffdf87c>
   20d70:	5805883a 	mov	r2,r11
   20d74:	003f9906 	br	20bdc <__alt_mem_epcs_flash_controller_0+0xfffdfbdc>
   20d78:	00bff844 	movi	r2,-31
   20d7c:	1145c83a 	sub	r2,r2,r5
   20d80:	8888d83a 	srl	r4,r17,r2
   20d84:	00800804 	movi	r2,32
   20d88:	18801a26 	beq	r3,r2,20df4 <__muldf3+0x6f4>
   20d8c:	00801004 	movi	r2,64
   20d90:	10c5c83a 	sub	r2,r2,r3
   20d94:	8884983a 	sll	r2,r17,r2
   20d98:	1204b03a 	or	r2,r2,r8
   20d9c:	1004c03a 	cmpne	r2,r2,zero
   20da0:	2084b03a 	or	r2,r4,r2
   20da4:	144001cc 	andi	r17,r2,7
   20da8:	88000d1e 	bne	r17,zero,20de0 <__muldf3+0x6e0>
   20dac:	000b883a 	mov	r5,zero
   20db0:	1028d0fa 	srli	r20,r2,3
   20db4:	b02b883a 	mov	r21,r22
   20db8:	0005883a 	mov	r2,zero
   20dbc:	a468b03a 	or	r20,r20,r17
   20dc0:	003eae06 	br	2087c <__alt_mem_epcs_flash_controller_0+0xfffdf87c>
   20dc4:	1007883a 	mov	r3,r2
   20dc8:	0023883a 	mov	r17,zero
   20dcc:	880a927a 	slli	r5,r17,9
   20dd0:	1805883a 	mov	r2,r3
   20dd4:	8822977a 	slli	r17,r17,29
   20dd8:	280ad33a 	srli	r5,r5,12
   20ddc:	003ff406 	br	20db0 <__alt_mem_epcs_flash_controller_0+0xfffdfdb0>
   20de0:	10c003cc 	andi	r3,r2,15
   20de4:	01000104 	movi	r4,4
   20de8:	193ff626 	beq	r3,r4,20dc4 <__alt_mem_epcs_flash_controller_0+0xfffdfdc4>
   20dec:	0023883a 	mov	r17,zero
   20df0:	003fd506 	br	20d48 <__alt_mem_epcs_flash_controller_0+0xfffdfd48>
   20df4:	0005883a 	mov	r2,zero
   20df8:	003fe706 	br	20d98 <__alt_mem_epcs_flash_controller_0+0xfffdfd98>
   20dfc:	00800434 	movhi	r2,16
   20e00:	89400234 	orhi	r5,r17,8
   20e04:	10bfffc4 	addi	r2,r2,-1
   20e08:	b02b883a 	mov	r21,r22
   20e0c:	288a703a 	and	r5,r5,r2
   20e10:	4029883a 	mov	r20,r8
   20e14:	003eff06 	br	20a14 <__alt_mem_epcs_flash_controller_0+0xfffdfa14>

00020e18 <__subdf3>:
   20e18:	02000434 	movhi	r8,16
   20e1c:	423fffc4 	addi	r8,r8,-1
   20e20:	defffb04 	addi	sp,sp,-20
   20e24:	2a14703a 	and	r10,r5,r8
   20e28:	3812d53a 	srli	r9,r7,20
   20e2c:	3a10703a 	and	r8,r7,r8
   20e30:	2006d77a 	srli	r3,r4,29
   20e34:	3004d77a 	srli	r2,r6,29
   20e38:	dc000015 	stw	r16,0(sp)
   20e3c:	501490fa 	slli	r10,r10,3
   20e40:	2820d53a 	srli	r16,r5,20
   20e44:	401090fa 	slli	r8,r8,3
   20e48:	dc800215 	stw	r18,8(sp)
   20e4c:	dc400115 	stw	r17,4(sp)
   20e50:	dfc00415 	stw	ra,16(sp)
   20e54:	202290fa 	slli	r17,r4,3
   20e58:	dcc00315 	stw	r19,12(sp)
   20e5c:	4a41ffcc 	andi	r9,r9,2047
   20e60:	0101ffc4 	movi	r4,2047
   20e64:	2824d7fa 	srli	r18,r5,31
   20e68:	8401ffcc 	andi	r16,r16,2047
   20e6c:	50c6b03a 	or	r3,r10,r3
   20e70:	380ed7fa 	srli	r7,r7,31
   20e74:	408ab03a 	or	r5,r8,r2
   20e78:	300c90fa 	slli	r6,r6,3
   20e7c:	49009626 	beq	r9,r4,210d8 <__subdf3+0x2c0>
   20e80:	39c0005c 	xori	r7,r7,1
   20e84:	8245c83a 	sub	r2,r16,r9
   20e88:	3c807426 	beq	r7,r18,2105c <__subdf3+0x244>
   20e8c:	0080af0e 	bge	zero,r2,2114c <__subdf3+0x334>
   20e90:	48002a1e 	bne	r9,zero,20f3c <__subdf3+0x124>
   20e94:	2988b03a 	or	r4,r5,r6
   20e98:	20009a1e 	bne	r4,zero,21104 <__subdf3+0x2ec>
   20e9c:	888001cc 	andi	r2,r17,7
   20ea0:	10000726 	beq	r2,zero,20ec0 <__subdf3+0xa8>
   20ea4:	888003cc 	andi	r2,r17,15
   20ea8:	01000104 	movi	r4,4
   20eac:	11000426 	beq	r2,r4,20ec0 <__subdf3+0xa8>
   20eb0:	890b883a 	add	r5,r17,r4
   20eb4:	2c63803a 	cmpltu	r17,r5,r17
   20eb8:	1c47883a 	add	r3,r3,r17
   20ebc:	2823883a 	mov	r17,r5
   20ec0:	1880202c 	andhi	r2,r3,128
   20ec4:	10005926 	beq	r2,zero,2102c <__subdf3+0x214>
   20ec8:	84000044 	addi	r16,r16,1
   20ecc:	0081ffc4 	movi	r2,2047
   20ed0:	8080be26 	beq	r16,r2,211cc <__subdf3+0x3b4>
   20ed4:	017fe034 	movhi	r5,65408
   20ed8:	297fffc4 	addi	r5,r5,-1
   20edc:	1946703a 	and	r3,r3,r5
   20ee0:	1804977a 	slli	r2,r3,29
   20ee4:	1806927a 	slli	r3,r3,9
   20ee8:	8822d0fa 	srli	r17,r17,3
   20eec:	8401ffcc 	andi	r16,r16,2047
   20ef0:	180ad33a 	srli	r5,r3,12
   20ef4:	9100004c 	andi	r4,r18,1
   20ef8:	1444b03a 	or	r2,r2,r17
   20efc:	80c1ffcc 	andi	r3,r16,2047
   20f00:	1820953a 	slli	r16,r3,20
   20f04:	20c03fcc 	andi	r3,r4,255
   20f08:	180897fa 	slli	r4,r3,31
   20f0c:	00c00434 	movhi	r3,16
   20f10:	18ffffc4 	addi	r3,r3,-1
   20f14:	28c6703a 	and	r3,r5,r3
   20f18:	1c06b03a 	or	r3,r3,r16
   20f1c:	1906b03a 	or	r3,r3,r4
   20f20:	dfc00417 	ldw	ra,16(sp)
   20f24:	dcc00317 	ldw	r19,12(sp)
   20f28:	dc800217 	ldw	r18,8(sp)
   20f2c:	dc400117 	ldw	r17,4(sp)
   20f30:	dc000017 	ldw	r16,0(sp)
   20f34:	dec00504 	addi	sp,sp,20
   20f38:	f800283a 	ret
   20f3c:	0101ffc4 	movi	r4,2047
   20f40:	813fd626 	beq	r16,r4,20e9c <__alt_mem_epcs_flash_controller_0+0xfffdfe9c>
   20f44:	29402034 	orhi	r5,r5,128
   20f48:	01000e04 	movi	r4,56
   20f4c:	2080a316 	blt	r4,r2,211dc <__subdf3+0x3c4>
   20f50:	010007c4 	movi	r4,31
   20f54:	2080c616 	blt	r4,r2,21270 <__subdf3+0x458>
   20f58:	01000804 	movi	r4,32
   20f5c:	2089c83a 	sub	r4,r4,r2
   20f60:	2910983a 	sll	r8,r5,r4
   20f64:	308ed83a 	srl	r7,r6,r2
   20f68:	3108983a 	sll	r4,r6,r4
   20f6c:	2884d83a 	srl	r2,r5,r2
   20f70:	41ccb03a 	or	r6,r8,r7
   20f74:	2008c03a 	cmpne	r4,r4,zero
   20f78:	310cb03a 	or	r6,r6,r4
   20f7c:	898dc83a 	sub	r6,r17,r6
   20f80:	89a3803a 	cmpltu	r17,r17,r6
   20f84:	1887c83a 	sub	r3,r3,r2
   20f88:	1c47c83a 	sub	r3,r3,r17
   20f8c:	3023883a 	mov	r17,r6
   20f90:	1880202c 	andhi	r2,r3,128
   20f94:	10002326 	beq	r2,zero,21024 <__subdf3+0x20c>
   20f98:	04c02034 	movhi	r19,128
   20f9c:	9cffffc4 	addi	r19,r19,-1
   20fa0:	1ce6703a 	and	r19,r3,r19
   20fa4:	98007a26 	beq	r19,zero,21190 <__subdf3+0x378>
   20fa8:	9809883a 	mov	r4,r19
   20fac:	002183c0 	call	2183c <__clzsi2>
   20fb0:	113ffe04 	addi	r4,r2,-8
   20fb4:	00c007c4 	movi	r3,31
   20fb8:	19007b16 	blt	r3,r4,211a8 <__subdf3+0x390>
   20fbc:	00800804 	movi	r2,32
   20fc0:	1105c83a 	sub	r2,r2,r4
   20fc4:	8884d83a 	srl	r2,r17,r2
   20fc8:	9906983a 	sll	r3,r19,r4
   20fcc:	8922983a 	sll	r17,r17,r4
   20fd0:	10c4b03a 	or	r2,r2,r3
   20fd4:	24007816 	blt	r4,r16,211b8 <__subdf3+0x3a0>
   20fd8:	2421c83a 	sub	r16,r4,r16
   20fdc:	80c00044 	addi	r3,r16,1
   20fe0:	010007c4 	movi	r4,31
   20fe4:	20c09516 	blt	r4,r3,2123c <__subdf3+0x424>
   20fe8:	01400804 	movi	r5,32
   20fec:	28cbc83a 	sub	r5,r5,r3
   20ff0:	88c8d83a 	srl	r4,r17,r3
   20ff4:	8962983a 	sll	r17,r17,r5
   20ff8:	114a983a 	sll	r5,r2,r5
   20ffc:	10c6d83a 	srl	r3,r2,r3
   21000:	8804c03a 	cmpne	r2,r17,zero
   21004:	290ab03a 	or	r5,r5,r4
   21008:	28a2b03a 	or	r17,r5,r2
   2100c:	0021883a 	mov	r16,zero
   21010:	003fa206 	br	20e9c <__alt_mem_epcs_flash_controller_0+0xfffdfe9c>
   21014:	2090b03a 	or	r8,r4,r2
   21018:	40018e26 	beq	r8,zero,21654 <__subdf3+0x83c>
   2101c:	1007883a 	mov	r3,r2
   21020:	2023883a 	mov	r17,r4
   21024:	888001cc 	andi	r2,r17,7
   21028:	103f9e1e 	bne	r2,zero,20ea4 <__alt_mem_epcs_flash_controller_0+0xfffdfea4>
   2102c:	1804977a 	slli	r2,r3,29
   21030:	8822d0fa 	srli	r17,r17,3
   21034:	1810d0fa 	srli	r8,r3,3
   21038:	9100004c 	andi	r4,r18,1
   2103c:	1444b03a 	or	r2,r2,r17
   21040:	00c1ffc4 	movi	r3,2047
   21044:	80c02826 	beq	r16,r3,210e8 <__subdf3+0x2d0>
   21048:	01400434 	movhi	r5,16
   2104c:	297fffc4 	addi	r5,r5,-1
   21050:	80e0703a 	and	r16,r16,r3
   21054:	414a703a 	and	r5,r8,r5
   21058:	003fa806 	br	20efc <__alt_mem_epcs_flash_controller_0+0xfffdfefc>
   2105c:	0080630e 	bge	zero,r2,211ec <__subdf3+0x3d4>
   21060:	48003026 	beq	r9,zero,21124 <__subdf3+0x30c>
   21064:	0101ffc4 	movi	r4,2047
   21068:	813f8c26 	beq	r16,r4,20e9c <__alt_mem_epcs_flash_controller_0+0xfffdfe9c>
   2106c:	29402034 	orhi	r5,r5,128
   21070:	01000e04 	movi	r4,56
   21074:	2080a90e 	bge	r4,r2,2131c <__subdf3+0x504>
   21078:	298cb03a 	or	r6,r5,r6
   2107c:	3012c03a 	cmpne	r9,r6,zero
   21080:	0005883a 	mov	r2,zero
   21084:	4c53883a 	add	r9,r9,r17
   21088:	4c63803a 	cmpltu	r17,r9,r17
   2108c:	10c7883a 	add	r3,r2,r3
   21090:	88c7883a 	add	r3,r17,r3
   21094:	4823883a 	mov	r17,r9
   21098:	1880202c 	andhi	r2,r3,128
   2109c:	1000d026 	beq	r2,zero,213e0 <__subdf3+0x5c8>
   210a0:	84000044 	addi	r16,r16,1
   210a4:	0081ffc4 	movi	r2,2047
   210a8:	8080fe26 	beq	r16,r2,214a4 <__subdf3+0x68c>
   210ac:	00bfe034 	movhi	r2,65408
   210b0:	10bfffc4 	addi	r2,r2,-1
   210b4:	1886703a 	and	r3,r3,r2
   210b8:	880ad07a 	srli	r5,r17,1
   210bc:	180497fa 	slli	r2,r3,31
   210c0:	8900004c 	andi	r4,r17,1
   210c4:	2922b03a 	or	r17,r5,r4
   210c8:	1806d07a 	srli	r3,r3,1
   210cc:	1462b03a 	or	r17,r2,r17
   210d0:	3825883a 	mov	r18,r7
   210d4:	003f7106 	br	20e9c <__alt_mem_epcs_flash_controller_0+0xfffdfe9c>
   210d8:	2984b03a 	or	r2,r5,r6
   210dc:	103f6826 	beq	r2,zero,20e80 <__alt_mem_epcs_flash_controller_0+0xfffdfe80>
   210e0:	39c03fcc 	andi	r7,r7,255
   210e4:	003f6706 	br	20e84 <__alt_mem_epcs_flash_controller_0+0xfffdfe84>
   210e8:	4086b03a 	or	r3,r8,r2
   210ec:	18015226 	beq	r3,zero,21638 <__subdf3+0x820>
   210f0:	00c00434 	movhi	r3,16
   210f4:	41400234 	orhi	r5,r8,8
   210f8:	18ffffc4 	addi	r3,r3,-1
   210fc:	28ca703a 	and	r5,r5,r3
   21100:	003f7e06 	br	20efc <__alt_mem_epcs_flash_controller_0+0xfffdfefc>
   21104:	10bfffc4 	addi	r2,r2,-1
   21108:	1000491e 	bne	r2,zero,21230 <__subdf3+0x418>
   2110c:	898fc83a 	sub	r7,r17,r6
   21110:	89e3803a 	cmpltu	r17,r17,r7
   21114:	1947c83a 	sub	r3,r3,r5
   21118:	1c47c83a 	sub	r3,r3,r17
   2111c:	3823883a 	mov	r17,r7
   21120:	003f9b06 	br	20f90 <__alt_mem_epcs_flash_controller_0+0xfffdff90>
   21124:	2988b03a 	or	r4,r5,r6
   21128:	203f5c26 	beq	r4,zero,20e9c <__alt_mem_epcs_flash_controller_0+0xfffdfe9c>
   2112c:	10bfffc4 	addi	r2,r2,-1
   21130:	1000931e 	bne	r2,zero,21380 <__subdf3+0x568>
   21134:	898d883a 	add	r6,r17,r6
   21138:	3463803a 	cmpltu	r17,r6,r17
   2113c:	1947883a 	add	r3,r3,r5
   21140:	88c7883a 	add	r3,r17,r3
   21144:	3023883a 	mov	r17,r6
   21148:	003fd306 	br	21098 <__alt_mem_epcs_flash_controller_0+0xfffe0098>
   2114c:	1000541e 	bne	r2,zero,212a0 <__subdf3+0x488>
   21150:	80800044 	addi	r2,r16,1
   21154:	1081ffcc 	andi	r2,r2,2047
   21158:	01000044 	movi	r4,1
   2115c:	2080a20e 	bge	r4,r2,213e8 <__subdf3+0x5d0>
   21160:	8989c83a 	sub	r4,r17,r6
   21164:	8905803a 	cmpltu	r2,r17,r4
   21168:	1967c83a 	sub	r19,r3,r5
   2116c:	98a7c83a 	sub	r19,r19,r2
   21170:	9880202c 	andhi	r2,r19,128
   21174:	10006326 	beq	r2,zero,21304 <__subdf3+0x4ec>
   21178:	3463c83a 	sub	r17,r6,r17
   2117c:	28c7c83a 	sub	r3,r5,r3
   21180:	344d803a 	cmpltu	r6,r6,r17
   21184:	19a7c83a 	sub	r19,r3,r6
   21188:	3825883a 	mov	r18,r7
   2118c:	983f861e 	bne	r19,zero,20fa8 <__alt_mem_epcs_flash_controller_0+0xfffdffa8>
   21190:	8809883a 	mov	r4,r17
   21194:	002183c0 	call	2183c <__clzsi2>
   21198:	10800804 	addi	r2,r2,32
   2119c:	113ffe04 	addi	r4,r2,-8
   211a0:	00c007c4 	movi	r3,31
   211a4:	193f850e 	bge	r3,r4,20fbc <__alt_mem_epcs_flash_controller_0+0xfffdffbc>
   211a8:	10bff604 	addi	r2,r2,-40
   211ac:	8884983a 	sll	r2,r17,r2
   211b0:	0023883a 	mov	r17,zero
   211b4:	243f880e 	bge	r4,r16,20fd8 <__alt_mem_epcs_flash_controller_0+0xfffdffd8>
   211b8:	00ffe034 	movhi	r3,65408
   211bc:	18ffffc4 	addi	r3,r3,-1
   211c0:	8121c83a 	sub	r16,r16,r4
   211c4:	10c6703a 	and	r3,r2,r3
   211c8:	003f3406 	br	20e9c <__alt_mem_epcs_flash_controller_0+0xfffdfe9c>
   211cc:	9100004c 	andi	r4,r18,1
   211d0:	000b883a 	mov	r5,zero
   211d4:	0005883a 	mov	r2,zero
   211d8:	003f4806 	br	20efc <__alt_mem_epcs_flash_controller_0+0xfffdfefc>
   211dc:	298cb03a 	or	r6,r5,r6
   211e0:	300cc03a 	cmpne	r6,r6,zero
   211e4:	0005883a 	mov	r2,zero
   211e8:	003f6406 	br	20f7c <__alt_mem_epcs_flash_controller_0+0xfffdff7c>
   211ec:	10009a1e 	bne	r2,zero,21458 <__subdf3+0x640>
   211f0:	82400044 	addi	r9,r16,1
   211f4:	4881ffcc 	andi	r2,r9,2047
   211f8:	02800044 	movi	r10,1
   211fc:	5080670e 	bge	r10,r2,2139c <__subdf3+0x584>
   21200:	0081ffc4 	movi	r2,2047
   21204:	4880af26 	beq	r9,r2,214c4 <__subdf3+0x6ac>
   21208:	898d883a 	add	r6,r17,r6
   2120c:	1945883a 	add	r2,r3,r5
   21210:	3447803a 	cmpltu	r3,r6,r17
   21214:	1887883a 	add	r3,r3,r2
   21218:	182297fa 	slli	r17,r3,31
   2121c:	300cd07a 	srli	r6,r6,1
   21220:	1806d07a 	srli	r3,r3,1
   21224:	4821883a 	mov	r16,r9
   21228:	89a2b03a 	or	r17,r17,r6
   2122c:	003f1b06 	br	20e9c <__alt_mem_epcs_flash_controller_0+0xfffdfe9c>
   21230:	0101ffc4 	movi	r4,2047
   21234:	813f441e 	bne	r16,r4,20f48 <__alt_mem_epcs_flash_controller_0+0xfffdff48>
   21238:	003f1806 	br	20e9c <__alt_mem_epcs_flash_controller_0+0xfffdfe9c>
   2123c:	843ff844 	addi	r16,r16,-31
   21240:	01400804 	movi	r5,32
   21244:	1408d83a 	srl	r4,r2,r16
   21248:	19405026 	beq	r3,r5,2138c <__subdf3+0x574>
   2124c:	01401004 	movi	r5,64
   21250:	28c7c83a 	sub	r3,r5,r3
   21254:	10c4983a 	sll	r2,r2,r3
   21258:	88a2b03a 	or	r17,r17,r2
   2125c:	8822c03a 	cmpne	r17,r17,zero
   21260:	2462b03a 	or	r17,r4,r17
   21264:	0007883a 	mov	r3,zero
   21268:	0021883a 	mov	r16,zero
   2126c:	003f6d06 	br	21024 <__alt_mem_epcs_flash_controller_0+0xfffe0024>
   21270:	11fff804 	addi	r7,r2,-32
   21274:	01000804 	movi	r4,32
   21278:	29ced83a 	srl	r7,r5,r7
   2127c:	11004526 	beq	r2,r4,21394 <__subdf3+0x57c>
   21280:	01001004 	movi	r4,64
   21284:	2089c83a 	sub	r4,r4,r2
   21288:	2904983a 	sll	r2,r5,r4
   2128c:	118cb03a 	or	r6,r2,r6
   21290:	300cc03a 	cmpne	r6,r6,zero
   21294:	398cb03a 	or	r6,r7,r6
   21298:	0005883a 	mov	r2,zero
   2129c:	003f3706 	br	20f7c <__alt_mem_epcs_flash_controller_0+0xfffdff7c>
   212a0:	80002a26 	beq	r16,zero,2134c <__subdf3+0x534>
   212a4:	0101ffc4 	movi	r4,2047
   212a8:	49006626 	beq	r9,r4,21444 <__subdf3+0x62c>
   212ac:	0085c83a 	sub	r2,zero,r2
   212b0:	18c02034 	orhi	r3,r3,128
   212b4:	01000e04 	movi	r4,56
   212b8:	20807e16 	blt	r4,r2,214b4 <__subdf3+0x69c>
   212bc:	010007c4 	movi	r4,31
   212c0:	2080e716 	blt	r4,r2,21660 <__subdf3+0x848>
   212c4:	01000804 	movi	r4,32
   212c8:	2089c83a 	sub	r4,r4,r2
   212cc:	1914983a 	sll	r10,r3,r4
   212d0:	8890d83a 	srl	r8,r17,r2
   212d4:	8908983a 	sll	r4,r17,r4
   212d8:	1884d83a 	srl	r2,r3,r2
   212dc:	5222b03a 	or	r17,r10,r8
   212e0:	2006c03a 	cmpne	r3,r4,zero
   212e4:	88e2b03a 	or	r17,r17,r3
   212e8:	3463c83a 	sub	r17,r6,r17
   212ec:	2885c83a 	sub	r2,r5,r2
   212f0:	344d803a 	cmpltu	r6,r6,r17
   212f4:	1187c83a 	sub	r3,r2,r6
   212f8:	4821883a 	mov	r16,r9
   212fc:	3825883a 	mov	r18,r7
   21300:	003f2306 	br	20f90 <__alt_mem_epcs_flash_controller_0+0xfffdff90>
   21304:	24d0b03a 	or	r8,r4,r19
   21308:	40001b1e 	bne	r8,zero,21378 <__subdf3+0x560>
   2130c:	0005883a 	mov	r2,zero
   21310:	0009883a 	mov	r4,zero
   21314:	0021883a 	mov	r16,zero
   21318:	003f4906 	br	21040 <__alt_mem_epcs_flash_controller_0+0xfffe0040>
   2131c:	010007c4 	movi	r4,31
   21320:	20803a16 	blt	r4,r2,2140c <__subdf3+0x5f4>
   21324:	01000804 	movi	r4,32
   21328:	2089c83a 	sub	r4,r4,r2
   2132c:	2912983a 	sll	r9,r5,r4
   21330:	3090d83a 	srl	r8,r6,r2
   21334:	3108983a 	sll	r4,r6,r4
   21338:	2884d83a 	srl	r2,r5,r2
   2133c:	4a12b03a 	or	r9,r9,r8
   21340:	2008c03a 	cmpne	r4,r4,zero
   21344:	4912b03a 	or	r9,r9,r4
   21348:	003f4e06 	br	21084 <__alt_mem_epcs_flash_controller_0+0xfffe0084>
   2134c:	1c48b03a 	or	r4,r3,r17
   21350:	20003c26 	beq	r4,zero,21444 <__subdf3+0x62c>
   21354:	0084303a 	nor	r2,zero,r2
   21358:	1000381e 	bne	r2,zero,2143c <__subdf3+0x624>
   2135c:	3463c83a 	sub	r17,r6,r17
   21360:	28c5c83a 	sub	r2,r5,r3
   21364:	344d803a 	cmpltu	r6,r6,r17
   21368:	1187c83a 	sub	r3,r2,r6
   2136c:	4821883a 	mov	r16,r9
   21370:	3825883a 	mov	r18,r7
   21374:	003f0606 	br	20f90 <__alt_mem_epcs_flash_controller_0+0xfffdff90>
   21378:	2023883a 	mov	r17,r4
   2137c:	003f0906 	br	20fa4 <__alt_mem_epcs_flash_controller_0+0xfffdffa4>
   21380:	0101ffc4 	movi	r4,2047
   21384:	813f3a1e 	bne	r16,r4,21070 <__alt_mem_epcs_flash_controller_0+0xfffe0070>
   21388:	003ec406 	br	20e9c <__alt_mem_epcs_flash_controller_0+0xfffdfe9c>
   2138c:	0005883a 	mov	r2,zero
   21390:	003fb106 	br	21258 <__alt_mem_epcs_flash_controller_0+0xfffe0258>
   21394:	0005883a 	mov	r2,zero
   21398:	003fbc06 	br	2128c <__alt_mem_epcs_flash_controller_0+0xfffe028c>
   2139c:	1c44b03a 	or	r2,r3,r17
   213a0:	80008e1e 	bne	r16,zero,215dc <__subdf3+0x7c4>
   213a4:	1000c826 	beq	r2,zero,216c8 <__subdf3+0x8b0>
   213a8:	2984b03a 	or	r2,r5,r6
   213ac:	103ebb26 	beq	r2,zero,20e9c <__alt_mem_epcs_flash_controller_0+0xfffdfe9c>
   213b0:	8989883a 	add	r4,r17,r6
   213b4:	1945883a 	add	r2,r3,r5
   213b8:	2447803a 	cmpltu	r3,r4,r17
   213bc:	1887883a 	add	r3,r3,r2
   213c0:	1880202c 	andhi	r2,r3,128
   213c4:	2023883a 	mov	r17,r4
   213c8:	103f1626 	beq	r2,zero,21024 <__alt_mem_epcs_flash_controller_0+0xfffe0024>
   213cc:	00bfe034 	movhi	r2,65408
   213d0:	10bfffc4 	addi	r2,r2,-1
   213d4:	5021883a 	mov	r16,r10
   213d8:	1886703a 	and	r3,r3,r2
   213dc:	003eaf06 	br	20e9c <__alt_mem_epcs_flash_controller_0+0xfffdfe9c>
   213e0:	3825883a 	mov	r18,r7
   213e4:	003f0f06 	br	21024 <__alt_mem_epcs_flash_controller_0+0xfffe0024>
   213e8:	1c44b03a 	or	r2,r3,r17
   213ec:	8000251e 	bne	r16,zero,21484 <__subdf3+0x66c>
   213f0:	1000661e 	bne	r2,zero,2158c <__subdf3+0x774>
   213f4:	2990b03a 	or	r8,r5,r6
   213f8:	40009626 	beq	r8,zero,21654 <__subdf3+0x83c>
   213fc:	2807883a 	mov	r3,r5
   21400:	3023883a 	mov	r17,r6
   21404:	3825883a 	mov	r18,r7
   21408:	003ea406 	br	20e9c <__alt_mem_epcs_flash_controller_0+0xfffdfe9c>
   2140c:	127ff804 	addi	r9,r2,-32
   21410:	01000804 	movi	r4,32
   21414:	2a52d83a 	srl	r9,r5,r9
   21418:	11008c26 	beq	r2,r4,2164c <__subdf3+0x834>
   2141c:	01001004 	movi	r4,64
   21420:	2085c83a 	sub	r2,r4,r2
   21424:	2884983a 	sll	r2,r5,r2
   21428:	118cb03a 	or	r6,r2,r6
   2142c:	300cc03a 	cmpne	r6,r6,zero
   21430:	4992b03a 	or	r9,r9,r6
   21434:	0005883a 	mov	r2,zero
   21438:	003f1206 	br	21084 <__alt_mem_epcs_flash_controller_0+0xfffe0084>
   2143c:	0101ffc4 	movi	r4,2047
   21440:	493f9c1e 	bne	r9,r4,212b4 <__alt_mem_epcs_flash_controller_0+0xfffe02b4>
   21444:	2807883a 	mov	r3,r5
   21448:	3023883a 	mov	r17,r6
   2144c:	4821883a 	mov	r16,r9
   21450:	3825883a 	mov	r18,r7
   21454:	003e9106 	br	20e9c <__alt_mem_epcs_flash_controller_0+0xfffdfe9c>
   21458:	80001f1e 	bne	r16,zero,214d8 <__subdf3+0x6c0>
   2145c:	1c48b03a 	or	r4,r3,r17
   21460:	20005a26 	beq	r4,zero,215cc <__subdf3+0x7b4>
   21464:	0084303a 	nor	r2,zero,r2
   21468:	1000561e 	bne	r2,zero,215c4 <__subdf3+0x7ac>
   2146c:	89a3883a 	add	r17,r17,r6
   21470:	1945883a 	add	r2,r3,r5
   21474:	898d803a 	cmpltu	r6,r17,r6
   21478:	3087883a 	add	r3,r6,r2
   2147c:	4821883a 	mov	r16,r9
   21480:	003f0506 	br	21098 <__alt_mem_epcs_flash_controller_0+0xfffe0098>
   21484:	10002b1e 	bne	r2,zero,21534 <__subdf3+0x71c>
   21488:	2984b03a 	or	r2,r5,r6
   2148c:	10008026 	beq	r2,zero,21690 <__subdf3+0x878>
   21490:	2807883a 	mov	r3,r5
   21494:	3023883a 	mov	r17,r6
   21498:	3825883a 	mov	r18,r7
   2149c:	0401ffc4 	movi	r16,2047
   214a0:	003e7e06 	br	20e9c <__alt_mem_epcs_flash_controller_0+0xfffdfe9c>
   214a4:	3809883a 	mov	r4,r7
   214a8:	0011883a 	mov	r8,zero
   214ac:	0005883a 	mov	r2,zero
   214b0:	003ee306 	br	21040 <__alt_mem_epcs_flash_controller_0+0xfffe0040>
   214b4:	1c62b03a 	or	r17,r3,r17
   214b8:	8822c03a 	cmpne	r17,r17,zero
   214bc:	0005883a 	mov	r2,zero
   214c0:	003f8906 	br	212e8 <__alt_mem_epcs_flash_controller_0+0xfffe02e8>
   214c4:	3809883a 	mov	r4,r7
   214c8:	4821883a 	mov	r16,r9
   214cc:	0011883a 	mov	r8,zero
   214d0:	0005883a 	mov	r2,zero
   214d4:	003eda06 	br	21040 <__alt_mem_epcs_flash_controller_0+0xfffe0040>
   214d8:	0101ffc4 	movi	r4,2047
   214dc:	49003b26 	beq	r9,r4,215cc <__subdf3+0x7b4>
   214e0:	0085c83a 	sub	r2,zero,r2
   214e4:	18c02034 	orhi	r3,r3,128
   214e8:	01000e04 	movi	r4,56
   214ec:	20806e16 	blt	r4,r2,216a8 <__subdf3+0x890>
   214f0:	010007c4 	movi	r4,31
   214f4:	20807716 	blt	r4,r2,216d4 <__subdf3+0x8bc>
   214f8:	01000804 	movi	r4,32
   214fc:	2089c83a 	sub	r4,r4,r2
   21500:	1914983a 	sll	r10,r3,r4
   21504:	8890d83a 	srl	r8,r17,r2
   21508:	8908983a 	sll	r4,r17,r4
   2150c:	1884d83a 	srl	r2,r3,r2
   21510:	5222b03a 	or	r17,r10,r8
   21514:	2006c03a 	cmpne	r3,r4,zero
   21518:	88e2b03a 	or	r17,r17,r3
   2151c:	89a3883a 	add	r17,r17,r6
   21520:	1145883a 	add	r2,r2,r5
   21524:	898d803a 	cmpltu	r6,r17,r6
   21528:	3087883a 	add	r3,r6,r2
   2152c:	4821883a 	mov	r16,r9
   21530:	003ed906 	br	21098 <__alt_mem_epcs_flash_controller_0+0xfffe0098>
   21534:	2984b03a 	or	r2,r5,r6
   21538:	10004226 	beq	r2,zero,21644 <__subdf3+0x82c>
   2153c:	1808d0fa 	srli	r4,r3,3
   21540:	8822d0fa 	srli	r17,r17,3
   21544:	1806977a 	slli	r3,r3,29
   21548:	2080022c 	andhi	r2,r4,8
   2154c:	1c62b03a 	or	r17,r3,r17
   21550:	10000826 	beq	r2,zero,21574 <__subdf3+0x75c>
   21554:	2812d0fa 	srli	r9,r5,3
   21558:	4880022c 	andhi	r2,r9,8
   2155c:	1000051e 	bne	r2,zero,21574 <__subdf3+0x75c>
   21560:	300cd0fa 	srli	r6,r6,3
   21564:	2804977a 	slli	r2,r5,29
   21568:	4809883a 	mov	r4,r9
   2156c:	3825883a 	mov	r18,r7
   21570:	11a2b03a 	or	r17,r2,r6
   21574:	8806d77a 	srli	r3,r17,29
   21578:	200890fa 	slli	r4,r4,3
   2157c:	882290fa 	slli	r17,r17,3
   21580:	0401ffc4 	movi	r16,2047
   21584:	1906b03a 	or	r3,r3,r4
   21588:	003e4406 	br	20e9c <__alt_mem_epcs_flash_controller_0+0xfffdfe9c>
   2158c:	2984b03a 	or	r2,r5,r6
   21590:	103e4226 	beq	r2,zero,20e9c <__alt_mem_epcs_flash_controller_0+0xfffdfe9c>
   21594:	8989c83a 	sub	r4,r17,r6
   21598:	8911803a 	cmpltu	r8,r17,r4
   2159c:	1945c83a 	sub	r2,r3,r5
   215a0:	1205c83a 	sub	r2,r2,r8
   215a4:	1200202c 	andhi	r8,r2,128
   215a8:	403e9a26 	beq	r8,zero,21014 <__alt_mem_epcs_flash_controller_0+0xfffe0014>
   215ac:	3463c83a 	sub	r17,r6,r17
   215b0:	28c5c83a 	sub	r2,r5,r3
   215b4:	344d803a 	cmpltu	r6,r6,r17
   215b8:	1187c83a 	sub	r3,r2,r6
   215bc:	3825883a 	mov	r18,r7
   215c0:	003e3606 	br	20e9c <__alt_mem_epcs_flash_controller_0+0xfffdfe9c>
   215c4:	0101ffc4 	movi	r4,2047
   215c8:	493fc71e 	bne	r9,r4,214e8 <__alt_mem_epcs_flash_controller_0+0xfffe04e8>
   215cc:	2807883a 	mov	r3,r5
   215d0:	3023883a 	mov	r17,r6
   215d4:	4821883a 	mov	r16,r9
   215d8:	003e3006 	br	20e9c <__alt_mem_epcs_flash_controller_0+0xfffdfe9c>
   215dc:	10003626 	beq	r2,zero,216b8 <__subdf3+0x8a0>
   215e0:	2984b03a 	or	r2,r5,r6
   215e4:	10001726 	beq	r2,zero,21644 <__subdf3+0x82c>
   215e8:	1808d0fa 	srli	r4,r3,3
   215ec:	8822d0fa 	srli	r17,r17,3
   215f0:	1806977a 	slli	r3,r3,29
   215f4:	2080022c 	andhi	r2,r4,8
   215f8:	1c62b03a 	or	r17,r3,r17
   215fc:	10000726 	beq	r2,zero,2161c <__subdf3+0x804>
   21600:	2812d0fa 	srli	r9,r5,3
   21604:	4880022c 	andhi	r2,r9,8
   21608:	1000041e 	bne	r2,zero,2161c <__subdf3+0x804>
   2160c:	300cd0fa 	srli	r6,r6,3
   21610:	2804977a 	slli	r2,r5,29
   21614:	4809883a 	mov	r4,r9
   21618:	11a2b03a 	or	r17,r2,r6
   2161c:	8806d77a 	srli	r3,r17,29
   21620:	200890fa 	slli	r4,r4,3
   21624:	882290fa 	slli	r17,r17,3
   21628:	3825883a 	mov	r18,r7
   2162c:	1906b03a 	or	r3,r3,r4
   21630:	0401ffc4 	movi	r16,2047
   21634:	003e1906 	br	20e9c <__alt_mem_epcs_flash_controller_0+0xfffdfe9c>
   21638:	000b883a 	mov	r5,zero
   2163c:	0005883a 	mov	r2,zero
   21640:	003e2e06 	br	20efc <__alt_mem_epcs_flash_controller_0+0xfffdfefc>
   21644:	0401ffc4 	movi	r16,2047
   21648:	003e1406 	br	20e9c <__alt_mem_epcs_flash_controller_0+0xfffdfe9c>
   2164c:	0005883a 	mov	r2,zero
   21650:	003f7506 	br	21428 <__alt_mem_epcs_flash_controller_0+0xfffe0428>
   21654:	0005883a 	mov	r2,zero
   21658:	0009883a 	mov	r4,zero
   2165c:	003e7806 	br	21040 <__alt_mem_epcs_flash_controller_0+0xfffe0040>
   21660:	123ff804 	addi	r8,r2,-32
   21664:	01000804 	movi	r4,32
   21668:	1a10d83a 	srl	r8,r3,r8
   2166c:	11002526 	beq	r2,r4,21704 <__subdf3+0x8ec>
   21670:	01001004 	movi	r4,64
   21674:	2085c83a 	sub	r2,r4,r2
   21678:	1884983a 	sll	r2,r3,r2
   2167c:	1444b03a 	or	r2,r2,r17
   21680:	1004c03a 	cmpne	r2,r2,zero
   21684:	40a2b03a 	or	r17,r8,r2
   21688:	0005883a 	mov	r2,zero
   2168c:	003f1606 	br	212e8 <__alt_mem_epcs_flash_controller_0+0xfffe02e8>
   21690:	02000434 	movhi	r8,16
   21694:	0009883a 	mov	r4,zero
   21698:	423fffc4 	addi	r8,r8,-1
   2169c:	00bfffc4 	movi	r2,-1
   216a0:	0401ffc4 	movi	r16,2047
   216a4:	003e6606 	br	21040 <__alt_mem_epcs_flash_controller_0+0xfffe0040>
   216a8:	1c62b03a 	or	r17,r3,r17
   216ac:	8822c03a 	cmpne	r17,r17,zero
   216b0:	0005883a 	mov	r2,zero
   216b4:	003f9906 	br	2151c <__alt_mem_epcs_flash_controller_0+0xfffe051c>
   216b8:	2807883a 	mov	r3,r5
   216bc:	3023883a 	mov	r17,r6
   216c0:	0401ffc4 	movi	r16,2047
   216c4:	003df506 	br	20e9c <__alt_mem_epcs_flash_controller_0+0xfffdfe9c>
   216c8:	2807883a 	mov	r3,r5
   216cc:	3023883a 	mov	r17,r6
   216d0:	003df206 	br	20e9c <__alt_mem_epcs_flash_controller_0+0xfffdfe9c>
   216d4:	123ff804 	addi	r8,r2,-32
   216d8:	01000804 	movi	r4,32
   216dc:	1a10d83a 	srl	r8,r3,r8
   216e0:	11000a26 	beq	r2,r4,2170c <__subdf3+0x8f4>
   216e4:	01001004 	movi	r4,64
   216e8:	2085c83a 	sub	r2,r4,r2
   216ec:	1884983a 	sll	r2,r3,r2
   216f0:	1444b03a 	or	r2,r2,r17
   216f4:	1004c03a 	cmpne	r2,r2,zero
   216f8:	40a2b03a 	or	r17,r8,r2
   216fc:	0005883a 	mov	r2,zero
   21700:	003f8606 	br	2151c <__alt_mem_epcs_flash_controller_0+0xfffe051c>
   21704:	0005883a 	mov	r2,zero
   21708:	003fdc06 	br	2167c <__alt_mem_epcs_flash_controller_0+0xfffe067c>
   2170c:	0005883a 	mov	r2,zero
   21710:	003ff706 	br	216f0 <__alt_mem_epcs_flash_controller_0+0xfffe06f0>

00021714 <__fixdfsi>:
   21714:	280cd53a 	srli	r6,r5,20
   21718:	00c00434 	movhi	r3,16
   2171c:	18ffffc4 	addi	r3,r3,-1
   21720:	3181ffcc 	andi	r6,r6,2047
   21724:	01c0ff84 	movi	r7,1022
   21728:	28c6703a 	and	r3,r5,r3
   2172c:	280ad7fa 	srli	r5,r5,31
   21730:	3980120e 	bge	r7,r6,2177c <__fixdfsi+0x68>
   21734:	00810744 	movi	r2,1053
   21738:	11800c16 	blt	r2,r6,2176c <__fixdfsi+0x58>
   2173c:	00810cc4 	movi	r2,1075
   21740:	1185c83a 	sub	r2,r2,r6
   21744:	01c007c4 	movi	r7,31
   21748:	18c00434 	orhi	r3,r3,16
   2174c:	38800d16 	blt	r7,r2,21784 <__fixdfsi+0x70>
   21750:	31befb44 	addi	r6,r6,-1043
   21754:	2084d83a 	srl	r2,r4,r2
   21758:	1986983a 	sll	r3,r3,r6
   2175c:	1884b03a 	or	r2,r3,r2
   21760:	28000726 	beq	r5,zero,21780 <__fixdfsi+0x6c>
   21764:	0085c83a 	sub	r2,zero,r2
   21768:	f800283a 	ret
   2176c:	00a00034 	movhi	r2,32768
   21770:	10bfffc4 	addi	r2,r2,-1
   21774:	2885883a 	add	r2,r5,r2
   21778:	f800283a 	ret
   2177c:	0005883a 	mov	r2,zero
   21780:	f800283a 	ret
   21784:	008104c4 	movi	r2,1043
   21788:	1185c83a 	sub	r2,r2,r6
   2178c:	1884d83a 	srl	r2,r3,r2
   21790:	003ff306 	br	21760 <__alt_mem_epcs_flash_controller_0+0xfffe0760>

00021794 <__floatunsidf>:
   21794:	defffe04 	addi	sp,sp,-8
   21798:	dc000015 	stw	r16,0(sp)
   2179c:	dfc00115 	stw	ra,4(sp)
   217a0:	2021883a 	mov	r16,r4
   217a4:	20002226 	beq	r4,zero,21830 <__floatunsidf+0x9c>
   217a8:	002183c0 	call	2183c <__clzsi2>
   217ac:	01010784 	movi	r4,1054
   217b0:	2089c83a 	sub	r4,r4,r2
   217b4:	01810cc4 	movi	r6,1075
   217b8:	310dc83a 	sub	r6,r6,r4
   217bc:	00c007c4 	movi	r3,31
   217c0:	1980120e 	bge	r3,r6,2180c <__floatunsidf+0x78>
   217c4:	00c104c4 	movi	r3,1043
   217c8:	1907c83a 	sub	r3,r3,r4
   217cc:	80ca983a 	sll	r5,r16,r3
   217d0:	00800434 	movhi	r2,16
   217d4:	10bfffc4 	addi	r2,r2,-1
   217d8:	2101ffcc 	andi	r4,r4,2047
   217dc:	0021883a 	mov	r16,zero
   217e0:	288a703a 	and	r5,r5,r2
   217e4:	2008953a 	slli	r4,r4,20
   217e8:	00c00434 	movhi	r3,16
   217ec:	18ffffc4 	addi	r3,r3,-1
   217f0:	28c6703a 	and	r3,r5,r3
   217f4:	8005883a 	mov	r2,r16
   217f8:	1906b03a 	or	r3,r3,r4
   217fc:	dfc00117 	ldw	ra,4(sp)
   21800:	dc000017 	ldw	r16,0(sp)
   21804:	dec00204 	addi	sp,sp,8
   21808:	f800283a 	ret
   2180c:	00c002c4 	movi	r3,11
   21810:	188bc83a 	sub	r5,r3,r2
   21814:	814ad83a 	srl	r5,r16,r5
   21818:	00c00434 	movhi	r3,16
   2181c:	18ffffc4 	addi	r3,r3,-1
   21820:	81a0983a 	sll	r16,r16,r6
   21824:	2101ffcc 	andi	r4,r4,2047
   21828:	28ca703a 	and	r5,r5,r3
   2182c:	003fed06 	br	217e4 <__alt_mem_epcs_flash_controller_0+0xfffe07e4>
   21830:	0009883a 	mov	r4,zero
   21834:	000b883a 	mov	r5,zero
   21838:	003fea06 	br	217e4 <__alt_mem_epcs_flash_controller_0+0xfffe07e4>

0002183c <__clzsi2>:
   2183c:	00bfffd4 	movui	r2,65535
   21840:	11000536 	bltu	r2,r4,21858 <__clzsi2+0x1c>
   21844:	00803fc4 	movi	r2,255
   21848:	11000f36 	bltu	r2,r4,21888 <__clzsi2+0x4c>
   2184c:	00800804 	movi	r2,32
   21850:	0007883a 	mov	r3,zero
   21854:	00000506 	br	2186c <__clzsi2+0x30>
   21858:	00804034 	movhi	r2,256
   2185c:	10bfffc4 	addi	r2,r2,-1
   21860:	11000c2e 	bgeu	r2,r4,21894 <__clzsi2+0x58>
   21864:	00800204 	movi	r2,8
   21868:	00c00604 	movi	r3,24
   2186c:	20c8d83a 	srl	r4,r4,r3
   21870:	00c000b4 	movhi	r3,2
   21874:	18d3b704 	addi	r3,r3,20188
   21878:	1909883a 	add	r4,r3,r4
   2187c:	20c00003 	ldbu	r3,0(r4)
   21880:	10c5c83a 	sub	r2,r2,r3
   21884:	f800283a 	ret
   21888:	00800604 	movi	r2,24
   2188c:	00c00204 	movi	r3,8
   21890:	003ff606 	br	2186c <__alt_mem_epcs_flash_controller_0+0xfffe086c>
   21894:	00800404 	movi	r2,16
   21898:	1007883a 	mov	r3,r2
   2189c:	003ff306 	br	2186c <__alt_mem_epcs_flash_controller_0+0xfffe086c>

000218a0 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
   218a0:	defffc04 	addi	sp,sp,-16
   218a4:	df000315 	stw	fp,12(sp)
   218a8:	df000304 	addi	fp,sp,12
   218ac:	e13ffd15 	stw	r4,-12(fp)
   218b0:	e17ffe15 	stw	r5,-8(fp)
   218b4:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
   218b8:	e0fffe17 	ldw	r3,-8(fp)
   218bc:	e0bffd17 	ldw	r2,-12(fp)
   218c0:	18800c26 	beq	r3,r2,218f4 <alt_load_section+0x54>
  {
    while( to != end )
   218c4:	00000806 	br	218e8 <alt_load_section+0x48>
    {
      *to++ = *from++;
   218c8:	e0bffe17 	ldw	r2,-8(fp)
   218cc:	10c00104 	addi	r3,r2,4
   218d0:	e0fffe15 	stw	r3,-8(fp)
   218d4:	e0fffd17 	ldw	r3,-12(fp)
   218d8:	19000104 	addi	r4,r3,4
   218dc:	e13ffd15 	stw	r4,-12(fp)
   218e0:	18c00017 	ldw	r3,0(r3)
   218e4:	10c00015 	stw	r3,0(r2)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
   218e8:	e0fffe17 	ldw	r3,-8(fp)
   218ec:	e0bfff17 	ldw	r2,-4(fp)
   218f0:	18bff51e 	bne	r3,r2,218c8 <__alt_mem_epcs_flash_controller_0+0xfffe08c8>
    {
      *to++ = *from++;
    }
  }
}
   218f4:	0001883a 	nop
   218f8:	e037883a 	mov	sp,fp
   218fc:	df000017 	ldw	fp,0(sp)
   21900:	dec00104 	addi	sp,sp,4
   21904:	f800283a 	ret

00021908 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
   21908:	defffe04 	addi	sp,sp,-8
   2190c:	dfc00115 	stw	ra,4(sp)
   21910:	df000015 	stw	fp,0(sp)
   21914:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
   21918:	018000b4 	movhi	r6,2
   2191c:	3199d804 	addi	r6,r6,26464
   21920:	014000b4 	movhi	r5,2
   21924:	29540d04 	addi	r5,r5,20532
   21928:	010000b4 	movhi	r4,2
   2192c:	2119d804 	addi	r4,r4,26464
   21930:	00218a00 	call	218a0 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
   21934:	018000b4 	movhi	r6,2
   21938:	31809104 	addi	r6,r6,580
   2193c:	014000b4 	movhi	r5,2
   21940:	29400804 	addi	r5,r5,32
   21944:	010000b4 	movhi	r4,2
   21948:	21000804 	addi	r4,r4,32
   2194c:	00218a00 	call	218a0 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
   21950:	018000b4 	movhi	r6,2
   21954:	31940d04 	addi	r6,r6,20532
   21958:	014000b4 	movhi	r5,2
   2195c:	2953b704 	addi	r5,r5,20188
   21960:	010000b4 	movhi	r4,2
   21964:	2113b704 	addi	r4,r4,20188
   21968:	00218a00 	call	218a0 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
   2196c:	00238a00 	call	238a0 <alt_dcache_flush_all>
  alt_icache_flush_all();
   21970:	0023b700 	call	23b70 <alt_icache_flush_all>
}
   21974:	0001883a 	nop
   21978:	e037883a 	mov	sp,fp
   2197c:	dfc00117 	ldw	ra,4(sp)
   21980:	df000017 	ldw	fp,0(sp)
   21984:	dec00204 	addi	sp,sp,8
   21988:	f800283a 	ret

0002198c <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   2198c:	defffd04 	addi	sp,sp,-12
   21990:	dfc00215 	stw	ra,8(sp)
   21994:	df000115 	stw	fp,4(sp)
   21998:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   2199c:	0009883a 	mov	r4,zero
   219a0:	0021a3c0 	call	21a3c <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
   219a4:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
   219a8:	0021a740 	call	21a74 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
   219ac:	018000b4 	movhi	r6,2
   219b0:	3193f704 	addi	r6,r6,20444
   219b4:	014000b4 	movhi	r5,2
   219b8:	2953f704 	addi	r5,r5,20444
   219bc:	010000b4 	movhi	r4,2
   219c0:	2113f704 	addi	r4,r4,20444
   219c4:	0023f080 	call	23f08 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
   219c8:	00239f40 	call	239f4 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
   219cc:	010000b4 	movhi	r4,2
   219d0:	210e9504 	addi	r4,r4,14932
   219d4:	00249680 	call	24968 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
   219d8:	d0a5d817 	ldw	r2,-26784(gp)
   219dc:	d0e5d917 	ldw	r3,-26780(gp)
   219e0:	d125da17 	ldw	r4,-26776(gp)
   219e4:	200d883a 	mov	r6,r4
   219e8:	180b883a 	mov	r5,r3
   219ec:	1009883a 	mov	r4,r2
   219f0:	00203640 	call	20364 <main>
   219f4:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
   219f8:	01000044 	movi	r4,1
   219fc:	00237d00 	call	237d0 <close>
  exit (result);
   21a00:	e13fff17 	ldw	r4,-4(fp)
   21a04:	002497c0 	call	2497c <exit>

00021a08 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
   21a08:	defffd04 	addi	sp,sp,-12
   21a0c:	dfc00215 	stw	ra,8(sp)
   21a10:	df000115 	stw	fp,4(sp)
   21a14:	df000104 	addi	fp,sp,4
   21a18:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
   21a1c:	d1600204 	addi	r5,gp,-32760
   21a20:	e13fff17 	ldw	r4,-4(fp)
   21a24:	00239500 	call	23950 <alt_dev_llist_insert>
}
   21a28:	e037883a 	mov	sp,fp
   21a2c:	dfc00117 	ldw	ra,4(sp)
   21a30:	df000017 	ldw	fp,0(sp)
   21a34:	dec00204 	addi	sp,sp,8
   21a38:	f800283a 	ret

00021a3c <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
   21a3c:	defffd04 	addi	sp,sp,-12
   21a40:	dfc00215 	stw	ra,8(sp)
   21a44:	df000115 	stw	fp,4(sp)
   21a48:	df000104 	addi	fp,sp,4
   21a4c:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
   21a50:	00243e00 	call	243e0 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
   21a54:	00800044 	movi	r2,1
   21a58:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
   21a5c:	0001883a 	nop
   21a60:	e037883a 	mov	sp,fp
   21a64:	dfc00117 	ldw	ra,4(sp)
   21a68:	df000017 	ldw	fp,0(sp)
   21a6c:	dec00204 	addi	sp,sp,8
   21a70:	f800283a 	ret

00021a74 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
   21a74:	defffe04 	addi	sp,sp,-8
   21a78:	dfc00115 	stw	ra,4(sp)
   21a7c:	df000015 	stw	fp,0(sp)
   21a80:	d839883a 	mov	fp,sp
    ALTERA_AVALON_EPCS_FLASH_CONTROLLER_INIT ( EPCS_FLASH_CONTROLLER_0, epcs_flash_controller_0);
   21a84:	010000b4 	movhi	r4,2
   21a88:	21140d04 	addi	r4,r4,20532
   21a8c:	0021afc0 	call	21afc <alt_epcs_flash_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
   21a90:	000d883a 	mov	r6,zero
   21a94:	000b883a 	mov	r5,zero
   21a98:	010000b4 	movhi	r4,2
   21a9c:	21144a04 	addi	r4,r4,20776
   21aa0:	00227280 	call	22728 <altera_avalon_jtag_uart_init>
   21aa4:	010000b4 	movhi	r4,2
   21aa8:	21144004 	addi	r4,r4,20736
   21aac:	0021a080 	call	21a08 <alt_dev_reg>
}
   21ab0:	0001883a 	nop
   21ab4:	e037883a 	mov	sp,fp
   21ab8:	dfc00117 	ldw	ra,4(sp)
   21abc:	df000017 	ldw	fp,0(sp)
   21ac0:	dec00204 	addi	sp,sp,8
   21ac4:	f800283a 	ret

00021ac8 <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
   21ac8:	defffd04 	addi	sp,sp,-12
   21acc:	dfc00215 	stw	ra,8(sp)
   21ad0:	df000115 	stw	fp,4(sp)
   21ad4:	df000104 	addi	fp,sp,4
   21ad8:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
   21adc:	d1600604 	addi	r5,gp,-32744
   21ae0:	e13fff17 	ldw	r4,-4(fp)
   21ae4:	00239500 	call	23950 <alt_dev_llist_insert>
}
   21ae8:	e037883a 	mov	sp,fp
   21aec:	dfc00117 	ldw	ra,4(sp)
   21af0:	df000017 	ldw	fp,0(sp)
   21af4:	dec00204 	addi	sp,sp,8
   21af8:	f800283a 	ret

00021afc <alt_epcs_flash_init>:
/*
 * alt_epcs_flash_init
 *
 */
int alt_epcs_flash_init(alt_flash_epcs_dev* flash)
{
   21afc:	defffc04 	addi	sp,sp,-16
   21b00:	dfc00315 	stw	ra,12(sp)
   21b04:	df000215 	stw	fp,8(sp)
   21b08:	df000204 	addi	fp,sp,8
   21b0c:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   21b10:	e03ffe15 	stw	zero,-8(fp)

  /* Set up function pointers and/or data structures as needed. */
  ret_code = alt_epcs_flash_query(flash);
   21b14:	e13fff17 	ldw	r4,-4(fp)
   21b18:	0021b500 	call	21b50 <alt_epcs_flash_query>
   21b1c:	e0bffe15 	stw	r2,-8(fp)
  */

  /*
  *  Register this device as a valid flash device type
  */
  if (!ret_code)
   21b20:	e0bffe17 	ldw	r2,-8(fp)
   21b24:	1000041e 	bne	r2,zero,21b38 <alt_epcs_flash_init+0x3c>
    ret_code = alt_flash_device_register(&(flash->dev));
   21b28:	e0bfff17 	ldw	r2,-4(fp)
   21b2c:	1009883a 	mov	r4,r2
   21b30:	0021ac80 	call	21ac8 <alt_flash_device_register>
   21b34:	e0bffe15 	stw	r2,-8(fp)

  return ret_code;
   21b38:	e0bffe17 	ldw	r2,-8(fp)
}
   21b3c:	e037883a 	mov	sp,fp
   21b40:	dfc00117 	ldw	ra,4(sp)
   21b44:	df000017 	ldw	fp,0(sp)
   21b48:	dec00204 	addi	sp,sp,8
   21b4c:	f800283a 	ret

00021b50 <alt_epcs_flash_query>:


static int alt_epcs_flash_query(alt_flash_epcs_dev* flash)
{
   21b50:	defffc04 	addi	sp,sp,-16
   21b54:	dfc00315 	stw	ra,12(sp)
   21b58:	df000215 	stw	fp,8(sp)
   21b5c:	df000204 	addi	fp,sp,8
   21b60:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   21b64:	e03ffe15 	stw	zero,-8(fp)
   * reset the device, or whatever, to ensure that
   * it's in a known working state.
  */
  
  /* Disable 4-bytes address mode. */
  flash->four_bytes_mode = 0;
   21b68:	e0bfff17 	ldw	r2,-4(fp)
   21b6c:	10003215 	stw	zero,200(r2)
  
  /* Send the RES command sequence */
  flash->silicon_id =
    epcs_read_electronic_signature(flash->register_base);
   21b70:	e0bfff17 	ldw	r2,-4(fp)
   21b74:	10802e17 	ldw	r2,184(r2)
   21b78:	1009883a 	mov	r4,r2
   21b7c:	00234c80 	call	234c8 <epcs_read_electronic_signature>
  
  /* Disable 4-bytes address mode. */
  flash->four_bytes_mode = 0;
  
  /* Send the RES command sequence */
  flash->silicon_id =
   21b80:	10c03fcc 	andi	r3,r2,255
   21b84:	e0bfff17 	ldw	r2,-4(fp)
   21b88:	10c03015 	stw	r3,192(r2)
    epcs_read_electronic_signature(flash->register_base);

  /* Fill in all device-specific parameters. */
  if (flash->silicon_id == 0x16) /* EPCS64 */
   21b8c:	e0bfff17 	ldw	r2,-4(fp)
   21b90:	10803017 	ldw	r2,192(r2)
   21b94:	10800598 	cmpnei	r2,r2,22
   21b98:	10000a1e 	bne	r2,zero,21bc4 <alt_epcs_flash_query+0x74>
  {
    flash->dev.region_info[0].region_size = 64 * 1024 * 1024 / 8;
   21b9c:	e0bfff17 	ldw	r2,-4(fp)
   21ba0:	00c02034 	movhi	r3,128
   21ba4:	10c00e15 	stw	r3,56(r2)
    flash->dev.region_info[0].number_of_blocks = 128;
   21ba8:	e0bfff17 	ldw	r2,-4(fp)
   21bac:	00c02004 	movi	r3,128
   21bb0:	10c00f15 	stw	r3,60(r2)
    flash->dev.region_info[0].block_size = 65536;
   21bb4:	e0bfff17 	ldw	r2,-4(fp)
   21bb8:	00c00074 	movhi	r3,1
   21bbc:	10c01015 	stw	r3,64(r2)
   21bc0:	0000ce06 	br	21efc <alt_epcs_flash_query+0x3ac>
  }
  else if (flash->silicon_id == 0x14) /* EPCS16 */
   21bc4:	e0bfff17 	ldw	r2,-4(fp)
   21bc8:	10803017 	ldw	r2,192(r2)
   21bcc:	10800518 	cmpnei	r2,r2,20
   21bd0:	10000a1e 	bne	r2,zero,21bfc <alt_epcs_flash_query+0xac>
  {
    flash->dev.region_info[0].region_size = 16 * 1024 * 1024 / 8;
   21bd4:	e0bfff17 	ldw	r2,-4(fp)
   21bd8:	00c00834 	movhi	r3,32
   21bdc:	10c00e15 	stw	r3,56(r2)
    flash->dev.region_info[0].number_of_blocks = 32;
   21be0:	e0bfff17 	ldw	r2,-4(fp)
   21be4:	00c00804 	movi	r3,32
   21be8:	10c00f15 	stw	r3,60(r2)
    flash->dev.region_info[0].block_size = 65536;
   21bec:	e0bfff17 	ldw	r2,-4(fp)
   21bf0:	00c00074 	movhi	r3,1
   21bf4:	10c01015 	stw	r3,64(r2)
   21bf8:	0000c006 	br	21efc <alt_epcs_flash_query+0x3ac>
  }
  else if (flash->silicon_id == 0x13) /* EPCS8 */
   21bfc:	e0bfff17 	ldw	r2,-4(fp)
   21c00:	10803017 	ldw	r2,192(r2)
   21c04:	108004d8 	cmpnei	r2,r2,19
   21c08:	10000a1e 	bne	r2,zero,21c34 <alt_epcs_flash_query+0xe4>
  {
    flash->dev.region_info[0].region_size = 8 * 1024 * 1024 / 8;
   21c0c:	e0bfff17 	ldw	r2,-4(fp)
   21c10:	00c00434 	movhi	r3,16
   21c14:	10c00e15 	stw	r3,56(r2)
    flash->dev.region_info[0].number_of_blocks = 16;
   21c18:	e0bfff17 	ldw	r2,-4(fp)
   21c1c:	00c00404 	movi	r3,16
   21c20:	10c00f15 	stw	r3,60(r2)
    flash->dev.region_info[0].block_size = 65536;
   21c24:	e0bfff17 	ldw	r2,-4(fp)
   21c28:	00c00074 	movhi	r3,1
   21c2c:	10c01015 	stw	r3,64(r2)
   21c30:	0000b206 	br	21efc <alt_epcs_flash_query+0x3ac>
  }
  else if (flash->silicon_id == 0x12) /* EPCS4 */
   21c34:	e0bfff17 	ldw	r2,-4(fp)
   21c38:	10803017 	ldw	r2,192(r2)
   21c3c:	10800498 	cmpnei	r2,r2,18
   21c40:	10000a1e 	bne	r2,zero,21c6c <alt_epcs_flash_query+0x11c>
  {
    flash->dev.region_info[0].region_size = 4 * 1024 * 1024 / 8;
   21c44:	e0bfff17 	ldw	r2,-4(fp)
   21c48:	00c00234 	movhi	r3,8
   21c4c:	10c00e15 	stw	r3,56(r2)
    flash->dev.region_info[0].number_of_blocks = 8;
   21c50:	e0bfff17 	ldw	r2,-4(fp)
   21c54:	00c00204 	movi	r3,8
   21c58:	10c00f15 	stw	r3,60(r2)
    flash->dev.region_info[0].block_size = 65536;
   21c5c:	e0bfff17 	ldw	r2,-4(fp)
   21c60:	00c00074 	movhi	r3,1
   21c64:	10c01015 	stw	r3,64(r2)
   21c68:	0000a406 	br	21efc <alt_epcs_flash_query+0x3ac>
  }
  else if (flash->silicon_id == 0x10) /* EPCS1 */
   21c6c:	e0bfff17 	ldw	r2,-4(fp)
   21c70:	10803017 	ldw	r2,192(r2)
   21c74:	10800418 	cmpnei	r2,r2,16
   21c78:	10000a1e 	bne	r2,zero,21ca4 <alt_epcs_flash_query+0x154>
  {
    flash->dev.region_info[0].region_size = 1 * 1024 * 1024 / 8;
   21c7c:	e0bfff17 	ldw	r2,-4(fp)
   21c80:	00c000b4 	movhi	r3,2
   21c84:	10c00e15 	stw	r3,56(r2)
    flash->dev.region_info[0].number_of_blocks = 4;
   21c88:	e0bfff17 	ldw	r2,-4(fp)
   21c8c:	00c00104 	movi	r3,4
   21c90:	10c00f15 	stw	r3,60(r2)
    flash->dev.region_info[0].block_size = 32768;
   21c94:	e0bfff17 	ldw	r2,-4(fp)
   21c98:	00e00014 	movui	r3,32768
   21c9c:	10c01015 	stw	r3,64(r2)
   21ca0:	00009606 	br	21efc <alt_epcs_flash_query+0x3ac>
  {
    /* 
     * Read electronic signature doesn't work for newer devices; try 
     * the "Read Device ID" command" before giving up.
     */
    flash->silicon_id = epcs_read_device_id(flash->register_base);
   21ca4:	e0bfff17 	ldw	r2,-4(fp)
   21ca8:	10802e17 	ldw	r2,184(r2)
   21cac:	1009883a 	mov	r4,r2
   21cb0:	00235300 	call	23530 <epcs_read_device_id>
   21cb4:	1007883a 	mov	r3,r2
   21cb8:	e0bfff17 	ldw	r2,-4(fp)
   21cbc:	10c03015 	stw	r3,192(r2)
    /*
     * Last byte is the density ID. Note the difference between
     * EPCS128 and EPCQ128 -- arranged differently, though the 
     * least significant byte of each is '0x18'.
     */
    if((flash->silicon_id & 0xFFFFFF) == 0x20BA15) /* EPCQ16 */
   21cc0:	e0bfff17 	ldw	r2,-4(fp)
   21cc4:	10c03017 	ldw	r3,192(r2)
   21cc8:	00804034 	movhi	r2,256
   21ccc:	10bfffc4 	addi	r2,r2,-1
   21cd0:	1886703a 	and	r3,r3,r2
   21cd4:	00800874 	movhi	r2,33
   21cd8:	10ae8544 	addi	r2,r2,-17899
   21cdc:	18800a1e 	bne	r3,r2,21d08 <alt_epcs_flash_query+0x1b8>
    {
      flash->dev.region_info[0].region_size = 16 * 1024 * 1024 / 8;
   21ce0:	e0bfff17 	ldw	r2,-4(fp)
   21ce4:	00c00834 	movhi	r3,32
   21ce8:	10c00e15 	stw	r3,56(r2)
      flash->dev.region_info[0].number_of_blocks = 32; /* number of sectors */
   21cec:	e0bfff17 	ldw	r2,-4(fp)
   21cf0:	00c00804 	movi	r3,32
   21cf4:	10c00f15 	stw	r3,60(r2)
      flash->dev.region_info[0].block_size = 65536;  /* sector size */
   21cf8:	e0bfff17 	ldw	r2,-4(fp)
   21cfc:	00c00074 	movhi	r3,1
   21d00:	10c01015 	stw	r3,64(r2)
   21d04:	00007d06 	br	21efc <alt_epcs_flash_query+0x3ac>
    }
    else if((flash->silicon_id & 0xFFFFFF) == 0x20BA16) /* EPCQ32 */
   21d08:	e0bfff17 	ldw	r2,-4(fp)
   21d0c:	10c03017 	ldw	r3,192(r2)
   21d10:	00804034 	movhi	r2,256
   21d14:	10bfffc4 	addi	r2,r2,-1
   21d18:	1886703a 	and	r3,r3,r2
   21d1c:	00800874 	movhi	r2,33
   21d20:	10ae8584 	addi	r2,r2,-17898
   21d24:	18800a1e 	bne	r3,r2,21d50 <alt_epcs_flash_query+0x200>
    {
      flash->dev.region_info[0].region_size = 32 * 1024 * 1024 / 8;
   21d28:	e0bfff17 	ldw	r2,-4(fp)
   21d2c:	00c01034 	movhi	r3,64
   21d30:	10c00e15 	stw	r3,56(r2)
      flash->dev.region_info[0].number_of_blocks = 64; /* number of sectors */
   21d34:	e0bfff17 	ldw	r2,-4(fp)
   21d38:	00c01004 	movi	r3,64
   21d3c:	10c00f15 	stw	r3,60(r2)
      flash->dev.region_info[0].block_size = 65536;  /* sector size */
   21d40:	e0bfff17 	ldw	r2,-4(fp)
   21d44:	00c00074 	movhi	r3,1
   21d48:	10c01015 	stw	r3,64(r2)
   21d4c:	00006b06 	br	21efc <alt_epcs_flash_query+0x3ac>
    }
    else if((flash->silicon_id & 0xFFFFFF) == 0x20BA17) /* EPCQ64 */
   21d50:	e0bfff17 	ldw	r2,-4(fp)
   21d54:	10c03017 	ldw	r3,192(r2)
   21d58:	00804034 	movhi	r2,256
   21d5c:	10bfffc4 	addi	r2,r2,-1
   21d60:	1886703a 	and	r3,r3,r2
   21d64:	00800874 	movhi	r2,33
   21d68:	10ae85c4 	addi	r2,r2,-17897
   21d6c:	18800a1e 	bne	r3,r2,21d98 <alt_epcs_flash_query+0x248>
    {
      flash->dev.region_info[0].region_size = 64 * 1024 * 1024 / 8;
   21d70:	e0bfff17 	ldw	r2,-4(fp)
   21d74:	00c02034 	movhi	r3,128
   21d78:	10c00e15 	stw	r3,56(r2)
      flash->dev.region_info[0].number_of_blocks = 128; /* number of sectors */
   21d7c:	e0bfff17 	ldw	r2,-4(fp)
   21d80:	00c02004 	movi	r3,128
   21d84:	10c00f15 	stw	r3,60(r2)
      flash->dev.region_info[0].block_size = 65536;  /* sector size */
   21d88:	e0bfff17 	ldw	r2,-4(fp)
   21d8c:	00c00074 	movhi	r3,1
   21d90:	10c01015 	stw	r3,64(r2)
   21d94:	00005906 	br	21efc <alt_epcs_flash_query+0x3ac>
    }
    else if((flash->silicon_id & 0xFFFFFF) == 0x20BA18) /* EPCQ128 */
   21d98:	e0bfff17 	ldw	r2,-4(fp)
   21d9c:	10c03017 	ldw	r3,192(r2)
   21da0:	00804034 	movhi	r2,256
   21da4:	10bfffc4 	addi	r2,r2,-1
   21da8:	1886703a 	and	r3,r3,r2
   21dac:	00800874 	movhi	r2,33
   21db0:	10ae8604 	addi	r2,r2,-17896
   21db4:	18800a1e 	bne	r3,r2,21de0 <alt_epcs_flash_query+0x290>
    {
      flash->dev.region_info[0].region_size = 128 * 1024 * 1024 / 8;
   21db8:	e0bfff17 	ldw	r2,-4(fp)
   21dbc:	00c04034 	movhi	r3,256
   21dc0:	10c00e15 	stw	r3,56(r2)
      flash->dev.region_info[0].number_of_blocks = 256; /* number of sectors */
   21dc4:	e0bfff17 	ldw	r2,-4(fp)
   21dc8:	00c04004 	movi	r3,256
   21dcc:	10c00f15 	stw	r3,60(r2)
      flash->dev.region_info[0].block_size = 65536;  /* sector size */
   21dd0:	e0bfff17 	ldw	r2,-4(fp)
   21dd4:	00c00074 	movhi	r3,1
   21dd8:	10c01015 	stw	r3,64(r2)
   21ddc:	00004706 	br	21efc <alt_epcs_flash_query+0x3ac>
    }
    else if((flash->silicon_id & 0xFF) == 0x18) /* EPCS128 */
   21de0:	e0bfff17 	ldw	r2,-4(fp)
   21de4:	10803017 	ldw	r2,192(r2)
   21de8:	10803fcc 	andi	r2,r2,255
   21dec:	10800618 	cmpnei	r2,r2,24
   21df0:	10000a1e 	bne	r2,zero,21e1c <alt_epcs_flash_query+0x2cc>
    {
      flash->dev.region_info[0].region_size = 128 * 1024 * 1024 / 8;
   21df4:	e0bfff17 	ldw	r2,-4(fp)
   21df8:	00c04034 	movhi	r3,256
   21dfc:	10c00e15 	stw	r3,56(r2)
      flash->dev.region_info[0].number_of_blocks = 64;
   21e00:	e0bfff17 	ldw	r2,-4(fp)
   21e04:	00c01004 	movi	r3,64
   21e08:	10c00f15 	stw	r3,60(r2)
      flash->dev.region_info[0].block_size = 262144;
   21e0c:	e0bfff17 	ldw	r2,-4(fp)
   21e10:	00c00134 	movhi	r3,4
   21e14:	10c01015 	stw	r3,64(r2)
   21e18:	00003806 	br	21efc <alt_epcs_flash_query+0x3ac>
    }
    else if((flash->silicon_id & 0xFF ) == 0x19) /* EPCQ256 */
   21e1c:	e0bfff17 	ldw	r2,-4(fp)
   21e20:	10803017 	ldw	r2,192(r2)
   21e24:	10803fcc 	andi	r2,r2,255
   21e28:	10800658 	cmpnei	r2,r2,25
   21e2c:	10000d1e 	bne	r2,zero,21e64 <alt_epcs_flash_query+0x314>
    {
      flash->dev.region_info[0].region_size = 256 * 1024 * 1024 / 8;
   21e30:	e0bfff17 	ldw	r2,-4(fp)
   21e34:	00c08034 	movhi	r3,512
   21e38:	10c00e15 	stw	r3,56(r2)
      flash->dev.region_info[0].number_of_blocks = 512; /* number of sectors */
   21e3c:	e0bfff17 	ldw	r2,-4(fp)
   21e40:	00c08004 	movi	r3,512
   21e44:	10c00f15 	stw	r3,60(r2)
      flash->dev.region_info[0].block_size = 65536;  /* sector size */
   21e48:	e0bfff17 	ldw	r2,-4(fp)
   21e4c:	00c00074 	movhi	r3,1
   21e50:	10c01015 	stw	r3,64(r2)
       * must first be programmed into the device, though. To complicate things, 
       * other Altera IP expects the chip to be in 3 byte address mode when they 
       * start using it. To be nice, we'll place the device into 4-byte address mode
       * when we need to, and take it back out when we're done.
       */
      flash->four_bytes_mode = 1;
   21e54:	e0bfff17 	ldw	r2,-4(fp)
   21e58:	00c00044 	movi	r3,1
   21e5c:	10c03215 	stw	r3,200(r2)
   21e60:	00002606 	br	21efc <alt_epcs_flash_query+0x3ac>
    }
    else if((flash->silicon_id & 0xFF ) == 0x20) /* EPCQ512 */
   21e64:	e0bfff17 	ldw	r2,-4(fp)
   21e68:	10803017 	ldw	r2,192(r2)
   21e6c:	10803fcc 	andi	r2,r2,255
   21e70:	10800818 	cmpnei	r2,r2,32
   21e74:	10000d1e 	bne	r2,zero,21eac <alt_epcs_flash_query+0x35c>
    {
      flash->dev.region_info[0].region_size = 512 * 1024 * 1024 / 8;
   21e78:	e0bfff17 	ldw	r2,-4(fp)
   21e7c:	00c10034 	movhi	r3,1024
   21e80:	10c00e15 	stw	r3,56(r2)
      flash->dev.region_info[0].number_of_blocks = 1024; /* number of sectors */
   21e84:	e0bfff17 	ldw	r2,-4(fp)
   21e88:	00c10004 	movi	r3,1024
   21e8c:	10c00f15 	stw	r3,60(r2)
      flash->dev.region_info[0].block_size = 65536;  /* sector size */
   21e90:	e0bfff17 	ldw	r2,-4(fp)
   21e94:	00c00074 	movhi	r3,1
   21e98:	10c01015 	stw	r3,64(r2)

      /* Enable 4-bytes address mode if the device density is greater than 256Mbit. */
      flash->four_bytes_mode = 1;
   21e9c:	e0bfff17 	ldw	r2,-4(fp)
   21ea0:	00c00044 	movi	r3,1
   21ea4:	10c03215 	stw	r3,200(r2)
   21ea8:	00001406 	br	21efc <alt_epcs_flash_query+0x3ac>
    }
    else if((flash->silicon_id & 0xFF ) == 0x21) /* EPCQ1024 */
   21eac:	e0bfff17 	ldw	r2,-4(fp)
   21eb0:	10803017 	ldw	r2,192(r2)
   21eb4:	10803fcc 	andi	r2,r2,255
   21eb8:	10800858 	cmpnei	r2,r2,33
   21ebc:	10000d1e 	bne	r2,zero,21ef4 <alt_epcs_flash_query+0x3a4>
    {
      flash->dev.region_info[0].region_size = 1024 * 1024 * 1024 / 8;
   21ec0:	e0bfff17 	ldw	r2,-4(fp)
   21ec4:	00c20034 	movhi	r3,2048
   21ec8:	10c00e15 	stw	r3,56(r2)
      flash->dev.region_info[0].number_of_blocks = 2048; /* number of sectors */
   21ecc:	e0bfff17 	ldw	r2,-4(fp)
   21ed0:	00c20004 	movi	r3,2048
   21ed4:	10c00f15 	stw	r3,60(r2)
      flash->dev.region_info[0].block_size = 65536;  /* sector size */
   21ed8:	e0bfff17 	ldw	r2,-4(fp)
   21edc:	00c00074 	movhi	r3,1
   21ee0:	10c01015 	stw	r3,64(r2)

      /* Enable 4-bytes address mode if the device density is greater than 256Mbit. */
      flash->four_bytes_mode = 1;
   21ee4:	e0bfff17 	ldw	r2,-4(fp)
   21ee8:	00c00044 	movi	r3,1
   21eec:	10c03215 	stw	r3,200(r2)
   21ef0:	00000206 	br	21efc <alt_epcs_flash_query+0x3ac>
    }
    else 
    {
      ret_code = -ENODEV; /* No known device found! */
   21ef4:	00bffb44 	movi	r2,-19
   21ef8:	e0bffe15 	stw	r2,-8(fp)
    }
  }
  
  flash->size_in_bytes = flash->dev.region_info[0].region_size;
   21efc:	e0bfff17 	ldw	r2,-4(fp)
   21f00:	10800e17 	ldw	r2,56(r2)
   21f04:	1007883a 	mov	r3,r2
   21f08:	e0bfff17 	ldw	r2,-4(fp)
   21f0c:	10c02f15 	stw	r3,188(r2)
  flash->dev.number_of_regions = 1;
   21f10:	e0bfff17 	ldw	r2,-4(fp)
   21f14:	00c00044 	movi	r3,1
   21f18:	10c00c15 	stw	r3,48(r2)
  flash->dev.region_info[0].offset = 0;
   21f1c:	e0bfff17 	ldw	r2,-4(fp)
   21f20:	10000d15 	stw	zero,52(r2)
  flash->page_size = 256;
   21f24:	e0bfff17 	ldw	r2,-4(fp)
   21f28:	00c04004 	movi	r3,256
   21f2c:	10c03115 	stw	r3,196(r2)

  /* Consider clearing all BP bits here. */
  return ret_code;
   21f30:	e0bffe17 	ldw	r2,-8(fp)
}
   21f34:	e037883a 	mov	sp,fp
   21f38:	dfc00117 	ldw	ra,4(sp)
   21f3c:	df000017 	ldw	fp,0(sp)
   21f40:	dec00204 	addi	sp,sp,8
   21f44:	f800283a 	ret

00021f48 <alt_epcs_flash_memcmp>:
  alt_flash_dev* flash_info,
  const void* src_buffer,
  int offset,
  size_t n
)
{
   21f48:	deffee04 	addi	sp,sp,-72
   21f4c:	dfc01115 	stw	ra,68(sp)
   21f50:	df001015 	stw	fp,64(sp)
   21f54:	df001004 	addi	fp,sp,64
   21f58:	e13ffc15 	stw	r4,-16(fp)
   21f5c:	e17ffd15 	stw	r5,-12(fp)
   21f60:	e1bffe15 	stw	r6,-8(fp)
   21f64:	e1ffff15 	stw	r7,-4(fp)
  /*
   * Compare chunks of memory at a time, for better serial-flash
   * read efficiency.
   */
  alt_u8 chunk_buffer[32];
  const int chunk_size = sizeof(chunk_buffer) / sizeof(*chunk_buffer);
   21f68:	00800804 	movi	r2,32
   21f6c:	e0bff115 	stw	r2,-60(fp)
  int current_offset = 0;
   21f70:	e03ff015 	stw	zero,-64(fp)

  while (n > 0)
   21f74:	00002706 	br	22014 <alt_epcs_flash_memcmp+0xcc>
  {
    int this_chunk_size = n > chunk_size ? chunk_size : n;
   21f78:	e0fff117 	ldw	r3,-60(fp)
   21f7c:	e0bfff17 	ldw	r2,-4(fp)
   21f80:	1880012e 	bgeu	r3,r2,21f88 <alt_epcs_flash_memcmp+0x40>
   21f84:	1805883a 	mov	r2,r3
   21f88:	e0bff215 	stw	r2,-56(fp)
    int this_chunk_cmp;

    if (
      alt_epcs_flash_read(
   21f8c:	e0fffe17 	ldw	r3,-8(fp)
   21f90:	e0bff017 	ldw	r2,-64(fp)
   21f94:	1885883a 	add	r2,r3,r2
   21f98:	e0fff404 	addi	r3,fp,-48
   21f9c:	e1fff217 	ldw	r7,-56(fp)
   21fa0:	180d883a 	mov	r6,r3
   21fa4:	100b883a 	mov	r5,r2
   21fa8:	e13ffc17 	ldw	r4,-16(fp)
   21fac:	002252c0 	call	2252c <alt_epcs_flash_read>
  while (n > 0)
  {
    int this_chunk_size = n > chunk_size ? chunk_size : n;
    int this_chunk_cmp;

    if (
   21fb0:	1000020e 	bge	r2,zero,21fbc <alt_epcs_flash_memcmp+0x74>
    {
      /*
      * If the read fails, I'm not sure what the appropriate action is.
      * Compare success seems wrong, so make it compare fail.
      */
      return -1;
   21fb4:	00bfffc4 	movi	r2,-1
   21fb8:	00001906 	br	22020 <alt_epcs_flash_memcmp+0xd8>
    }

    /* Compare this chunk against the source memory buffer. */
    this_chunk_cmp = memcmp(&((unsigned char*)(src_buffer))[current_offset], chunk_buffer, this_chunk_size);
   21fbc:	e0bff017 	ldw	r2,-64(fp)
   21fc0:	e0fffd17 	ldw	r3,-12(fp)
   21fc4:	1885883a 	add	r2,r3,r2
   21fc8:	e13ff217 	ldw	r4,-56(fp)
   21fcc:	e0fff404 	addi	r3,fp,-48
   21fd0:	200d883a 	mov	r6,r4
   21fd4:	180b883a 	mov	r5,r3
   21fd8:	1009883a 	mov	r4,r2
   21fdc:	00249b40 	call	249b4 <memcmp>
   21fe0:	e0bff315 	stw	r2,-52(fp)
    if (this_chunk_cmp)
   21fe4:	e0bff317 	ldw	r2,-52(fp)
   21fe8:	10000226 	beq	r2,zero,21ff4 <alt_epcs_flash_memcmp+0xac>
    {
      return this_chunk_cmp;
   21fec:	e0bff317 	ldw	r2,-52(fp)
   21ff0:	00000b06 	br	22020 <alt_epcs_flash_memcmp+0xd8>
    }

    n -= this_chunk_size;
   21ff4:	e0bff217 	ldw	r2,-56(fp)
   21ff8:	e0ffff17 	ldw	r3,-4(fp)
   21ffc:	1885c83a 	sub	r2,r3,r2
   22000:	e0bfff15 	stw	r2,-4(fp)
    current_offset += this_chunk_size;
   22004:	e0fff017 	ldw	r3,-64(fp)
   22008:	e0bff217 	ldw	r2,-56(fp)
   2200c:	1885883a 	add	r2,r3,r2
   22010:	e0bff015 	stw	r2,-64(fp)
   */
  alt_u8 chunk_buffer[32];
  const int chunk_size = sizeof(chunk_buffer) / sizeof(*chunk_buffer);
  int current_offset = 0;

  while (n > 0)
   22014:	e0bfff17 	ldw	r2,-4(fp)
   22018:	103fd71e 	bne	r2,zero,21f78 <__alt_mem_epcs_flash_controller_0+0xfffe0f78>
  }

  /*
   * If execution made it to this point, compare is successful.
   */
  return 0;
   2201c:	0005883a 	mov	r2,zero
}
   22020:	e037883a 	mov	sp,fp
   22024:	dfc00117 	ldw	ra,4(sp)
   22028:	df000017 	ldw	fp,0(sp)
   2202c:	dec00204 	addi	sp,sp,8
   22030:	f800283a 	ret

00022034 <alt_epcs_flash_write>:
 * large buffer to tie up in our programming library, when not all users will
 * want that functionality.
 */
int alt_epcs_flash_write(alt_flash_dev* flash_info, int offset,
                          const void* src_addr, int length)
{
   22034:	defff404 	addi	sp,sp,-48
   22038:	dfc00b15 	stw	ra,44(sp)
   2203c:	df000a15 	stw	fp,40(sp)
   22040:	df000a04 	addi	fp,sp,40
   22044:	e13ffc15 	stw	r4,-16(fp)
   22048:	e17ffd15 	stw	r5,-12(fp)
   2204c:	e1bffe15 	stw	r6,-8(fp)
   22050:	e1ffff15 	stw	r7,-4(fp)
  int         ret_code = 0;
   22054:	e03ff715 	stw	zero,-36(fp)
  int         current_offset;

  /*
   * First and foremost which sectors are affected?
   */
  for(i = 0; i < flash_info->number_of_regions; i++)
   22058:	e03ff815 	stw	zero,-32(fp)
   2205c:	00008306 	br	2226c <alt_epcs_flash_write+0x238>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash_info->region_info[i].offset) &&
   22060:	e0fffc17 	ldw	r3,-16(fp)
   22064:	e0bff817 	ldw	r2,-32(fp)
   22068:	1004913a 	slli	r2,r2,4
   2206c:	1885883a 	add	r2,r3,r2
   22070:	10800d04 	addi	r2,r2,52
   22074:	10800017 	ldw	r2,0(r2)
   22078:	e0fffd17 	ldw	r3,-12(fp)
   2207c:	18807816 	blt	r3,r2,22260 <alt_epcs_flash_write+0x22c>
      (offset < (flash_info->region_info[i].offset +
   22080:	e0fffc17 	ldw	r3,-16(fp)
   22084:	e0bff817 	ldw	r2,-32(fp)
   22088:	1004913a 	slli	r2,r2,4
   2208c:	1885883a 	add	r2,r3,r2
   22090:	10800d04 	addi	r2,r2,52
   22094:	10c00017 	ldw	r3,0(r2)
      flash_info->region_info[i].region_size)))
   22098:	e13ffc17 	ldw	r4,-16(fp)
   2209c:	e0bff817 	ldw	r2,-32(fp)
   220a0:	1004913a 	slli	r2,r2,4
   220a4:	2085883a 	add	r2,r4,r2
   220a8:	10800e04 	addi	r2,r2,56
   220ac:	10800017 	ldw	r2,0(r2)
   */
  for(i = 0; i < flash_info->number_of_regions; i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash_info->region_info[i].offset) &&
      (offset < (flash_info->region_info[i].offset +
   220b0:	1885883a 	add	r2,r3,r2
   * First and foremost which sectors are affected?
   */
  for(i = 0; i < flash_info->number_of_regions; i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash_info->region_info[i].offset) &&
   220b4:	e0fffd17 	ldw	r3,-12(fp)
   220b8:	1880690e 	bge	r3,r2,22260 <alt_epcs_flash_write+0x22c>
      (offset < (flash_info->region_info[i].offset +
      flash_info->region_info[i].region_size)))
    {
      current_offset = flash_info->region_info[i].offset;
   220bc:	e0fffc17 	ldw	r3,-16(fp)
   220c0:	e0bff817 	ldw	r2,-32(fp)
   220c4:	1004913a 	slli	r2,r2,4
   220c8:	1885883a 	add	r2,r3,r2
   220cc:	10800d04 	addi	r2,r2,52
   220d0:	10800017 	ldw	r2,0(r2)
   220d4:	e0bffa15 	stw	r2,-24(fp)

      for(j=0;j<flash_info->region_info[i].number_of_blocks;j++)
   220d8:	e03ff915 	stw	zero,-28(fp)
   220dc:	00005806 	br	22240 <alt_epcs_flash_write+0x20c>
      {
        if ((offset >= current_offset ) &&
   220e0:	e0fffd17 	ldw	r3,-12(fp)
   220e4:	e0bffa17 	ldw	r2,-24(fp)
   220e8:	18804916 	blt	r3,r2,22210 <alt_epcs_flash_write+0x1dc>
            (offset < (current_offset +
            flash_info->region_info[i].block_size)))
   220ec:	e0fffc17 	ldw	r3,-16(fp)
   220f0:	e0bff817 	ldw	r2,-32(fp)
   220f4:	10800104 	addi	r2,r2,4
   220f8:	1004913a 	slli	r2,r2,4
   220fc:	1885883a 	add	r2,r3,r2
   22100:	10c00017 	ldw	r3,0(r2)
      current_offset = flash_info->region_info[i].offset;

      for(j=0;j<flash_info->region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) &&
            (offset < (current_offset +
   22104:	e0bffa17 	ldw	r2,-24(fp)
   22108:	1885883a 	add	r2,r3,r2
    {
      current_offset = flash_info->region_info[i].offset;

      for(j=0;j<flash_info->region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) &&
   2210c:	e0fffd17 	ldw	r3,-12(fp)
   22110:	18803f0e 	bge	r3,r2,22210 <alt_epcs_flash_write+0x1dc>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash_info->region_info[i].block_size
   22114:	e0fffc17 	ldw	r3,-16(fp)
   22118:	e0bff817 	ldw	r2,-32(fp)
   2211c:	10800104 	addi	r2,r2,4
   22120:	1004913a 	slli	r2,r2,4
   22124:	1885883a 	add	r2,r3,r2
   22128:	10c00017 	ldw	r3,0(r2)
   2212c:	e0bffa17 	ldw	r2,-24(fp)
   22130:	1887883a 	add	r3,r3,r2
   22134:	e0bffd17 	ldw	r2,-12(fp)
   22138:	1885c83a 	sub	r2,r3,r2
   2213c:	e0bffb15 	stw	r2,-20(fp)
                            - offset);
          data_to_write = MIN(data_to_write, length);
   22140:	e0fffb17 	ldw	r3,-20(fp)
   22144:	e0bfff17 	ldw	r2,-4(fp)
   22148:	1880010e 	bge	r3,r2,22150 <alt_epcs_flash_write+0x11c>
   2214c:	1805883a 	mov	r2,r3
   22150:	e0bffb15 	stw	r2,-20(fp)

          if(alt_epcs_flash_memcmp(flash_info, src_addr, offset, data_to_write))
   22154:	e0bffb17 	ldw	r2,-20(fp)
   22158:	100f883a 	mov	r7,r2
   2215c:	e1bffd17 	ldw	r6,-12(fp)
   22160:	e17ffe17 	ldw	r5,-8(fp)
   22164:	e13ffc17 	ldw	r4,-16(fp)
   22168:	0021f480 	call	21f48 <alt_epcs_flash_memcmp>
   2216c:	10001226 	beq	r2,zero,221b8 <alt_epcs_flash_write+0x184>
          {
            ret_code = (*flash_info->erase_block)(flash_info, current_offset);
   22170:	e0bffc17 	ldw	r2,-16(fp)
   22174:	10800817 	ldw	r2,32(r2)
   22178:	e17ffa17 	ldw	r5,-24(fp)
   2217c:	e13ffc17 	ldw	r4,-16(fp)
   22180:	103ee83a 	callr	r2
   22184:	e0bff715 	stw	r2,-36(fp)

            if (!ret_code)
   22188:	e0bff717 	ldw	r2,-36(fp)
   2218c:	10000a1e 	bne	r2,zero,221b8 <alt_epcs_flash_write+0x184>
            {
              ret_code = (*flash_info->write_block)(
   22190:	e0bffc17 	ldw	r2,-16(fp)
   22194:	10800917 	ldw	r2,36(r2)
   22198:	e0fffb17 	ldw	r3,-20(fp)
   2219c:	d8c00015 	stw	r3,0(sp)
   221a0:	e1fffe17 	ldw	r7,-8(fp)
   221a4:	e1bffd17 	ldw	r6,-12(fp)
   221a8:	e17ffa17 	ldw	r5,-24(fp)
   221ac:	e13ffc17 	ldw	r4,-16(fp)
   221b0:	103ee83a 	callr	r2
   221b4:	e0bff715 	stw	r2,-36(fp)
                                                  data_to_write);
            }
          }

          /* Was this the last block? */
          if ((length == data_to_write) || ret_code)
   221b8:	e0ffff17 	ldw	r3,-4(fp)
   221bc:	e0bffb17 	ldw	r2,-20(fp)
   221c0:	18802e26 	beq	r3,r2,2227c <alt_epcs_flash_write+0x248>
   221c4:	e0bff717 	ldw	r2,-36(fp)
   221c8:	10002c1e 	bne	r2,zero,2227c <alt_epcs_flash_write+0x248>
          {
            goto finished;
          }

          length -= data_to_write;
   221cc:	e0ffff17 	ldw	r3,-4(fp)
   221d0:	e0bffb17 	ldw	r2,-20(fp)
   221d4:	1885c83a 	sub	r2,r3,r2
   221d8:	e0bfff15 	stw	r2,-4(fp)
          offset = current_offset + flash_info->region_info[i].block_size;
   221dc:	e0fffc17 	ldw	r3,-16(fp)
   221e0:	e0bff817 	ldw	r2,-32(fp)
   221e4:	10800104 	addi	r2,r2,4
   221e8:	1004913a 	slli	r2,r2,4
   221ec:	1885883a 	add	r2,r3,r2
   221f0:	10c00017 	ldw	r3,0(r2)
   221f4:	e0bffa17 	ldw	r2,-24(fp)
   221f8:	1885883a 	add	r2,r3,r2
   221fc:	e0bffd15 	stw	r2,-12(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
   22200:	e0bffb17 	ldw	r2,-20(fp)
   22204:	e0fffe17 	ldw	r3,-8(fp)
   22208:	1885883a 	add	r2,r3,r2
   2220c:	e0bffe15 	stw	r2,-8(fp)
        }
        current_offset += flash_info->region_info[i].block_size;
   22210:	e0fffc17 	ldw	r3,-16(fp)
   22214:	e0bff817 	ldw	r2,-32(fp)
   22218:	10800104 	addi	r2,r2,4
   2221c:	1004913a 	slli	r2,r2,4
   22220:	1885883a 	add	r2,r3,r2
   22224:	10800017 	ldw	r2,0(r2)
   22228:	e0fffa17 	ldw	r3,-24(fp)
   2222c:	1885883a 	add	r2,r3,r2
   22230:	e0bffa15 	stw	r2,-24(fp)
      (offset < (flash_info->region_info[i].offset +
      flash_info->region_info[i].region_size)))
    {
      current_offset = flash_info->region_info[i].offset;

      for(j=0;j<flash_info->region_info[i].number_of_blocks;j++)
   22234:	e0bff917 	ldw	r2,-28(fp)
   22238:	10800044 	addi	r2,r2,1
   2223c:	e0bff915 	stw	r2,-28(fp)
   22240:	e0fffc17 	ldw	r3,-16(fp)
   22244:	e0bff817 	ldw	r2,-32(fp)
   22248:	1004913a 	slli	r2,r2,4
   2224c:	1885883a 	add	r2,r3,r2
   22250:	10800f04 	addi	r2,r2,60
   22254:	10800017 	ldw	r2,0(r2)
   22258:	e0fff917 	ldw	r3,-28(fp)
   2225c:	18bfa016 	blt	r3,r2,220e0 <__alt_mem_epcs_flash_controller_0+0xfffe10e0>
  int         current_offset;

  /*
   * First and foremost which sectors are affected?
   */
  for(i = 0; i < flash_info->number_of_regions; i++)
   22260:	e0bff817 	ldw	r2,-32(fp)
   22264:	10800044 	addi	r2,r2,1
   22268:	e0bff815 	stw	r2,-32(fp)
   2226c:	e0bffc17 	ldw	r2,-16(fp)
   22270:	10800c17 	ldw	r2,48(r2)
   22274:	e0fff817 	ldw	r3,-32(fp)
   22278:	18bf7916 	blt	r3,r2,22060 <__alt_mem_epcs_flash_controller_0+0xfffe1060>
      }
    }
  }

finished:
  return ret_code;
   2227c:	e0bff717 	ldw	r2,-36(fp)
}
   22280:	e037883a 	mov	sp,fp
   22284:	dfc00117 	ldw	ra,4(sp)
   22288:	df000017 	ldw	fp,0(sp)
   2228c:	dec00204 	addi	sp,sp,8
   22290:	f800283a 	ret

00022294 <alt_epcs_flash_get_info>:
 *
 *  Pass the table of erase blocks to the user
 */
int alt_epcs_flash_get_info(alt_flash_fd* fd, flash_region** info,
                            int* number_of_regions)
{
   22294:	defffa04 	addi	sp,sp,-24
   22298:	df000515 	stw	fp,20(sp)
   2229c:	df000504 	addi	fp,sp,20
   222a0:	e13ffd15 	stw	r4,-12(fp)
   222a4:	e17ffe15 	stw	r5,-8(fp)
   222a8:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   222ac:	e03ffb15 	stw	zero,-20(fp)

  alt_flash_dev* flash = (alt_flash_dev*)fd;
   222b0:	e0bffd17 	ldw	r2,-12(fp)
   222b4:	e0bffc15 	stw	r2,-16(fp)

  *number_of_regions = flash->number_of_regions;
   222b8:	e0bffc17 	ldw	r2,-16(fp)
   222bc:	10c00c17 	ldw	r3,48(r2)
   222c0:	e0bfff17 	ldw	r2,-4(fp)
   222c4:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
   222c8:	e0bffc17 	ldw	r2,-16(fp)
   222cc:	10800c17 	ldw	r2,48(r2)
   222d0:	1000031e 	bne	r2,zero,222e0 <alt_epcs_flash_get_info+0x4c>
  {
    ret_code = -EIO;
   222d4:	00bffec4 	movi	r2,-5
   222d8:	e0bffb15 	stw	r2,-20(fp)
   222dc:	00000b06 	br	2230c <alt_epcs_flash_get_info+0x78>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   222e0:	e0bffc17 	ldw	r2,-16(fp)
   222e4:	10800c17 	ldw	r2,48(r2)
   222e8:	10800250 	cmplti	r2,r2,9
   222ec:	1000031e 	bne	r2,zero,222fc <alt_epcs_flash_get_info+0x68>
  {
    ret_code = -ENOMEM;
   222f0:	00bffd04 	movi	r2,-12
   222f4:	e0bffb15 	stw	r2,-20(fp)
   222f8:	00000406 	br	2230c <alt_epcs_flash_get_info+0x78>
  }
  else
  {
    *info = &flash->region_info[0];
   222fc:	e0bffc17 	ldw	r2,-16(fp)
   22300:	10c00d04 	addi	r3,r2,52
   22304:	e0bffe17 	ldw	r2,-8(fp)
   22308:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
   2230c:	e0bffb17 	ldw	r2,-20(fp)
}
   22310:	e037883a 	mov	sp,fp
   22314:	df000017 	ldw	fp,0(sp)
   22318:	dec00104 	addi	sp,sp,4
   2231c:	f800283a 	ret

00022320 <alt_epcs_test_address>:


/* This might be a candidate for optimization.  Precompute the last-address? */
static ALT_INLINE int alt_epcs_test_address(alt_flash_dev* flash_info, int offset)
{
   22320:	defff904 	addi	sp,sp,-28
   22324:	df000615 	stw	fp,24(sp)
   22328:	df000604 	addi	fp,sp,24
   2232c:	e13ffe15 	stw	r4,-8(fp)
   22330:	e17fff15 	stw	r5,-4(fp)
  int ret_code = 0;
   22334:	e03ffa15 	stw	zero,-24(fp)
  /* Error checking:
   * if the block offset is outside of the memory, return -EIO.
   */
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
   22338:	e0bffe17 	ldw	r2,-8(fp)
   2233c:	e0bffb15 	stw	r2,-20(fp)

  const alt_u32 last_region_index = f->dev.number_of_regions - 1;
   22340:	e0bffb17 	ldw	r2,-20(fp)
   22344:	10800c17 	ldw	r2,48(r2)
   22348:	10bfffc4 	addi	r2,r2,-1
   2234c:	e0bffc15 	stw	r2,-16(fp)
  alt_u32 last_device_address =
    -1 +
    f->dev.region_info[last_region_index].offset +
   22350:	e0fffb17 	ldw	r3,-20(fp)
   22354:	e0bffc17 	ldw	r2,-16(fp)
   22358:	1004913a 	slli	r2,r2,4
   2235c:	1885883a 	add	r2,r3,r2
   22360:	10800d04 	addi	r2,r2,52
   22364:	10800017 	ldw	r2,0(r2)
   */
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;

  const alt_u32 last_region_index = f->dev.number_of_regions - 1;
  alt_u32 last_device_address =
    -1 +
   22368:	10ffffc4 	addi	r3,r2,-1
    f->dev.region_info[last_region_index].offset +
    f->dev.region_info[last_region_index].region_size;
   2236c:	e13ffb17 	ldw	r4,-20(fp)
   22370:	e0bffc17 	ldw	r2,-16(fp)
   22374:	1004913a 	slli	r2,r2,4
   22378:	2085883a 	add	r2,r4,r2
   2237c:	10800e04 	addi	r2,r2,56
   22380:	10800017 	ldw	r2,0(r2)
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;

  const alt_u32 last_region_index = f->dev.number_of_regions - 1;
  alt_u32 last_device_address =
    -1 +
    f->dev.region_info[last_region_index].offset +
   22384:	1885883a 	add	r2,r3,r2
   * if the block offset is outside of the memory, return -EIO.
   */
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;

  const alt_u32 last_region_index = f->dev.number_of_regions - 1;
  alt_u32 last_device_address =
   22388:	e0bffd15 	stw	r2,-12(fp)
    -1 +
    f->dev.region_info[last_region_index].offset +
    f->dev.region_info[last_region_index].region_size;

  if (offset > last_device_address)
   2238c:	e0bfff17 	ldw	r2,-4(fp)
   22390:	e0fffd17 	ldw	r3,-12(fp)
   22394:	1880022e 	bgeu	r3,r2,223a0 <alt_epcs_test_address+0x80>
  {
    /* Someone tried to erase a block outside of this device's range. */
    ret_code = -EIO;
   22398:	00bffec4 	movi	r2,-5
   2239c:	e0bffa15 	stw	r2,-24(fp)
  }
  return ret_code;
   223a0:	e0bffa17 	ldw	r2,-24(fp)
}
   223a4:	e037883a 	mov	sp,fp
   223a8:	df000017 	ldw	fp,0(sp)
   223ac:	dec00104 	addi	sp,sp,4
   223b0:	f800283a 	ret

000223b4 <alt_epcs_flash_erase_block>:
 *
 * Erase the selected erase block ("sector erase", from the POV
 * of the EPCS data sheet).
 */
int alt_epcs_flash_erase_block(alt_flash_dev* flash_info, int block_offset)
{
   223b4:	defffa04 	addi	sp,sp,-24
   223b8:	dfc00515 	stw	ra,20(sp)
   223bc:	df000415 	stw	fp,16(sp)
   223c0:	df000404 	addi	fp,sp,16
   223c4:	e13ffe15 	stw	r4,-8(fp)
   223c8:	e17fff15 	stw	r5,-4(fp)
  int ret_code = 0;
   223cc:	e03ffc15 	stw	zero,-16(fp)
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
   223d0:	e0bffe17 	ldw	r2,-8(fp)
   223d4:	e0bffd15 	stw	r2,-12(fp)

  ret_code = alt_epcs_test_address(flash_info, block_offset);
   223d8:	e17fff17 	ldw	r5,-4(fp)
   223dc:	e13ffe17 	ldw	r4,-8(fp)
   223e0:	00223200 	call	22320 <alt_epcs_test_address>
   223e4:	e0bffc15 	stw	r2,-16(fp)

  if (ret_code >= 0)
   223e8:	e0bffc17 	ldw	r2,-16(fp)
   223ec:	10000916 	blt	r2,zero,22414 <alt_epcs_flash_erase_block+0x60>
  {
    /* Send the Sector Erase command, whose 3 address bytes are anywhere
     * within the chosen sector.
     */
    epcs_sector_erase(f->register_base, block_offset, f->four_bytes_mode);
   223f0:	e0bffd17 	ldw	r2,-12(fp)
   223f4:	10c02e17 	ldw	r3,184(r2)
   223f8:	e13fff17 	ldw	r4,-4(fp)
   223fc:	e0bffd17 	ldw	r2,-12(fp)
   22400:	10803217 	ldw	r2,200(r2)
   22404:	100d883a 	mov	r6,r2
   22408:	200b883a 	mov	r5,r4
   2240c:	1809883a 	mov	r4,r3
   22410:	00230fc0 	call	230fc <epcs_sector_erase>
  }
  return ret_code;
   22414:	e0bffc17 	ldw	r2,-16(fp)
}
   22418:	e037883a 	mov	sp,fp
   2241c:	dfc00117 	ldw	ra,4(sp)
   22420:	df000017 	ldw	fp,0(sp)
   22424:	dec00204 	addi	sp,sp,8
   22428:	f800283a 	ret

0002242c <alt_epcs_flash_write_block>:
 * function type compatibility.
 */
int alt_epcs_flash_write_block(alt_flash_dev* flash_info, int block_offset,
                                      int data_offset, const void* data,
                                      int length)
{
   2242c:	defff404 	addi	sp,sp,-48
   22430:	dfc00b15 	stw	ra,44(sp)
   22434:	df000a15 	stw	fp,40(sp)
   22438:	df000a04 	addi	fp,sp,40
   2243c:	e13ffc15 	stw	r4,-16(fp)
   22440:	e17ffd15 	stw	r5,-12(fp)
   22444:	e1bffe15 	stw	r6,-8(fp)
   22448:	e1ffff15 	stw	r7,-4(fp)
  int ret_code;
  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
   2244c:	e0bffc17 	ldw	r2,-16(fp)
   22450:	e0bff815 	stw	r2,-32(fp)

  int buffer_offset = 0;
   22454:	e03ff715 	stw	zero,-36(fp)
  int length_of_current_write;
  ret_code = alt_epcs_test_address(flash_info, data_offset);
   22458:	e17ffe17 	ldw	r5,-8(fp)
   2245c:	e13ffc17 	ldw	r4,-16(fp)
   22460:	00223200 	call	22320 <alt_epcs_test_address>
   22464:	e0bff915 	stw	r2,-28(fp)

  if (ret_code >= 0)
   22468:	e0bff917 	ldw	r2,-28(fp)
   2246c:	10002916 	blt	r2,zero,22514 <alt_epcs_flash_write_block+0xe8>
  {

    /* "Block" writes must be broken up into the page writes that
     * the device understands.  Partial page writes are allowed.
     */
    while (length)
   22470:	00002606 	br	2250c <alt_epcs_flash_write_block+0xe0>
    {
      int next_page_start = (data_offset + f->page_size) & ~(f->page_size - 1);
   22474:	e0bff817 	ldw	r2,-32(fp)
   22478:	10c03117 	ldw	r3,196(r2)
   2247c:	e0bffe17 	ldw	r2,-8(fp)
   22480:	1887883a 	add	r3,r3,r2
   22484:	e0bff817 	ldw	r2,-32(fp)
   22488:	10803117 	ldw	r2,196(r2)
   2248c:	0085c83a 	sub	r2,zero,r2
   22490:	1884703a 	and	r2,r3,r2
   22494:	e0bffa15 	stw	r2,-24(fp)
      length_of_current_write = MIN(length, next_page_start - data_offset);
   22498:	e0fffa17 	ldw	r3,-24(fp)
   2249c:	e0bffe17 	ldw	r2,-8(fp)
   224a0:	1885c83a 	sub	r2,r3,r2
   224a4:	e0c00217 	ldw	r3,8(fp)
   224a8:	1880010e 	bge	r3,r2,224b0 <alt_epcs_flash_write_block+0x84>
   224ac:	1805883a 	mov	r2,r3
   224b0:	e0bffb15 	stw	r2,-20(fp)

      epcs_write_buffer(f->register_base, data_offset, &((const alt_u8*)data)[buffer_offset], length_of_current_write,
   224b4:	e0bff817 	ldw	r2,-32(fp)
   224b8:	11002e17 	ldw	r4,184(r2)
   224bc:	e0bff717 	ldw	r2,-36(fp)
   224c0:	e0ffff17 	ldw	r3,-4(fp)
   224c4:	1887883a 	add	r3,r3,r2
   224c8:	e0bff817 	ldw	r2,-32(fp)
   224cc:	10803217 	ldw	r2,200(r2)
   224d0:	d8800015 	stw	r2,0(sp)
   224d4:	e1fffb17 	ldw	r7,-20(fp)
   224d8:	180d883a 	mov	r6,r3
   224dc:	e17ffe17 	ldw	r5,-8(fp)
   224e0:	00233ac0 	call	233ac <epcs_write_buffer>
          f->four_bytes_mode);

      length -= length_of_current_write;
   224e4:	e0c00217 	ldw	r3,8(fp)
   224e8:	e0bffb17 	ldw	r2,-20(fp)
   224ec:	1885c83a 	sub	r2,r3,r2
   224f0:	e0800215 	stw	r2,8(fp)
      buffer_offset += length_of_current_write;
   224f4:	e0fff717 	ldw	r3,-36(fp)
   224f8:	e0bffb17 	ldw	r2,-20(fp)
   224fc:	1885883a 	add	r2,r3,r2
   22500:	e0bff715 	stw	r2,-36(fp)
      data_offset = next_page_start;
   22504:	e0bffa17 	ldw	r2,-24(fp)
   22508:	e0bffe15 	stw	r2,-8(fp)
  {

    /* "Block" writes must be broken up into the page writes that
     * the device understands.  Partial page writes are allowed.
     */
    while (length)
   2250c:	e0800217 	ldw	r2,8(fp)
   22510:	103fd81e 	bne	r2,zero,22474 <__alt_mem_epcs_flash_controller_0+0xfffe1474>
      length -= length_of_current_write;
      buffer_offset += length_of_current_write;
      data_offset = next_page_start;
    }
  }
  return ret_code;
   22514:	e0bff917 	ldw	r2,-28(fp)
}
   22518:	e037883a 	mov	sp,fp
   2251c:	dfc00117 	ldw	ra,4(sp)
   22520:	df000017 	ldw	fp,0(sp)
   22524:	dec00204 	addi	sp,sp,8
   22528:	f800283a 	ret

0002252c <alt_epcs_flash_read>:
 *  to the beginning.  Reads that start beyond the end of the memory are
 *  flagged as errors with EIO (is there a better error code?).
 */
int alt_epcs_flash_read(alt_flash_dev* flash_info, int offset,
                        void* dest_addr, int length)
{
   2252c:	defff704 	addi	sp,sp,-36
   22530:	dfc00815 	stw	ra,32(sp)
   22534:	df000715 	stw	fp,28(sp)
   22538:	df000704 	addi	fp,sp,28
   2253c:	e13ffc15 	stw	r4,-16(fp)
   22540:	e17ffd15 	stw	r5,-12(fp)
   22544:	e1bffe15 	stw	r6,-8(fp)
   22548:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   2254c:	e03ffa15 	stw	zero,-24(fp)

  alt_flash_epcs_dev *f = (alt_flash_epcs_dev*)flash_info;
   22550:	e0bffc17 	ldw	r2,-16(fp)
   22554:	e0bffb15 	stw	r2,-20(fp)

  ret_code = alt_epcs_test_address(flash_info, offset);
   22558:	e17ffd17 	ldw	r5,-12(fp)
   2255c:	e13ffc17 	ldw	r4,-16(fp)
   22560:	00223200 	call	22320 <alt_epcs_test_address>
   22564:	e0bffa15 	stw	r2,-24(fp)

  if (ret_code >= 0)
   22568:	e0bffa17 	ldw	r2,-24(fp)
   2256c:	10000f16 	blt	r2,zero,225ac <alt_epcs_flash_read+0x80>
  {
    ret_code = epcs_read_buffer(f->register_base, offset, dest_addr, length,
   22570:	e0bffb17 	ldw	r2,-20(fp)
   22574:	10c02e17 	ldw	r3,184(r2)
   22578:	e0bffb17 	ldw	r2,-20(fp)
   2257c:	10803217 	ldw	r2,200(r2)
   22580:	d8800015 	stw	r2,0(sp)
   22584:	e1ffff17 	ldw	r7,-4(fp)
   22588:	e1bffe17 	ldw	r6,-8(fp)
   2258c:	e17ffd17 	ldw	r5,-12(fp)
   22590:	1809883a 	mov	r4,r3
   22594:	00231f80 	call	231f8 <epcs_read_buffer>
   22598:	e0bffa15 	stw	r2,-24(fp)
                                f->four_bytes_mode);

    /* epcs_read_buffer returns the number of buffers read, but
     * alt_epcs_flash_read returns 0 on success, <0 on failure.
     */
    if (ret_code == length)
   2259c:	e0fffa17 	ldw	r3,-24(fp)
   225a0:	e0bfff17 	ldw	r2,-4(fp)
   225a4:	1880011e 	bne	r3,r2,225ac <alt_epcs_flash_read+0x80>
    {
      ret_code = 0;
   225a8:	e03ffa15 	stw	zero,-24(fp)
    }
  }
  return ret_code;
   225ac:	e0bffa17 	ldw	r2,-24(fp)
}
   225b0:	e037883a 	mov	sp,fp
   225b4:	dfc00117 	ldw	ra,4(sp)
   225b8:	df000017 	ldw	fp,0(sp)
   225bc:	dec00204 	addi	sp,sp,8
   225c0:	f800283a 	ret

000225c4 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   225c4:	defffa04 	addi	sp,sp,-24
   225c8:	dfc00515 	stw	ra,20(sp)
   225cc:	df000415 	stw	fp,16(sp)
   225d0:	df000404 	addi	fp,sp,16
   225d4:	e13ffd15 	stw	r4,-12(fp)
   225d8:	e17ffe15 	stw	r5,-8(fp)
   225dc:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   225e0:	e0bffd17 	ldw	r2,-12(fp)
   225e4:	10800017 	ldw	r2,0(r2)
   225e8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
   225ec:	e0bffc17 	ldw	r2,-16(fp)
   225f0:	10c00a04 	addi	r3,r2,40
   225f4:	e0bffd17 	ldw	r2,-12(fp)
   225f8:	10800217 	ldw	r2,8(r2)
   225fc:	100f883a 	mov	r7,r2
   22600:	e1bfff17 	ldw	r6,-4(fp)
   22604:	e17ffe17 	ldw	r5,-8(fp)
   22608:	1809883a 	mov	r4,r3
   2260c:	0022bec0 	call	22bec <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
   22610:	e037883a 	mov	sp,fp
   22614:	dfc00117 	ldw	ra,4(sp)
   22618:	df000017 	ldw	fp,0(sp)
   2261c:	dec00204 	addi	sp,sp,8
   22620:	f800283a 	ret

00022624 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   22624:	defffa04 	addi	sp,sp,-24
   22628:	dfc00515 	stw	ra,20(sp)
   2262c:	df000415 	stw	fp,16(sp)
   22630:	df000404 	addi	fp,sp,16
   22634:	e13ffd15 	stw	r4,-12(fp)
   22638:	e17ffe15 	stw	r5,-8(fp)
   2263c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   22640:	e0bffd17 	ldw	r2,-12(fp)
   22644:	10800017 	ldw	r2,0(r2)
   22648:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
   2264c:	e0bffc17 	ldw	r2,-16(fp)
   22650:	10c00a04 	addi	r3,r2,40
   22654:	e0bffd17 	ldw	r2,-12(fp)
   22658:	10800217 	ldw	r2,8(r2)
   2265c:	100f883a 	mov	r7,r2
   22660:	e1bfff17 	ldw	r6,-4(fp)
   22664:	e17ffe17 	ldw	r5,-8(fp)
   22668:	1809883a 	mov	r4,r3
   2266c:	0022e080 	call	22e08 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
   22670:	e037883a 	mov	sp,fp
   22674:	dfc00117 	ldw	ra,4(sp)
   22678:	df000017 	ldw	fp,0(sp)
   2267c:	dec00204 	addi	sp,sp,8
   22680:	f800283a 	ret

00022684 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
   22684:	defffc04 	addi	sp,sp,-16
   22688:	dfc00315 	stw	ra,12(sp)
   2268c:	df000215 	stw	fp,8(sp)
   22690:	df000204 	addi	fp,sp,8
   22694:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   22698:	e0bfff17 	ldw	r2,-4(fp)
   2269c:	10800017 	ldw	r2,0(r2)
   226a0:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
   226a4:	e0bffe17 	ldw	r2,-8(fp)
   226a8:	10c00a04 	addi	r3,r2,40
   226ac:	e0bfff17 	ldw	r2,-4(fp)
   226b0:	10800217 	ldw	r2,8(r2)
   226b4:	100b883a 	mov	r5,r2
   226b8:	1809883a 	mov	r4,r3
   226bc:	0022a940 	call	22a94 <altera_avalon_jtag_uart_close>
}
   226c0:	e037883a 	mov	sp,fp
   226c4:	dfc00117 	ldw	ra,4(sp)
   226c8:	df000017 	ldw	fp,0(sp)
   226cc:	dec00204 	addi	sp,sp,8
   226d0:	f800283a 	ret

000226d4 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
   226d4:	defffa04 	addi	sp,sp,-24
   226d8:	dfc00515 	stw	ra,20(sp)
   226dc:	df000415 	stw	fp,16(sp)
   226e0:	df000404 	addi	fp,sp,16
   226e4:	e13ffd15 	stw	r4,-12(fp)
   226e8:	e17ffe15 	stw	r5,-8(fp)
   226ec:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
   226f0:	e0bffd17 	ldw	r2,-12(fp)
   226f4:	10800017 	ldw	r2,0(r2)
   226f8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
   226fc:	e0bffc17 	ldw	r2,-16(fp)
   22700:	10800a04 	addi	r2,r2,40
   22704:	e1bfff17 	ldw	r6,-4(fp)
   22708:	e17ffe17 	ldw	r5,-8(fp)
   2270c:	1009883a 	mov	r4,r2
   22710:	0022afc0 	call	22afc <altera_avalon_jtag_uart_ioctl>
}
   22714:	e037883a 	mov	sp,fp
   22718:	dfc00117 	ldw	ra,4(sp)
   2271c:	df000017 	ldw	fp,0(sp)
   22720:	dec00204 	addi	sp,sp,8
   22724:	f800283a 	ret

00022728 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
   22728:	defffa04 	addi	sp,sp,-24
   2272c:	dfc00515 	stw	ra,20(sp)
   22730:	df000415 	stw	fp,16(sp)
   22734:	df000404 	addi	fp,sp,16
   22738:	e13ffd15 	stw	r4,-12(fp)
   2273c:	e17ffe15 	stw	r5,-8(fp)
   22740:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   22744:	e0bffd17 	ldw	r2,-12(fp)
   22748:	00c00044 	movi	r3,1
   2274c:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
   22750:	e0bffd17 	ldw	r2,-12(fp)
   22754:	10800017 	ldw	r2,0(r2)
   22758:	10800104 	addi	r2,r2,4
   2275c:	1007883a 	mov	r3,r2
   22760:	e0bffd17 	ldw	r2,-12(fp)
   22764:	10800817 	ldw	r2,32(r2)
   22768:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
   2276c:	e0bffe17 	ldw	r2,-8(fp)
   22770:	e0ffff17 	ldw	r3,-4(fp)
   22774:	d8000015 	stw	zero,0(sp)
   22778:	e1fffd17 	ldw	r7,-12(fp)
   2277c:	018000b4 	movhi	r6,2
   22780:	3189fa04 	addi	r6,r6,10216
   22784:	180b883a 	mov	r5,r3
   22788:	1009883a 	mov	r4,r2
   2278c:	0023ba40 	call	23ba4 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
   22790:	e0bffd17 	ldw	r2,-12(fp)
   22794:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
   22798:	e0bffd17 	ldw	r2,-12(fp)
   2279c:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   227a0:	d0e5dc17 	ldw	r3,-26768(gp)
   227a4:	e1fffd17 	ldw	r7,-12(fp)
   227a8:	018000b4 	movhi	r6,2
   227ac:	318a7d04 	addi	r6,r6,10740
   227b0:	180b883a 	mov	r5,r3
   227b4:	1009883a 	mov	r4,r2
   227b8:	00236680 	call	23668 <alt_alarm_start>
   227bc:	1000040e 	bge	r2,zero,227d0 <altera_avalon_jtag_uart_init+0xa8>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
   227c0:	e0fffd17 	ldw	r3,-12(fp)
   227c4:	00a00034 	movhi	r2,32768
   227c8:	10bfffc4 	addi	r2,r2,-1
   227cc:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
   227d0:	0001883a 	nop
   227d4:	e037883a 	mov	sp,fp
   227d8:	dfc00117 	ldw	ra,4(sp)
   227dc:	df000017 	ldw	fp,0(sp)
   227e0:	dec00204 	addi	sp,sp,8
   227e4:	f800283a 	ret

000227e8 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
   227e8:	defff804 	addi	sp,sp,-32
   227ec:	df000715 	stw	fp,28(sp)
   227f0:	df000704 	addi	fp,sp,28
   227f4:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
   227f8:	e0bfff17 	ldw	r2,-4(fp)
   227fc:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
   22800:	e0bffb17 	ldw	r2,-20(fp)
   22804:	10800017 	ldw	r2,0(r2)
   22808:	e0bffc15 	stw	r2,-16(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   2280c:	e0bffc17 	ldw	r2,-16(fp)
   22810:	10800104 	addi	r2,r2,4
   22814:	10800037 	ldwio	r2,0(r2)
   22818:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
   2281c:	e0bffd17 	ldw	r2,-12(fp)
   22820:	1080c00c 	andi	r2,r2,768
   22824:	10006d26 	beq	r2,zero,229dc <altera_avalon_jtag_uart_irq+0x1f4>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
   22828:	e0bffd17 	ldw	r2,-12(fp)
   2282c:	1080400c 	andi	r2,r2,256
   22830:	10003526 	beq	r2,zero,22908 <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
   22834:	00800074 	movhi	r2,1
   22838:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   2283c:	e0bffb17 	ldw	r2,-20(fp)
   22840:	10800a17 	ldw	r2,40(r2)
   22844:	10800044 	addi	r2,r2,1
   22848:	1081ffcc 	andi	r2,r2,2047
   2284c:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
   22850:	e0bffb17 	ldw	r2,-20(fp)
   22854:	10c00b17 	ldw	r3,44(r2)
   22858:	e0bffe17 	ldw	r2,-8(fp)
   2285c:	18801526 	beq	r3,r2,228b4 <altera_avalon_jtag_uart_irq+0xcc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
   22860:	e0bffc17 	ldw	r2,-16(fp)
   22864:	10800037 	ldwio	r2,0(r2)
   22868:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
   2286c:	e0bff917 	ldw	r2,-28(fp)
   22870:	10a0000c 	andi	r2,r2,32768
   22874:	10001126 	beq	r2,zero,228bc <altera_avalon_jtag_uart_irq+0xd4>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
   22878:	e0bffb17 	ldw	r2,-20(fp)
   2287c:	10800a17 	ldw	r2,40(r2)
   22880:	e0fff917 	ldw	r3,-28(fp)
   22884:	1809883a 	mov	r4,r3
   22888:	e0fffb17 	ldw	r3,-20(fp)
   2288c:	1885883a 	add	r2,r3,r2
   22890:	10800e04 	addi	r2,r2,56
   22894:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   22898:	e0bffb17 	ldw	r2,-20(fp)
   2289c:	10800a17 	ldw	r2,40(r2)
   228a0:	10800044 	addi	r2,r2,1
   228a4:	10c1ffcc 	andi	r3,r2,2047
   228a8:	e0bffb17 	ldw	r2,-20(fp)
   228ac:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
   228b0:	003fe206 	br	2283c <__alt_mem_epcs_flash_controller_0+0xfffe183c>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
   228b4:	0001883a 	nop
   228b8:	00000106 	br	228c0 <altera_avalon_jtag_uart_irq+0xd8>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
   228bc:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
   228c0:	e0bff917 	ldw	r2,-28(fp)
   228c4:	10bfffec 	andhi	r2,r2,65535
   228c8:	10000f26 	beq	r2,zero,22908 <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   228cc:	e0bffb17 	ldw	r2,-20(fp)
   228d0:	10c00817 	ldw	r3,32(r2)
   228d4:	00bfff84 	movi	r2,-2
   228d8:	1886703a 	and	r3,r3,r2
   228dc:	e0bffb17 	ldw	r2,-20(fp)
   228e0:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
   228e4:	e0bffc17 	ldw	r2,-16(fp)
   228e8:	10800104 	addi	r2,r2,4
   228ec:	1007883a 	mov	r3,r2
   228f0:	e0bffb17 	ldw	r2,-20(fp)
   228f4:	10800817 	ldw	r2,32(r2)
   228f8:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   228fc:	e0bffc17 	ldw	r2,-16(fp)
   22900:	10800104 	addi	r2,r2,4
   22904:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
   22908:	e0bffd17 	ldw	r2,-12(fp)
   2290c:	1080800c 	andi	r2,r2,512
   22910:	103fbe26 	beq	r2,zero,2280c <__alt_mem_epcs_flash_controller_0+0xfffe180c>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
   22914:	e0bffd17 	ldw	r2,-12(fp)
   22918:	1004d43a 	srli	r2,r2,16
   2291c:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
   22920:	00001406 	br	22974 <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
   22924:	e0bffc17 	ldw	r2,-16(fp)
   22928:	e0fffb17 	ldw	r3,-20(fp)
   2292c:	18c00d17 	ldw	r3,52(r3)
   22930:	e13ffb17 	ldw	r4,-20(fp)
   22934:	20c7883a 	add	r3,r4,r3
   22938:	18c20e04 	addi	r3,r3,2104
   2293c:	18c00003 	ldbu	r3,0(r3)
   22940:	18c03fcc 	andi	r3,r3,255
   22944:	18c0201c 	xori	r3,r3,128
   22948:	18ffe004 	addi	r3,r3,-128
   2294c:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   22950:	e0bffb17 	ldw	r2,-20(fp)
   22954:	10800d17 	ldw	r2,52(r2)
   22958:	10800044 	addi	r2,r2,1
   2295c:	10c1ffcc 	andi	r3,r2,2047
   22960:	e0bffb17 	ldw	r2,-20(fp)
   22964:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
   22968:	e0bffa17 	ldw	r2,-24(fp)
   2296c:	10bfffc4 	addi	r2,r2,-1
   22970:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
   22974:	e0bffa17 	ldw	r2,-24(fp)
   22978:	10000526 	beq	r2,zero,22990 <altera_avalon_jtag_uart_irq+0x1a8>
   2297c:	e0bffb17 	ldw	r2,-20(fp)
   22980:	10c00d17 	ldw	r3,52(r2)
   22984:	e0bffb17 	ldw	r2,-20(fp)
   22988:	10800c17 	ldw	r2,48(r2)
   2298c:	18bfe51e 	bne	r3,r2,22924 <__alt_mem_epcs_flash_controller_0+0xfffe1924>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
   22990:	e0bffa17 	ldw	r2,-24(fp)
   22994:	103f9d26 	beq	r2,zero,2280c <__alt_mem_epcs_flash_controller_0+0xfffe180c>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   22998:	e0bffb17 	ldw	r2,-20(fp)
   2299c:	10c00817 	ldw	r3,32(r2)
   229a0:	00bfff44 	movi	r2,-3
   229a4:	1886703a 	and	r3,r3,r2
   229a8:	e0bffb17 	ldw	r2,-20(fp)
   229ac:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   229b0:	e0bffb17 	ldw	r2,-20(fp)
   229b4:	10800017 	ldw	r2,0(r2)
   229b8:	10800104 	addi	r2,r2,4
   229bc:	1007883a 	mov	r3,r2
   229c0:	e0bffb17 	ldw	r2,-20(fp)
   229c4:	10800817 	ldw	r2,32(r2)
   229c8:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   229cc:	e0bffc17 	ldw	r2,-16(fp)
   229d0:	10800104 	addi	r2,r2,4
   229d4:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
   229d8:	003f8c06 	br	2280c <__alt_mem_epcs_flash_controller_0+0xfffe180c>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
   229dc:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
   229e0:	0001883a 	nop
   229e4:	e037883a 	mov	sp,fp
   229e8:	df000017 	ldw	fp,0(sp)
   229ec:	dec00104 	addi	sp,sp,4
   229f0:	f800283a 	ret

000229f4 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
   229f4:	defff804 	addi	sp,sp,-32
   229f8:	df000715 	stw	fp,28(sp)
   229fc:	df000704 	addi	fp,sp,28
   22a00:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
   22a04:	e0bffb17 	ldw	r2,-20(fp)
   22a08:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
   22a0c:	e0bff917 	ldw	r2,-28(fp)
   22a10:	10800017 	ldw	r2,0(r2)
   22a14:	10800104 	addi	r2,r2,4
   22a18:	10800037 	ldwio	r2,0(r2)
   22a1c:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
   22a20:	e0bffa17 	ldw	r2,-24(fp)
   22a24:	1081000c 	andi	r2,r2,1024
   22a28:	10000b26 	beq	r2,zero,22a58 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
   22a2c:	e0bff917 	ldw	r2,-28(fp)
   22a30:	10800017 	ldw	r2,0(r2)
   22a34:	10800104 	addi	r2,r2,4
   22a38:	1007883a 	mov	r3,r2
   22a3c:	e0bff917 	ldw	r2,-28(fp)
   22a40:	10800817 	ldw	r2,32(r2)
   22a44:	10810014 	ori	r2,r2,1024
   22a48:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
   22a4c:	e0bff917 	ldw	r2,-28(fp)
   22a50:	10000915 	stw	zero,36(r2)
   22a54:	00000a06 	br	22a80 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
   22a58:	e0bff917 	ldw	r2,-28(fp)
   22a5c:	10c00917 	ldw	r3,36(r2)
   22a60:	00a00034 	movhi	r2,32768
   22a64:	10bfff04 	addi	r2,r2,-4
   22a68:	10c00536 	bltu	r2,r3,22a80 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
   22a6c:	e0bff917 	ldw	r2,-28(fp)
   22a70:	10800917 	ldw	r2,36(r2)
   22a74:	10c00044 	addi	r3,r2,1
   22a78:	e0bff917 	ldw	r2,-28(fp)
   22a7c:	10c00915 	stw	r3,36(r2)
   22a80:	d0a5dc17 	ldw	r2,-26768(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
   22a84:	e037883a 	mov	sp,fp
   22a88:	df000017 	ldw	fp,0(sp)
   22a8c:	dec00104 	addi	sp,sp,4
   22a90:	f800283a 	ret

00022a94 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
   22a94:	defffd04 	addi	sp,sp,-12
   22a98:	df000215 	stw	fp,8(sp)
   22a9c:	df000204 	addi	fp,sp,8
   22aa0:	e13ffe15 	stw	r4,-8(fp)
   22aa4:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   22aa8:	00000506 	br	22ac0 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
   22aac:	e0bfff17 	ldw	r2,-4(fp)
   22ab0:	1090000c 	andi	r2,r2,16384
   22ab4:	10000226 	beq	r2,zero,22ac0 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
   22ab8:	00bffd44 	movi	r2,-11
   22abc:	00000b06 	br	22aec <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   22ac0:	e0bffe17 	ldw	r2,-8(fp)
   22ac4:	10c00d17 	ldw	r3,52(r2)
   22ac8:	e0bffe17 	ldw	r2,-8(fp)
   22acc:	10800c17 	ldw	r2,48(r2)
   22ad0:	18800526 	beq	r3,r2,22ae8 <altera_avalon_jtag_uart_close+0x54>
   22ad4:	e0bffe17 	ldw	r2,-8(fp)
   22ad8:	10c00917 	ldw	r3,36(r2)
   22adc:	e0bffe17 	ldw	r2,-8(fp)
   22ae0:	10800117 	ldw	r2,4(r2)
   22ae4:	18bff136 	bltu	r3,r2,22aac <__alt_mem_epcs_flash_controller_0+0xfffe1aac>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   22ae8:	0005883a 	mov	r2,zero
}
   22aec:	e037883a 	mov	sp,fp
   22af0:	df000017 	ldw	fp,0(sp)
   22af4:	dec00104 	addi	sp,sp,4
   22af8:	f800283a 	ret

00022afc <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
   22afc:	defffa04 	addi	sp,sp,-24
   22b00:	df000515 	stw	fp,20(sp)
   22b04:	df000504 	addi	fp,sp,20
   22b08:	e13ffd15 	stw	r4,-12(fp)
   22b0c:	e17ffe15 	stw	r5,-8(fp)
   22b10:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
   22b14:	00bff9c4 	movi	r2,-25
   22b18:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
   22b1c:	e0bffe17 	ldw	r2,-8(fp)
   22b20:	10da8060 	cmpeqi	r3,r2,27137
   22b24:	1800031e 	bne	r3,zero,22b34 <altera_avalon_jtag_uart_ioctl+0x38>
   22b28:	109a80a0 	cmpeqi	r2,r2,27138
   22b2c:	1000181e 	bne	r2,zero,22b90 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
   22b30:	00002906 	br	22bd8 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
   22b34:	e0bffd17 	ldw	r2,-12(fp)
   22b38:	10c00117 	ldw	r3,4(r2)
   22b3c:	00a00034 	movhi	r2,32768
   22b40:	10bfffc4 	addi	r2,r2,-1
   22b44:	18802126 	beq	r3,r2,22bcc <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
   22b48:	e0bfff17 	ldw	r2,-4(fp)
   22b4c:	10800017 	ldw	r2,0(r2)
   22b50:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
   22b54:	e0bffc17 	ldw	r2,-16(fp)
   22b58:	10800090 	cmplti	r2,r2,2
   22b5c:	1000061e 	bne	r2,zero,22b78 <altera_avalon_jtag_uart_ioctl+0x7c>
   22b60:	e0fffc17 	ldw	r3,-16(fp)
   22b64:	00a00034 	movhi	r2,32768
   22b68:	10bfffc4 	addi	r2,r2,-1
   22b6c:	18800226 	beq	r3,r2,22b78 <altera_avalon_jtag_uart_ioctl+0x7c>
   22b70:	e0bffc17 	ldw	r2,-16(fp)
   22b74:	00000206 	br	22b80 <altera_avalon_jtag_uart_ioctl+0x84>
   22b78:	00a00034 	movhi	r2,32768
   22b7c:	10bfff84 	addi	r2,r2,-2
   22b80:	e0fffd17 	ldw	r3,-12(fp)
   22b84:	18800115 	stw	r2,4(r3)
      rc = 0;
   22b88:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   22b8c:	00000f06 	br	22bcc <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
   22b90:	e0bffd17 	ldw	r2,-12(fp)
   22b94:	10c00117 	ldw	r3,4(r2)
   22b98:	00a00034 	movhi	r2,32768
   22b9c:	10bfffc4 	addi	r2,r2,-1
   22ba0:	18800c26 	beq	r3,r2,22bd4 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
   22ba4:	e0bffd17 	ldw	r2,-12(fp)
   22ba8:	10c00917 	ldw	r3,36(r2)
   22bac:	e0bffd17 	ldw	r2,-12(fp)
   22bb0:	10800117 	ldw	r2,4(r2)
   22bb4:	1885803a 	cmpltu	r2,r3,r2
   22bb8:	10c03fcc 	andi	r3,r2,255
   22bbc:	e0bfff17 	ldw	r2,-4(fp)
   22bc0:	10c00015 	stw	r3,0(r2)
      rc = 0;
   22bc4:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   22bc8:	00000206 	br	22bd4 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
   22bcc:	0001883a 	nop
   22bd0:	00000106 	br	22bd8 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
   22bd4:	0001883a 	nop

  default:
    break;
  }

  return rc;
   22bd8:	e0bffb17 	ldw	r2,-20(fp)
}
   22bdc:	e037883a 	mov	sp,fp
   22be0:	df000017 	ldw	fp,0(sp)
   22be4:	dec00104 	addi	sp,sp,4
   22be8:	f800283a 	ret

00022bec <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
   22bec:	defff304 	addi	sp,sp,-52
   22bf0:	dfc00c15 	stw	ra,48(sp)
   22bf4:	df000b15 	stw	fp,44(sp)
   22bf8:	df000b04 	addi	fp,sp,44
   22bfc:	e13ffc15 	stw	r4,-16(fp)
   22c00:	e17ffd15 	stw	r5,-12(fp)
   22c04:	e1bffe15 	stw	r6,-8(fp)
   22c08:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
   22c0c:	e0bffd17 	ldw	r2,-12(fp)
   22c10:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   22c14:	00004706 	br	22d34 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
   22c18:	e0bffc17 	ldw	r2,-16(fp)
   22c1c:	10800a17 	ldw	r2,40(r2)
   22c20:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
   22c24:	e0bffc17 	ldw	r2,-16(fp)
   22c28:	10800b17 	ldw	r2,44(r2)
   22c2c:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
   22c30:	e0fff717 	ldw	r3,-36(fp)
   22c34:	e0bff817 	ldw	r2,-32(fp)
   22c38:	18800536 	bltu	r3,r2,22c50 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
   22c3c:	e0fff717 	ldw	r3,-36(fp)
   22c40:	e0bff817 	ldw	r2,-32(fp)
   22c44:	1885c83a 	sub	r2,r3,r2
   22c48:	e0bff615 	stw	r2,-40(fp)
   22c4c:	00000406 	br	22c60 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
   22c50:	00c20004 	movi	r3,2048
   22c54:	e0bff817 	ldw	r2,-32(fp)
   22c58:	1885c83a 	sub	r2,r3,r2
   22c5c:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   22c60:	e0bff617 	ldw	r2,-40(fp)
   22c64:	10001e26 	beq	r2,zero,22ce0 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
   22c68:	e0fffe17 	ldw	r3,-8(fp)
   22c6c:	e0bff617 	ldw	r2,-40(fp)
   22c70:	1880022e 	bgeu	r3,r2,22c7c <altera_avalon_jtag_uart_read+0x90>
        n = space;
   22c74:	e0bffe17 	ldw	r2,-8(fp)
   22c78:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
   22c7c:	e0bffc17 	ldw	r2,-16(fp)
   22c80:	10c00e04 	addi	r3,r2,56
   22c84:	e0bff817 	ldw	r2,-32(fp)
   22c88:	1885883a 	add	r2,r3,r2
   22c8c:	e1bff617 	ldw	r6,-40(fp)
   22c90:	100b883a 	mov	r5,r2
   22c94:	e13ff517 	ldw	r4,-44(fp)
   22c98:	0024a300 	call	24a30 <memcpy>
      ptr   += n;
   22c9c:	e0fff517 	ldw	r3,-44(fp)
   22ca0:	e0bff617 	ldw	r2,-40(fp)
   22ca4:	1885883a 	add	r2,r3,r2
   22ca8:	e0bff515 	stw	r2,-44(fp)
      space -= n;
   22cac:	e0fffe17 	ldw	r3,-8(fp)
   22cb0:	e0bff617 	ldw	r2,-40(fp)
   22cb4:	1885c83a 	sub	r2,r3,r2
   22cb8:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   22cbc:	e0fff817 	ldw	r3,-32(fp)
   22cc0:	e0bff617 	ldw	r2,-40(fp)
   22cc4:	1885883a 	add	r2,r3,r2
   22cc8:	10c1ffcc 	andi	r3,r2,2047
   22ccc:	e0bffc17 	ldw	r2,-16(fp)
   22cd0:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
   22cd4:	e0bffe17 	ldw	r2,-8(fp)
   22cd8:	00bfcf16 	blt	zero,r2,22c18 <__alt_mem_epcs_flash_controller_0+0xfffe1c18>
   22cdc:	00000106 	br	22ce4 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
   22ce0:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
   22ce4:	e0fff517 	ldw	r3,-44(fp)
   22ce8:	e0bffd17 	ldw	r2,-12(fp)
   22cec:	1880141e 	bne	r3,r2,22d40 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
   22cf0:	e0bfff17 	ldw	r2,-4(fp)
   22cf4:	1090000c 	andi	r2,r2,16384
   22cf8:	1000131e 	bne	r2,zero,22d48 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
   22cfc:	0001883a 	nop
   22d00:	e0bffc17 	ldw	r2,-16(fp)
   22d04:	10c00a17 	ldw	r3,40(r2)
   22d08:	e0bff717 	ldw	r2,-36(fp)
   22d0c:	1880051e 	bne	r3,r2,22d24 <altera_avalon_jtag_uart_read+0x138>
   22d10:	e0bffc17 	ldw	r2,-16(fp)
   22d14:	10c00917 	ldw	r3,36(r2)
   22d18:	e0bffc17 	ldw	r2,-16(fp)
   22d1c:	10800117 	ldw	r2,4(r2)
   22d20:	18bff736 	bltu	r3,r2,22d00 <__alt_mem_epcs_flash_controller_0+0xfffe1d00>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
   22d24:	e0bffc17 	ldw	r2,-16(fp)
   22d28:	10c00a17 	ldw	r3,40(r2)
   22d2c:	e0bff717 	ldw	r2,-36(fp)
   22d30:	18800726 	beq	r3,r2,22d50 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   22d34:	e0bffe17 	ldw	r2,-8(fp)
   22d38:	00bfb716 	blt	zero,r2,22c18 <__alt_mem_epcs_flash_controller_0+0xfffe1c18>
   22d3c:	00000506 	br	22d54 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
   22d40:	0001883a 	nop
   22d44:	00000306 	br	22d54 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
   22d48:	0001883a 	nop
   22d4c:	00000106 	br	22d54 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
   22d50:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
   22d54:	e0fff517 	ldw	r3,-44(fp)
   22d58:	e0bffd17 	ldw	r2,-12(fp)
   22d5c:	18801826 	beq	r3,r2,22dc0 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   22d60:	0005303a 	rdctl	r2,status
   22d64:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   22d68:	e0fffb17 	ldw	r3,-20(fp)
   22d6c:	00bfff84 	movi	r2,-2
   22d70:	1884703a 	and	r2,r3,r2
   22d74:	1001703a 	wrctl	status,r2
  
  return context;
   22d78:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
   22d7c:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   22d80:	e0bffc17 	ldw	r2,-16(fp)
   22d84:	10800817 	ldw	r2,32(r2)
   22d88:	10c00054 	ori	r3,r2,1
   22d8c:	e0bffc17 	ldw	r2,-16(fp)
   22d90:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   22d94:	e0bffc17 	ldw	r2,-16(fp)
   22d98:	10800017 	ldw	r2,0(r2)
   22d9c:	10800104 	addi	r2,r2,4
   22da0:	1007883a 	mov	r3,r2
   22da4:	e0bffc17 	ldw	r2,-16(fp)
   22da8:	10800817 	ldw	r2,32(r2)
   22dac:	18800035 	stwio	r2,0(r3)
   22db0:	e0bffa17 	ldw	r2,-24(fp)
   22db4:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   22db8:	e0bff917 	ldw	r2,-28(fp)
   22dbc:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
   22dc0:	e0fff517 	ldw	r3,-44(fp)
   22dc4:	e0bffd17 	ldw	r2,-12(fp)
   22dc8:	18800426 	beq	r3,r2,22ddc <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
   22dcc:	e0fff517 	ldw	r3,-44(fp)
   22dd0:	e0bffd17 	ldw	r2,-12(fp)
   22dd4:	1885c83a 	sub	r2,r3,r2
   22dd8:	00000606 	br	22df4 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
   22ddc:	e0bfff17 	ldw	r2,-4(fp)
   22de0:	1090000c 	andi	r2,r2,16384
   22de4:	10000226 	beq	r2,zero,22df0 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
   22de8:	00bffd44 	movi	r2,-11
   22dec:	00000106 	br	22df4 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
   22df0:	00bffec4 	movi	r2,-5
}
   22df4:	e037883a 	mov	sp,fp
   22df8:	dfc00117 	ldw	ra,4(sp)
   22dfc:	df000017 	ldw	fp,0(sp)
   22e00:	dec00204 	addi	sp,sp,8
   22e04:	f800283a 	ret

00022e08 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   22e08:	defff304 	addi	sp,sp,-52
   22e0c:	dfc00c15 	stw	ra,48(sp)
   22e10:	df000b15 	stw	fp,44(sp)
   22e14:	df000b04 	addi	fp,sp,44
   22e18:	e13ffc15 	stw	r4,-16(fp)
   22e1c:	e17ffd15 	stw	r5,-12(fp)
   22e20:	e1bffe15 	stw	r6,-8(fp)
   22e24:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
   22e28:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
   22e2c:	e0bffd17 	ldw	r2,-12(fp)
   22e30:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   22e34:	00003706 	br	22f14 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
   22e38:	e0bffc17 	ldw	r2,-16(fp)
   22e3c:	10800c17 	ldw	r2,48(r2)
   22e40:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
   22e44:	e0bffc17 	ldw	r2,-16(fp)
   22e48:	10800d17 	ldw	r2,52(r2)
   22e4c:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
   22e50:	e0fff917 	ldw	r3,-28(fp)
   22e54:	e0bff517 	ldw	r2,-44(fp)
   22e58:	1880062e 	bgeu	r3,r2,22e74 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
   22e5c:	e0fff517 	ldw	r3,-44(fp)
   22e60:	e0bff917 	ldw	r2,-28(fp)
   22e64:	1885c83a 	sub	r2,r3,r2
   22e68:	10bfffc4 	addi	r2,r2,-1
   22e6c:	e0bff615 	stw	r2,-40(fp)
   22e70:	00000b06 	br	22ea0 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
   22e74:	e0bff517 	ldw	r2,-44(fp)
   22e78:	10000526 	beq	r2,zero,22e90 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
   22e7c:	00c20004 	movi	r3,2048
   22e80:	e0bff917 	ldw	r2,-28(fp)
   22e84:	1885c83a 	sub	r2,r3,r2
   22e88:	e0bff615 	stw	r2,-40(fp)
   22e8c:	00000406 	br	22ea0 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
   22e90:	00c1ffc4 	movi	r3,2047
   22e94:	e0bff917 	ldw	r2,-28(fp)
   22e98:	1885c83a 	sub	r2,r3,r2
   22e9c:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   22ea0:	e0bff617 	ldw	r2,-40(fp)
   22ea4:	10001e26 	beq	r2,zero,22f20 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
   22ea8:	e0fffe17 	ldw	r3,-8(fp)
   22eac:	e0bff617 	ldw	r2,-40(fp)
   22eb0:	1880022e 	bgeu	r3,r2,22ebc <altera_avalon_jtag_uart_write+0xb4>
        n = count;
   22eb4:	e0bffe17 	ldw	r2,-8(fp)
   22eb8:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
   22ebc:	e0bffc17 	ldw	r2,-16(fp)
   22ec0:	10c20e04 	addi	r3,r2,2104
   22ec4:	e0bff917 	ldw	r2,-28(fp)
   22ec8:	1885883a 	add	r2,r3,r2
   22ecc:	e1bff617 	ldw	r6,-40(fp)
   22ed0:	e17ffd17 	ldw	r5,-12(fp)
   22ed4:	1009883a 	mov	r4,r2
   22ed8:	0024a300 	call	24a30 <memcpy>
      ptr   += n;
   22edc:	e0fffd17 	ldw	r3,-12(fp)
   22ee0:	e0bff617 	ldw	r2,-40(fp)
   22ee4:	1885883a 	add	r2,r3,r2
   22ee8:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
   22eec:	e0fffe17 	ldw	r3,-8(fp)
   22ef0:	e0bff617 	ldw	r2,-40(fp)
   22ef4:	1885c83a 	sub	r2,r3,r2
   22ef8:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   22efc:	e0fff917 	ldw	r3,-28(fp)
   22f00:	e0bff617 	ldw	r2,-40(fp)
   22f04:	1885883a 	add	r2,r3,r2
   22f08:	10c1ffcc 	andi	r3,r2,2047
   22f0c:	e0bffc17 	ldw	r2,-16(fp)
   22f10:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   22f14:	e0bffe17 	ldw	r2,-8(fp)
   22f18:	00bfc716 	blt	zero,r2,22e38 <__alt_mem_epcs_flash_controller_0+0xfffe1e38>
   22f1c:	00000106 	br	22f24 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
   22f20:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   22f24:	0005303a 	rdctl	r2,status
   22f28:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   22f2c:	e0fffb17 	ldw	r3,-20(fp)
   22f30:	00bfff84 	movi	r2,-2
   22f34:	1884703a 	and	r2,r3,r2
   22f38:	1001703a 	wrctl	status,r2
  
  return context;
   22f3c:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
   22f40:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   22f44:	e0bffc17 	ldw	r2,-16(fp)
   22f48:	10800817 	ldw	r2,32(r2)
   22f4c:	10c00094 	ori	r3,r2,2
   22f50:	e0bffc17 	ldw	r2,-16(fp)
   22f54:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   22f58:	e0bffc17 	ldw	r2,-16(fp)
   22f5c:	10800017 	ldw	r2,0(r2)
   22f60:	10800104 	addi	r2,r2,4
   22f64:	1007883a 	mov	r3,r2
   22f68:	e0bffc17 	ldw	r2,-16(fp)
   22f6c:	10800817 	ldw	r2,32(r2)
   22f70:	18800035 	stwio	r2,0(r3)
   22f74:	e0bffa17 	ldw	r2,-24(fp)
   22f78:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   22f7c:	e0bff817 	ldw	r2,-32(fp)
   22f80:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
   22f84:	e0bffe17 	ldw	r2,-8(fp)
   22f88:	0080100e 	bge	zero,r2,22fcc <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
   22f8c:	e0bfff17 	ldw	r2,-4(fp)
   22f90:	1090000c 	andi	r2,r2,16384
   22f94:	1000101e 	bne	r2,zero,22fd8 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
   22f98:	0001883a 	nop
   22f9c:	e0bffc17 	ldw	r2,-16(fp)
   22fa0:	10c00d17 	ldw	r3,52(r2)
   22fa4:	e0bff517 	ldw	r2,-44(fp)
   22fa8:	1880051e 	bne	r3,r2,22fc0 <altera_avalon_jtag_uart_write+0x1b8>
   22fac:	e0bffc17 	ldw	r2,-16(fp)
   22fb0:	10c00917 	ldw	r3,36(r2)
   22fb4:	e0bffc17 	ldw	r2,-16(fp)
   22fb8:	10800117 	ldw	r2,4(r2)
   22fbc:	18bff736 	bltu	r3,r2,22f9c <__alt_mem_epcs_flash_controller_0+0xfffe1f9c>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
   22fc0:	e0bffc17 	ldw	r2,-16(fp)
   22fc4:	10800917 	ldw	r2,36(r2)
   22fc8:	1000051e 	bne	r2,zero,22fe0 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
   22fcc:	e0bffe17 	ldw	r2,-8(fp)
   22fd0:	00bfd016 	blt	zero,r2,22f14 <__alt_mem_epcs_flash_controller_0+0xfffe1f14>
   22fd4:	00000306 	br	22fe4 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
   22fd8:	0001883a 	nop
   22fdc:	00000106 	br	22fe4 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
   22fe0:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
   22fe4:	e0fffd17 	ldw	r3,-12(fp)
   22fe8:	e0bff717 	ldw	r2,-36(fp)
   22fec:	18800426 	beq	r3,r2,23000 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
   22ff0:	e0fffd17 	ldw	r3,-12(fp)
   22ff4:	e0bff717 	ldw	r2,-36(fp)
   22ff8:	1885c83a 	sub	r2,r3,r2
   22ffc:	00000606 	br	23018 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
   23000:	e0bfff17 	ldw	r2,-4(fp)
   23004:	1090000c 	andi	r2,r2,16384
   23008:	10000226 	beq	r2,zero,23014 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
   2300c:	00bffd44 	movi	r2,-11
   23010:	00000106 	br	23018 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
   23014:	00bffec4 	movi	r2,-5
}
   23018:	e037883a 	mov	sp,fp
   2301c:	dfc00117 	ldw	ra,4(sp)
   23020:	df000017 	ldw	fp,0(sp)
   23024:	dec00204 	addi	sp,sp,8
   23028:	f800283a 	ret

0002302c <epcs_read_status_register>:
#include "alt_types.h"
#include "epcs_commands.h"
#include "altera_avalon_spi.h"

alt_u8 epcs_read_status_register(alt_u32 base)
{
   2302c:	defff904 	addi	sp,sp,-28
   23030:	dfc00615 	stw	ra,24(sp)
   23034:	df000515 	stw	fp,20(sp)
   23038:	df000504 	addi	fp,sp,20
   2303c:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 rdsr = epcs_rdsr;
   23040:	00800144 	movi	r2,5
   23044:	e0bffe05 	stb	r2,-8(fp)
  alt_u8 status;
  alt_avalon_spi_command(
   23048:	d8000215 	stw	zero,8(sp)
   2304c:	e0bffe44 	addi	r2,fp,-7
   23050:	d8800115 	stw	r2,4(sp)
   23054:	00800044 	movi	r2,1
   23058:	d8800015 	stw	r2,0(sp)
   2305c:	e1fffe04 	addi	r7,fp,-8
   23060:	01800044 	movi	r6,1
   23064:	000b883a 	mov	r5,zero
   23068:	e13fff17 	ldw	r4,-4(fp)
   2306c:	00244040 	call	24404 <alt_avalon_spi_command>
    1,
    &status,
    0
  );

  return status;
   23070:	e0bffe43 	ldbu	r2,-7(fp)
}
   23074:	e037883a 	mov	sp,fp
   23078:	dfc00117 	ldw	ra,4(sp)
   2307c:	df000017 	ldw	fp,0(sp)
   23080:	dec00204 	addi	sp,sp,8
   23084:	f800283a 	ret

00023088 <epcs_test_wip>:

static ALT_INLINE int epcs_test_wip(alt_u32 base)
{
   23088:	defffd04 	addi	sp,sp,-12
   2308c:	dfc00215 	stw	ra,8(sp)
   23090:	df000115 	stw	fp,4(sp)
   23094:	df000104 	addi	fp,sp,4
   23098:	e13fff15 	stw	r4,-4(fp)
  return epcs_read_status_register(base) & 1;
   2309c:	e13fff17 	ldw	r4,-4(fp)
   230a0:	002302c0 	call	2302c <epcs_read_status_register>
   230a4:	10803fcc 	andi	r2,r2,255
   230a8:	1080004c 	andi	r2,r2,1
}
   230ac:	e037883a 	mov	sp,fp
   230b0:	dfc00117 	ldw	ra,4(sp)
   230b4:	df000017 	ldw	fp,0(sp)
   230b8:	dec00204 	addi	sp,sp,8
   230bc:	f800283a 	ret

000230c0 <epcs_await_wip_released>:

static ALT_INLINE void epcs_await_wip_released(alt_u32 base)
{
   230c0:	defffd04 	addi	sp,sp,-12
   230c4:	dfc00215 	stw	ra,8(sp)
   230c8:	df000115 	stw	fp,4(sp)
   230cc:	df000104 	addi	fp,sp,4
   230d0:	e13fff15 	stw	r4,-4(fp)
  /* Wait until the WIP bit goes low. */
  while (epcs_test_wip(base))
   230d4:	0001883a 	nop
   230d8:	e13fff17 	ldw	r4,-4(fp)
   230dc:	00230880 	call	23088 <epcs_test_wip>
   230e0:	103ffd1e 	bne	r2,zero,230d8 <__alt_mem_epcs_flash_controller_0+0xfffe20d8>
  {
  }
}
   230e4:	0001883a 	nop
   230e8:	e037883a 	mov	sp,fp
   230ec:	dfc00117 	ldw	ra,4(sp)
   230f0:	df000017 	ldw	fp,0(sp)
   230f4:	dec00204 	addi	sp,sp,8
   230f8:	f800283a 	ret

000230fc <epcs_sector_erase>:

void epcs_sector_erase(alt_u32 base, alt_u32 offset, alt_u32 four_bytes_mode)
{
   230fc:	defff604 	addi	sp,sp,-40
   23100:	dfc00915 	stw	ra,36(sp)
   23104:	df000815 	stw	fp,32(sp)
   23108:	df000804 	addi	fp,sp,32
   2310c:	e13ffd15 	stw	r4,-12(fp)
   23110:	e17ffe15 	stw	r5,-8(fp)
   23114:	e1bfff15 	stw	r6,-4(fp)
  alt_u8 se[5];
  alt_u8 len;
  
  if(four_bytes_mode)
   23118:	e0bfff17 	ldw	r2,-4(fp)
   2311c:	10001226 	beq	r2,zero,23168 <epcs_sector_erase+0x6c>
  {
      se[0] = epcs_se;  /* Note: Use epcs_se for Micron EPCS256 */
   23120:	00bff604 	movi	r2,-40
   23124:	e0bffb45 	stb	r2,-19(fp)
      se[1] = (offset >> 24) & 0xFF;
   23128:	e0bffe17 	ldw	r2,-8(fp)
   2312c:	1004d63a 	srli	r2,r2,24
   23130:	e0bffb85 	stb	r2,-18(fp)
      se[2] = (offset >> 16) & 0xFF;
   23134:	e0bffe17 	ldw	r2,-8(fp)
   23138:	1004d43a 	srli	r2,r2,16
   2313c:	e0bffbc5 	stb	r2,-17(fp)
      se[3] = (offset >> 8) & 0xFF;
   23140:	e0bffe17 	ldw	r2,-8(fp)
   23144:	1004d23a 	srli	r2,r2,8
   23148:	e0bffc05 	stb	r2,-16(fp)
      se[4] = offset & 0xFF;
   2314c:	e0bffe17 	ldw	r2,-8(fp)
   23150:	e0bffc45 	stb	r2,-15(fp)
      len   = 5;
   23154:	00800144 	movi	r2,5
   23158:	e0bffb05 	stb	r2,-20(fp)
      epcs_enter_4_bytes_mode(base);
   2315c:	e13ffd17 	ldw	r4,-12(fp)
   23160:	00235b00 	call	235b0 <epcs_enter_4_bytes_mode>
   23164:	00000c06 	br	23198 <epcs_sector_erase+0x9c>
  }
  else
  {
      se[0] = epcs_se;
   23168:	00bff604 	movi	r2,-40
   2316c:	e0bffb45 	stb	r2,-19(fp)
      se[1] = (offset >> 16) & 0xFF;
   23170:	e0bffe17 	ldw	r2,-8(fp)
   23174:	1004d43a 	srli	r2,r2,16
   23178:	e0bffb85 	stb	r2,-18(fp)
      se[2] = (offset >> 8) & 0xFF;
   2317c:	e0bffe17 	ldw	r2,-8(fp)
   23180:	1004d23a 	srli	r2,r2,8
   23184:	e0bffbc5 	stb	r2,-17(fp)
      se[3] = offset & 0xFF;
   23188:	e0bffe17 	ldw	r2,-8(fp)
   2318c:	e0bffc05 	stb	r2,-16(fp)
      len   = 4;
   23190:	00800104 	movi	r2,4
   23194:	e0bffb05 	stb	r2,-20(fp)
  }

  /* Execute a WREN instruction */
  epcs_write_enable(base);
   23198:	e13ffd17 	ldw	r4,-12(fp)
   2319c:	00232ec0 	call	232ec <epcs_write_enable>

  alt_avalon_spi_command(
   231a0:	e0bffb03 	ldbu	r2,-20(fp)
   231a4:	e0fffb44 	addi	r3,fp,-19
   231a8:	d8000215 	stw	zero,8(sp)
   231ac:	d8000115 	stw	zero,4(sp)
   231b0:	d8000015 	stw	zero,0(sp)
   231b4:	180f883a 	mov	r7,r3
   231b8:	100d883a 	mov	r6,r2
   231bc:	000b883a 	mov	r5,zero
   231c0:	e13ffd17 	ldw	r4,-12(fp)
   231c4:	00244040 	call	24404 <alt_avalon_spi_command>
    0,
    (alt_u8*)0,
    0
  );

  epcs_await_wip_released(base);
   231c8:	e13ffd17 	ldw	r4,-12(fp)
   231cc:	00230c00 	call	230c0 <epcs_await_wip_released>

  if(four_bytes_mode)
   231d0:	e0bfff17 	ldw	r2,-4(fp)
   231d4:	10000226 	beq	r2,zero,231e0 <epcs_sector_erase+0xe4>
  {
    epcs_exit_4_bytes_mode(base);
   231d8:	e13ffd17 	ldw	r4,-12(fp)
   231dc:	002360c0 	call	2360c <epcs_exit_4_bytes_mode>
  }
}
   231e0:	0001883a 	nop
   231e4:	e037883a 	mov	sp,fp
   231e8:	dfc00117 	ldw	ra,4(sp)
   231ec:	df000017 	ldw	fp,0(sp)
   231f0:	dec00204 	addi	sp,sp,8
   231f4:	f800283a 	ret

000231f8 <epcs_read_buffer>:

alt_32 epcs_read_buffer(alt_u32 base, int offset, alt_u8 *dest_addr, int length,
                        alt_u32 four_bytes_mode)
{
   231f8:	defff404 	addi	sp,sp,-48
   231fc:	dfc00b15 	stw	ra,44(sp)
   23200:	df000a15 	stw	fp,40(sp)
   23204:	df000a04 	addi	fp,sp,40
   23208:	e13ffc15 	stw	r4,-16(fp)
   2320c:	e17ffd15 	stw	r5,-12(fp)
   23210:	e1bffe15 	stw	r6,-8(fp)
   23214:	e1ffff15 	stw	r7,-4(fp)
  alt_u8 read_command[5];
  alt_u32 cmd_len;

  read_command[0] = epcs_read;
   23218:	008000c4 	movi	r2,3
   2321c:	e0bffa05 	stb	r2,-24(fp)
  
  if(four_bytes_mode)
   23220:	e0800217 	ldw	r2,8(fp)
   23224:	10001026 	beq	r2,zero,23268 <epcs_read_buffer+0x70>
  {
        read_command[1] = (offset >> 24) & 0xFF;
   23228:	e0bffd17 	ldw	r2,-12(fp)
   2322c:	1004d63a 	srli	r2,r2,24
   23230:	e0bffa45 	stb	r2,-23(fp)
        read_command[2] = (offset >> 16) & 0xFF;
   23234:	e0bffd17 	ldw	r2,-12(fp)
   23238:	1005d43a 	srai	r2,r2,16
   2323c:	e0bffa85 	stb	r2,-22(fp)
        read_command[3] = (offset >> 8) & 0xFF;
   23240:	e0bffd17 	ldw	r2,-12(fp)
   23244:	1005d23a 	srai	r2,r2,8
   23248:	e0bffac5 	stb	r2,-21(fp)
        read_command[4] = offset & 0xFF;
   2324c:	e0bffd17 	ldw	r2,-12(fp)
   23250:	e0bffb05 	stb	r2,-20(fp)
        cmd_len = 5;
   23254:	00800144 	movi	r2,5
   23258:	e0bff915 	stw	r2,-28(fp)
        epcs_enter_4_bytes_mode(base);
   2325c:	e13ffc17 	ldw	r4,-16(fp)
   23260:	00235b00 	call	235b0 <epcs_enter_4_bytes_mode>
   23264:	00000a06 	br	23290 <epcs_read_buffer+0x98>
  }
  else
  {
        read_command[1] = (offset >> 16) & 0xFF;
   23268:	e0bffd17 	ldw	r2,-12(fp)
   2326c:	1005d43a 	srai	r2,r2,16
   23270:	e0bffa45 	stb	r2,-23(fp)
        read_command[2] = (offset >> 8) & 0xFF;
   23274:	e0bffd17 	ldw	r2,-12(fp)
   23278:	1005d23a 	srai	r2,r2,8
   2327c:	e0bffa85 	stb	r2,-22(fp)
        read_command[3] = offset & 0xFF;
   23280:	e0bffd17 	ldw	r2,-12(fp)
   23284:	e0bffac5 	stb	r2,-21(fp)
        cmd_len = 4;
   23288:	00800104 	movi	r2,4
   2328c:	e0bff915 	stw	r2,-28(fp)
  }

  epcs_await_wip_released(base);
   23290:	e13ffc17 	ldw	r4,-16(fp)
   23294:	00230c00 	call	230c0 <epcs_await_wip_released>

  alt_avalon_spi_command(
   23298:	e0bfff17 	ldw	r2,-4(fp)
   2329c:	e13ffa04 	addi	r4,fp,-24
   232a0:	d8000215 	stw	zero,8(sp)
   232a4:	e0fffe17 	ldw	r3,-8(fp)
   232a8:	d8c00115 	stw	r3,4(sp)
   232ac:	d8800015 	stw	r2,0(sp)
   232b0:	200f883a 	mov	r7,r4
   232b4:	e1bff917 	ldw	r6,-28(fp)
   232b8:	000b883a 	mov	r5,zero
   232bc:	e13ffc17 	ldw	r4,-16(fp)
   232c0:	00244040 	call	24404 <alt_avalon_spi_command>
    length,
    (alt_u8*)dest_addr,
    0
  );

  if(four_bytes_mode)
   232c4:	e0800217 	ldw	r2,8(fp)
   232c8:	10000226 	beq	r2,zero,232d4 <epcs_read_buffer+0xdc>
  {
    epcs_exit_4_bytes_mode(base);
   232cc:	e13ffc17 	ldw	r4,-16(fp)
   232d0:	002360c0 	call	2360c <epcs_exit_4_bytes_mode>
  }

  return length;
   232d4:	e0bfff17 	ldw	r2,-4(fp)
}
   232d8:	e037883a 	mov	sp,fp
   232dc:	dfc00117 	ldw	ra,4(sp)
   232e0:	df000017 	ldw	fp,0(sp)
   232e4:	dec00204 	addi	sp,sp,8
   232e8:	f800283a 	ret

000232ec <epcs_write_enable>:

void epcs_write_enable(alt_u32 base)
{
   232ec:	defff904 	addi	sp,sp,-28
   232f0:	dfc00615 	stw	ra,24(sp)
   232f4:	df000515 	stw	fp,20(sp)
   232f8:	df000504 	addi	fp,sp,20
   232fc:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 wren = epcs_wren;
   23300:	00800184 	movi	r2,6
   23304:	e0bffe05 	stb	r2,-8(fp)
  alt_avalon_spi_command(
   23308:	d8000215 	stw	zero,8(sp)
   2330c:	d8000115 	stw	zero,4(sp)
   23310:	d8000015 	stw	zero,0(sp)
   23314:	e1fffe04 	addi	r7,fp,-8
   23318:	01800044 	movi	r6,1
   2331c:	000b883a 	mov	r5,zero
   23320:	e13fff17 	ldw	r4,-4(fp)
   23324:	00244040 	call	24404 <alt_avalon_spi_command>
    &wren,
    0,
    (alt_u8*)0,
    0
  );
}
   23328:	0001883a 	nop
   2332c:	e037883a 	mov	sp,fp
   23330:	dfc00117 	ldw	ra,4(sp)
   23334:	df000017 	ldw	fp,0(sp)
   23338:	dec00204 	addi	sp,sp,8
   2333c:	f800283a 	ret

00023340 <epcs_write_status_register>:

void epcs_write_status_register(alt_u32 base, alt_u8 value)
{
   23340:	defff804 	addi	sp,sp,-32
   23344:	dfc00715 	stw	ra,28(sp)
   23348:	df000615 	stw	fp,24(sp)
   2334c:	df000604 	addi	fp,sp,24
   23350:	e13ffe15 	stw	r4,-8(fp)
   23354:	2805883a 	mov	r2,r5
   23358:	e0bfff05 	stb	r2,-4(fp)
  alt_u8 wrsr[2];
  
  wrsr[0] = epcs_wrsr;
   2335c:	00800044 	movi	r2,1
   23360:	e0bffd05 	stb	r2,-12(fp)
  wrsr[1] = value;
   23364:	e0bfff03 	ldbu	r2,-4(fp)
   23368:	e0bffd45 	stb	r2,-11(fp)

  alt_avalon_spi_command(
   2336c:	d8000215 	stw	zero,8(sp)
   23370:	d8000115 	stw	zero,4(sp)
   23374:	d8000015 	stw	zero,0(sp)
   23378:	e1fffd04 	addi	r7,fp,-12
   2337c:	01800084 	movi	r6,2
   23380:	000b883a 	mov	r5,zero
   23384:	e13ffe17 	ldw	r4,-8(fp)
   23388:	00244040 	call	24404 <alt_avalon_spi_command>
    0,
    (alt_u8*)0,
    0
  );

  epcs_await_wip_released(base);
   2338c:	e13ffe17 	ldw	r4,-8(fp)
   23390:	00230c00 	call	230c0 <epcs_await_wip_released>
}
   23394:	0001883a 	nop
   23398:	e037883a 	mov	sp,fp
   2339c:	dfc00117 	ldw	ra,4(sp)
   233a0:	df000017 	ldw	fp,0(sp)
   233a4:	dec00204 	addi	sp,sp,8
   233a8:	f800283a 	ret

000233ac <epcs_write_buffer>:

/* Write a partial or full page, assuming that page has been erased */
alt_32 epcs_write_buffer(alt_u32 base, int offset, const alt_u8* src_addr, 
                         int length, alt_u32 four_bytes_mode)
{
   233ac:	defff404 	addi	sp,sp,-48
   233b0:	dfc00b15 	stw	ra,44(sp)
   233b4:	df000a15 	stw	fp,40(sp)
   233b8:	df000a04 	addi	fp,sp,40
   233bc:	e13ffc15 	stw	r4,-16(fp)
   233c0:	e17ffd15 	stw	r5,-12(fp)
   233c4:	e1bffe15 	stw	r6,-8(fp)
   233c8:	e1ffff15 	stw	r7,-4(fp)
  alt_u8 pp[5];
  alt_u32 cmd_len;
  
  pp[0] = epcs_pp;
   233cc:	00800084 	movi	r2,2
   233d0:	e0bffa05 	stb	r2,-24(fp)
  
  if(four_bytes_mode)
   233d4:	e0800217 	ldw	r2,8(fp)
   233d8:	10001026 	beq	r2,zero,2341c <epcs_write_buffer+0x70>
  {
      pp[1] = (offset >> 24) & 0xFF;
   233dc:	e0bffd17 	ldw	r2,-12(fp)
   233e0:	1004d63a 	srli	r2,r2,24
   233e4:	e0bffa45 	stb	r2,-23(fp)
      pp[2] = (offset >> 16) & 0xFF;
   233e8:	e0bffd17 	ldw	r2,-12(fp)
   233ec:	1005d43a 	srai	r2,r2,16
   233f0:	e0bffa85 	stb	r2,-22(fp)
      pp[3] = (offset >> 8) & 0xFF;
   233f4:	e0bffd17 	ldw	r2,-12(fp)
   233f8:	1005d23a 	srai	r2,r2,8
   233fc:	e0bffac5 	stb	r2,-21(fp)
      pp[4] = offset & 0xFF;
   23400:	e0bffd17 	ldw	r2,-12(fp)
   23404:	e0bffb05 	stb	r2,-20(fp)
      cmd_len = 5;
   23408:	00800144 	movi	r2,5
   2340c:	e0bff915 	stw	r2,-28(fp)
      epcs_enter_4_bytes_mode(base);
   23410:	e13ffc17 	ldw	r4,-16(fp)
   23414:	00235b00 	call	235b0 <epcs_enter_4_bytes_mode>
   23418:	00000a06 	br	23444 <epcs_write_buffer+0x98>
  }
  else
  {
      pp[1] = (offset >> 16) & 0xFF;
   2341c:	e0bffd17 	ldw	r2,-12(fp)
   23420:	1005d43a 	srai	r2,r2,16
   23424:	e0bffa45 	stb	r2,-23(fp)
      pp[2] = (offset >> 8) & 0xFF;
   23428:	e0bffd17 	ldw	r2,-12(fp)
   2342c:	1005d23a 	srai	r2,r2,8
   23430:	e0bffa85 	stb	r2,-22(fp)
      pp[3] = offset & 0xFF;
   23434:	e0bffd17 	ldw	r2,-12(fp)
   23438:	e0bffac5 	stb	r2,-21(fp)
      cmd_len = 4;
   2343c:	00800104 	movi	r2,4
   23440:	e0bff915 	stw	r2,-28(fp)
  }

  /* First, WREN */
  epcs_write_enable(base);
   23444:	e13ffc17 	ldw	r4,-16(fp)
   23448:	00232ec0 	call	232ec <epcs_write_enable>

  /* Send the PP command */
  alt_avalon_spi_command(
   2344c:	e0fffa04 	addi	r3,fp,-24
   23450:	00800044 	movi	r2,1
   23454:	d8800215 	stw	r2,8(sp)
   23458:	d8000115 	stw	zero,4(sp)
   2345c:	d8000015 	stw	zero,0(sp)
   23460:	180f883a 	mov	r7,r3
   23464:	e1bff917 	ldw	r6,-28(fp)
   23468:	000b883a 	mov	r5,zero
   2346c:	e13ffc17 	ldw	r4,-16(fp)
   23470:	00244040 	call	24404 <alt_avalon_spi_command>
    (alt_u8*)0,
    ALT_AVALON_SPI_COMMAND_MERGE
  );

  /* Send the user's buffer */
  alt_avalon_spi_command(
   23474:	e0bfff17 	ldw	r2,-4(fp)
   23478:	d8000215 	stw	zero,8(sp)
   2347c:	d8000115 	stw	zero,4(sp)
   23480:	d8000015 	stw	zero,0(sp)
   23484:	e1fffe17 	ldw	r7,-8(fp)
   23488:	100d883a 	mov	r6,r2
   2348c:	000b883a 	mov	r5,zero
   23490:	e13ffc17 	ldw	r4,-16(fp)
   23494:	00244040 	call	24404 <alt_avalon_spi_command>
   * if the user's going to go off and ignore the flash for
   * a while, its writes could occur in parallel with user code
   * execution.  Unfortunately, I have to guard all reads/writes
   * with wip-tests, to make that happen.
   */
  epcs_await_wip_released(base);
   23498:	e13ffc17 	ldw	r4,-16(fp)
   2349c:	00230c00 	call	230c0 <epcs_await_wip_released>

  if(four_bytes_mode)
   234a0:	e0800217 	ldw	r2,8(fp)
   234a4:	10000226 	beq	r2,zero,234b0 <epcs_write_buffer+0x104>
  {
    epcs_exit_4_bytes_mode(base);
   234a8:	e13ffc17 	ldw	r4,-16(fp)
   234ac:	002360c0 	call	2360c <epcs_exit_4_bytes_mode>
  }

  return length;
   234b0:	e0bfff17 	ldw	r2,-4(fp)
}
   234b4:	e037883a 	mov	sp,fp
   234b8:	dfc00117 	ldw	ra,4(sp)
   234bc:	df000017 	ldw	fp,0(sp)
   234c0:	dec00204 	addi	sp,sp,8
   234c4:	f800283a 	ret

000234c8 <epcs_read_electronic_signature>:


alt_u8 epcs_read_electronic_signature(alt_u32 base)
{
   234c8:	defff804 	addi	sp,sp,-32
   234cc:	dfc00715 	stw	ra,28(sp)
   234d0:	df000615 	stw	fp,24(sp)
   234d4:	df000604 	addi	fp,sp,24
   234d8:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 res_cmd[] = {epcs_res, 0, 0, 0};
   234dc:	00bfeac4 	movi	r2,-85
   234e0:	e0bffd05 	stb	r2,-12(fp)
   234e4:	e03ffd45 	stb	zero,-11(fp)
   234e8:	e03ffd85 	stb	zero,-10(fp)
   234ec:	e03ffdc5 	stb	zero,-9(fp)
  alt_u8 res;

  alt_avalon_spi_command(
   234f0:	d8000215 	stw	zero,8(sp)
   234f4:	e0bffe04 	addi	r2,fp,-8
   234f8:	d8800115 	stw	r2,4(sp)
   234fc:	00800044 	movi	r2,1
   23500:	d8800015 	stw	r2,0(sp)
   23504:	e1fffd04 	addi	r7,fp,-12
   23508:	01800104 	movi	r6,4
   2350c:	000b883a 	mov	r5,zero
   23510:	e13fff17 	ldw	r4,-4(fp)
   23514:	00244040 	call	24404 <alt_avalon_spi_command>
    1,
    &res,
    0
  );

  return res;
   23518:	e0bffe03 	ldbu	r2,-8(fp)
}
   2351c:	e037883a 	mov	sp,fp
   23520:	dfc00117 	ldw	ra,4(sp)
   23524:	df000017 	ldw	fp,0(sp)
   23528:	dec00204 	addi	sp,sp,8
   2352c:	f800283a 	ret

00023530 <epcs_read_device_id>:

alt_u32 epcs_read_device_id(alt_u32 base)
{
   23530:	defff904 	addi	sp,sp,-28
   23534:	dfc00615 	stw	ra,24(sp)
   23538:	df000515 	stw	fp,20(sp)
   2353c:	df000504 	addi	fp,sp,20
   23540:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 rd_id_cmd[] = {epcs_rdid};
   23544:	00bfe7c4 	movi	r2,-97
   23548:	e0bffe05 	stb	r2,-8(fp)
  alt_u8 id[3];

  alt_avalon_spi_command(
   2354c:	d8000215 	stw	zero,8(sp)
   23550:	e0bffe44 	addi	r2,fp,-7
   23554:	d8800115 	stw	r2,4(sp)
   23558:	008000c4 	movi	r2,3
   2355c:	d8800015 	stw	r2,0(sp)
   23560:	e1fffe04 	addi	r7,fp,-8
   23564:	01800044 	movi	r6,1
   23568:	000b883a 	mov	r5,zero
   2356c:	e13fff17 	ldw	r4,-4(fp)
   23570:	00244040 	call	24404 <alt_avalon_spi_command>
    3,
    id,
    0
  );

  return (alt_u32) ((id[0] << 16) | (id[1] << 8) | id[2]);
   23574:	e0bffe43 	ldbu	r2,-7(fp)
   23578:	10803fcc 	andi	r2,r2,255
   2357c:	1006943a 	slli	r3,r2,16
   23580:	e0bffe83 	ldbu	r2,-6(fp)
   23584:	10803fcc 	andi	r2,r2,255
   23588:	1004923a 	slli	r2,r2,8
   2358c:	1886b03a 	or	r3,r3,r2
   23590:	e0bffec3 	ldbu	r2,-5(fp)
   23594:	10803fcc 	andi	r2,r2,255
   23598:	1884b03a 	or	r2,r3,r2
}
   2359c:	e037883a 	mov	sp,fp
   235a0:	dfc00117 	ldw	ra,4(sp)
   235a4:	df000017 	ldw	fp,0(sp)
   235a8:	dec00204 	addi	sp,sp,8
   235ac:	f800283a 	ret

000235b0 <epcs_enter_4_bytes_mode>:

void epcs_enter_4_bytes_mode(alt_u32 base)
{
   235b0:	defff904 	addi	sp,sp,-28
   235b4:	dfc00615 	stw	ra,24(sp)
   235b8:	df000515 	stw	fp,20(sp)
   235bc:	df000504 	addi	fp,sp,20
   235c0:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 en4b_cmd = epcs_en4b;
   235c4:	00bfedc4 	movi	r2,-73
   235c8:	e0bffe05 	stb	r2,-8(fp)

  /* First, WREN */
  epcs_write_enable(base);
   235cc:	e13fff17 	ldw	r4,-4(fp)
   235d0:	00232ec0 	call	232ec <epcs_write_enable>

  alt_avalon_spi_command(
   235d4:	d8000215 	stw	zero,8(sp)
   235d8:	d8000115 	stw	zero,4(sp)
   235dc:	d8000015 	stw	zero,0(sp)
   235e0:	e1fffe04 	addi	r7,fp,-8
   235e4:	01800044 	movi	r6,1
   235e8:	000b883a 	mov	r5,zero
   235ec:	e13fff17 	ldw	r4,-4(fp)
   235f0:	00244040 	call	24404 <alt_avalon_spi_command>
    0,
    (alt_u8*)0,
    0
  );

  return;
   235f4:	0001883a 	nop
}
   235f8:	e037883a 	mov	sp,fp
   235fc:	dfc00117 	ldw	ra,4(sp)
   23600:	df000017 	ldw	fp,0(sp)
   23604:	dec00204 	addi	sp,sp,8
   23608:	f800283a 	ret

0002360c <epcs_exit_4_bytes_mode>:

void epcs_exit_4_bytes_mode(alt_u32 base)
{
   2360c:	defff904 	addi	sp,sp,-28
   23610:	dfc00615 	stw	ra,24(sp)
   23614:	df000515 	stw	fp,20(sp)
   23618:	df000504 	addi	fp,sp,20
   2361c:	e13fff15 	stw	r4,-4(fp)
  const alt_u8 exit4b_cmd = epcs_dis4b;
   23620:	00bffa44 	movi	r2,-23
   23624:	e0bffe05 	stb	r2,-8(fp)

  /* First, WREN */
  epcs_write_enable(base);
   23628:	e13fff17 	ldw	r4,-4(fp)
   2362c:	00232ec0 	call	232ec <epcs_write_enable>

  alt_avalon_spi_command(
   23630:	d8000215 	stw	zero,8(sp)
   23634:	d8000115 	stw	zero,4(sp)
   23638:	d8000015 	stw	zero,0(sp)
   2363c:	e1fffe04 	addi	r7,fp,-8
   23640:	01800044 	movi	r6,1
   23644:	000b883a 	mov	r5,zero
   23648:	e13fff17 	ldw	r4,-4(fp)
   2364c:	00244040 	call	24404 <alt_avalon_spi_command>
    0,
    (alt_u8*)0,
    0
  );

  return;
   23650:	0001883a 	nop
}
   23654:	e037883a 	mov	sp,fp
   23658:	dfc00117 	ldw	ra,4(sp)
   2365c:	df000017 	ldw	fp,0(sp)
   23660:	dec00204 	addi	sp,sp,8
   23664:	f800283a 	ret

00023668 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
   23668:	defff504 	addi	sp,sp,-44
   2366c:	df000a15 	stw	fp,40(sp)
   23670:	df000a04 	addi	fp,sp,40
   23674:	e13ffc15 	stw	r4,-16(fp)
   23678:	e17ffd15 	stw	r5,-12(fp)
   2367c:	e1bffe15 	stw	r6,-8(fp)
   23680:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
   23684:	e03ff615 	stw	zero,-40(fp)
   23688:	d0a5dc17 	ldw	r2,-26768(gp)
  
  if (alt_ticks_per_second ())
   2368c:	10003c26 	beq	r2,zero,23780 <alt_alarm_start+0x118>
  {
    if (alarm)
   23690:	e0bffc17 	ldw	r2,-16(fp)
   23694:	10003826 	beq	r2,zero,23778 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
   23698:	e0bffc17 	ldw	r2,-16(fp)
   2369c:	e0fffe17 	ldw	r3,-8(fp)
   236a0:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
   236a4:	e0bffc17 	ldw	r2,-16(fp)
   236a8:	e0ffff17 	ldw	r3,-4(fp)
   236ac:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   236b0:	0005303a 	rdctl	r2,status
   236b4:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   236b8:	e0fff917 	ldw	r3,-28(fp)
   236bc:	00bfff84 	movi	r2,-2
   236c0:	1884703a 	and	r2,r3,r2
   236c4:	1001703a 	wrctl	status,r2
  
  return context;
   236c8:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
   236cc:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
   236d0:	d0a5dd17 	ldw	r2,-26764(gp)
      
      current_nticks = alt_nticks();
   236d4:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
   236d8:	e0fffd17 	ldw	r3,-12(fp)
   236dc:	e0bff617 	ldw	r2,-40(fp)
   236e0:	1885883a 	add	r2,r3,r2
   236e4:	10c00044 	addi	r3,r2,1
   236e8:	e0bffc17 	ldw	r2,-16(fp)
   236ec:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
   236f0:	e0bffc17 	ldw	r2,-16(fp)
   236f4:	10c00217 	ldw	r3,8(r2)
   236f8:	e0bff617 	ldw	r2,-40(fp)
   236fc:	1880042e 	bgeu	r3,r2,23710 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
   23700:	e0bffc17 	ldw	r2,-16(fp)
   23704:	00c00044 	movi	r3,1
   23708:	10c00405 	stb	r3,16(r2)
   2370c:	00000206 	br	23718 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
   23710:	e0bffc17 	ldw	r2,-16(fp)
   23714:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
   23718:	e0bffc17 	ldw	r2,-16(fp)
   2371c:	d0e00904 	addi	r3,gp,-32732
   23720:	e0fffa15 	stw	r3,-24(fp)
   23724:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   23728:	e0bffb17 	ldw	r2,-20(fp)
   2372c:	e0fffa17 	ldw	r3,-24(fp)
   23730:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   23734:	e0bffa17 	ldw	r2,-24(fp)
   23738:	10c00017 	ldw	r3,0(r2)
   2373c:	e0bffb17 	ldw	r2,-20(fp)
   23740:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   23744:	e0bffa17 	ldw	r2,-24(fp)
   23748:	10800017 	ldw	r2,0(r2)
   2374c:	e0fffb17 	ldw	r3,-20(fp)
   23750:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   23754:	e0bffa17 	ldw	r2,-24(fp)
   23758:	e0fffb17 	ldw	r3,-20(fp)
   2375c:	10c00015 	stw	r3,0(r2)
   23760:	e0bff817 	ldw	r2,-32(fp)
   23764:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   23768:	e0bff717 	ldw	r2,-36(fp)
   2376c:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
   23770:	0005883a 	mov	r2,zero
   23774:	00000306 	br	23784 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
   23778:	00bffa84 	movi	r2,-22
   2377c:	00000106 	br	23784 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
   23780:	00bfde84 	movi	r2,-134
  }
}
   23784:	e037883a 	mov	sp,fp
   23788:	df000017 	ldw	fp,0(sp)
   2378c:	dec00104 	addi	sp,sp,4
   23790:	f800283a 	ret

00023794 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   23794:	defffe04 	addi	sp,sp,-8
   23798:	dfc00115 	stw	ra,4(sp)
   2379c:	df000015 	stw	fp,0(sp)
   237a0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   237a4:	d0a00517 	ldw	r2,-32748(gp)
   237a8:	10000326 	beq	r2,zero,237b8 <alt_get_errno+0x24>
   237ac:	d0a00517 	ldw	r2,-32748(gp)
   237b0:	103ee83a 	callr	r2
   237b4:	00000106 	br	237bc <alt_get_errno+0x28>
   237b8:	d0a5df04 	addi	r2,gp,-26756
}
   237bc:	e037883a 	mov	sp,fp
   237c0:	dfc00117 	ldw	ra,4(sp)
   237c4:	df000017 	ldw	fp,0(sp)
   237c8:	dec00204 	addi	sp,sp,8
   237cc:	f800283a 	ret

000237d0 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
   237d0:	defffb04 	addi	sp,sp,-20
   237d4:	dfc00415 	stw	ra,16(sp)
   237d8:	df000315 	stw	fp,12(sp)
   237dc:	df000304 	addi	fp,sp,12
   237e0:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
   237e4:	e0bfff17 	ldw	r2,-4(fp)
   237e8:	10000616 	blt	r2,zero,23804 <close+0x34>
   237ec:	e0bfff17 	ldw	r2,-4(fp)
   237f0:	10c00324 	muli	r3,r2,12
   237f4:	008000b4 	movhi	r2,2
   237f8:	10986204 	addi	r2,r2,24968
   237fc:	1885883a 	add	r2,r3,r2
   23800:	00000106 	br	23808 <close+0x38>
   23804:	0005883a 	mov	r2,zero
   23808:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
   2380c:	e0bffd17 	ldw	r2,-12(fp)
   23810:	10001926 	beq	r2,zero,23878 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
   23814:	e0bffd17 	ldw	r2,-12(fp)
   23818:	10800017 	ldw	r2,0(r2)
   2381c:	10800417 	ldw	r2,16(r2)
   23820:	10000626 	beq	r2,zero,2383c <close+0x6c>
   23824:	e0bffd17 	ldw	r2,-12(fp)
   23828:	10800017 	ldw	r2,0(r2)
   2382c:	10800417 	ldw	r2,16(r2)
   23830:	e13ffd17 	ldw	r4,-12(fp)
   23834:	103ee83a 	callr	r2
   23838:	00000106 	br	23840 <close+0x70>
   2383c:	0005883a 	mov	r2,zero
   23840:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
   23844:	e13fff17 	ldw	r4,-4(fp)
   23848:	00241d80 	call	241d8 <alt_release_fd>
    if (rval < 0)
   2384c:	e0bffe17 	ldw	r2,-8(fp)
   23850:	1000070e 	bge	r2,zero,23870 <close+0xa0>
    {
      ALT_ERRNO = -rval;
   23854:	00237940 	call	23794 <alt_get_errno>
   23858:	1007883a 	mov	r3,r2
   2385c:	e0bffe17 	ldw	r2,-8(fp)
   23860:	0085c83a 	sub	r2,zero,r2
   23864:	18800015 	stw	r2,0(r3)
      return -1;
   23868:	00bfffc4 	movi	r2,-1
   2386c:	00000706 	br	2388c <close+0xbc>
    }
    return 0;
   23870:	0005883a 	mov	r2,zero
   23874:	00000506 	br	2388c <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
   23878:	00237940 	call	23794 <alt_get_errno>
   2387c:	1007883a 	mov	r3,r2
   23880:	00801444 	movi	r2,81
   23884:	18800015 	stw	r2,0(r3)
    return -1;
   23888:	00bfffc4 	movi	r2,-1
  }
}
   2388c:	e037883a 	mov	sp,fp
   23890:	dfc00117 	ldw	ra,4(sp)
   23894:	df000017 	ldw	fp,0(sp)
   23898:	dec00204 	addi	sp,sp,8
   2389c:	f800283a 	ret

000238a0 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
   238a0:	defffe04 	addi	sp,sp,-8
   238a4:	df000115 	stw	fp,4(sp)
   238a8:	df000104 	addi	fp,sp,4
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
   238ac:	e03fff15 	stw	zero,-4(fp)
   238b0:	00000506 	br	238c8 <alt_dcache_flush_all+0x28>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
   238b4:	e0bfff17 	ldw	r2,-4(fp)
   238b8:	1000003b 	flushd	0(r2)
void alt_dcache_flush_all (void)
{
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
   238bc:	e0bfff17 	ldw	r2,-4(fp)
   238c0:	10800804 	addi	r2,r2,32
   238c4:	e0bfff15 	stw	r2,-4(fp)
   238c8:	e0bfff17 	ldw	r2,-4(fp)
   238cc:	10820030 	cmpltui	r2,r2,2048
   238d0:	103ff81e 	bne	r2,zero,238b4 <__alt_mem_epcs_flash_controller_0+0xfffe28b4>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
   238d4:	0001883a 	nop
   238d8:	e037883a 	mov	sp,fp
   238dc:	df000017 	ldw	fp,0(sp)
   238e0:	dec00104 	addi	sp,sp,4
   238e4:	f800283a 	ret

000238e8 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
   238e8:	defffc04 	addi	sp,sp,-16
   238ec:	df000315 	stw	fp,12(sp)
   238f0:	df000304 	addi	fp,sp,12
   238f4:	e13ffd15 	stw	r4,-12(fp)
   238f8:	e17ffe15 	stw	r5,-8(fp)
   238fc:	e1bfff15 	stw	r6,-4(fp)
  return len;
   23900:	e0bfff17 	ldw	r2,-4(fp)
}
   23904:	e037883a 	mov	sp,fp
   23908:	df000017 	ldw	fp,0(sp)
   2390c:	dec00104 	addi	sp,sp,4
   23910:	f800283a 	ret

00023914 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   23914:	defffe04 	addi	sp,sp,-8
   23918:	dfc00115 	stw	ra,4(sp)
   2391c:	df000015 	stw	fp,0(sp)
   23920:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   23924:	d0a00517 	ldw	r2,-32748(gp)
   23928:	10000326 	beq	r2,zero,23938 <alt_get_errno+0x24>
   2392c:	d0a00517 	ldw	r2,-32748(gp)
   23930:	103ee83a 	callr	r2
   23934:	00000106 	br	2393c <alt_get_errno+0x28>
   23938:	d0a5df04 	addi	r2,gp,-26756
}
   2393c:	e037883a 	mov	sp,fp
   23940:	dfc00117 	ldw	ra,4(sp)
   23944:	df000017 	ldw	fp,0(sp)
   23948:	dec00204 	addi	sp,sp,8
   2394c:	f800283a 	ret

00023950 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
   23950:	defffa04 	addi	sp,sp,-24
   23954:	dfc00515 	stw	ra,20(sp)
   23958:	df000415 	stw	fp,16(sp)
   2395c:	df000404 	addi	fp,sp,16
   23960:	e13ffe15 	stw	r4,-8(fp)
   23964:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
   23968:	e0bffe17 	ldw	r2,-8(fp)
   2396c:	10000326 	beq	r2,zero,2397c <alt_dev_llist_insert+0x2c>
   23970:	e0bffe17 	ldw	r2,-8(fp)
   23974:	10800217 	ldw	r2,8(r2)
   23978:	1000061e 	bne	r2,zero,23994 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
   2397c:	00239140 	call	23914 <alt_get_errno>
   23980:	1007883a 	mov	r3,r2
   23984:	00800584 	movi	r2,22
   23988:	18800015 	stw	r2,0(r3)
    return -EINVAL;
   2398c:	00bffa84 	movi	r2,-22
   23990:	00001306 	br	239e0 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
   23994:	e0bffe17 	ldw	r2,-8(fp)
   23998:	e0ffff17 	ldw	r3,-4(fp)
   2399c:	e0fffc15 	stw	r3,-16(fp)
   239a0:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   239a4:	e0bffd17 	ldw	r2,-12(fp)
   239a8:	e0fffc17 	ldw	r3,-16(fp)
   239ac:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   239b0:	e0bffc17 	ldw	r2,-16(fp)
   239b4:	10c00017 	ldw	r3,0(r2)
   239b8:	e0bffd17 	ldw	r2,-12(fp)
   239bc:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   239c0:	e0bffc17 	ldw	r2,-16(fp)
   239c4:	10800017 	ldw	r2,0(r2)
   239c8:	e0fffd17 	ldw	r3,-12(fp)
   239cc:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   239d0:	e0bffc17 	ldw	r2,-16(fp)
   239d4:	e0fffd17 	ldw	r3,-12(fp)
   239d8:	10c00015 	stw	r3,0(r2)

  return 0;  
   239dc:	0005883a 	mov	r2,zero
}
   239e0:	e037883a 	mov	sp,fp
   239e4:	dfc00117 	ldw	ra,4(sp)
   239e8:	df000017 	ldw	fp,0(sp)
   239ec:	dec00204 	addi	sp,sp,8
   239f0:	f800283a 	ret

000239f4 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
   239f4:	defffd04 	addi	sp,sp,-12
   239f8:	dfc00215 	stw	ra,8(sp)
   239fc:	df000115 	stw	fp,4(sp)
   23a00:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   23a04:	008000b4 	movhi	r2,2
   23a08:	1093b604 	addi	r2,r2,20184
   23a0c:	e0bfff15 	stw	r2,-4(fp)
   23a10:	00000606 	br	23a2c <_do_ctors+0x38>
        (*ctor) (); 
   23a14:	e0bfff17 	ldw	r2,-4(fp)
   23a18:	10800017 	ldw	r2,0(r2)
   23a1c:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   23a20:	e0bfff17 	ldw	r2,-4(fp)
   23a24:	10bfff04 	addi	r2,r2,-4
   23a28:	e0bfff15 	stw	r2,-4(fp)
   23a2c:	e0ffff17 	ldw	r3,-4(fp)
   23a30:	008000b4 	movhi	r2,2
   23a34:	1093b704 	addi	r2,r2,20188
   23a38:	18bff62e 	bgeu	r3,r2,23a14 <__alt_mem_epcs_flash_controller_0+0xfffe2a14>
        (*ctor) (); 
}
   23a3c:	0001883a 	nop
   23a40:	e037883a 	mov	sp,fp
   23a44:	dfc00117 	ldw	ra,4(sp)
   23a48:	df000017 	ldw	fp,0(sp)
   23a4c:	dec00204 	addi	sp,sp,8
   23a50:	f800283a 	ret

00023a54 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
   23a54:	defffd04 	addi	sp,sp,-12
   23a58:	dfc00215 	stw	ra,8(sp)
   23a5c:	df000115 	stw	fp,4(sp)
   23a60:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   23a64:	008000b4 	movhi	r2,2
   23a68:	1093b604 	addi	r2,r2,20184
   23a6c:	e0bfff15 	stw	r2,-4(fp)
   23a70:	00000606 	br	23a8c <_do_dtors+0x38>
        (*dtor) (); 
   23a74:	e0bfff17 	ldw	r2,-4(fp)
   23a78:	10800017 	ldw	r2,0(r2)
   23a7c:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   23a80:	e0bfff17 	ldw	r2,-4(fp)
   23a84:	10bfff04 	addi	r2,r2,-4
   23a88:	e0bfff15 	stw	r2,-4(fp)
   23a8c:	e0ffff17 	ldw	r3,-4(fp)
   23a90:	008000b4 	movhi	r2,2
   23a94:	1093b704 	addi	r2,r2,20188
   23a98:	18bff62e 	bgeu	r3,r2,23a74 <__alt_mem_epcs_flash_controller_0+0xfffe2a74>
        (*dtor) (); 
}
   23a9c:	0001883a 	nop
   23aa0:	e037883a 	mov	sp,fp
   23aa4:	dfc00117 	ldw	ra,4(sp)
   23aa8:	df000017 	ldw	fp,0(sp)
   23aac:	dec00204 	addi	sp,sp,8
   23ab0:	f800283a 	ret

00023ab4 <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
   23ab4:	defffc04 	addi	sp,sp,-16
   23ab8:	dfc00315 	stw	ra,12(sp)
   23abc:	df000215 	stw	fp,8(sp)
   23ac0:	df000204 	addi	fp,sp,8
   23ac4:	e13fff15 	stw	r4,-4(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
   23ac8:	d1600604 	addi	r5,gp,-32744
   23acc:	e13fff17 	ldw	r4,-4(fp)
   23ad0:	00246000 	call	24600 <alt_find_dev>
   23ad4:	e0bffe15 	stw	r2,-8(fp)

  if ((dev) && dev->open)
   23ad8:	e0bffe17 	ldw	r2,-8(fp)
   23adc:	10000926 	beq	r2,zero,23b04 <alt_flash_open_dev+0x50>
   23ae0:	e0bffe17 	ldw	r2,-8(fp)
   23ae4:	10800317 	ldw	r2,12(r2)
   23ae8:	10000626 	beq	r2,zero,23b04 <alt_flash_open_dev+0x50>
  {
    return dev->open(dev, name);
   23aec:	e0bffe17 	ldw	r2,-8(fp)
   23af0:	10800317 	ldw	r2,12(r2)
   23af4:	e17fff17 	ldw	r5,-4(fp)
   23af8:	e13ffe17 	ldw	r4,-8(fp)
   23afc:	103ee83a 	callr	r2
   23b00:	00000106 	br	23b08 <alt_flash_open_dev+0x54>
  }

  return dev;
   23b04:	e0bffe17 	ldw	r2,-8(fp)
}
   23b08:	e037883a 	mov	sp,fp
   23b0c:	dfc00117 	ldw	ra,4(sp)
   23b10:	df000017 	ldw	fp,0(sp)
   23b14:	dec00204 	addi	sp,sp,8
   23b18:	f800283a 	ret

00023b1c <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
   23b1c:	defffd04 	addi	sp,sp,-12
   23b20:	dfc00215 	stw	ra,8(sp)
   23b24:	df000115 	stw	fp,4(sp)
   23b28:	df000104 	addi	fp,sp,4
   23b2c:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
   23b30:	e0bfff17 	ldw	r2,-4(fp)
   23b34:	10000826 	beq	r2,zero,23b58 <alt_flash_close_dev+0x3c>
   23b38:	e0bfff17 	ldw	r2,-4(fp)
   23b3c:	10800417 	ldw	r2,16(r2)
   23b40:	10000526 	beq	r2,zero,23b58 <alt_flash_close_dev+0x3c>
  {
    fd->close(fd);
   23b44:	e0bfff17 	ldw	r2,-4(fp)
   23b48:	10800417 	ldw	r2,16(r2)
   23b4c:	e13fff17 	ldw	r4,-4(fp)
   23b50:	103ee83a 	callr	r2
  }
  return;
   23b54:	0001883a 	nop
   23b58:	0001883a 	nop
}
   23b5c:	e037883a 	mov	sp,fp
   23b60:	dfc00117 	ldw	ra,4(sp)
   23b64:	df000017 	ldw	fp,0(sp)
   23b68:	dec00204 	addi	sp,sp,8
   23b6c:	f800283a 	ret

00023b70 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
   23b70:	defffe04 	addi	sp,sp,-8
   23b74:	dfc00115 	stw	ra,4(sp)
   23b78:	df000015 	stw	fp,0(sp)
   23b7c:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
   23b80:	01440004 	movi	r5,4096
   23b84:	0009883a 	mov	r4,zero
   23b88:	002483c0 	call	2483c <alt_icache_flush>
#endif
}
   23b8c:	0001883a 	nop
   23b90:	e037883a 	mov	sp,fp
   23b94:	dfc00117 	ldw	ra,4(sp)
   23b98:	df000017 	ldw	fp,0(sp)
   23b9c:	dec00204 	addi	sp,sp,8
   23ba0:	f800283a 	ret

00023ba4 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
   23ba4:	defff904 	addi	sp,sp,-28
   23ba8:	dfc00615 	stw	ra,24(sp)
   23bac:	df000515 	stw	fp,20(sp)
   23bb0:	df000504 	addi	fp,sp,20
   23bb4:	e13ffc15 	stw	r4,-16(fp)
   23bb8:	e17ffd15 	stw	r5,-12(fp)
   23bbc:	e1bffe15 	stw	r6,-8(fp)
   23bc0:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
   23bc4:	e0800217 	ldw	r2,8(fp)
   23bc8:	d8800015 	stw	r2,0(sp)
   23bcc:	e1ffff17 	ldw	r7,-4(fp)
   23bd0:	e1bffe17 	ldw	r6,-8(fp)
   23bd4:	e17ffd17 	ldw	r5,-12(fp)
   23bd8:	e13ffc17 	ldw	r4,-16(fp)
   23bdc:	0023d540 	call	23d54 <alt_iic_isr_register>
}  
   23be0:	e037883a 	mov	sp,fp
   23be4:	dfc00117 	ldw	ra,4(sp)
   23be8:	df000017 	ldw	fp,0(sp)
   23bec:	dec00204 	addi	sp,sp,8
   23bf0:	f800283a 	ret

00023bf4 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
   23bf4:	defff904 	addi	sp,sp,-28
   23bf8:	df000615 	stw	fp,24(sp)
   23bfc:	df000604 	addi	fp,sp,24
   23c00:	e13ffe15 	stw	r4,-8(fp)
   23c04:	e17fff15 	stw	r5,-4(fp)
   23c08:	e0bfff17 	ldw	r2,-4(fp)
   23c0c:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   23c10:	0005303a 	rdctl	r2,status
   23c14:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   23c18:	e0fffb17 	ldw	r3,-20(fp)
   23c1c:	00bfff84 	movi	r2,-2
   23c20:	1884703a 	and	r2,r3,r2
   23c24:	1001703a 	wrctl	status,r2
  
  return context;
   23c28:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
   23c2c:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
   23c30:	00c00044 	movi	r3,1
   23c34:	e0bffa17 	ldw	r2,-24(fp)
   23c38:	1884983a 	sll	r2,r3,r2
   23c3c:	1007883a 	mov	r3,r2
   23c40:	d0a5db17 	ldw	r2,-26772(gp)
   23c44:	1884b03a 	or	r2,r3,r2
   23c48:	d0a5db15 	stw	r2,-26772(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
   23c4c:	d0a5db17 	ldw	r2,-26772(gp)
   23c50:	100170fa 	wrctl	ienable,r2
   23c54:	e0bffc17 	ldw	r2,-16(fp)
   23c58:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   23c5c:	e0bffd17 	ldw	r2,-12(fp)
   23c60:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
   23c64:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
   23c68:	0001883a 	nop
}
   23c6c:	e037883a 	mov	sp,fp
   23c70:	df000017 	ldw	fp,0(sp)
   23c74:	dec00104 	addi	sp,sp,4
   23c78:	f800283a 	ret

00023c7c <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
   23c7c:	defff904 	addi	sp,sp,-28
   23c80:	df000615 	stw	fp,24(sp)
   23c84:	df000604 	addi	fp,sp,24
   23c88:	e13ffe15 	stw	r4,-8(fp)
   23c8c:	e17fff15 	stw	r5,-4(fp)
   23c90:	e0bfff17 	ldw	r2,-4(fp)
   23c94:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   23c98:	0005303a 	rdctl	r2,status
   23c9c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   23ca0:	e0fffb17 	ldw	r3,-20(fp)
   23ca4:	00bfff84 	movi	r2,-2
   23ca8:	1884703a 	and	r2,r3,r2
   23cac:	1001703a 	wrctl	status,r2
  
  return context;
   23cb0:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
   23cb4:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
   23cb8:	00c00044 	movi	r3,1
   23cbc:	e0bffa17 	ldw	r2,-24(fp)
   23cc0:	1884983a 	sll	r2,r3,r2
   23cc4:	0084303a 	nor	r2,zero,r2
   23cc8:	1007883a 	mov	r3,r2
   23ccc:	d0a5db17 	ldw	r2,-26772(gp)
   23cd0:	1884703a 	and	r2,r3,r2
   23cd4:	d0a5db15 	stw	r2,-26772(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
   23cd8:	d0a5db17 	ldw	r2,-26772(gp)
   23cdc:	100170fa 	wrctl	ienable,r2
   23ce0:	e0bffc17 	ldw	r2,-16(fp)
   23ce4:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   23ce8:	e0bffd17 	ldw	r2,-12(fp)
   23cec:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
   23cf0:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
   23cf4:	0001883a 	nop
}
   23cf8:	e037883a 	mov	sp,fp
   23cfc:	df000017 	ldw	fp,0(sp)
   23d00:	dec00104 	addi	sp,sp,4
   23d04:	f800283a 	ret

00023d08 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
   23d08:	defffc04 	addi	sp,sp,-16
   23d0c:	df000315 	stw	fp,12(sp)
   23d10:	df000304 	addi	fp,sp,12
   23d14:	e13ffe15 	stw	r4,-8(fp)
   23d18:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
   23d1c:	000530fa 	rdctl	r2,ienable
   23d20:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
   23d24:	00c00044 	movi	r3,1
   23d28:	e0bfff17 	ldw	r2,-4(fp)
   23d2c:	1884983a 	sll	r2,r3,r2
   23d30:	1007883a 	mov	r3,r2
   23d34:	e0bffd17 	ldw	r2,-12(fp)
   23d38:	1884703a 	and	r2,r3,r2
   23d3c:	1004c03a 	cmpne	r2,r2,zero
   23d40:	10803fcc 	andi	r2,r2,255
}
   23d44:	e037883a 	mov	sp,fp
   23d48:	df000017 	ldw	fp,0(sp)
   23d4c:	dec00104 	addi	sp,sp,4
   23d50:	f800283a 	ret

00023d54 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
   23d54:	defff504 	addi	sp,sp,-44
   23d58:	dfc00a15 	stw	ra,40(sp)
   23d5c:	df000915 	stw	fp,36(sp)
   23d60:	df000904 	addi	fp,sp,36
   23d64:	e13ffc15 	stw	r4,-16(fp)
   23d68:	e17ffd15 	stw	r5,-12(fp)
   23d6c:	e1bffe15 	stw	r6,-8(fp)
   23d70:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
   23d74:	00bffa84 	movi	r2,-22
   23d78:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
   23d7c:	e0bffd17 	ldw	r2,-12(fp)
   23d80:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
   23d84:	e0bff817 	ldw	r2,-32(fp)
   23d88:	10800808 	cmpgei	r2,r2,32
   23d8c:	1000271e 	bne	r2,zero,23e2c <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   23d90:	0005303a 	rdctl	r2,status
   23d94:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   23d98:	e0fffb17 	ldw	r3,-20(fp)
   23d9c:	00bfff84 	movi	r2,-2
   23da0:	1884703a 	and	r2,r3,r2
   23da4:	1001703a 	wrctl	status,r2
  
  return context;
   23da8:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
   23dac:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
   23db0:	008000b4 	movhi	r2,2
   23db4:	109fab04 	addi	r2,r2,32428
   23db8:	e0fff817 	ldw	r3,-32(fp)
   23dbc:	180690fa 	slli	r3,r3,3
   23dc0:	10c5883a 	add	r2,r2,r3
   23dc4:	e0fffe17 	ldw	r3,-8(fp)
   23dc8:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
   23dcc:	008000b4 	movhi	r2,2
   23dd0:	109fab04 	addi	r2,r2,32428
   23dd4:	e0fff817 	ldw	r3,-32(fp)
   23dd8:	180690fa 	slli	r3,r3,3
   23ddc:	10c5883a 	add	r2,r2,r3
   23de0:	10800104 	addi	r2,r2,4
   23de4:	e0ffff17 	ldw	r3,-4(fp)
   23de8:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
   23dec:	e0bffe17 	ldw	r2,-8(fp)
   23df0:	10000526 	beq	r2,zero,23e08 <alt_iic_isr_register+0xb4>
   23df4:	e0bff817 	ldw	r2,-32(fp)
   23df8:	100b883a 	mov	r5,r2
   23dfc:	e13ffc17 	ldw	r4,-16(fp)
   23e00:	0023bf40 	call	23bf4 <alt_ic_irq_enable>
   23e04:	00000406 	br	23e18 <alt_iic_isr_register+0xc4>
   23e08:	e0bff817 	ldw	r2,-32(fp)
   23e0c:	100b883a 	mov	r5,r2
   23e10:	e13ffc17 	ldw	r4,-16(fp)
   23e14:	0023c7c0 	call	23c7c <alt_ic_irq_disable>
   23e18:	e0bff715 	stw	r2,-36(fp)
   23e1c:	e0bffa17 	ldw	r2,-24(fp)
   23e20:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   23e24:	e0bff917 	ldw	r2,-28(fp)
   23e28:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
   23e2c:	e0bff717 	ldw	r2,-36(fp)
}
   23e30:	e037883a 	mov	sp,fp
   23e34:	dfc00117 	ldw	ra,4(sp)
   23e38:	df000017 	ldw	fp,0(sp)
   23e3c:	dec00204 	addi	sp,sp,8
   23e40:	f800283a 	ret

00023e44 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
   23e44:	defff904 	addi	sp,sp,-28
   23e48:	dfc00615 	stw	ra,24(sp)
   23e4c:	df000515 	stw	fp,20(sp)
   23e50:	df000504 	addi	fp,sp,20
   23e54:	e13ffc15 	stw	r4,-16(fp)
   23e58:	e17ffd15 	stw	r5,-12(fp)
   23e5c:	e1bffe15 	stw	r6,-8(fp)
   23e60:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
   23e64:	e1bfff17 	ldw	r6,-4(fp)
   23e68:	e17ffe17 	ldw	r5,-8(fp)
   23e6c:	e13ffd17 	ldw	r4,-12(fp)
   23e70:	00240840 	call	24084 <open>
   23e74:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
   23e78:	e0bffb17 	ldw	r2,-20(fp)
   23e7c:	10001c16 	blt	r2,zero,23ef0 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
   23e80:	008000b4 	movhi	r2,2
   23e84:	10986204 	addi	r2,r2,24968
   23e88:	e0fffb17 	ldw	r3,-20(fp)
   23e8c:	18c00324 	muli	r3,r3,12
   23e90:	10c5883a 	add	r2,r2,r3
   23e94:	10c00017 	ldw	r3,0(r2)
   23e98:	e0bffc17 	ldw	r2,-16(fp)
   23e9c:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
   23ea0:	008000b4 	movhi	r2,2
   23ea4:	10986204 	addi	r2,r2,24968
   23ea8:	e0fffb17 	ldw	r3,-20(fp)
   23eac:	18c00324 	muli	r3,r3,12
   23eb0:	10c5883a 	add	r2,r2,r3
   23eb4:	10800104 	addi	r2,r2,4
   23eb8:	10c00017 	ldw	r3,0(r2)
   23ebc:	e0bffc17 	ldw	r2,-16(fp)
   23ec0:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
   23ec4:	008000b4 	movhi	r2,2
   23ec8:	10986204 	addi	r2,r2,24968
   23ecc:	e0fffb17 	ldw	r3,-20(fp)
   23ed0:	18c00324 	muli	r3,r3,12
   23ed4:	10c5883a 	add	r2,r2,r3
   23ed8:	10800204 	addi	r2,r2,8
   23edc:	10c00017 	ldw	r3,0(r2)
   23ee0:	e0bffc17 	ldw	r2,-16(fp)
   23ee4:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
   23ee8:	e13ffb17 	ldw	r4,-20(fp)
   23eec:	00241d80 	call	241d8 <alt_release_fd>
  }
} 
   23ef0:	0001883a 	nop
   23ef4:	e037883a 	mov	sp,fp
   23ef8:	dfc00117 	ldw	ra,4(sp)
   23efc:	df000017 	ldw	fp,0(sp)
   23f00:	dec00204 	addi	sp,sp,8
   23f04:	f800283a 	ret

00023f08 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
   23f08:	defffb04 	addi	sp,sp,-20
   23f0c:	dfc00415 	stw	ra,16(sp)
   23f10:	df000315 	stw	fp,12(sp)
   23f14:	df000304 	addi	fp,sp,12
   23f18:	e13ffd15 	stw	r4,-12(fp)
   23f1c:	e17ffe15 	stw	r5,-8(fp)
   23f20:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
   23f24:	01c07fc4 	movi	r7,511
   23f28:	01800044 	movi	r6,1
   23f2c:	e17ffd17 	ldw	r5,-12(fp)
   23f30:	010000b4 	movhi	r4,2
   23f34:	21186504 	addi	r4,r4,24980
   23f38:	0023e440 	call	23e44 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
   23f3c:	01c07fc4 	movi	r7,511
   23f40:	000d883a 	mov	r6,zero
   23f44:	e17ffe17 	ldw	r5,-8(fp)
   23f48:	010000b4 	movhi	r4,2
   23f4c:	21186204 	addi	r4,r4,24968
   23f50:	0023e440 	call	23e44 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
   23f54:	01c07fc4 	movi	r7,511
   23f58:	01800044 	movi	r6,1
   23f5c:	e17fff17 	ldw	r5,-4(fp)
   23f60:	010000b4 	movhi	r4,2
   23f64:	21186804 	addi	r4,r4,24992
   23f68:	0023e440 	call	23e44 <alt_open_fd>
}  
   23f6c:	0001883a 	nop
   23f70:	e037883a 	mov	sp,fp
   23f74:	dfc00117 	ldw	ra,4(sp)
   23f78:	df000017 	ldw	fp,0(sp)
   23f7c:	dec00204 	addi	sp,sp,8
   23f80:	f800283a 	ret

00023f84 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   23f84:	defffe04 	addi	sp,sp,-8
   23f88:	dfc00115 	stw	ra,4(sp)
   23f8c:	df000015 	stw	fp,0(sp)
   23f90:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   23f94:	d0a00517 	ldw	r2,-32748(gp)
   23f98:	10000326 	beq	r2,zero,23fa8 <alt_get_errno+0x24>
   23f9c:	d0a00517 	ldw	r2,-32748(gp)
   23fa0:	103ee83a 	callr	r2
   23fa4:	00000106 	br	23fac <alt_get_errno+0x28>
   23fa8:	d0a5df04 	addi	r2,gp,-26756
}
   23fac:	e037883a 	mov	sp,fp
   23fb0:	dfc00117 	ldw	ra,4(sp)
   23fb4:	df000017 	ldw	fp,0(sp)
   23fb8:	dec00204 	addi	sp,sp,8
   23fbc:	f800283a 	ret

00023fc0 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
   23fc0:	defffd04 	addi	sp,sp,-12
   23fc4:	df000215 	stw	fp,8(sp)
   23fc8:	df000204 	addi	fp,sp,8
   23fcc:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
   23fd0:	e0bfff17 	ldw	r2,-4(fp)
   23fd4:	10800217 	ldw	r2,8(r2)
   23fd8:	10d00034 	orhi	r3,r2,16384
   23fdc:	e0bfff17 	ldw	r2,-4(fp)
   23fe0:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   23fe4:	e03ffe15 	stw	zero,-8(fp)
   23fe8:	00001d06 	br	24060 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   23fec:	008000b4 	movhi	r2,2
   23ff0:	10986204 	addi	r2,r2,24968
   23ff4:	e0fffe17 	ldw	r3,-8(fp)
   23ff8:	18c00324 	muli	r3,r3,12
   23ffc:	10c5883a 	add	r2,r2,r3
   24000:	10c00017 	ldw	r3,0(r2)
   24004:	e0bfff17 	ldw	r2,-4(fp)
   24008:	10800017 	ldw	r2,0(r2)
   2400c:	1880111e 	bne	r3,r2,24054 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   24010:	008000b4 	movhi	r2,2
   24014:	10986204 	addi	r2,r2,24968
   24018:	e0fffe17 	ldw	r3,-8(fp)
   2401c:	18c00324 	muli	r3,r3,12
   24020:	10c5883a 	add	r2,r2,r3
   24024:	10800204 	addi	r2,r2,8
   24028:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   2402c:	1000090e 	bge	r2,zero,24054 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
   24030:	e0bffe17 	ldw	r2,-8(fp)
   24034:	10c00324 	muli	r3,r2,12
   24038:	008000b4 	movhi	r2,2
   2403c:	10986204 	addi	r2,r2,24968
   24040:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   24044:	e0bfff17 	ldw	r2,-4(fp)
   24048:	18800226 	beq	r3,r2,24054 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
   2404c:	00bffcc4 	movi	r2,-13
   24050:	00000806 	br	24074 <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   24054:	e0bffe17 	ldw	r2,-8(fp)
   24058:	10800044 	addi	r2,r2,1
   2405c:	e0bffe15 	stw	r2,-8(fp)
   24060:	d0a00417 	ldw	r2,-32752(gp)
   24064:	1007883a 	mov	r3,r2
   24068:	e0bffe17 	ldw	r2,-8(fp)
   2406c:	18bfdf2e 	bgeu	r3,r2,23fec <__alt_mem_epcs_flash_controller_0+0xfffe2fec>
    }
  }
  
  /* The device is not locked */
 
  return 0;
   24070:	0005883a 	mov	r2,zero
}
   24074:	e037883a 	mov	sp,fp
   24078:	df000017 	ldw	fp,0(sp)
   2407c:	dec00104 	addi	sp,sp,4
   24080:	f800283a 	ret

00024084 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
   24084:	defff604 	addi	sp,sp,-40
   24088:	dfc00915 	stw	ra,36(sp)
   2408c:	df000815 	stw	fp,32(sp)
   24090:	df000804 	addi	fp,sp,32
   24094:	e13ffd15 	stw	r4,-12(fp)
   24098:	e17ffe15 	stw	r5,-8(fp)
   2409c:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
   240a0:	00bfffc4 	movi	r2,-1
   240a4:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
   240a8:	00bffb44 	movi	r2,-19
   240ac:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
   240b0:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
   240b4:	d1600204 	addi	r5,gp,-32760
   240b8:	e13ffd17 	ldw	r4,-12(fp)
   240bc:	00246000 	call	24600 <alt_find_dev>
   240c0:	e0bff815 	stw	r2,-32(fp)
   240c4:	e0bff817 	ldw	r2,-32(fp)
   240c8:	1000051e 	bne	r2,zero,240e0 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
   240cc:	e13ffd17 	ldw	r4,-12(fp)
   240d0:	00246900 	call	24690 <alt_find_file>
   240d4:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
   240d8:	00800044 	movi	r2,1
   240dc:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
   240e0:	e0bff817 	ldw	r2,-32(fp)
   240e4:	10002926 	beq	r2,zero,2418c <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
   240e8:	e13ff817 	ldw	r4,-32(fp)
   240ec:	00247980 	call	24798 <alt_get_fd>
   240f0:	e0bff915 	stw	r2,-28(fp)
   240f4:	e0bff917 	ldw	r2,-28(fp)
   240f8:	1000030e 	bge	r2,zero,24108 <open+0x84>
    {
      status = index;
   240fc:	e0bff917 	ldw	r2,-28(fp)
   24100:	e0bffa15 	stw	r2,-24(fp)
   24104:	00002306 	br	24194 <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
   24108:	e0bff917 	ldw	r2,-28(fp)
   2410c:	10c00324 	muli	r3,r2,12
   24110:	008000b4 	movhi	r2,2
   24114:	10986204 	addi	r2,r2,24968
   24118:	1885883a 	add	r2,r3,r2
   2411c:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
   24120:	e0fffe17 	ldw	r3,-8(fp)
   24124:	00900034 	movhi	r2,16384
   24128:	10bfffc4 	addi	r2,r2,-1
   2412c:	1886703a 	and	r3,r3,r2
   24130:	e0bffc17 	ldw	r2,-16(fp)
   24134:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
   24138:	e0bffb17 	ldw	r2,-20(fp)
   2413c:	1000051e 	bne	r2,zero,24154 <open+0xd0>
   24140:	e13ffc17 	ldw	r4,-16(fp)
   24144:	0023fc00 	call	23fc0 <alt_file_locked>
   24148:	e0bffa15 	stw	r2,-24(fp)
   2414c:	e0bffa17 	ldw	r2,-24(fp)
   24150:	10001016 	blt	r2,zero,24194 <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
   24154:	e0bff817 	ldw	r2,-32(fp)
   24158:	10800317 	ldw	r2,12(r2)
   2415c:	10000826 	beq	r2,zero,24180 <open+0xfc>
   24160:	e0bff817 	ldw	r2,-32(fp)
   24164:	10800317 	ldw	r2,12(r2)
   24168:	e1ffff17 	ldw	r7,-4(fp)
   2416c:	e1bffe17 	ldw	r6,-8(fp)
   24170:	e17ffd17 	ldw	r5,-12(fp)
   24174:	e13ffc17 	ldw	r4,-16(fp)
   24178:	103ee83a 	callr	r2
   2417c:	00000106 	br	24184 <open+0x100>
   24180:	0005883a 	mov	r2,zero
   24184:	e0bffa15 	stw	r2,-24(fp)
   24188:	00000206 	br	24194 <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
   2418c:	00bffb44 	movi	r2,-19
   24190:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
   24194:	e0bffa17 	ldw	r2,-24(fp)
   24198:	1000090e 	bge	r2,zero,241c0 <open+0x13c>
  {
    alt_release_fd (index);  
   2419c:	e13ff917 	ldw	r4,-28(fp)
   241a0:	00241d80 	call	241d8 <alt_release_fd>
    ALT_ERRNO = -status;
   241a4:	0023f840 	call	23f84 <alt_get_errno>
   241a8:	1007883a 	mov	r3,r2
   241ac:	e0bffa17 	ldw	r2,-24(fp)
   241b0:	0085c83a 	sub	r2,zero,r2
   241b4:	18800015 	stw	r2,0(r3)
    return -1;
   241b8:	00bfffc4 	movi	r2,-1
   241bc:	00000106 	br	241c4 <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
   241c0:	e0bff917 	ldw	r2,-28(fp)
}
   241c4:	e037883a 	mov	sp,fp
   241c8:	dfc00117 	ldw	ra,4(sp)
   241cc:	df000017 	ldw	fp,0(sp)
   241d0:	dec00204 	addi	sp,sp,8
   241d4:	f800283a 	ret

000241d8 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
   241d8:	defffe04 	addi	sp,sp,-8
   241dc:	df000115 	stw	fp,4(sp)
   241e0:	df000104 	addi	fp,sp,4
   241e4:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
   241e8:	e0bfff17 	ldw	r2,-4(fp)
   241ec:	108000d0 	cmplti	r2,r2,3
   241f0:	10000d1e 	bne	r2,zero,24228 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
   241f4:	008000b4 	movhi	r2,2
   241f8:	10986204 	addi	r2,r2,24968
   241fc:	e0ffff17 	ldw	r3,-4(fp)
   24200:	18c00324 	muli	r3,r3,12
   24204:	10c5883a 	add	r2,r2,r3
   24208:	10800204 	addi	r2,r2,8
   2420c:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
   24210:	008000b4 	movhi	r2,2
   24214:	10986204 	addi	r2,r2,24968
   24218:	e0ffff17 	ldw	r3,-4(fp)
   2421c:	18c00324 	muli	r3,r3,12
   24220:	10c5883a 	add	r2,r2,r3
   24224:	10000015 	stw	zero,0(r2)
  }
}
   24228:	0001883a 	nop
   2422c:	e037883a 	mov	sp,fp
   24230:	df000017 	ldw	fp,0(sp)
   24234:	dec00104 	addi	sp,sp,4
   24238:	f800283a 	ret

0002423c <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
   2423c:	defffa04 	addi	sp,sp,-24
   24240:	df000515 	stw	fp,20(sp)
   24244:	df000504 	addi	fp,sp,20
   24248:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   2424c:	0005303a 	rdctl	r2,status
   24250:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   24254:	e0fffc17 	ldw	r3,-16(fp)
   24258:	00bfff84 	movi	r2,-2
   2425c:	1884703a 	and	r2,r3,r2
   24260:	1001703a 	wrctl	status,r2
  
  return context;
   24264:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
   24268:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
   2426c:	e0bfff17 	ldw	r2,-4(fp)
   24270:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
   24274:	e0bffd17 	ldw	r2,-12(fp)
   24278:	10800017 	ldw	r2,0(r2)
   2427c:	e0fffd17 	ldw	r3,-12(fp)
   24280:	18c00117 	ldw	r3,4(r3)
   24284:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
   24288:	e0bffd17 	ldw	r2,-12(fp)
   2428c:	10800117 	ldw	r2,4(r2)
   24290:	e0fffd17 	ldw	r3,-12(fp)
   24294:	18c00017 	ldw	r3,0(r3)
   24298:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
   2429c:	e0bffd17 	ldw	r2,-12(fp)
   242a0:	e0fffd17 	ldw	r3,-12(fp)
   242a4:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
   242a8:	e0bffd17 	ldw	r2,-12(fp)
   242ac:	e0fffd17 	ldw	r3,-12(fp)
   242b0:	10c00015 	stw	r3,0(r2)
   242b4:	e0bffb17 	ldw	r2,-20(fp)
   242b8:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   242bc:	e0bffe17 	ldw	r2,-8(fp)
   242c0:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
   242c4:	0001883a 	nop
   242c8:	e037883a 	mov	sp,fp
   242cc:	df000017 	ldw	fp,0(sp)
   242d0:	dec00104 	addi	sp,sp,4
   242d4:	f800283a 	ret

000242d8 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   242d8:	defffb04 	addi	sp,sp,-20
   242dc:	dfc00415 	stw	ra,16(sp)
   242e0:	df000315 	stw	fp,12(sp)
   242e4:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
   242e8:	d0a00917 	ldw	r2,-32732(gp)
   242ec:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   242f0:	d0a5dd17 	ldw	r2,-26764(gp)
   242f4:	10800044 	addi	r2,r2,1
   242f8:	d0a5dd15 	stw	r2,-26764(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   242fc:	00002e06 	br	243b8 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
   24300:	e0bffd17 	ldw	r2,-12(fp)
   24304:	10800017 	ldw	r2,0(r2)
   24308:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   2430c:	e0bffd17 	ldw	r2,-12(fp)
   24310:	10800403 	ldbu	r2,16(r2)
   24314:	10803fcc 	andi	r2,r2,255
   24318:	10000426 	beq	r2,zero,2432c <alt_tick+0x54>
   2431c:	d0a5dd17 	ldw	r2,-26764(gp)
   24320:	1000021e 	bne	r2,zero,2432c <alt_tick+0x54>
    {
      alarm->rollover = 0;
   24324:	e0bffd17 	ldw	r2,-12(fp)
   24328:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
   2432c:	e0bffd17 	ldw	r2,-12(fp)
   24330:	10800217 	ldw	r2,8(r2)
   24334:	d0e5dd17 	ldw	r3,-26764(gp)
   24338:	18801d36 	bltu	r3,r2,243b0 <alt_tick+0xd8>
   2433c:	e0bffd17 	ldw	r2,-12(fp)
   24340:	10800403 	ldbu	r2,16(r2)
   24344:	10803fcc 	andi	r2,r2,255
   24348:	1000191e 	bne	r2,zero,243b0 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
   2434c:	e0bffd17 	ldw	r2,-12(fp)
   24350:	10800317 	ldw	r2,12(r2)
   24354:	e0fffd17 	ldw	r3,-12(fp)
   24358:	18c00517 	ldw	r3,20(r3)
   2435c:	1809883a 	mov	r4,r3
   24360:	103ee83a 	callr	r2
   24364:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
   24368:	e0bfff17 	ldw	r2,-4(fp)
   2436c:	1000031e 	bne	r2,zero,2437c <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
   24370:	e13ffd17 	ldw	r4,-12(fp)
   24374:	002423c0 	call	2423c <alt_alarm_stop>
   24378:	00000d06 	br	243b0 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
   2437c:	e0bffd17 	ldw	r2,-12(fp)
   24380:	10c00217 	ldw	r3,8(r2)
   24384:	e0bfff17 	ldw	r2,-4(fp)
   24388:	1887883a 	add	r3,r3,r2
   2438c:	e0bffd17 	ldw	r2,-12(fp)
   24390:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   24394:	e0bffd17 	ldw	r2,-12(fp)
   24398:	10c00217 	ldw	r3,8(r2)
   2439c:	d0a5dd17 	ldw	r2,-26764(gp)
   243a0:	1880032e 	bgeu	r3,r2,243b0 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
   243a4:	e0bffd17 	ldw	r2,-12(fp)
   243a8:	00c00044 	movi	r3,1
   243ac:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
   243b0:	e0bffe17 	ldw	r2,-8(fp)
   243b4:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   243b8:	e0fffd17 	ldw	r3,-12(fp)
   243bc:	d0a00904 	addi	r2,gp,-32732
   243c0:	18bfcf1e 	bne	r3,r2,24300 <__alt_mem_epcs_flash_controller_0+0xfffe3300>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
   243c4:	0001883a 	nop
}
   243c8:	0001883a 	nop
   243cc:	e037883a 	mov	sp,fp
   243d0:	dfc00117 	ldw	ra,4(sp)
   243d4:	df000017 	ldw	fp,0(sp)
   243d8:	dec00204 	addi	sp,sp,8
   243dc:	f800283a 	ret

000243e0 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
   243e0:	deffff04 	addi	sp,sp,-4
   243e4:	df000015 	stw	fp,0(sp)
   243e8:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
   243ec:	000170fa 	wrctl	ienable,zero
}
   243f0:	0001883a 	nop
   243f4:	e037883a 	mov	sp,fp
   243f8:	df000017 	ldw	fp,0(sp)
   243fc:	dec00104 	addi	sp,sp,4
   24400:	f800283a 	ret

00024404 <alt_avalon_spi_command>:

int alt_avalon_spi_command(alt_u32 base, alt_u32 slave,
                           alt_u32 write_length, const alt_u8 * write_data,
                           alt_u32 read_length, alt_u8 * read_data,
                           alt_u32 flags)
{
   24404:	defff404 	addi	sp,sp,-48
   24408:	df000b15 	stw	fp,44(sp)
   2440c:	df000b04 	addi	fp,sp,44
   24410:	e13ffc15 	stw	r4,-16(fp)
   24414:	e17ffd15 	stw	r5,-12(fp)
   24418:	e1bffe15 	stw	r6,-8(fp)
   2441c:	e1ffff15 	stw	r7,-4(fp)
  const alt_u8 * write_end = write_data + write_length;
   24420:	e0ffff17 	ldw	r3,-4(fp)
   24424:	e0bffe17 	ldw	r2,-8(fp)
   24428:	1885883a 	add	r2,r3,r2
   2442c:	e0bff815 	stw	r2,-32(fp)
  alt_u8 * read_end = read_data + read_length;
   24430:	e0c00217 	ldw	r3,8(fp)
   24434:	e0800117 	ldw	r2,4(fp)
   24438:	1885883a 	add	r2,r3,r2
   2443c:	e0bff915 	stw	r2,-28(fp)

  alt_u32 write_zeros = read_length;
   24440:	e0800117 	ldw	r2,4(fp)
   24444:	e0bff515 	stw	r2,-44(fp)
  alt_u32 read_ignore = write_length;
   24448:	e0bffe17 	ldw	r2,-8(fp)
   2444c:	e0bff615 	stw	r2,-40(fp)

  /* We must not send more than two bytes to the target before it has
   * returned any as otherwise it will overflow. */
  /* Unfortunately the hardware does not seem to work with credits > 1,
   * leave it at 1 for now. */
  alt_32 credits = 1;
   24450:	00800044 	movi	r2,1
   24454:	e0bff715 	stw	r2,-36(fp)
  /* Warning: this function is not currently safe if called in a multi-threaded
   * environment, something above must perform locking to make it safe if more
   * than one thread intends to use it.
   */

  IOWR_ALTERA_AVALON_SPI_SLAVE_SEL(base, 1 << slave);
   24458:	e0bffc17 	ldw	r2,-16(fp)
   2445c:	10800504 	addi	r2,r2,20
   24460:	1009883a 	mov	r4,r2
   24464:	00c00044 	movi	r3,1
   24468:	e0bffd17 	ldw	r2,-12(fp)
   2446c:	1884983a 	sll	r2,r3,r2
   24470:	20800035 	stwio	r2,0(r4)
  
  /* Set the SSO bit (force chipselect) only if the toggle flag is not set */
  if ((flags & ALT_AVALON_SPI_COMMAND_TOGGLE_SS_N) == 0) {
   24474:	e0800317 	ldw	r2,12(fp)
   24478:	1080008c 	andi	r2,r2,2
   2447c:	1000051e 	bne	r2,zero,24494 <alt_avalon_spi_command+0x90>
    IOWR_ALTERA_AVALON_SPI_CONTROL(base, ALTERA_AVALON_SPI_CONTROL_SSO_MSK);
   24480:	e0bffc17 	ldw	r2,-16(fp)
   24484:	10800304 	addi	r2,r2,12
   24488:	1007883a 	mov	r3,r2
   2448c:	00810004 	movi	r2,1024
   24490:	18800035 	stwio	r2,0(r3)
  /*
   * Discard any stale data present in the RXDATA register, in case
   * previous communication was interrupted and stale data was left
   * behind.
   */
  IORD_ALTERA_AVALON_SPI_RXDATA(base);
   24494:	e0bffc17 	ldw	r2,-16(fp)
   24498:	10800037 	ldwio	r2,0(r2)
  for ( ; ; )
  {
    
    do
    {
      status = IORD_ALTERA_AVALON_SPI_STATUS(base);
   2449c:	e0bffc17 	ldw	r2,-16(fp)
   244a0:	10800204 	addi	r2,r2,8
   244a4:	10800037 	ldwio	r2,0(r2)
   244a8:	e0bffa15 	stw	r2,-24(fp)
    }
    while (((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0 || credits == 0) &&
   244ac:	e0bffa17 	ldw	r2,-24(fp)
   244b0:	1080100c 	andi	r2,r2,64
            (status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) == 0);
   244b4:	10000226 	beq	r2,zero,244c0 <alt_avalon_spi_command+0xbc>
    
    do
    {
      status = IORD_ALTERA_AVALON_SPI_STATUS(base);
    }
    while (((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0 || credits == 0) &&
   244b8:	e0bff717 	ldw	r2,-36(fp)
   244bc:	1000031e 	bne	r2,zero,244cc <alt_avalon_spi_command+0xc8>
            (status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) == 0);
   244c0:	e0bffa17 	ldw	r2,-24(fp)
   244c4:	1080200c 	andi	r2,r2,128
    
    do
    {
      status = IORD_ALTERA_AVALON_SPI_STATUS(base);
    }
    while (((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) == 0 || credits == 0) &&
   244c8:	103ff426 	beq	r2,zero,2449c <__alt_mem_epcs_flash_controller_0+0xfffe349c>
            (status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) == 0);

    if ((status & ALTERA_AVALON_SPI_STATUS_TRDY_MSK) != 0 && credits > 0)
   244cc:	e0bffa17 	ldw	r2,-24(fp)
   244d0:	1080100c 	andi	r2,r2,64
   244d4:	10001e26 	beq	r2,zero,24550 <alt_avalon_spi_command+0x14c>
   244d8:	e0bff717 	ldw	r2,-36(fp)
   244dc:	00801c0e 	bge	zero,r2,24550 <alt_avalon_spi_command+0x14c>
    {
      credits--;
   244e0:	e0bff717 	ldw	r2,-36(fp)
   244e4:	10bfffc4 	addi	r2,r2,-1
   244e8:	e0bff715 	stw	r2,-36(fp)

      if (write_data < write_end)
   244ec:	e0ffff17 	ldw	r3,-4(fp)
   244f0:	e0bff817 	ldw	r2,-32(fp)
   244f4:	18800a2e 	bgeu	r3,r2,24520 <alt_avalon_spi_command+0x11c>
        IOWR_ALTERA_AVALON_SPI_TXDATA(base, *write_data++);
   244f8:	e0bffc17 	ldw	r2,-16(fp)
   244fc:	10800104 	addi	r2,r2,4
   24500:	1009883a 	mov	r4,r2
   24504:	e0bfff17 	ldw	r2,-4(fp)
   24508:	10c00044 	addi	r3,r2,1
   2450c:	e0ffff15 	stw	r3,-4(fp)
   24510:	10800003 	ldbu	r2,0(r2)
   24514:	10803fcc 	andi	r2,r2,255
   24518:	20800035 	stwio	r2,0(r4)
   2451c:	00000c06 	br	24550 <alt_avalon_spi_command+0x14c>
      else if (write_zeros > 0)
   24520:	e0bff517 	ldw	r2,-44(fp)
   24524:	10000826 	beq	r2,zero,24548 <alt_avalon_spi_command+0x144>
      {
        write_zeros--;
   24528:	e0bff517 	ldw	r2,-44(fp)
   2452c:	10bfffc4 	addi	r2,r2,-1
   24530:	e0bff515 	stw	r2,-44(fp)
        IOWR_ALTERA_AVALON_SPI_TXDATA(base, 0);
   24534:	e0bffc17 	ldw	r2,-16(fp)
   24538:	10800104 	addi	r2,r2,4
   2453c:	0007883a 	mov	r3,zero
   24540:	10c00035 	stwio	r3,0(r2)
   24544:	00000206 	br	24550 <alt_avalon_spi_command+0x14c>
      }
      else
        credits = -1024;
   24548:	00bf0004 	movi	r2,-1024
   2454c:	e0bff715 	stw	r2,-36(fp)
    };

    if ((status & ALTERA_AVALON_SPI_STATUS_RRDY_MSK) != 0)
   24550:	e0bffa17 	ldw	r2,-24(fp)
   24554:	1080200c 	andi	r2,r2,128
   24558:	103fd026 	beq	r2,zero,2449c <__alt_mem_epcs_flash_controller_0+0xfffe349c>
    {
      alt_u32 rxdata = IORD_ALTERA_AVALON_SPI_RXDATA(base);
   2455c:	e0bffc17 	ldw	r2,-16(fp)
   24560:	10800037 	ldwio	r2,0(r2)
   24564:	e0bffb15 	stw	r2,-20(fp)

      if (read_ignore > 0)
   24568:	e0bff617 	ldw	r2,-40(fp)
   2456c:	10000426 	beq	r2,zero,24580 <alt_avalon_spi_command+0x17c>
        read_ignore--;
   24570:	e0bff617 	ldw	r2,-40(fp)
   24574:	10bfffc4 	addi	r2,r2,-1
   24578:	e0bff615 	stw	r2,-40(fp)
   2457c:	00000506 	br	24594 <alt_avalon_spi_command+0x190>
      else
        *read_data++ = (alt_u8)rxdata;
   24580:	e0800217 	ldw	r2,8(fp)
   24584:	10c00044 	addi	r3,r2,1
   24588:	e0c00215 	stw	r3,8(fp)
   2458c:	e0fffb17 	ldw	r3,-20(fp)
   24590:	10c00005 	stb	r3,0(r2)
      credits++;
   24594:	e0bff717 	ldw	r2,-36(fp)
   24598:	10800044 	addi	r2,r2,1
   2459c:	e0bff715 	stw	r2,-36(fp)

      if (read_ignore == 0 && read_data == read_end)
   245a0:	e0bff617 	ldw	r2,-40(fp)
   245a4:	103fbd1e 	bne	r2,zero,2449c <__alt_mem_epcs_flash_controller_0+0xfffe349c>
   245a8:	e0c00217 	ldw	r3,8(fp)
   245ac:	e0bff917 	ldw	r2,-28(fp)
   245b0:	18bfba1e 	bne	r3,r2,2449c <__alt_mem_epcs_flash_controller_0+0xfffe349c>
  }

  /* Wait until the interface has finished transmitting */
  do
  {
    status = IORD_ALTERA_AVALON_SPI_STATUS(base);
   245b4:	e0bffc17 	ldw	r2,-16(fp)
   245b8:	10800204 	addi	r2,r2,8
   245bc:	10800037 	ldwio	r2,0(r2)
   245c0:	e0bffa15 	stw	r2,-24(fp)
  }
  while ((status & ALTERA_AVALON_SPI_STATUS_TMT_MSK) == 0);
   245c4:	e0bffa17 	ldw	r2,-24(fp)
   245c8:	1080080c 	andi	r2,r2,32
   245cc:	103ff926 	beq	r2,zero,245b4 <__alt_mem_epcs_flash_controller_0+0xfffe35b4>

  /* Clear SSO (release chipselect) unless the caller is going to
   * keep using this chip
   */
  if ((flags & ALT_AVALON_SPI_COMMAND_MERGE) == 0)
   245d0:	e0800317 	ldw	r2,12(fp)
   245d4:	1080004c 	andi	r2,r2,1
   245d8:	1000041e 	bne	r2,zero,245ec <alt_avalon_spi_command+0x1e8>
    IOWR_ALTERA_AVALON_SPI_CONTROL(base, 0);
   245dc:	e0bffc17 	ldw	r2,-16(fp)
   245e0:	10800304 	addi	r2,r2,12
   245e4:	0007883a 	mov	r3,zero
   245e8:	10c00035 	stwio	r3,0(r2)

  return read_length;
   245ec:	e0800117 	ldw	r2,4(fp)
}
   245f0:	e037883a 	mov	sp,fp
   245f4:	df000017 	ldw	fp,0(sp)
   245f8:	dec00104 	addi	sp,sp,4
   245fc:	f800283a 	ret

00024600 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
   24600:	defffa04 	addi	sp,sp,-24
   24604:	dfc00515 	stw	ra,20(sp)
   24608:	df000415 	stw	fp,16(sp)
   2460c:	df000404 	addi	fp,sp,16
   24610:	e13ffe15 	stw	r4,-8(fp)
   24614:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
   24618:	e0bfff17 	ldw	r2,-4(fp)
   2461c:	10800017 	ldw	r2,0(r2)
   24620:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
   24624:	e13ffe17 	ldw	r4,-8(fp)
   24628:	0024b780 	call	24b78 <strlen>
   2462c:	10800044 	addi	r2,r2,1
   24630:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   24634:	00000d06 	br	2466c <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
   24638:	e0bffc17 	ldw	r2,-16(fp)
   2463c:	10800217 	ldw	r2,8(r2)
   24640:	e0fffd17 	ldw	r3,-12(fp)
   24644:	180d883a 	mov	r6,r3
   24648:	e17ffe17 	ldw	r5,-8(fp)
   2464c:	1009883a 	mov	r4,r2
   24650:	00249b40 	call	249b4 <memcmp>
   24654:	1000021e 	bne	r2,zero,24660 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
   24658:	e0bffc17 	ldw	r2,-16(fp)
   2465c:	00000706 	br	2467c <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
   24660:	e0bffc17 	ldw	r2,-16(fp)
   24664:	10800017 	ldw	r2,0(r2)
   24668:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   2466c:	e0fffc17 	ldw	r3,-16(fp)
   24670:	e0bfff17 	ldw	r2,-4(fp)
   24674:	18bff01e 	bne	r3,r2,24638 <__alt_mem_epcs_flash_controller_0+0xfffe3638>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
   24678:	0005883a 	mov	r2,zero
}
   2467c:	e037883a 	mov	sp,fp
   24680:	dfc00117 	ldw	ra,4(sp)
   24684:	df000017 	ldw	fp,0(sp)
   24688:	dec00204 	addi	sp,sp,8
   2468c:	f800283a 	ret

00024690 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
   24690:	defffb04 	addi	sp,sp,-20
   24694:	dfc00415 	stw	ra,16(sp)
   24698:	df000315 	stw	fp,12(sp)
   2469c:	df000304 	addi	fp,sp,12
   246a0:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
   246a4:	d0a00017 	ldw	r2,-32768(gp)
   246a8:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   246ac:	00003106 	br	24774 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
   246b0:	e0bffd17 	ldw	r2,-12(fp)
   246b4:	10800217 	ldw	r2,8(r2)
   246b8:	1009883a 	mov	r4,r2
   246bc:	0024b780 	call	24b78 <strlen>
   246c0:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
   246c4:	e0bffd17 	ldw	r2,-12(fp)
   246c8:	10c00217 	ldw	r3,8(r2)
   246cc:	e0bffe17 	ldw	r2,-8(fp)
   246d0:	10bfffc4 	addi	r2,r2,-1
   246d4:	1885883a 	add	r2,r3,r2
   246d8:	10800003 	ldbu	r2,0(r2)
   246dc:	10803fcc 	andi	r2,r2,255
   246e0:	1080201c 	xori	r2,r2,128
   246e4:	10bfe004 	addi	r2,r2,-128
   246e8:	10800bd8 	cmpnei	r2,r2,47
   246ec:	1000031e 	bne	r2,zero,246fc <alt_find_file+0x6c>
    {
      len -= 1;
   246f0:	e0bffe17 	ldw	r2,-8(fp)
   246f4:	10bfffc4 	addi	r2,r2,-1
   246f8:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   246fc:	e0bffe17 	ldw	r2,-8(fp)
   24700:	e0ffff17 	ldw	r3,-4(fp)
   24704:	1885883a 	add	r2,r3,r2
   24708:	10800003 	ldbu	r2,0(r2)
   2470c:	10803fcc 	andi	r2,r2,255
   24710:	1080201c 	xori	r2,r2,128
   24714:	10bfe004 	addi	r2,r2,-128
   24718:	10800be0 	cmpeqi	r2,r2,47
   2471c:	1000081e 	bne	r2,zero,24740 <alt_find_file+0xb0>
   24720:	e0bffe17 	ldw	r2,-8(fp)
   24724:	e0ffff17 	ldw	r3,-4(fp)
   24728:	1885883a 	add	r2,r3,r2
   2472c:	10800003 	ldbu	r2,0(r2)
   24730:	10803fcc 	andi	r2,r2,255
   24734:	1080201c 	xori	r2,r2,128
   24738:	10bfe004 	addi	r2,r2,-128
   2473c:	10000a1e 	bne	r2,zero,24768 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
   24740:	e0bffd17 	ldw	r2,-12(fp)
   24744:	10800217 	ldw	r2,8(r2)
   24748:	e0fffe17 	ldw	r3,-8(fp)
   2474c:	180d883a 	mov	r6,r3
   24750:	e17fff17 	ldw	r5,-4(fp)
   24754:	1009883a 	mov	r4,r2
   24758:	00249b40 	call	249b4 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   2475c:	1000021e 	bne	r2,zero,24768 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
   24760:	e0bffd17 	ldw	r2,-12(fp)
   24764:	00000706 	br	24784 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
   24768:	e0bffd17 	ldw	r2,-12(fp)
   2476c:	10800017 	ldw	r2,0(r2)
   24770:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   24774:	e0fffd17 	ldw	r3,-12(fp)
   24778:	d0a00004 	addi	r2,gp,-32768
   2477c:	18bfcc1e 	bne	r3,r2,246b0 <__alt_mem_epcs_flash_controller_0+0xfffe36b0>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
   24780:	0005883a 	mov	r2,zero
}
   24784:	e037883a 	mov	sp,fp
   24788:	dfc00117 	ldw	ra,4(sp)
   2478c:	df000017 	ldw	fp,0(sp)
   24790:	dec00204 	addi	sp,sp,8
   24794:	f800283a 	ret

00024798 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
   24798:	defffc04 	addi	sp,sp,-16
   2479c:	df000315 	stw	fp,12(sp)
   247a0:	df000304 	addi	fp,sp,12
   247a4:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
   247a8:	00bffa04 	movi	r2,-24
   247ac:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   247b0:	e03ffd15 	stw	zero,-12(fp)
   247b4:	00001906 	br	2481c <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
   247b8:	008000b4 	movhi	r2,2
   247bc:	10986204 	addi	r2,r2,24968
   247c0:	e0fffd17 	ldw	r3,-12(fp)
   247c4:	18c00324 	muli	r3,r3,12
   247c8:	10c5883a 	add	r2,r2,r3
   247cc:	10800017 	ldw	r2,0(r2)
   247d0:	10000f1e 	bne	r2,zero,24810 <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
   247d4:	008000b4 	movhi	r2,2
   247d8:	10986204 	addi	r2,r2,24968
   247dc:	e0fffd17 	ldw	r3,-12(fp)
   247e0:	18c00324 	muli	r3,r3,12
   247e4:	10c5883a 	add	r2,r2,r3
   247e8:	e0ffff17 	ldw	r3,-4(fp)
   247ec:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
   247f0:	d0e00417 	ldw	r3,-32752(gp)
   247f4:	e0bffd17 	ldw	r2,-12(fp)
   247f8:	1880020e 	bge	r3,r2,24804 <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
   247fc:	e0bffd17 	ldw	r2,-12(fp)
   24800:	d0a00415 	stw	r2,-32752(gp)
      }
      rc = i;
   24804:	e0bffd17 	ldw	r2,-12(fp)
   24808:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
   2480c:	00000606 	br	24828 <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   24810:	e0bffd17 	ldw	r2,-12(fp)
   24814:	10800044 	addi	r2,r2,1
   24818:	e0bffd15 	stw	r2,-12(fp)
   2481c:	e0bffd17 	ldw	r2,-12(fp)
   24820:	10800810 	cmplti	r2,r2,32
   24824:	103fe41e 	bne	r2,zero,247b8 <__alt_mem_epcs_flash_controller_0+0xfffe37b8>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
   24828:	e0bffe17 	ldw	r2,-8(fp)
}
   2482c:	e037883a 	mov	sp,fp
   24830:	df000017 	ldw	fp,0(sp)
   24834:	dec00104 	addi	sp,sp,4
   24838:	f800283a 	ret

0002483c <alt_icache_flush>:
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
{
   2483c:	defffb04 	addi	sp,sp,-20
   24840:	df000415 	stw	fp,16(sp)
   24844:	df000404 	addi	fp,sp,16
   24848:	e13ffe15 	stw	r4,-8(fp)
   2484c:	e17fff15 	stw	r5,-4(fp)

  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
   24850:	e0bfff17 	ldw	r2,-4(fp)
   24854:	10840070 	cmpltui	r2,r2,4097
   24858:	1000021e 	bne	r2,zero,24864 <alt_icache_flush+0x28>
  {
    len = NIOS2_ICACHE_SIZE;
   2485c:	00840004 	movi	r2,4096
   24860:	e0bfff15 	stw	r2,-4(fp)
  }

  end = ((char*) start) + len;
   24864:	e0fffe17 	ldw	r3,-8(fp)
   24868:	e0bfff17 	ldw	r2,-4(fp)
   2486c:	1885883a 	add	r2,r3,r2
   24870:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
   24874:	e0bffe17 	ldw	r2,-8(fp)
   24878:	e0bffc15 	stw	r2,-16(fp)
   2487c:	00000506 	br	24894 <alt_icache_flush+0x58>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
   24880:	e0bffc17 	ldw	r2,-16(fp)
   24884:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
   24888:	e0bffc17 	ldw	r2,-16(fp)
   2488c:	10800804 	addi	r2,r2,32
   24890:	e0bffc15 	stw	r2,-16(fp)
   24894:	e0fffc17 	ldw	r3,-16(fp)
   24898:	e0bffd17 	ldw	r2,-12(fp)
   2489c:	18bff836 	bltu	r3,r2,24880 <__alt_mem_epcs_flash_controller_0+0xfffe3880>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
   248a0:	e0bffe17 	ldw	r2,-8(fp)
   248a4:	108007cc 	andi	r2,r2,31
   248a8:	10000226 	beq	r2,zero,248b4 <alt_icache_flush+0x78>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
   248ac:	e0bffc17 	ldw	r2,-16(fp)
   248b0:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
   248b4:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
   248b8:	0001883a 	nop
   248bc:	e037883a 	mov	sp,fp
   248c0:	df000017 	ldw	fp,0(sp)
   248c4:	dec00104 	addi	sp,sp,4
   248c8:	f800283a 	ret

000248cc <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
   248cc:	defffe04 	addi	sp,sp,-8
   248d0:	df000115 	stw	fp,4(sp)
   248d4:	df000104 	addi	fp,sp,4
   248d8:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
   248dc:	e0bfff17 	ldw	r2,-4(fp)
   248e0:	10bffe84 	addi	r2,r2,-6
   248e4:	10c00428 	cmpgeui	r3,r2,16
   248e8:	18001a1e 	bne	r3,zero,24954 <alt_exception_cause_generated_bad_addr+0x88>
   248ec:	100690ba 	slli	r3,r2,2
   248f0:	008000b4 	movhi	r2,2
   248f4:	10924104 	addi	r2,r2,18692
   248f8:	1885883a 	add	r2,r3,r2
   248fc:	10800017 	ldw	r2,0(r2)
   24900:	1000683a 	jmp	r2
   24904:	00024944 	movi	zero,2341
   24908:	00024944 	movi	zero,2341
   2490c:	00024954 	movui	zero,2341
   24910:	00024954 	movui	zero,2341
   24914:	00024954 	movui	zero,2341
   24918:	00024944 	movi	zero,2341
   2491c:	0002494c 	andi	zero,zero,2341
   24920:	00024954 	movui	zero,2341
   24924:	00024944 	movi	zero,2341
   24928:	00024944 	movi	zero,2341
   2492c:	00024954 	movui	zero,2341
   24930:	00024944 	movi	zero,2341
   24934:	0002494c 	andi	zero,zero,2341
   24938:	00024954 	movui	zero,2341
   2493c:	00024954 	movui	zero,2341
   24940:	00024944 	movi	zero,2341
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
   24944:	00800044 	movi	r2,1
   24948:	00000306 	br	24958 <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
   2494c:	0005883a 	mov	r2,zero
   24950:	00000106 	br	24958 <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
   24954:	0005883a 	mov	r2,zero
  }
}
   24958:	e037883a 	mov	sp,fp
   2495c:	df000017 	ldw	fp,0(sp)
   24960:	dec00104 	addi	sp,sp,4
   24964:	f800283a 	ret

00024968 <atexit>:
   24968:	200b883a 	mov	r5,r4
   2496c:	000f883a 	mov	r7,zero
   24970:	000d883a 	mov	r6,zero
   24974:	0009883a 	mov	r4,zero
   24978:	0024c101 	jmpi	24c10 <__register_exitproc>

0002497c <exit>:
   2497c:	defffe04 	addi	sp,sp,-8
   24980:	000b883a 	mov	r5,zero
   24984:	dc000015 	stw	r16,0(sp)
   24988:	dfc00115 	stw	ra,4(sp)
   2498c:	2021883a 	mov	r16,r4
   24990:	0024d280 	call	24d28 <__call_exitprocs>
   24994:	008000b4 	movhi	r2,2
   24998:	1099d604 	addi	r2,r2,26456
   2499c:	11000017 	ldw	r4,0(r2)
   249a0:	20800f17 	ldw	r2,60(r4)
   249a4:	10000126 	beq	r2,zero,249ac <exit+0x30>
   249a8:	103ee83a 	callr	r2
   249ac:	8009883a 	mov	r4,r16
   249b0:	0024ea80 	call	24ea8 <_exit>

000249b4 <memcmp>:
   249b4:	01c000c4 	movi	r7,3
   249b8:	3980192e 	bgeu	r7,r6,24a20 <memcmp+0x6c>
   249bc:	2144b03a 	or	r2,r4,r5
   249c0:	11c4703a 	and	r2,r2,r7
   249c4:	10000f26 	beq	r2,zero,24a04 <memcmp+0x50>
   249c8:	20800003 	ldbu	r2,0(r4)
   249cc:	28c00003 	ldbu	r3,0(r5)
   249d0:	10c0151e 	bne	r2,r3,24a28 <memcmp+0x74>
   249d4:	31bfff84 	addi	r6,r6,-2
   249d8:	01ffffc4 	movi	r7,-1
   249dc:	00000406 	br	249f0 <memcmp+0x3c>
   249e0:	20800003 	ldbu	r2,0(r4)
   249e4:	28c00003 	ldbu	r3,0(r5)
   249e8:	31bfffc4 	addi	r6,r6,-1
   249ec:	10c00e1e 	bne	r2,r3,24a28 <memcmp+0x74>
   249f0:	21000044 	addi	r4,r4,1
   249f4:	29400044 	addi	r5,r5,1
   249f8:	31fff91e 	bne	r6,r7,249e0 <__alt_mem_epcs_flash_controller_0+0xfffe39e0>
   249fc:	0005883a 	mov	r2,zero
   24a00:	f800283a 	ret
   24a04:	20c00017 	ldw	r3,0(r4)
   24a08:	28800017 	ldw	r2,0(r5)
   24a0c:	18bfee1e 	bne	r3,r2,249c8 <__alt_mem_epcs_flash_controller_0+0xfffe39c8>
   24a10:	31bfff04 	addi	r6,r6,-4
   24a14:	21000104 	addi	r4,r4,4
   24a18:	29400104 	addi	r5,r5,4
   24a1c:	39bff936 	bltu	r7,r6,24a04 <__alt_mem_epcs_flash_controller_0+0xfffe3a04>
   24a20:	303fe91e 	bne	r6,zero,249c8 <__alt_mem_epcs_flash_controller_0+0xfffe39c8>
   24a24:	003ff506 	br	249fc <__alt_mem_epcs_flash_controller_0+0xfffe39fc>
   24a28:	10c5c83a 	sub	r2,r2,r3
   24a2c:	f800283a 	ret

00024a30 <memcpy>:
   24a30:	defffd04 	addi	sp,sp,-12
   24a34:	dfc00215 	stw	ra,8(sp)
   24a38:	dc400115 	stw	r17,4(sp)
   24a3c:	dc000015 	stw	r16,0(sp)
   24a40:	00c003c4 	movi	r3,15
   24a44:	2005883a 	mov	r2,r4
   24a48:	1980452e 	bgeu	r3,r6,24b60 <memcpy+0x130>
   24a4c:	2906b03a 	or	r3,r5,r4
   24a50:	18c000cc 	andi	r3,r3,3
   24a54:	1800441e 	bne	r3,zero,24b68 <memcpy+0x138>
   24a58:	347ffc04 	addi	r17,r6,-16
   24a5c:	8822d13a 	srli	r17,r17,4
   24a60:	28c00104 	addi	r3,r5,4
   24a64:	23400104 	addi	r13,r4,4
   24a68:	8820913a 	slli	r16,r17,4
   24a6c:	2b000204 	addi	r12,r5,8
   24a70:	22c00204 	addi	r11,r4,8
   24a74:	84000504 	addi	r16,r16,20
   24a78:	2a800304 	addi	r10,r5,12
   24a7c:	22400304 	addi	r9,r4,12
   24a80:	2c21883a 	add	r16,r5,r16
   24a84:	2811883a 	mov	r8,r5
   24a88:	200f883a 	mov	r7,r4
   24a8c:	41000017 	ldw	r4,0(r8)
   24a90:	1fc00017 	ldw	ra,0(r3)
   24a94:	63c00017 	ldw	r15,0(r12)
   24a98:	39000015 	stw	r4,0(r7)
   24a9c:	53800017 	ldw	r14,0(r10)
   24aa0:	6fc00015 	stw	ra,0(r13)
   24aa4:	5bc00015 	stw	r15,0(r11)
   24aa8:	4b800015 	stw	r14,0(r9)
   24aac:	18c00404 	addi	r3,r3,16
   24ab0:	39c00404 	addi	r7,r7,16
   24ab4:	42000404 	addi	r8,r8,16
   24ab8:	6b400404 	addi	r13,r13,16
   24abc:	63000404 	addi	r12,r12,16
   24ac0:	5ac00404 	addi	r11,r11,16
   24ac4:	52800404 	addi	r10,r10,16
   24ac8:	4a400404 	addi	r9,r9,16
   24acc:	1c3fef1e 	bne	r3,r16,24a8c <__alt_mem_epcs_flash_controller_0+0xfffe3a8c>
   24ad0:	89c00044 	addi	r7,r17,1
   24ad4:	380e913a 	slli	r7,r7,4
   24ad8:	310003cc 	andi	r4,r6,15
   24adc:	02c000c4 	movi	r11,3
   24ae0:	11c7883a 	add	r3,r2,r7
   24ae4:	29cb883a 	add	r5,r5,r7
   24ae8:	5900212e 	bgeu	r11,r4,24b70 <memcpy+0x140>
   24aec:	1813883a 	mov	r9,r3
   24af0:	2811883a 	mov	r8,r5
   24af4:	200f883a 	mov	r7,r4
   24af8:	42800017 	ldw	r10,0(r8)
   24afc:	4a400104 	addi	r9,r9,4
   24b00:	39ffff04 	addi	r7,r7,-4
   24b04:	4abfff15 	stw	r10,-4(r9)
   24b08:	42000104 	addi	r8,r8,4
   24b0c:	59fffa36 	bltu	r11,r7,24af8 <__alt_mem_epcs_flash_controller_0+0xfffe3af8>
   24b10:	213fff04 	addi	r4,r4,-4
   24b14:	2008d0ba 	srli	r4,r4,2
   24b18:	318000cc 	andi	r6,r6,3
   24b1c:	21000044 	addi	r4,r4,1
   24b20:	2109883a 	add	r4,r4,r4
   24b24:	2109883a 	add	r4,r4,r4
   24b28:	1907883a 	add	r3,r3,r4
   24b2c:	290b883a 	add	r5,r5,r4
   24b30:	30000626 	beq	r6,zero,24b4c <memcpy+0x11c>
   24b34:	198d883a 	add	r6,r3,r6
   24b38:	29c00003 	ldbu	r7,0(r5)
   24b3c:	18c00044 	addi	r3,r3,1
   24b40:	29400044 	addi	r5,r5,1
   24b44:	19ffffc5 	stb	r7,-1(r3)
   24b48:	19bffb1e 	bne	r3,r6,24b38 <__alt_mem_epcs_flash_controller_0+0xfffe3b38>
   24b4c:	dfc00217 	ldw	ra,8(sp)
   24b50:	dc400117 	ldw	r17,4(sp)
   24b54:	dc000017 	ldw	r16,0(sp)
   24b58:	dec00304 	addi	sp,sp,12
   24b5c:	f800283a 	ret
   24b60:	2007883a 	mov	r3,r4
   24b64:	003ff206 	br	24b30 <__alt_mem_epcs_flash_controller_0+0xfffe3b30>
   24b68:	2007883a 	mov	r3,r4
   24b6c:	003ff106 	br	24b34 <__alt_mem_epcs_flash_controller_0+0xfffe3b34>
   24b70:	200d883a 	mov	r6,r4
   24b74:	003fee06 	br	24b30 <__alt_mem_epcs_flash_controller_0+0xfffe3b30>

00024b78 <strlen>:
   24b78:	208000cc 	andi	r2,r4,3
   24b7c:	10002026 	beq	r2,zero,24c00 <strlen+0x88>
   24b80:	20800007 	ldb	r2,0(r4)
   24b84:	10002026 	beq	r2,zero,24c08 <strlen+0x90>
   24b88:	2005883a 	mov	r2,r4
   24b8c:	00000206 	br	24b98 <strlen+0x20>
   24b90:	10c00007 	ldb	r3,0(r2)
   24b94:	18001826 	beq	r3,zero,24bf8 <strlen+0x80>
   24b98:	10800044 	addi	r2,r2,1
   24b9c:	10c000cc 	andi	r3,r2,3
   24ba0:	183ffb1e 	bne	r3,zero,24b90 <__alt_mem_epcs_flash_controller_0+0xfffe3b90>
   24ba4:	10c00017 	ldw	r3,0(r2)
   24ba8:	01ffbff4 	movhi	r7,65279
   24bac:	39ffbfc4 	addi	r7,r7,-257
   24bb0:	00ca303a 	nor	r5,zero,r3
   24bb4:	01a02074 	movhi	r6,32897
   24bb8:	19c7883a 	add	r3,r3,r7
   24bbc:	31a02004 	addi	r6,r6,-32640
   24bc0:	1946703a 	and	r3,r3,r5
   24bc4:	1986703a 	and	r3,r3,r6
   24bc8:	1800091e 	bne	r3,zero,24bf0 <strlen+0x78>
   24bcc:	10800104 	addi	r2,r2,4
   24bd0:	10c00017 	ldw	r3,0(r2)
   24bd4:	19cb883a 	add	r5,r3,r7
   24bd8:	00c6303a 	nor	r3,zero,r3
   24bdc:	28c6703a 	and	r3,r5,r3
   24be0:	1986703a 	and	r3,r3,r6
   24be4:	183ff926 	beq	r3,zero,24bcc <__alt_mem_epcs_flash_controller_0+0xfffe3bcc>
   24be8:	00000106 	br	24bf0 <strlen+0x78>
   24bec:	10800044 	addi	r2,r2,1
   24bf0:	10c00007 	ldb	r3,0(r2)
   24bf4:	183ffd1e 	bne	r3,zero,24bec <__alt_mem_epcs_flash_controller_0+0xfffe3bec>
   24bf8:	1105c83a 	sub	r2,r2,r4
   24bfc:	f800283a 	ret
   24c00:	2005883a 	mov	r2,r4
   24c04:	003fe706 	br	24ba4 <__alt_mem_epcs_flash_controller_0+0xfffe3ba4>
   24c08:	0005883a 	mov	r2,zero
   24c0c:	f800283a 	ret

00024c10 <__register_exitproc>:
   24c10:	defffa04 	addi	sp,sp,-24
   24c14:	dc000315 	stw	r16,12(sp)
   24c18:	040000b4 	movhi	r16,2
   24c1c:	8419d604 	addi	r16,r16,26456
   24c20:	80c00017 	ldw	r3,0(r16)
   24c24:	dc400415 	stw	r17,16(sp)
   24c28:	dfc00515 	stw	ra,20(sp)
   24c2c:	18805217 	ldw	r2,328(r3)
   24c30:	2023883a 	mov	r17,r4
   24c34:	10003726 	beq	r2,zero,24d14 <__register_exitproc+0x104>
   24c38:	10c00117 	ldw	r3,4(r2)
   24c3c:	010007c4 	movi	r4,31
   24c40:	20c00e16 	blt	r4,r3,24c7c <__register_exitproc+0x6c>
   24c44:	1a000044 	addi	r8,r3,1
   24c48:	8800221e 	bne	r17,zero,24cd4 <__register_exitproc+0xc4>
   24c4c:	18c00084 	addi	r3,r3,2
   24c50:	18c7883a 	add	r3,r3,r3
   24c54:	18c7883a 	add	r3,r3,r3
   24c58:	12000115 	stw	r8,4(r2)
   24c5c:	10c7883a 	add	r3,r2,r3
   24c60:	19400015 	stw	r5,0(r3)
   24c64:	0005883a 	mov	r2,zero
   24c68:	dfc00517 	ldw	ra,20(sp)
   24c6c:	dc400417 	ldw	r17,16(sp)
   24c70:	dc000317 	ldw	r16,12(sp)
   24c74:	dec00604 	addi	sp,sp,24
   24c78:	f800283a 	ret
   24c7c:	00800034 	movhi	r2,0
   24c80:	10800004 	addi	r2,r2,0
   24c84:	10002626 	beq	r2,zero,24d20 <__register_exitproc+0x110>
   24c88:	01006404 	movi	r4,400
   24c8c:	d9400015 	stw	r5,0(sp)
   24c90:	d9800115 	stw	r6,4(sp)
   24c94:	d9c00215 	stw	r7,8(sp)
   24c98:	00000000 	call	0 <__alt_mem_onchip_memory2_0-0x20000>
   24c9c:	d9400017 	ldw	r5,0(sp)
   24ca0:	d9800117 	ldw	r6,4(sp)
   24ca4:	d9c00217 	ldw	r7,8(sp)
   24ca8:	10001d26 	beq	r2,zero,24d20 <__register_exitproc+0x110>
   24cac:	81000017 	ldw	r4,0(r16)
   24cb0:	10000115 	stw	zero,4(r2)
   24cb4:	02000044 	movi	r8,1
   24cb8:	22405217 	ldw	r9,328(r4)
   24cbc:	0007883a 	mov	r3,zero
   24cc0:	12400015 	stw	r9,0(r2)
   24cc4:	20805215 	stw	r2,328(r4)
   24cc8:	10006215 	stw	zero,392(r2)
   24ccc:	10006315 	stw	zero,396(r2)
   24cd0:	883fde26 	beq	r17,zero,24c4c <__alt_mem_epcs_flash_controller_0+0xfffe3c4c>
   24cd4:	18c9883a 	add	r4,r3,r3
   24cd8:	2109883a 	add	r4,r4,r4
   24cdc:	1109883a 	add	r4,r2,r4
   24ce0:	21802215 	stw	r6,136(r4)
   24ce4:	01800044 	movi	r6,1
   24ce8:	12406217 	ldw	r9,392(r2)
   24cec:	30cc983a 	sll	r6,r6,r3
   24cf0:	4992b03a 	or	r9,r9,r6
   24cf4:	12406215 	stw	r9,392(r2)
   24cf8:	21c04215 	stw	r7,264(r4)
   24cfc:	01000084 	movi	r4,2
   24d00:	893fd21e 	bne	r17,r4,24c4c <__alt_mem_epcs_flash_controller_0+0xfffe3c4c>
   24d04:	11006317 	ldw	r4,396(r2)
   24d08:	218cb03a 	or	r6,r4,r6
   24d0c:	11806315 	stw	r6,396(r2)
   24d10:	003fce06 	br	24c4c <__alt_mem_epcs_flash_controller_0+0xfffe3c4c>
   24d14:	18805304 	addi	r2,r3,332
   24d18:	18805215 	stw	r2,328(r3)
   24d1c:	003fc606 	br	24c38 <__alt_mem_epcs_flash_controller_0+0xfffe3c38>
   24d20:	00bfffc4 	movi	r2,-1
   24d24:	003fd006 	br	24c68 <__alt_mem_epcs_flash_controller_0+0xfffe3c68>

00024d28 <__call_exitprocs>:
   24d28:	defff504 	addi	sp,sp,-44
   24d2c:	df000915 	stw	fp,36(sp)
   24d30:	dd400615 	stw	r21,24(sp)
   24d34:	dc800315 	stw	r18,12(sp)
   24d38:	dfc00a15 	stw	ra,40(sp)
   24d3c:	ddc00815 	stw	r23,32(sp)
   24d40:	dd800715 	stw	r22,28(sp)
   24d44:	dd000515 	stw	r20,20(sp)
   24d48:	dcc00415 	stw	r19,16(sp)
   24d4c:	dc400215 	stw	r17,8(sp)
   24d50:	dc000115 	stw	r16,4(sp)
   24d54:	d9000015 	stw	r4,0(sp)
   24d58:	2839883a 	mov	fp,r5
   24d5c:	04800044 	movi	r18,1
   24d60:	057fffc4 	movi	r21,-1
   24d64:	008000b4 	movhi	r2,2
   24d68:	1099d604 	addi	r2,r2,26456
   24d6c:	12000017 	ldw	r8,0(r2)
   24d70:	45005217 	ldw	r20,328(r8)
   24d74:	44c05204 	addi	r19,r8,328
   24d78:	a0001c26 	beq	r20,zero,24dec <__call_exitprocs+0xc4>
   24d7c:	a0800117 	ldw	r2,4(r20)
   24d80:	15ffffc4 	addi	r23,r2,-1
   24d84:	b8000d16 	blt	r23,zero,24dbc <__call_exitprocs+0x94>
   24d88:	14000044 	addi	r16,r2,1
   24d8c:	8421883a 	add	r16,r16,r16
   24d90:	8421883a 	add	r16,r16,r16
   24d94:	84402004 	addi	r17,r16,128
   24d98:	a463883a 	add	r17,r20,r17
   24d9c:	a421883a 	add	r16,r20,r16
   24da0:	e0001e26 	beq	fp,zero,24e1c <__call_exitprocs+0xf4>
   24da4:	80804017 	ldw	r2,256(r16)
   24da8:	e0801c26 	beq	fp,r2,24e1c <__call_exitprocs+0xf4>
   24dac:	bdffffc4 	addi	r23,r23,-1
   24db0:	843fff04 	addi	r16,r16,-4
   24db4:	8c7fff04 	addi	r17,r17,-4
   24db8:	bd7ff91e 	bne	r23,r21,24da0 <__alt_mem_epcs_flash_controller_0+0xfffe3da0>
   24dbc:	00800034 	movhi	r2,0
   24dc0:	10800004 	addi	r2,r2,0
   24dc4:	10000926 	beq	r2,zero,24dec <__call_exitprocs+0xc4>
   24dc8:	a0800117 	ldw	r2,4(r20)
   24dcc:	1000301e 	bne	r2,zero,24e90 <__call_exitprocs+0x168>
   24dd0:	a0800017 	ldw	r2,0(r20)
   24dd4:	10003226 	beq	r2,zero,24ea0 <__call_exitprocs+0x178>
   24dd8:	a009883a 	mov	r4,r20
   24ddc:	98800015 	stw	r2,0(r19)
   24de0:	00000000 	call	0 <__alt_mem_onchip_memory2_0-0x20000>
   24de4:	9d000017 	ldw	r20,0(r19)
   24de8:	a03fe41e 	bne	r20,zero,24d7c <__alt_mem_epcs_flash_controller_0+0xfffe3d7c>
   24dec:	dfc00a17 	ldw	ra,40(sp)
   24df0:	df000917 	ldw	fp,36(sp)
   24df4:	ddc00817 	ldw	r23,32(sp)
   24df8:	dd800717 	ldw	r22,28(sp)
   24dfc:	dd400617 	ldw	r21,24(sp)
   24e00:	dd000517 	ldw	r20,20(sp)
   24e04:	dcc00417 	ldw	r19,16(sp)
   24e08:	dc800317 	ldw	r18,12(sp)
   24e0c:	dc400217 	ldw	r17,8(sp)
   24e10:	dc000117 	ldw	r16,4(sp)
   24e14:	dec00b04 	addi	sp,sp,44
   24e18:	f800283a 	ret
   24e1c:	a0800117 	ldw	r2,4(r20)
   24e20:	80c00017 	ldw	r3,0(r16)
   24e24:	10bfffc4 	addi	r2,r2,-1
   24e28:	15c01426 	beq	r2,r23,24e7c <__call_exitprocs+0x154>
   24e2c:	80000015 	stw	zero,0(r16)
   24e30:	183fde26 	beq	r3,zero,24dac <__alt_mem_epcs_flash_controller_0+0xfffe3dac>
   24e34:	95c8983a 	sll	r4,r18,r23
   24e38:	a0806217 	ldw	r2,392(r20)
   24e3c:	a5800117 	ldw	r22,4(r20)
   24e40:	2084703a 	and	r2,r4,r2
   24e44:	10000b26 	beq	r2,zero,24e74 <__call_exitprocs+0x14c>
   24e48:	a0806317 	ldw	r2,396(r20)
   24e4c:	2088703a 	and	r4,r4,r2
   24e50:	20000c1e 	bne	r4,zero,24e84 <__call_exitprocs+0x15c>
   24e54:	89400017 	ldw	r5,0(r17)
   24e58:	d9000017 	ldw	r4,0(sp)
   24e5c:	183ee83a 	callr	r3
   24e60:	a0800117 	ldw	r2,4(r20)
   24e64:	15bfbf1e 	bne	r2,r22,24d64 <__alt_mem_epcs_flash_controller_0+0xfffe3d64>
   24e68:	98800017 	ldw	r2,0(r19)
   24e6c:	153fcf26 	beq	r2,r20,24dac <__alt_mem_epcs_flash_controller_0+0xfffe3dac>
   24e70:	003fbc06 	br	24d64 <__alt_mem_epcs_flash_controller_0+0xfffe3d64>
   24e74:	183ee83a 	callr	r3
   24e78:	003ff906 	br	24e60 <__alt_mem_epcs_flash_controller_0+0xfffe3e60>
   24e7c:	a5c00115 	stw	r23,4(r20)
   24e80:	003feb06 	br	24e30 <__alt_mem_epcs_flash_controller_0+0xfffe3e30>
   24e84:	89000017 	ldw	r4,0(r17)
   24e88:	183ee83a 	callr	r3
   24e8c:	003ff406 	br	24e60 <__alt_mem_epcs_flash_controller_0+0xfffe3e60>
   24e90:	a0800017 	ldw	r2,0(r20)
   24e94:	a027883a 	mov	r19,r20
   24e98:	1029883a 	mov	r20,r2
   24e9c:	003fb606 	br	24d78 <__alt_mem_epcs_flash_controller_0+0xfffe3d78>
   24ea0:	0005883a 	mov	r2,zero
   24ea4:	003ffb06 	br	24e94 <__alt_mem_epcs_flash_controller_0+0xfffe3e94>

00024ea8 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
   24ea8:	defffd04 	addi	sp,sp,-12
   24eac:	df000215 	stw	fp,8(sp)
   24eb0:	df000204 	addi	fp,sp,8
   24eb4:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
   24eb8:	0001883a 	nop
   24ebc:	e0bfff17 	ldw	r2,-4(fp)
   24ec0:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
   24ec4:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
   24ec8:	10000226 	beq	r2,zero,24ed4 <_exit+0x2c>
    ALT_SIM_FAIL();
   24ecc:	002af070 	cmpltui	zero,zero,43969
   24ed0:	00000106 	br	24ed8 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
   24ed4:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
   24ed8:	003fff06 	br	24ed8 <__alt_mem_epcs_flash_controller_0+0xfffe3ed8>
