 # ğŸš€ RISC-V Out-of-Order Pipeline Interface Definition (v2.0)

## 1. Uop Structures (Pipeline Flow)

è¿™é‡Œå®šä¹‰äº†æŒ‡ä»¤/å¾®æ“ä½œåœ¨æµæ°´çº¿å„çº§æµåŠ¨æ—¶æºå¸¦çš„æ•°æ®åŒ…ç»“æ„ã€‚

| ç»“æ„ä½“ (Struct) | æµæ°´çº¿é˜¶æ®µ (Stage) | å­—æ®µ (Field) | ä½å®½ (Width) | è¯´æ˜ (Description) |
| :--- | :--- | :--- | :--- | :--- |
| **`DecRenUop`** | **IDU â†’ Rename** | `type` | Enum | è¯‘ç æŒ‡ä»¤ç±»å‹ |
| | | `pc` | 32 bits | ç¨‹åºè®¡æ•°å™¨ |
| | | `imm` | 32 bits | æ‰©å±•åçš„ç«‹å³æ•° |
| | | `csr_idx` | 12 bits | CSR å¯„å­˜å™¨ç´¢å¼• |
| | | `func3` / `func7` | 3 / 7 bits | **è¾…åŠ©åŠŸèƒ½ç ** (ç”¨äº ALU æ§åˆ¶) |
| | | `dest_areg` | 6 bits | ç›®æ ‡æ¶æ„å¯„å­˜å™¨ (rd) |
| | | `src1_areg` / `src2_areg` | 6 bits | æºæ¶æ„å¯„å­˜å™¨ (rs1, rs2) |
| | | `tag` | 4 bits | åˆ†æ”¯é¢„æµ‹ Tag |
| | | `uop_num` | 2 bits | Uop æ•°é‡ |
| | | `*_en` | 1 bit | å¯„å­˜å™¨è¯»å†™ä½¿èƒ½ |
| | | `src1_is_pc` | 1 bit | **æ“ä½œæ•°1é€‰æ‹©ä¿¡å·** (PC vs Reg) |
| | | `src2_is_imm` | 1 bit | **æ“ä½œæ•°2é€‰æ‹©ä¿¡å·** (Imm vs Reg) |
| | | `*_inst` | 1 bit | å¼‚å¸¸æ ‡è®° (Illegal, PageFault) |
| **`RenDisUop`** | **Rename â†’ Dispatch** | `pc` | 32 bits | ç¨‹åºè®¡æ•°å™¨ |
| | | `base` | Struct | **åŒ…å« `DecRenUop` æ‰€æœ‰å­—æ®µ** (å« func/sel) |
| | | `dest_preg` | 7 bits | ç›®æ ‡ç‰©ç†å¯„å­˜å™¨ |
| | | `src1_preg` / `src2_preg` | 7 bits | æºç‰©ç†å¯„å­˜å™¨ |
| | | `old_dest_preg` | 7 bits | æ—§ç‰©ç†å¯„å­˜å™¨ |
| | | `src1_busy` / `src2_busy` | 1 bit | æºæ“ä½œæ•° Busy çŠ¶æ€ |
| **`DisIssUop`** | **Dispatch â†’ Issue** | `pc` | 32 bits | ç¨‹åºè®¡æ•°å™¨ |
| | | `op` | Enum | å¾®æ“ä½œç±»å‹ (UopType) |
| | | `imm` | 32 bits | ç«‹å³æ•° |
| | | `dest_preg` | 7 bits | ç›®æ ‡ç‰©ç†å¯„å­˜å™¨ |
| | | `src1_preg` / `src2_preg` | 7 bits | æºç‰©ç†å¯„å­˜å™¨ |
| | | `rob_idx` | 7 bits | ROB æ¡ç›®ç´¢å¼• |
| | | `stq_idx` | 4 bits | Store Queue ç´¢å¼• |
| | | `csr_idx` | 12 bits | CSR ç´¢å¼• |
| | | `tag` | 4 bits | Branch Tag |
| | | `func3` / `func7` | 3 / 7 bits | **è¾…åŠ©åŠŸèƒ½ç ** (Explicitly Passed) |
| | | `src1_is_pc` / `src2_is_imm`| 1 bit | **æ“ä½œæ•°é€‰æ‹©ä¿¡å·** (Explicitly Passed) |
| | | `src*_busy` | 1 bit | å¿™çŠ¶æ€ä½ |
| **`IssExeUop`** | **Issue â†’ Execute** | `pc` | 32 bits | ç¨‹åºè®¡æ•°å™¨ |
| | | `op` | Enum | å…·ä½“å¾®æ“ä½œç  |
| | | `imm` | 32 bits | ç«‹å³æ•° |
| | | `dest_preg` | 7 bits | å†™å›ç›®æ ‡ |
| | | `rob_idx` | 7 bits | ROB ç´¢å¼• |
| | | `csr_idx` | 12 bits | CSR ç´¢å¼• |
| | | `tag` | 4 bits | Branch Tag |
| | | `func3` / `func7` | 3 / 7 bits | **è¾…åŠ©åŠŸèƒ½ç ** (ä¼ é€’ç»™ ALU) |
| | | `src1_is_pc` | 1 bit | **Src1 Mux é€‰æ‹©** (ä¼ é€’ç»™ ALU) |
| | | `src2_is_imm` | 1 bit | **Src2 Mux é€‰æ‹©** (ä¼ é€’ç»™ ALU) |
| | | `illegal_inst` | 1 bit | å¼‚å¸¸é€ä¼  |
| **`ExeWbUop`** | **Execute â†’ Writeback**| `op` | Enum | å¾®æ“ä½œç  |
| | | `result` | 32 bits | æ‰§è¡Œç»“æœ / è®¿å­˜åœ°å€ |
| | | `dest_preg` | 7 bits | å†™å›ç›®æ ‡ç‰©ç†å¯„å­˜å™¨ |
| | | `rob_idx` | 7 bits | ROB å®Œæˆé€šçŸ¥ |
| | | `tag` | 4 bits | Branch Tag |
| | | `page_fault_*` | 1 bit | è®¿å­˜å¼‚å¸¸ |
| **`RobUop`** | **ROB Entry** | `type` | Enum | æŒ‡ä»¤ç±»å‹ |
| | | `pc`, `instruction` | 32 bits | è°ƒè¯•ä¸æ¢å¤ |
| | | `dest_preg` / `old_dest_preg`| 7 bits | ç‰©ç†å¯„å­˜å™¨ç®¡ç† |
| | | `dest_areg` | 6 bits | æ¶æ„å¯„å­˜å™¨æ¢å¤ |
| | | `tag` | 4 bits | Branch Tag |
| | | `pc_next`, `br_taken` | 32/1 bit | åˆ†æ”¯æ›´æ–° |
| | | `mispred` | 1 bit | è¯¯é¢„æµ‹æ ‡è®° |
| | | `uop_num` / `cplt_num` | 2 bits | Uop å®Œæˆè®¡æ•° |

---

## 2. Module Interface Definitions (Top-Level Ports)

æ¨¡å—é—´çš„ç‰©ç†æ¥å£å®šä¹‰ã€‚

| æ¨¡å—æ¥å£ (Interface) | ç«¯å£æ–¹å‘ (Dir) | ä¿¡å·å (Signal) | æ•°æ®åŒ…/è¯´æ˜ (Payload) |
| :--- | :--- | :--- | :--- |
| **`IduIO`** | Input | `from_front` | `inst` [32], `valid` |
| (Fetch & Decode) | Input | `from_ren` | `ready` |
| | Input | `from_back` | `flush`, `mispred`, `br_tag` |
| | Output | `to_ren` | **`DecRenUop`** |
| | Output | `to_back` | `br_mask`, `br_tag`, `mispred` |
| **`RenIO`** | Input | `from_dec` | `DecRenUop` |
| (Rename) | Input | `from_rob` | `commit_areg` [6], `commit_preg` [7] |
| | Input | `from_back` | `wake_preg` [7] |
| | Output | `to_dis` | **`RenDisUop`** |
| **`DispatchIO`** | Input | `from_ren` | `RenDisUop` |
| (Dispatch) | Input | `from_iss` | `ready_num` (Credits) |
| | Input | `from_rob` | `full`, `ready` |
| | Output | `to_rob` | **`RobUop`** |
| | Output | `to_iss` | **`DisIssUop`** |
| **`IssueIO`** | Input | `from_dis` | `DisIssUop` |
| (Issue Queue) | Output | `to_exe` | **`IssExeUop`** |
| | Output | `awake_bus` | `wake_preg` [7] |
| **`ExuIO`** | Input | `from_iss` | `IssExeUop` + **`src_data` [32]** |
| (Execution) | Output | `to_back` | **`ExeWbUop`** |
| **`RobIO`** | Input | `from_dis` | `RobUop` |
| (Reorder Buffer) | Input | `from_exe` | `ExeWbUop` |
| | Output | `to_ren` | Commit Info |
| | Output | `to_all` | `flush` |