INFO-FLOW: Workspace G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1 opened at Thu Jan 25 13:08:06 +0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: D:/tool/vitis/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/tool/vitis/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 3.302 sec.
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.117 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.463 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 3.57 sec.
Execute   set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
Execute     create_platform xc7z020clg484-1 -board  
Execute     source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.111 sec.
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.152 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.254 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.062 seconds; current allocated memory: 678.453 MB.
INFO: [HLS 200-10] Analyzing design file 'pool_core.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling pool_core.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/tool/vitis/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang pool_core.cpp -foptimization-record-file=G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/pool_core.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/tool/vitis/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot -I D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/pool_core.pp.0.cpp {-hls-platform-db-name=D:/tool/vitis/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/pool_core.cpp.clang.out.log 2> G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/pool_core.cpp.clang.err.log 
Command       ap_eval done; 0.298 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top Pool -name=Pool 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/tool/vitis/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/pool_core.pp.0.cpp {-hls-platform-db-name=D:/tool/vitis/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/clang.out.log 2> G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.79 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/pool_core.pp.0.cpp std=gnu++14 -target fpga  -directive=G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/tool/vitis/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/.systemc_flag -fix-errors G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/pool_core.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.977 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/pool_core.pp.0.cpp std=gnu++14 -target fpga  -directive=G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/tool/vitis/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/all.directive.json -fix-errors G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/pool_core.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.137 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/pool_core.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec D:/tool/vitis/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/pool_core.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.703 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/pool_core.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr D:/tool/vitis/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/pool_core.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/pool_core.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/pool_core.pp.0.cpp.clang-tidy.loop-label.out.log 2> G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/pool_core.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.347 sec.
Execute         source D:/tool/vitis/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.406 sec.
Execute       ap_eval exec -ignorestderr D:/tool/vitis/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/pool_core.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/pool_core.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/pool_core.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/pool_core.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.843 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/tool/vitis/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/pool_core.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/pool_core.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot -I D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/pool_core.bc {-hls-platform-db-name=D:/tool/vitis/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/pool_core.pp.0.cpp.clang.out.log 2> G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/pool_core.pp.0.cpp.clang.err.log 
Command       ap_eval done; 1.35 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.71 seconds; current allocated memory: 679.770 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.0.bc -args  "G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/pool_core.g.bc"  
Execute         ap_eval exec -ignorestderr D:/tool/vitis/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/pool_core.g.bc -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.0.bc > G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command         ap_eval done; 0.119 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.122 sec.
Execute       run_link_or_opt -opt -out G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.1.lower.bc -args G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr D:/tool/vitis/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.1.lower.bc > G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 0.315 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.317 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.2.m1.bc -args G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/tool/vitis/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc D:/tool/vitis/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr D:/tool/vitis/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/tool/vitis/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc D:/tool/vitis/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.2.m1.bc > G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 3.578 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.58 sec.
Execute       run_link_or_opt -opt -out G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Pool -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr D:/tool/vitis/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Pool -reflow-float-conversion -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.3.fpc.bc > G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.989 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.992 sec.
Execute       run_link_or_opt -out G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.4.m2.bc -args G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/tool/vitis/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr D:/tool/vitis/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/tool/vitis/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.4.m2.bc > G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.263 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.265 sec.
Execute       run_link_or_opt -opt -out G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Pool 
Execute         ap_eval exec -ignorestderr D:/tool/vitis/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Pool -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.5.gdce.bc > G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr D:/tool/vitis/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=Pool -mllvm -hls-db-dir -mllvm G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=D:/tool/vitis/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 1.366 sec.
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base(int)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<8, false>::div operator/<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1513:337)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<16, false>(int, ap_int_base<16, false> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:520)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<16, false>(ap_int_base<16, false> const&) const' into 'bool operator<<16, false>(int, ap_int_base<16, false> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<2, false>(ap_int_base<2, false> const&, int)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<2, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<2, false>(ap_int_base<2, false> const&, int)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<8, false>(int, ap_int_base<8, false> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:520)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator<<8, false>(ap_int_base<8, false> const&) const' into 'bool operator<<8, false>(int, ap_int_base<8, false> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1788:558)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi40ELb1EEC2EDq40_i' into 'ap_int_base<40, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi40ELb1EEC2EDq40_i' into 'ap_int_base<40, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi40ELb1EEC2EDq40_i' into 'ap_int_base<40, true>::ap_int_base(int)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<40, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<8, false>::mult operator*<32, true, 8, false>(ap_int_base<32, true> const&, ap_int_base<8, false> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<40, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<8, false>::mult operator*<32, true, 8, false>(ap_int_base<32, true> const&, ap_int_base<8, false> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<40, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<32, true>::RType<8, false>::mult operator*<32, true, 8, false>(ap_int_base<32, true> const&, ap_int_base<8, false> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<($_0)32, true>::mult operator*<8, false>(int, ap_int_base<8, false> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:216)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<8, false>::mult operator*<32, true, 8, false>(ap_int_base<32, true> const&, ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<($_0)32, true>::mult operator*<8, false>(int, ap_int_base<8, false> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:254)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi41ELb1EEC2EDq41_i' into 'ap_int_base<41, true>::ap_int_base<40, true>(ap_int_base<40, true> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi41ELb1EEC2EDq41_i' into 'ap_int_base<41, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi41ELb1EEC2EDq41_i' into 'ap_int_base<41, true>::ap_int_base(int)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<41, true>::ap_int_base<40, true>(ap_int_base<40, true> const&)' into 'ap_int_base<40, true>::RType<32, true>::plus operator+<40, true, 32, true>(ap_int_base<40, true> const&, ap_int_base<32, true> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<41, true>::ap_int_base(int)' into 'ap_int_base<40, true>::RType<32, true>::plus operator+<40, true, 32, true>(ap_int_base<40, true> const&, ap_int_base<32, true> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<41, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<40, true>::RType<32, true>::plus operator+<40, true, 32, true>(ap_int_base<40, true> const&, ap_int_base<32, true> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<40, true>::RType<($_0)32, true>::plus operator+<40, true>(ap_int_base<40, true> const&, int)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<40, true>::RType<32, true>::plus operator+<40, true, 32, true>(ap_int_base<40, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<40, true>::RType<($_0)32, true>::plus operator+<40, true>(ap_int_base<40, true> const&, int)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1004)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_int_base<16, true>::ap_int_base<41, true>(ap_int_base<41, true> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::ap_int_base<41, true>(ap_int_base<41, true> const&)' into 'ap_int<16>::ap_int<41>(ap_int<41> const&)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base<16, true>(ap_int_base<16, true> const&)' into 'ap_int_base<16, true>::RType<16, false>::mult operator*<16, true, 16, false>(ap_int_base<16, true> const&, ap_int_base<16, false> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<16, true>::RType<16, false>::mult operator*<16, true, 16, false>(ap_int_base<16, true> const&, ap_int_base<16, false> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, true>::RType<16, false>::mult operator*<16, true, 16, false>(ap_int_base<16, true> const&, ap_int_base<16, false> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb1EEC2EDq48_i' into 'ap_int_base<48, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb1EEC2EDq48_i' into 'ap_int_base<48, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi48ELb1EEC2EDq48_i' into 'ap_int_base<48, true>::ap_int_base(int)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<16, false>::mult operator*<32, true, 16, false>(ap_int_base<32, true> const&, ap_int_base<16, false> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<16, false>::mult operator*<32, true, 16, false>(ap_int_base<32, true> const&, ap_int_base<16, false> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<32, true>::RType<16, false>::mult operator*<32, true, 16, false>(ap_int_base<32, true> const&, ap_int_base<16, false> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi49ELb1EEC2EDq49_i' into 'ap_int_base<49, true>::ap_int_base<48, true>(ap_int_base<48, true> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi49ELb1EEC2EDq49_i' into 'ap_int_base<49, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi49ELb1EEC2EDq49_i' into 'ap_int_base<49, true>::ap_int_base(int)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<49, true>::ap_int_base<48, true>(ap_int_base<48, true> const&)' into 'ap_int_base<48, true>::RType<32, true>::plus operator+<48, true, 32, true>(ap_int_base<48, true> const&, ap_int_base<32, true> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<49, true>::ap_int_base(int)' into 'ap_int_base<48, true>::RType<32, true>::plus operator+<48, true, 32, true>(ap_int_base<48, true> const&, ap_int_base<32, true> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<49, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<48, true>::RType<32, true>::plus operator+<48, true, 32, true>(ap_int_base<48, true> const&, ap_int_base<32, true> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi50ELb1EEC2EDq50_i' into 'ap_int_base<50, true>::ap_int_base<49, true>(ap_int_base<49, true> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi50ELb1EEC2EDq50_i' into 'ap_int_base<50, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi50ELb1EEC2EDq50_i' into 'ap_int_base<50, true>::ap_int_base(int)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<50, true>::ap_int_base<49, true>(ap_int_base<49, true> const&)' into 'ap_int_base<49, true>::RType<32, true>::plus operator+<49, true, 32, true>(ap_int_base<49, true> const&, ap_int_base<32, true> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<50, true>::ap_int_base(int)' into 'ap_int_base<49, true>::RType<32, true>::plus operator+<49, true, 32, true>(ap_int_base<49, true> const&, ap_int_base<32, true> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<50, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<49, true>::RType<32, true>::plus operator+<49, true, 32, true>(ap_int_base<49, true> const&, ap_int_base<32, true> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<49, true>::RType<($_0)32, true>::plus operator+<49, true>(ap_int_base<49, true> const&, int)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<49, true>::RType<32, true>::plus operator+<49, true, 32, true>(ap_int_base<49, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<49, true>::RType<($_0)32, true>::plus operator+<49, true>(ap_int_base<49, true> const&, int)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1004)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, false>::ssdm_int(unsigned short)' into 'ap_int_base<16, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::mult operator*<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<8, false>::mult operator*<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::mult operator*<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::operator unsigned long long() const' into 'float operator/<16, false>(float, ap_int_base<16, false> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1570:618)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<($_0)32, true>::mult operator*<16, false>(int, ap_int_base<16, false> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:216)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<16, false>::mult operator*<32, true, 16, false>(ap_int_base<32, true> const&, ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::RType<($_0)32, true>::mult operator*<16, false>(int, ap_int_base<16, false> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:254)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base<48, true>(ap_int_base<48, true> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base(int)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base<48, true>(ap_int_base<48, true> const&)' into 'ap_int_base<48, true>::RType<16, false>::mult operator*<48, true, 16, false>(ap_int_base<48, true> const&, ap_int_base<16, false> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(int)' into 'ap_int_base<48, true>::RType<16, false>::mult operator*<48, true, 16, false>(ap_int_base<48, true> const&, ap_int_base<16, false> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<48, true>::RType<16, false>::mult operator*<48, true, 16, false>(ap_int_base<48, true> const&, ap_int_base<16, false> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base<48, true>(ap_int_base<48, true> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi65ELb1EEC2EDq65_i' into 'ap_int_base<65, true>::ap_int_base(int)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<64, true>::RType<48, true>::plus operator+<64, true, 48, true>(ap_int_base<64, true> const&, ap_int_base<48, true> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base(int)' into 'ap_int_base<64, true>::RType<48, true>::plus operator+<64, true, 48, true>(ap_int_base<64, true> const&, ap_int_base<48, true> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::ap_int_base<48, true>(ap_int_base<48, true> const&)' into 'ap_int_base<64, true>::RType<48, true>::plus operator+<64, true, 48, true>(ap_int_base<64, true> const&, ap_int_base<48, true> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi66ELb1EEC2EDq66_i' into 'ap_int_base<66, true>::ap_int_base<65, true>(ap_int_base<65, true> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi66ELb1EEC2EDq66_i' into 'ap_int_base<66, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi66ELb1EEC2EDq66_i' into 'ap_int_base<66, true>::ap_int_base(int)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::ap_int_base<65, true>(ap_int_base<65, true> const&)' into 'ap_int_base<65, true>::RType<32, true>::plus operator+<65, true, 32, true>(ap_int_base<65, true> const&, ap_int_base<32, true> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::ap_int_base(int)' into 'ap_int_base<65, true>::RType<32, true>::plus operator+<65, true, 32, true>(ap_int_base<65, true> const&, ap_int_base<32, true> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<65, true>::RType<32, true>::plus operator+<65, true, 32, true>(ap_int_base<65, true> const&, ap_int_base<32, true> const&)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<65, true>::RType<($_0)32, true>::plus operator+<65, true>(ap_int_base<65, true> const&, int)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::RType<32, true>::plus operator+<65, true, 32, true>(ap_int_base<65, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<65, true>::RType<($_0)32, true>::plus operator+<65, true>(ap_int_base<65, true> const&, int)' (D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1633:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<8, false>::div operator/<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:21:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<66, true>::operator long long() const' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:51:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<65, true>::RType<($_0)32, true>::plus operator+<65, true>(ap_int_base<65, true> const&, int)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:51:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::RType<48, true>::plus operator+<64, true, 48, true>(ap_int_base<64, true> const&, ap_int_base<48, true> const&)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:51:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::mult operator*<16, false>(int, ap_int_base<16, false> const&)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:51:30)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::RType<16, false>::mult operator*<48, true, 16, false>(ap_int_base<48, true> const&, ap_int_base<16, false> const&)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:51:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::mult operator*<16, false>(int, ap_int_base<16, false> const&)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:51:18)
INFO: [HLS 214-131] Inlining function 'float operator/<16, false>(float, ap_int_base<16, false> const&)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:50:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::mult operator*<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:50:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<2, false>(ap_int_base<2, false> const&, int)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:49:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<50, true>::operator long long() const' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:45:74)
INFO: [HLS 214-131] Inlining function 'ap_int_base<49, true>::RType<($_0)32, true>::plus operator+<49, true>(ap_int_base<49, true> const&, int)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:45:91)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::RType<32, true>::plus operator+<48, true, 32, true>(ap_int_base<48, true> const&, ap_int_base<32, true> const&)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:45:84)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<16, false>::mult operator*<16, true, 16, false>(ap_int_base<16, true> const&, ap_int_base<16, false> const&)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:45:86)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<16, false>::mult operator*<32, true, 16, false>(ap_int_base<32, true> const&, ap_int_base<16, false> const&)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:45:80)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<16, false>::mult operator*<16, true, 16, false>(ap_int_base<16, true> const&, ap_int_base<16, false> const&)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:45:75)
INFO: [HLS 214-131] Inlining function 'ap_int_base<50, true>::operator long long() const' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:45:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<49, true>::RType<($_0)32, true>::plus operator+<49, true>(ap_int_base<49, true> const&, int)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:45:54)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::RType<32, true>::plus operator+<48, true, 32, true>(ap_int_base<48, true> const&, ap_int_base<32, true> const&)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:45:47)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<16, false>::mult operator*<16, true, 16, false>(ap_int_base<16, true> const&, ap_int_base<16, false> const&)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:45:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<16, false>::mult operator*<32, true, 16, false>(ap_int_base<32, true> const&, ap_int_base<16, false> const&)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:45:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<16, false>::mult operator*<16, true, 16, false>(ap_int_base<16, true> const&, ap_int_base<16, false> const&)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:45:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<50, true>::operator long long() const' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:44:70)
INFO: [HLS 214-131] Inlining function 'ap_int_base<49, true>::RType<($_0)32, true>::plus operator+<49, true>(ap_int_base<49, true> const&, int)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:44:87)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::RType<32, true>::plus operator+<48, true, 32, true>(ap_int_base<48, true> const&, ap_int_base<32, true> const&)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:44:80)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<16, false>::mult operator*<16, true, 16, false>(ap_int_base<16, true> const&, ap_int_base<16, false> const&)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:44:82)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<16, false>::mult operator*<32, true, 16, false>(ap_int_base<32, true> const&, ap_int_base<16, false> const&)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:44:76)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<16, false>::mult operator*<16, true, 16, false>(ap_int_base<16, true> const&, ap_int_base<16, false> const&)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:44:71)
INFO: [HLS 214-131] Inlining function 'ap_int_base<50, true>::operator long long() const' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:44:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<49, true>::RType<($_0)32, true>::plus operator+<49, true>(ap_int_base<49, true> const&, int)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:44:54)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::RType<32, true>::plus operator+<48, true, 32, true>(ap_int_base<48, true> const&, ap_int_base<32, true> const&)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:44:47)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<16, false>::mult operator*<16, true, 16, false>(ap_int_base<16, true> const&, ap_int_base<16, false> const&)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:44:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<16, false>::mult operator*<32, true, 16, false>(ap_int_base<32, true> const&, ap_int_base<16, false> const&)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:44:43)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<16, false>::mult operator*<16, true, 16, false>(ap_int_base<16, true> const&, ap_int_base<16, false> const&)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:44:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<50, true>::operator long long() const' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:43:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<49, true>::RType<($_0)32, true>::plus operator+<49, true>(ap_int_base<49, true> const&, int)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:43:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<48, true>::RType<32, true>::plus operator+<48, true, 32, true>(ap_int_base<48, true> const&, ap_int_base<32, true> const&)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:43:42)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<16, false>::mult operator*<16, true, 16, false>(ap_int_base<16, true> const&, ap_int_base<16, false> const&)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:43:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<16, false>::mult operator*<32, true, 16, false>(ap_int_base<32, true> const&, ap_int_base<16, false> const&)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:43:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, true>::RType<16, false>::mult operator*<16, true, 16, false>(ap_int_base<16, true> const&, ap_int_base<16, false> const&)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:43:33)
INFO: [HLS 214-131] Inlining function 'ap_int_base<2, false>::operator unsigned long long() const' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:41:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<40, true>::RType<($_0)32, true>::plus operator+<40, true>(ap_int_base<40, true> const&, int)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::mult operator*<8, false>(int, ap_int_base<8, false> const&)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:40:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<40, true>::RType<($_0)32, true>::plus operator+<40, true>(ap_int_base<40, true> const&, int)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::mult operator*<8, false>(int, ap_int_base<8, false> const&)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:39:21)
INFO: [HLS 214-131] Inlining function 'bool operator<<8, false>(int, ap_int_base<8, false> const&)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:37:38)
INFO: [HLS 214-131] Inlining function 'bool operator<<8, false>(int, ap_int_base<8, false> const&)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:36:37)
INFO: [HLS 214-131] Inlining function 'bool operator==<2, false>(ap_int_base<2, false> const&, int)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:32:13)
INFO: [HLS 214-131] Inlining function 'bool operator==<2, false>(ap_int_base<2, false> const&, int)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:29:12)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, false>(int, ap_int_base<16, false> const&)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:26:34)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, false>(int, ap_int_base<16, false> const&)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:25:33)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, false>(int, ap_int_base<16, false> const&)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:24:32)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<8, false>::div operator/<16, false, 8, false>(ap_int_base<16, false> const&, ap_int_base<8, false> const&)' into 'Pool(ap_uint<16>, ap_uint<16>, ap_uint<16>, ap_uint<8>, ap_uint<8>, ap_uint<2>, float*, float*)' (pool_core.cpp:22:10)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.73 seconds; current allocated memory: 682.840 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 682.840 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Pool -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.0.bc -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.695 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.716 seconds; current allocated memory: 698.605 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.1.bc -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.2.prechk.bc -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 712.801 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.g.1.bc to G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.o.1.bc -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_5' (pool_core.cpp:37) in function 'Pool' automatically.
Command         transform done; 0.203 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.o.1.tmp.bc -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.125 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 748.375 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.o.2.bc -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_4' (pool_core.cpp:36:30) in function 'Pool'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_26_3' (pool_core.cpp:26:29) in function 'Pool' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_2' (pool_core.cpp:25:28) in function 'Pool'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_24_1' (pool_core.cpp:24:27) in function 'Pool'.
Command         transform done; 0.373 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 756.215 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.615 sec.
Command     elaborate done; 18.074 sec.
Execute     ap_eval exec zip -j G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.234 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Pool' ...
Execute       ap_set_top_model Pool 
Execute       get_model_list Pool -filter all-wo-channel -topdown 
Execute       preproc_iomode -model Pool 
Execute       preproc_iomode -model Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 
Execute       get_model_list Pool -filter all-wo-channel 
INFO-FLOW: Model list for configure: Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 Pool
INFO-FLOW: Configuring Module : Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 ...
Execute       set_default_model Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 
Execute       apply_spec_resource_limit Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 
INFO-FLOW: Configuring Module : Pool ...
Execute       set_default_model Pool 
Execute       apply_spec_resource_limit Pool 
INFO-FLOW: Model list for preprocess: Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 Pool
INFO-FLOW: Preprocessing Module: Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 ...
Execute       set_default_model Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 
Execute       cdfg_preprocess -model Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 
Execute       rtl_gen_preprocess Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 
INFO-FLOW: Preprocessing Module: Pool ...
Execute       set_default_model Pool 
Execute       cdfg_preprocess -model Pool 
Execute       rtl_gen_preprocess Pool 
INFO-FLOW: Model list for synthesis: Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 Pool
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 
Execute       schedule -model Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=rhs_V_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=rhs_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_7) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'.
WARNING: [HLS 200-880] The II Violation in module 'Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'and' operation ('and_ln45_1', pool_core.cpp:45) and 'fcmp' operation ('tmp_5', pool_core.cpp:45).
WARNING: [HLS 200-880] The II Violation in module 'Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_1_write_ln43', pool_core.cpp:43) of variable 'sum', pool_core.cpp:43 on local variable 'sum' and 'load' operation ('sum_1_load_1', pool_core.cpp:43) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_1_write_ln43', pool_core.cpp:43) of variable 'sum', pool_core.cpp:43 on local variable 'sum' and 'load' operation ('sum_1_load_1', pool_core.cpp:43) on local variable 'sum'.
WARNING: [HLS 200-880] The II Violation in module 'Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' (loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('sum_1_write_ln43', pool_core.cpp:43) of variable 'sum', pool_core.cpp:43 on local variable 'sum' and 'load' operation ('sum_1_load_1', pool_core.cpp:43) on local variable 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 22, loop 'VITIS_LOOP_36_4_VITIS_LOOP_37_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.679 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.993 seconds; current allocated memory: 762.078 MB.
Execute       syn_report -verbosereport -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.132 sec.
Execute       db_write -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5.sched.adb -f 
INFO-FLOW: Finish scheduling Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5.
Execute       set_default_model Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 
Execute       bind -model Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.122 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 763.391 MB.
Execute       syn_report -verbosereport -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.16 sec.
Execute       db_write -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5.bind.adb -f 
INFO-FLOW: Finish binding Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Pool 
Execute       schedule -model Pool 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln40) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_mid1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_i_i765_mid1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_i_i76545) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.217 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 764.223 MB.
Execute       syn_report -verbosereport -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.188 sec.
Execute       db_write -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.sched.adb -f 
INFO-FLOW: Finish scheduling Pool.
Execute       set_default_model Pool 
Execute       bind -model Pool 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.186 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 764.656 MB.
Execute       syn_report -verbosereport -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.245 sec.
Execute       db_write -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.bind.adb -f 
INFO-FLOW: Finish binding Pool.
Execute       get_model_list Pool -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 
Execute       rtl_gen_preprocess Pool 
INFO-FLOW: Model list for RTL generation: Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 Pool
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 -top_prefix Pool_ -sub_prefix Pool_ -mg_file G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5' pipeline 'VITIS_LOOP_36_4_VITIS_LOOP_37_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16ns_16ns_48_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16ns_48_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5'.
Command       create_rtl_model done; 0.38 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.674 seconds; current allocated memory: 767.609 MB.
Execute       source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.rtl_wrap.cfg.tcl 
Execute       gen_rtl Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 -style xilinx -f -lang vhdl -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/syn/vhdl/Pool_Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 
Execute       gen_rtl Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 -style xilinx -f -lang vlog -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/syn/verilog/Pool_Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 
Execute       syn_report -csynth -model Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/syn/report/Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/syn/report/Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_csynth.xml 
Execute       syn_report -verbosereport -model Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.236 sec.
Execute       db_write -model Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 -f -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5.adb 
Execute       db_write -model Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 -bindview -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 -p G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Pool -top_prefix  -sub_prefix Pool_ -mg_file G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pool/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pool/CHin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pool/Hin' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pool/Win' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pool/Kx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pool/Ky' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pool/mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pool/feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pool/feature_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Pool' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'CHin', 'Hin', 'Win', 'Kx', 'Ky', 'mode', 'feature_in', 'feature_out' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_32ns_48_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_16ns_48_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_16ns_48_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_8ns_16_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'udiv_16ns_8ns_16_20_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool'.
Command       create_rtl_model done; 0.68 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.313 seconds; current allocated memory: 773.535 MB.
Execute       source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.rtl_wrap.cfg.tcl 
Execute       gen_rtl Pool -istop -style xilinx -f -lang vhdl -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/syn/vhdl/Pool 
Execute       gen_rtl Pool -istop -style xilinx -f -lang vlog -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/syn/verilog/Pool 
Execute       syn_report -csynth -model Pool -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/syn/report/Pool_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model Pool -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/syn/report/Pool_csynth.xml 
Execute       syn_report -verbosereport -model Pool -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.277 sec.
Execute       db_write -model Pool -f -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.adb 
Execute       db_write -model Pool -bindview -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Pool -p G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool 
Execute       export_constraint_db -f -tool general -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.constraint.tcl 
Execute       syn_report -designview -model Pool -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.design.xml 
Command       syn_report done; 0.13 sec.
Execute       syn_report -csynthDesign -model Pool -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model Pool -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model Pool -o G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.protoinst 
Execute       sc_get_clocks Pool 
Execute       sc_get_portdomain Pool 
INFO-FLOW: Model list for RTL component generation: Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 Pool
INFO-FLOW: Handling components in module [Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5] ... 
Execute       source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5.compgen.tcl 
INFO-FLOW: Found component Pool_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model Pool_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component Pool_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model Pool_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component Pool_mac_muladd_16s_16ns_16ns_48_4_1.
INFO-FLOW: Append model Pool_mac_muladd_16s_16ns_16ns_48_4_1
INFO-FLOW: Found component Pool_mul_mul_16s_16ns_32_4_1.
INFO-FLOW: Append model Pool_mul_mul_16s_16ns_32_4_1
INFO-FLOW: Found component Pool_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model Pool_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Pool] ... 
Execute       source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.compgen.tcl 
INFO-FLOW: Found component Pool_fdiv_32ns_32ns_32_16_no_dsp_1.
INFO-FLOW: Append model Pool_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: Found component Pool_uitofp_32ns_32_6_no_dsp_1.
INFO-FLOW: Append model Pool_uitofp_32ns_32_6_no_dsp_1
INFO-FLOW: Found component Pool_udiv_16ns_8ns_16_20_seq_1.
INFO-FLOW: Append model Pool_udiv_16ns_8ns_16_20_seq_1
INFO-FLOW: Found component Pool_mul_8ns_8ns_16_1_1.
INFO-FLOW: Append model Pool_mul_8ns_8ns_16_1_1
INFO-FLOW: Found component Pool_mul_16ns_32ns_48_2_1.
INFO-FLOW: Append model Pool_mul_16ns_32ns_48_2_1
INFO-FLOW: Found component Pool_mul_32s_16ns_48_2_1.
INFO-FLOW: Append model Pool_mul_32s_16ns_48_2_1
INFO-FLOW: Found component Pool_mul_32ns_16ns_48_2_1.
INFO-FLOW: Append model Pool_mul_32ns_16ns_48_2_1
INFO-FLOW: Found component Pool_mul_mul_16ns_16ns_32_4_1.
INFO-FLOW: Append model Pool_mul_mul_16ns_16ns_32_4_1
INFO-FLOW: Found component Pool_mul_mul_16ns_8ns_16_4_1.
INFO-FLOW: Append model Pool_mul_mul_16ns_8ns_16_4_1
INFO-FLOW: Found component Pool_mac_muladd_16ns_16ns_16ns_32_4_1.
INFO-FLOW: Append model Pool_mac_muladd_16ns_16ns_16ns_32_4_1
INFO-FLOW: Found component Pool_gmem_m_axi.
INFO-FLOW: Append model Pool_gmem_m_axi
INFO-FLOW: Found component Pool_control_s_axi.
INFO-FLOW: Append model Pool_control_s_axi
INFO-FLOW: Append model Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5
INFO-FLOW: Append model Pool
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Pool_fadd_32ns_32ns_32_5_full_dsp_1 Pool_fcmp_32ns_32ns_1_2_no_dsp_1 Pool_mac_muladd_16s_16ns_16ns_48_4_1 Pool_mul_mul_16s_16ns_32_4_1 Pool_flow_control_loop_pipe_sequential_init Pool_fdiv_32ns_32ns_32_16_no_dsp_1 Pool_uitofp_32ns_32_6_no_dsp_1 Pool_udiv_16ns_8ns_16_20_seq_1 Pool_mul_8ns_8ns_16_1_1 Pool_mul_16ns_32ns_48_2_1 Pool_mul_32s_16ns_48_2_1 Pool_mul_32ns_16ns_48_2_1 Pool_mul_mul_16ns_16ns_32_4_1 Pool_mul_mul_16ns_8ns_16_4_1 Pool_mac_muladd_16ns_16ns_16ns_32_4_1 Pool_gmem_m_axi Pool_control_s_axi Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 Pool
INFO-FLOW: Generating G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model Pool_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model Pool_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model Pool_mac_muladd_16s_16ns_16ns_48_4_1
INFO-FLOW: To file: write model Pool_mul_mul_16s_16ns_32_4_1
INFO-FLOW: To file: write model Pool_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model Pool_fdiv_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: To file: write model Pool_uitofp_32ns_32_6_no_dsp_1
INFO-FLOW: To file: write model Pool_udiv_16ns_8ns_16_20_seq_1
INFO-FLOW: To file: write model Pool_mul_8ns_8ns_16_1_1
INFO-FLOW: To file: write model Pool_mul_16ns_32ns_48_2_1
INFO-FLOW: To file: write model Pool_mul_32s_16ns_48_2_1
INFO-FLOW: To file: write model Pool_mul_32ns_16ns_48_2_1
INFO-FLOW: To file: write model Pool_mul_mul_16ns_16ns_32_4_1
INFO-FLOW: To file: write model Pool_mul_mul_16ns_8ns_16_4_1
INFO-FLOW: To file: write model Pool_mac_muladd_16ns_16ns_16ns_32_4_1
INFO-FLOW: To file: write model Pool_gmem_m_axi
INFO-FLOW: To file: write model Pool_control_s_axi
INFO-FLOW: To file: write model Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5
INFO-FLOW: To file: write model Pool
INFO-FLOW: Generating G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.104 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/vhdl' dstVlogDir='G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/vlog' tclDir='G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db' modelList='Pool_fadd_32ns_32ns_32_5_full_dsp_1
Pool_fcmp_32ns_32ns_1_2_no_dsp_1
Pool_mac_muladd_16s_16ns_16ns_48_4_1
Pool_mul_mul_16s_16ns_32_4_1
Pool_flow_control_loop_pipe_sequential_init
Pool_fdiv_32ns_32ns_32_16_no_dsp_1
Pool_uitofp_32ns_32_6_no_dsp_1
Pool_udiv_16ns_8ns_16_20_seq_1
Pool_mul_8ns_8ns_16_1_1
Pool_mul_16ns_32ns_48_2_1
Pool_mul_32s_16ns_48_2_1
Pool_mul_32ns_16ns_48_2_1
Pool_mul_mul_16ns_16ns_32_4_1
Pool_mul_mul_16ns_8ns_16_4_1
Pool_mac_muladd_16ns_16ns_16ns_32_4_1
Pool_gmem_m_axi
Pool_control_s_axi
Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5
Pool
' expOnly='0'
Execute       source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/global.setting.tcl 
Execute       source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/global.setting.tcl 
Execute       source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.111 sec.
Execute       source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.205 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.678 seconds; current allocated memory: 778.812 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='Pool_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='Pool_fadd_32ns_32ns_32_5_full_dsp_1
Pool_fcmp_32ns_32ns_1_2_no_dsp_1
Pool_mac_muladd_16s_16ns_16ns_48_4_1
Pool_mul_mul_16s_16ns_32_4_1
Pool_flow_control_loop_pipe_sequential_init
Pool_fdiv_32ns_32ns_32_16_no_dsp_1
Pool_uitofp_32ns_32_6_no_dsp_1
Pool_udiv_16ns_8ns_16_20_seq_1
Pool_mul_8ns_8ns_16_1_1
Pool_mul_16ns_32ns_48_2_1
Pool_mul_32s_16ns_48_2_1
Pool_mul_32ns_16ns_48_2_1
Pool_mul_mul_16ns_16ns_32_4_1
Pool_mul_mul_16ns_8ns_16_4_1
Pool_mac_muladd_16ns_16ns_16ns_32_4_1
Pool_gmem_m_axi
Pool_control_s_axi
Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5
Pool
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/global.setting.tcl 
Execute       source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/global.setting.tcl 
Execute       source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/top-io-be.tcl 
Execute       source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.tbgen.tcl 
Execute       source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.compgen.dataonly.tcl 
Execute       source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.compgen.dataonly.tcl 
Execute       source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.rtl_wrap.cfg.tcl 
Execute       source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.compgen.dataonly.tcl 
Execute       source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5.tbgen.tcl 
Execute       source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.tbgen.tcl 
Execute       source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.constraint.tcl 
Execute       sc_get_clocks Pool 
Execute       source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/global.setting.tcl 
Execute       source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/impl/misc/Pool_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute       source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/impl/misc/Pool_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/impl/misc/Pool_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl 
Execute       source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/impl/misc/Pool_uitofp_32ns_32_6_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE Pool LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE Pool LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST Pool MODULE2INSTS {Pool Pool Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 grp_Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_216} INST2MODULE {Pool Pool grp_Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_216 Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5} INSTDATA {Pool {DEPTH 1 CHILDREN grp_Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_216} grp_Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5_fu_216 {DEPTH 2 CHILDREN {}}} MODULEDATA {Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_fu_289_p2 SOURCE {D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1027} VARIABLE add_ln1027 LOOP VITIS_LOOP_36_4_VITIS_LOOP_37_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_1_fu_315_p2 SOURCE pool_core.cpp:36 VARIABLE add_ln36_1 LOOP VITIS_LOOP_36_4_VITIS_LOOP_37_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_352_p2 SOURCE pool_core.cpp:36 VARIABLE add_ln36 LOOP VITIS_LOOP_36_4_VITIS_LOOP_37_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16s_16ns_32_4_1_U7 SOURCE pool_core.cpp:36 VARIABLE mul_ln36 LOOP VITIS_LOOP_36_4_VITIS_LOOP_37_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lhs_V_fu_325_p2 SOURCE pool_core.cpp:40 VARIABLE lhs_V LOOP VITIS_LOOP_36_4_VITIS_LOOP_37_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16ns_16ns_48_4_1_U4 SOURCE {D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE rhs_V_4 LOOP VITIS_LOOP_36_4_VITIS_LOOP_37_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16ns_16ns_48_4_1_U4 SOURCE {D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495} VARIABLE lhs_V_5 LOOP VITIS_LOOP_36_4_VITIS_LOOP_37_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_6_fu_388_p2 SOURCE {D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495} VARIABLE ret_V_6 LOOP VITIS_LOOP_36_4_VITIS_LOOP_37_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_404_p2 SOURCE pool_core.cpp:45 VARIABLE add_ln45 LOOP VITIS_LOOP_36_4_VITIS_LOOP_37_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16ns_16ns_48_4_1_U5 SOURCE {D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE rhs_V LOOP VITIS_LOOP_36_4_VITIS_LOOP_37_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16ns_16ns_48_4_1_U5 SOURCE {D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495} VARIABLE lhs_V_4 LOOP VITIS_LOOP_36_4_VITIS_LOOP_37_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_3_fu_429_p2 SOURCE {D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495} VARIABLE ret_V_3 LOOP VITIS_LOOP_36_4_VITIS_LOOP_37_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_445_p2 SOURCE pool_core.cpp:44 VARIABLE add_ln44 LOOP VITIS_LOOP_36_4_VITIS_LOOP_37_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16ns_16ns_48_4_1_U6 SOURCE {D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE ret_V_7 LOOP VITIS_LOOP_36_4_VITIS_LOOP_37_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16ns_16ns_48_4_1_U6 SOURCE {D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495} VARIABLE ret_V_8 LOOP VITIS_LOOP_36_4_VITIS_LOOP_37_5 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_470_p2 SOURCE {D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495} VARIABLE ret_V LOOP VITIS_LOOP_36_4_VITIS_LOOP_37_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_486_p2 SOURCE pool_core.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_36_4_VITIS_LOOP_37_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U1 SOURCE pool_core.cpp:43 VARIABLE sum_2 LOOP VITIS_LOOP_36_4_VITIS_LOOP_37_5 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME jj_1_fu_370_p2 SOURCE pool_core.cpp:37 VARIABLE jj_1 LOOP VITIS_LOOP_36_4_VITIS_LOOP_37_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 6 BRAM 0 URAM 0}} Pool {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8ns_16_1_1_U28 SOURCE {D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1513} VARIABLE mul_i92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16ns_16ns_32_4_1_U32 SOURCE pool_core.cpp:6 VARIABLE mul_ln6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_32ns_48_2_1_U29 SOURCE pool_core.cpp:6 VARIABLE mul_ln6_1 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16ns_16ns_32_4_1_U33 SOURCE {D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:541} VARIABLE ret_V LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_16ns_48_2_1_U30 SOURCE {D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:541} VARIABLE mul_ln541 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_1_fu_374_p2 SOURCE {D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1027} VARIABLE add_ln1027_1 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_484_p2 SOURCE pool_core.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16ns_8ns_16_4_1_U34 SOURCE {D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1513} VARIABLE mul_i_i76545 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_433_p2 SOURCE pool_core.cpp:25 VARIABLE i_4 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16ns_8ns_16_4_1_U35 SOURCE pool_core.cpp:25 VARIABLE mul_i_i765_mid1 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16ns_16ns_32_4_1_U36 SOURCE pool_core.cpp:25 VARIABLE ret_V_mid1 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_16ns_48_2_1_U31 SOURCE {D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:541} VARIABLE mul_ln541_1 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_16ns_8ns_16_4_1_U37 SOURCE pool_core.cpp:40 VARIABLE mul_ln40 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_16_no_dsp_1_U24 SOURCE {D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1570} VARIABLE sum_1 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fdiv}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16ns_16ns_16ns_32_4_1_U38 SOURCE {D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494} VARIABLE ret_V_11 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16ns_16ns_16ns_32_4_1_U38 SOURCE pool_core.cpp:51 VARIABLE add_ln51_2 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_1_fu_545_p2 SOURCE pool_core.cpp:51 VARIABLE add_ln51_1 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_563_p2 SOURCE pool_core.cpp:51 VARIABLE add_ln51 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_fu_465_p2 SOURCE pool_core.cpp:26 VARIABLE j LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1027_fu_403_p2 SOURCE {D:/tool/vitis/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1027} VARIABLE add_ln1027 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2_VITIS_LOOP_26_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 19 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.955 seconds; current allocated memory: 785.113 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Pool.
INFO: [VLOG 209-307] Generating Verilog RTL for Pool.
Execute       syn_report -model Pool -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 6.603 sec.
Command   csynth_design done; 24.92 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 24.92 seconds; current allocated memory: 107.039 MB.
Command ap_source done; 38.833 sec.
Execute cleanup_all 
INFO-FLOW: Workspace G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1 opened at Thu Jan 25 13:09:11 +0800 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020clg484-1 
Execute       create_platform xc7z020clg484-1 -board  
DBG:HLSDevice: Trying to load device library: D:/tool/vitis/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/tool/vitis/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 3.225 sec.
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.102 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.368 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 3.473 sec.
Execute   set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
Execute     create_platform xc7z020clg484-1 -board  
Execute     source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.168 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.103 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=Pool xml_exists=0
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.rtl_wrap.cfg.tcl 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.rtl_wrap.cfg.tcl 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.rtl_wrap.cfg.tcl 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.tbgen.tcl 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.tbgen.tcl 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/global.setting.tcl 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to Pool
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=9
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=19 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='Pool_fadd_32ns_32ns_32_5_full_dsp_1
Pool_fcmp_32ns_32ns_1_2_no_dsp_1
Pool_mac_muladd_16s_16ns_16ns_48_4_1
Pool_mul_mul_16s_16ns_32_4_1
Pool_flow_control_loop_pipe_sequential_init
Pool_fdiv_32ns_32ns_32_16_no_dsp_1
Pool_uitofp_32ns_32_6_no_dsp_1
Pool_udiv_16ns_8ns_16_20_seq_1
Pool_mul_8ns_8ns_16_1_1
Pool_mul_16ns_32ns_48_2_1
Pool_mul_32s_16ns_48_2_1
Pool_mul_32ns_16ns_48_2_1
Pool_mul_mul_16ns_16ns_32_4_1
Pool_mul_mul_16ns_8ns_16_4_1
Pool_mac_muladd_16ns_16ns_16ns_32_4_1
Pool_gmem_m_axi
Pool_control_s_axi
Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5
Pool
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source D:/tool/vitis/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source D:/tool/vitis/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/global.setting.tcl 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/global.setting.tcl 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/top-io-be.tcl 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.tbgen.tcl 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.compgen.dataonly.tcl 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.compgen.dataonly.tcl 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.rtl_wrap.cfg.tcl 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.compgen.dataonly.tcl 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool_Pipeline_VITIS_LOOP_36_4_VITIS_LOOP_37_5.tbgen.tcl 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.tbgen.tcl 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.constraint.tcl 
Execute     sc_get_clocks Pool 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/global.setting.tcl 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/impl/misc/Pool_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/impl/misc/Pool_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/impl/misc/Pool_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/impl/misc/Pool_uitofp_32ns_32_6_no_dsp_1_ip.tcl 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/global.setting.tcl 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to Pool
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.tbgen.tcl 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.compgen.dataonly.tcl 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.compgen.dataonly.tcl 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=Pool
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.rtl_wrap.cfg.tcl 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.rtl_wrap.cfg.tcl 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.rtl_wrap.cfg.tcl 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.tbgen.tcl 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.tbgen.tcl 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/global.setting.tcl 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.constraint.tcl 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/Pool.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/tool/vitis/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success G:/用户/桌面/研究生学习/软硬件协同/traffic_light_recognition/HLS/pool/pool/solution1/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s pool/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file pool/solution1/impl/export.zip
Command   export_design done; 80.736 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 80.752 seconds; current allocated memory: 9.230 MB.
Command ap_source done; 94.496 sec.
Execute cleanup_all 
