Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Mar  4 22:27:19 2025
| Host         : DESKTOP-34C1KEP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          18          
TIMING-18  Warning   Missing input or output delay  49          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (40)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (40)
-------------------------------
 There are 40 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.417     -128.353                     18                   18        0.597        0.000                      0                   18        4.500        0.000                       0                    52  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_100  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100            -7.417     -128.353                     18                   18        0.597        0.000                      0                   18        4.500        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_100                     
(none)                      clk_100       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :           18  Failing Endpoints,  Worst Slack       -7.417ns,  Total Violation     -128.353ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.597ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.417ns  (required time - arrival time)
  Source:                 re_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        16.813ns  (logic 9.612ns (57.170%)  route 7.201ns (42.830%))
  Logic Levels:           30  (CARRY4=21 LUT2=1 LUT3=4 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X86Y67         FDRE                                         r  re_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDRE (Prop_fdre_C_Q)         0.456     5.782 f  re_reg[3]/Q
                         net (fo=8, routed)           0.694     6.476    re[3]
    SLICE_X87Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.600 r  rf[8]_i_22/O
                         net (fo=13, routed)          0.550     7.150    rf[8]_i_22_n_0
    SLICE_X87Y66         LUT4 (Prop_lut4_I1_O)        0.124     7.274 r  rf[8]_i_14/O
                         net (fo=5, routed)           0.486     7.760    rf[8]_i_14_n_0
    SLICE_X86Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.884 r  rf[8]_i_85/O
                         net (fo=1, routed)           0.000     7.884    rf[8]_i_85_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.285 r  rf_reg[8]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.285    rf_reg[8]_i_43_n_0
    SLICE_X86Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  rf_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.399    rf_reg[8]_i_23_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.670 r  rf_reg[8]_i_15/CO[0]
                         net (fo=12, routed)          0.538     9.208    rf2[6]
    SLICE_X86Y68         LUT3 (Prop_lut3_I0_O)        0.373     9.581 r  rf[8]_i_91/O
                         net (fo=1, routed)           0.000     9.581    rf[8]_i_91_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.982 r  rf_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.982    rf_reg[8]_i_52_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.316 r  rf_reg[8]_i_26/O[1]
                         net (fo=2, routed)           0.730    11.046    rf_reg[8]_i_26_n_6
    SLICE_X86Y72         LUT3 (Prop_lut3_I2_O)        0.303    11.349 r  rf[8]_i_59/O
                         net (fo=1, routed)           0.000    11.349    rf[8]_i_59_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.747 r  rf_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.747    rf_reg[8]_i_29_n_0
    SLICE_X86Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.904 r  rf_reg[8]_i_17/CO[1]
                         net (fo=12, routed)          0.588    12.492    rf2[4]
    SLICE_X86Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    13.277 r  rf_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.009    13.286    rf_reg[8]_i_62_n_0
    SLICE_X86Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.400 r  rf_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.400    rf_reg[8]_i_32_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.557 r  rf_reg[8]_i_18/CO[1]
                         net (fo=12, routed)          0.633    14.190    rf2[3]
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.329    14.519 r  rf[8]_i_102/O
                         net (fo=1, routed)           0.000    14.519    rf[8]_i_102_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.069 r  rf_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.069    rf_reg[8]_i_67_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.183 r  rf_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.183    rf_reg[8]_i_35_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.340 r  rf_reg[8]_i_19/CO[1]
                         net (fo=12, routed)          0.594    15.935    rf2[2]
    SLICE_X86Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    16.720 r  rf_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.720    rf_reg[8]_i_72_n_0
    SLICE_X86Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.834 r  rf_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.834    rf_reg[8]_i_38_n_0
    SLICE_X86Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.991 r  rf_reg[8]_i_20/CO[1]
                         net (fo=12, routed)          0.665    17.655    rf2[1]
    SLICE_X86Y83         LUT3 (Prop_lut3_I0_O)        0.329    17.984 r  rf[8]_i_109/O
                         net (fo=1, routed)           0.000    17.984    rf[8]_i_109_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.516 r  rf_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    18.516    rf_reg[8]_i_77_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.630 r  rf_reg[8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    18.630    rf_reg[8]_i_41_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.901 r  rf_reg[8]_i_21/CO[0]
                         net (fo=1, routed)           0.759    19.660    rf2[0]
    SLICE_X85Y80         LUT2 (Prop_lut2_I1_O)        0.373    20.033 r  rf[8]_i_13/O
                         net (fo=1, routed)           0.000    20.033    rf[8]_i_13_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.565 r  rf_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.565    rf_reg[8]_i_4_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.878 r  rf_reg[8]_i_3/O[3]
                         net (fo=1, routed)           0.597    21.474    rf10_out[7]
    SLICE_X87Y80         LUT4 (Prop_lut4_I1_O)        0.306    21.780 r  rf[8]_i_1/O
                         net (fo=9, routed)           0.358    22.139    rf[8]_i_1_n_0
    SLICE_X84Y80         FDRE                                         r  rf_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.599    15.022    clk_IBUF_BUFG
    SLICE_X84Y80         FDRE                                         r  rf_reg[1]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X84Y80         FDRE (Setup_fdre_C_R)       -0.524    14.721    rf_reg[1]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                         -22.139    
  -------------------------------------------------------------------
                         slack                                 -7.417    

Slack (VIOLATED) :        -7.417ns  (required time - arrival time)
  Source:                 re_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        16.813ns  (logic 9.612ns (57.170%)  route 7.201ns (42.830%))
  Logic Levels:           30  (CARRY4=21 LUT2=1 LUT3=4 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X86Y67         FDRE                                         r  re_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDRE (Prop_fdre_C_Q)         0.456     5.782 f  re_reg[3]/Q
                         net (fo=8, routed)           0.694     6.476    re[3]
    SLICE_X87Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.600 r  rf[8]_i_22/O
                         net (fo=13, routed)          0.550     7.150    rf[8]_i_22_n_0
    SLICE_X87Y66         LUT4 (Prop_lut4_I1_O)        0.124     7.274 r  rf[8]_i_14/O
                         net (fo=5, routed)           0.486     7.760    rf[8]_i_14_n_0
    SLICE_X86Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.884 r  rf[8]_i_85/O
                         net (fo=1, routed)           0.000     7.884    rf[8]_i_85_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.285 r  rf_reg[8]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.285    rf_reg[8]_i_43_n_0
    SLICE_X86Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  rf_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.399    rf_reg[8]_i_23_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.670 r  rf_reg[8]_i_15/CO[0]
                         net (fo=12, routed)          0.538     9.208    rf2[6]
    SLICE_X86Y68         LUT3 (Prop_lut3_I0_O)        0.373     9.581 r  rf[8]_i_91/O
                         net (fo=1, routed)           0.000     9.581    rf[8]_i_91_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.982 r  rf_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.982    rf_reg[8]_i_52_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.316 r  rf_reg[8]_i_26/O[1]
                         net (fo=2, routed)           0.730    11.046    rf_reg[8]_i_26_n_6
    SLICE_X86Y72         LUT3 (Prop_lut3_I2_O)        0.303    11.349 r  rf[8]_i_59/O
                         net (fo=1, routed)           0.000    11.349    rf[8]_i_59_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.747 r  rf_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.747    rf_reg[8]_i_29_n_0
    SLICE_X86Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.904 r  rf_reg[8]_i_17/CO[1]
                         net (fo=12, routed)          0.588    12.492    rf2[4]
    SLICE_X86Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    13.277 r  rf_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.009    13.286    rf_reg[8]_i_62_n_0
    SLICE_X86Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.400 r  rf_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.400    rf_reg[8]_i_32_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.557 r  rf_reg[8]_i_18/CO[1]
                         net (fo=12, routed)          0.633    14.190    rf2[3]
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.329    14.519 r  rf[8]_i_102/O
                         net (fo=1, routed)           0.000    14.519    rf[8]_i_102_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.069 r  rf_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.069    rf_reg[8]_i_67_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.183 r  rf_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.183    rf_reg[8]_i_35_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.340 r  rf_reg[8]_i_19/CO[1]
                         net (fo=12, routed)          0.594    15.935    rf2[2]
    SLICE_X86Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    16.720 r  rf_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.720    rf_reg[8]_i_72_n_0
    SLICE_X86Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.834 r  rf_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.834    rf_reg[8]_i_38_n_0
    SLICE_X86Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.991 r  rf_reg[8]_i_20/CO[1]
                         net (fo=12, routed)          0.665    17.655    rf2[1]
    SLICE_X86Y83         LUT3 (Prop_lut3_I0_O)        0.329    17.984 r  rf[8]_i_109/O
                         net (fo=1, routed)           0.000    17.984    rf[8]_i_109_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.516 r  rf_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    18.516    rf_reg[8]_i_77_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.630 r  rf_reg[8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    18.630    rf_reg[8]_i_41_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.901 r  rf_reg[8]_i_21/CO[0]
                         net (fo=1, routed)           0.759    19.660    rf2[0]
    SLICE_X85Y80         LUT2 (Prop_lut2_I1_O)        0.373    20.033 r  rf[8]_i_13/O
                         net (fo=1, routed)           0.000    20.033    rf[8]_i_13_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.565 r  rf_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.565    rf_reg[8]_i_4_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.878 r  rf_reg[8]_i_3/O[3]
                         net (fo=1, routed)           0.597    21.474    rf10_out[7]
    SLICE_X87Y80         LUT4 (Prop_lut4_I1_O)        0.306    21.780 r  rf[8]_i_1/O
                         net (fo=9, routed)           0.358    22.139    rf[8]_i_1_n_0
    SLICE_X84Y80         FDRE                                         r  rf_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.599    15.022    clk_IBUF_BUFG
    SLICE_X84Y80         FDRE                                         r  rf_reg[2]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X84Y80         FDRE (Setup_fdre_C_R)       -0.524    14.721    rf_reg[2]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                         -22.139    
  -------------------------------------------------------------------
                         slack                                 -7.417    

Slack (VIOLATED) :        -7.417ns  (required time - arrival time)
  Source:                 re_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        16.813ns  (logic 9.612ns (57.170%)  route 7.201ns (42.830%))
  Logic Levels:           30  (CARRY4=21 LUT2=1 LUT3=4 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X86Y67         FDRE                                         r  re_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDRE (Prop_fdre_C_Q)         0.456     5.782 f  re_reg[3]/Q
                         net (fo=8, routed)           0.694     6.476    re[3]
    SLICE_X87Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.600 r  rf[8]_i_22/O
                         net (fo=13, routed)          0.550     7.150    rf[8]_i_22_n_0
    SLICE_X87Y66         LUT4 (Prop_lut4_I1_O)        0.124     7.274 r  rf[8]_i_14/O
                         net (fo=5, routed)           0.486     7.760    rf[8]_i_14_n_0
    SLICE_X86Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.884 r  rf[8]_i_85/O
                         net (fo=1, routed)           0.000     7.884    rf[8]_i_85_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.285 r  rf_reg[8]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.285    rf_reg[8]_i_43_n_0
    SLICE_X86Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  rf_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.399    rf_reg[8]_i_23_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.670 r  rf_reg[8]_i_15/CO[0]
                         net (fo=12, routed)          0.538     9.208    rf2[6]
    SLICE_X86Y68         LUT3 (Prop_lut3_I0_O)        0.373     9.581 r  rf[8]_i_91/O
                         net (fo=1, routed)           0.000     9.581    rf[8]_i_91_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.982 r  rf_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.982    rf_reg[8]_i_52_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.316 r  rf_reg[8]_i_26/O[1]
                         net (fo=2, routed)           0.730    11.046    rf_reg[8]_i_26_n_6
    SLICE_X86Y72         LUT3 (Prop_lut3_I2_O)        0.303    11.349 r  rf[8]_i_59/O
                         net (fo=1, routed)           0.000    11.349    rf[8]_i_59_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.747 r  rf_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.747    rf_reg[8]_i_29_n_0
    SLICE_X86Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.904 r  rf_reg[8]_i_17/CO[1]
                         net (fo=12, routed)          0.588    12.492    rf2[4]
    SLICE_X86Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    13.277 r  rf_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.009    13.286    rf_reg[8]_i_62_n_0
    SLICE_X86Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.400 r  rf_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.400    rf_reg[8]_i_32_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.557 r  rf_reg[8]_i_18/CO[1]
                         net (fo=12, routed)          0.633    14.190    rf2[3]
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.329    14.519 r  rf[8]_i_102/O
                         net (fo=1, routed)           0.000    14.519    rf[8]_i_102_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.069 r  rf_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.069    rf_reg[8]_i_67_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.183 r  rf_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.183    rf_reg[8]_i_35_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.340 r  rf_reg[8]_i_19/CO[1]
                         net (fo=12, routed)          0.594    15.935    rf2[2]
    SLICE_X86Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    16.720 r  rf_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.720    rf_reg[8]_i_72_n_0
    SLICE_X86Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.834 r  rf_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.834    rf_reg[8]_i_38_n_0
    SLICE_X86Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.991 r  rf_reg[8]_i_20/CO[1]
                         net (fo=12, routed)          0.665    17.655    rf2[1]
    SLICE_X86Y83         LUT3 (Prop_lut3_I0_O)        0.329    17.984 r  rf[8]_i_109/O
                         net (fo=1, routed)           0.000    17.984    rf[8]_i_109_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.516 r  rf_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    18.516    rf_reg[8]_i_77_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.630 r  rf_reg[8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    18.630    rf_reg[8]_i_41_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.901 r  rf_reg[8]_i_21/CO[0]
                         net (fo=1, routed)           0.759    19.660    rf2[0]
    SLICE_X85Y80         LUT2 (Prop_lut2_I1_O)        0.373    20.033 r  rf[8]_i_13/O
                         net (fo=1, routed)           0.000    20.033    rf[8]_i_13_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.565 r  rf_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.565    rf_reg[8]_i_4_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.878 r  rf_reg[8]_i_3/O[3]
                         net (fo=1, routed)           0.597    21.474    rf10_out[7]
    SLICE_X87Y80         LUT4 (Prop_lut4_I1_O)        0.306    21.780 r  rf[8]_i_1/O
                         net (fo=9, routed)           0.358    22.139    rf[8]_i_1_n_0
    SLICE_X84Y80         FDRE                                         r  rf_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.599    15.022    clk_IBUF_BUFG
    SLICE_X84Y80         FDRE                                         r  rf_reg[5]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X84Y80         FDRE (Setup_fdre_C_R)       -0.524    14.721    rf_reg[5]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                         -22.139    
  -------------------------------------------------------------------
                         slack                                 -7.417    

Slack (VIOLATED) :        -7.417ns  (required time - arrival time)
  Source:                 re_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        16.813ns  (logic 9.612ns (57.170%)  route 7.201ns (42.830%))
  Logic Levels:           30  (CARRY4=21 LUT2=1 LUT3=4 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X86Y67         FDRE                                         r  re_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDRE (Prop_fdre_C_Q)         0.456     5.782 f  re_reg[3]/Q
                         net (fo=8, routed)           0.694     6.476    re[3]
    SLICE_X87Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.600 r  rf[8]_i_22/O
                         net (fo=13, routed)          0.550     7.150    rf[8]_i_22_n_0
    SLICE_X87Y66         LUT4 (Prop_lut4_I1_O)        0.124     7.274 r  rf[8]_i_14/O
                         net (fo=5, routed)           0.486     7.760    rf[8]_i_14_n_0
    SLICE_X86Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.884 r  rf[8]_i_85/O
                         net (fo=1, routed)           0.000     7.884    rf[8]_i_85_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.285 r  rf_reg[8]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.285    rf_reg[8]_i_43_n_0
    SLICE_X86Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  rf_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.399    rf_reg[8]_i_23_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.670 r  rf_reg[8]_i_15/CO[0]
                         net (fo=12, routed)          0.538     9.208    rf2[6]
    SLICE_X86Y68         LUT3 (Prop_lut3_I0_O)        0.373     9.581 r  rf[8]_i_91/O
                         net (fo=1, routed)           0.000     9.581    rf[8]_i_91_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.982 r  rf_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.982    rf_reg[8]_i_52_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.316 r  rf_reg[8]_i_26/O[1]
                         net (fo=2, routed)           0.730    11.046    rf_reg[8]_i_26_n_6
    SLICE_X86Y72         LUT3 (Prop_lut3_I2_O)        0.303    11.349 r  rf[8]_i_59/O
                         net (fo=1, routed)           0.000    11.349    rf[8]_i_59_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.747 r  rf_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.747    rf_reg[8]_i_29_n_0
    SLICE_X86Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.904 r  rf_reg[8]_i_17/CO[1]
                         net (fo=12, routed)          0.588    12.492    rf2[4]
    SLICE_X86Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    13.277 r  rf_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.009    13.286    rf_reg[8]_i_62_n_0
    SLICE_X86Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.400 r  rf_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.400    rf_reg[8]_i_32_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.557 r  rf_reg[8]_i_18/CO[1]
                         net (fo=12, routed)          0.633    14.190    rf2[3]
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.329    14.519 r  rf[8]_i_102/O
                         net (fo=1, routed)           0.000    14.519    rf[8]_i_102_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.069 r  rf_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.069    rf_reg[8]_i_67_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.183 r  rf_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.183    rf_reg[8]_i_35_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.340 r  rf_reg[8]_i_19/CO[1]
                         net (fo=12, routed)          0.594    15.935    rf2[2]
    SLICE_X86Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    16.720 r  rf_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.720    rf_reg[8]_i_72_n_0
    SLICE_X86Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.834 r  rf_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.834    rf_reg[8]_i_38_n_0
    SLICE_X86Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.991 r  rf_reg[8]_i_20/CO[1]
                         net (fo=12, routed)          0.665    17.655    rf2[1]
    SLICE_X86Y83         LUT3 (Prop_lut3_I0_O)        0.329    17.984 r  rf[8]_i_109/O
                         net (fo=1, routed)           0.000    17.984    rf[8]_i_109_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.516 r  rf_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    18.516    rf_reg[8]_i_77_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.630 r  rf_reg[8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    18.630    rf_reg[8]_i_41_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.901 r  rf_reg[8]_i_21/CO[0]
                         net (fo=1, routed)           0.759    19.660    rf2[0]
    SLICE_X85Y80         LUT2 (Prop_lut2_I1_O)        0.373    20.033 r  rf[8]_i_13/O
                         net (fo=1, routed)           0.000    20.033    rf[8]_i_13_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.565 r  rf_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.565    rf_reg[8]_i_4_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.878 r  rf_reg[8]_i_3/O[3]
                         net (fo=1, routed)           0.597    21.474    rf10_out[7]
    SLICE_X87Y80         LUT4 (Prop_lut4_I1_O)        0.306    21.780 r  rf[8]_i_1/O
                         net (fo=9, routed)           0.358    22.139    rf[8]_i_1_n_0
    SLICE_X84Y80         FDRE                                         r  rf_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.599    15.022    clk_IBUF_BUFG
    SLICE_X84Y80         FDRE                                         r  rf_reg[7]/C
                         clock pessimism              0.259    15.281    
                         clock uncertainty           -0.035    15.245    
    SLICE_X84Y80         FDRE (Setup_fdre_C_R)       -0.524    14.721    rf_reg[7]
  -------------------------------------------------------------------
                         required time                         14.721    
                         arrival time                         -22.139    
  -------------------------------------------------------------------
                         slack                                 -7.417    

Slack (VIOLATED) :        -7.399ns  (required time - arrival time)
  Source:                 re_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        16.797ns  (logic 9.612ns (57.225%)  route 7.185ns (42.775%))
  Logic Levels:           30  (CARRY4=21 LUT2=1 LUT3=4 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X86Y67         FDRE                                         r  re_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDRE (Prop_fdre_C_Q)         0.456     5.782 f  re_reg[3]/Q
                         net (fo=8, routed)           0.694     6.476    re[3]
    SLICE_X87Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.600 r  rf[8]_i_22/O
                         net (fo=13, routed)          0.550     7.150    rf[8]_i_22_n_0
    SLICE_X87Y66         LUT4 (Prop_lut4_I1_O)        0.124     7.274 r  rf[8]_i_14/O
                         net (fo=5, routed)           0.486     7.760    rf[8]_i_14_n_0
    SLICE_X86Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.884 r  rf[8]_i_85/O
                         net (fo=1, routed)           0.000     7.884    rf[8]_i_85_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.285 r  rf_reg[8]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.285    rf_reg[8]_i_43_n_0
    SLICE_X86Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  rf_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.399    rf_reg[8]_i_23_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.670 r  rf_reg[8]_i_15/CO[0]
                         net (fo=12, routed)          0.538     9.208    rf2[6]
    SLICE_X86Y68         LUT3 (Prop_lut3_I0_O)        0.373     9.581 r  rf[8]_i_91/O
                         net (fo=1, routed)           0.000     9.581    rf[8]_i_91_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.982 r  rf_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.982    rf_reg[8]_i_52_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.316 r  rf_reg[8]_i_26/O[1]
                         net (fo=2, routed)           0.730    11.046    rf_reg[8]_i_26_n_6
    SLICE_X86Y72         LUT3 (Prop_lut3_I2_O)        0.303    11.349 r  rf[8]_i_59/O
                         net (fo=1, routed)           0.000    11.349    rf[8]_i_59_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.747 r  rf_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.747    rf_reg[8]_i_29_n_0
    SLICE_X86Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.904 r  rf_reg[8]_i_17/CO[1]
                         net (fo=12, routed)          0.588    12.492    rf2[4]
    SLICE_X86Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    13.277 r  rf_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.009    13.286    rf_reg[8]_i_62_n_0
    SLICE_X86Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.400 r  rf_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.400    rf_reg[8]_i_32_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.557 r  rf_reg[8]_i_18/CO[1]
                         net (fo=12, routed)          0.633    14.190    rf2[3]
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.329    14.519 r  rf[8]_i_102/O
                         net (fo=1, routed)           0.000    14.519    rf[8]_i_102_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.069 r  rf_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.069    rf_reg[8]_i_67_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.183 r  rf_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.183    rf_reg[8]_i_35_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.340 r  rf_reg[8]_i_19/CO[1]
                         net (fo=12, routed)          0.594    15.935    rf2[2]
    SLICE_X86Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    16.720 r  rf_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.720    rf_reg[8]_i_72_n_0
    SLICE_X86Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.834 r  rf_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.834    rf_reg[8]_i_38_n_0
    SLICE_X86Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.991 r  rf_reg[8]_i_20/CO[1]
                         net (fo=12, routed)          0.665    17.655    rf2[1]
    SLICE_X86Y83         LUT3 (Prop_lut3_I0_O)        0.329    17.984 r  rf[8]_i_109/O
                         net (fo=1, routed)           0.000    17.984    rf[8]_i_109_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.516 r  rf_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    18.516    rf_reg[8]_i_77_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.630 r  rf_reg[8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    18.630    rf_reg[8]_i_41_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.901 r  rf_reg[8]_i_21/CO[0]
                         net (fo=1, routed)           0.759    19.660    rf2[0]
    SLICE_X85Y80         LUT2 (Prop_lut2_I1_O)        0.373    20.033 r  rf[8]_i_13/O
                         net (fo=1, routed)           0.000    20.033    rf[8]_i_13_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.565 r  rf_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.565    rf_reg[8]_i_4_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.878 r  rf_reg[8]_i_3/O[3]
                         net (fo=1, routed)           0.597    21.474    rf10_out[7]
    SLICE_X87Y80         LUT4 (Prop_lut4_I1_O)        0.306    21.780 r  rf[8]_i_1/O
                         net (fo=9, routed)           0.342    22.123    rf[8]_i_1_n_0
    SLICE_X88Y80         FDRE                                         r  rf_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X88Y80         FDRE                                         r  rf_reg[0]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X88Y80         FDRE (Setup_fdre_C_R)       -0.524    14.723    rf_reg[0]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                         -22.123    
  -------------------------------------------------------------------
                         slack                                 -7.399    

Slack (VIOLATED) :        -7.399ns  (required time - arrival time)
  Source:                 re_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        16.797ns  (logic 9.612ns (57.225%)  route 7.185ns (42.775%))
  Logic Levels:           30  (CARRY4=21 LUT2=1 LUT3=4 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X86Y67         FDRE                                         r  re_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDRE (Prop_fdre_C_Q)         0.456     5.782 f  re_reg[3]/Q
                         net (fo=8, routed)           0.694     6.476    re[3]
    SLICE_X87Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.600 r  rf[8]_i_22/O
                         net (fo=13, routed)          0.550     7.150    rf[8]_i_22_n_0
    SLICE_X87Y66         LUT4 (Prop_lut4_I1_O)        0.124     7.274 r  rf[8]_i_14/O
                         net (fo=5, routed)           0.486     7.760    rf[8]_i_14_n_0
    SLICE_X86Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.884 r  rf[8]_i_85/O
                         net (fo=1, routed)           0.000     7.884    rf[8]_i_85_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.285 r  rf_reg[8]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.285    rf_reg[8]_i_43_n_0
    SLICE_X86Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  rf_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.399    rf_reg[8]_i_23_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.670 r  rf_reg[8]_i_15/CO[0]
                         net (fo=12, routed)          0.538     9.208    rf2[6]
    SLICE_X86Y68         LUT3 (Prop_lut3_I0_O)        0.373     9.581 r  rf[8]_i_91/O
                         net (fo=1, routed)           0.000     9.581    rf[8]_i_91_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.982 r  rf_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.982    rf_reg[8]_i_52_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.316 r  rf_reg[8]_i_26/O[1]
                         net (fo=2, routed)           0.730    11.046    rf_reg[8]_i_26_n_6
    SLICE_X86Y72         LUT3 (Prop_lut3_I2_O)        0.303    11.349 r  rf[8]_i_59/O
                         net (fo=1, routed)           0.000    11.349    rf[8]_i_59_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.747 r  rf_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.747    rf_reg[8]_i_29_n_0
    SLICE_X86Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.904 r  rf_reg[8]_i_17/CO[1]
                         net (fo=12, routed)          0.588    12.492    rf2[4]
    SLICE_X86Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    13.277 r  rf_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.009    13.286    rf_reg[8]_i_62_n_0
    SLICE_X86Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.400 r  rf_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.400    rf_reg[8]_i_32_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.557 r  rf_reg[8]_i_18/CO[1]
                         net (fo=12, routed)          0.633    14.190    rf2[3]
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.329    14.519 r  rf[8]_i_102/O
                         net (fo=1, routed)           0.000    14.519    rf[8]_i_102_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.069 r  rf_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.069    rf_reg[8]_i_67_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.183 r  rf_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.183    rf_reg[8]_i_35_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.340 r  rf_reg[8]_i_19/CO[1]
                         net (fo=12, routed)          0.594    15.935    rf2[2]
    SLICE_X86Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    16.720 r  rf_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.720    rf_reg[8]_i_72_n_0
    SLICE_X86Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.834 r  rf_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.834    rf_reg[8]_i_38_n_0
    SLICE_X86Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.991 r  rf_reg[8]_i_20/CO[1]
                         net (fo=12, routed)          0.665    17.655    rf2[1]
    SLICE_X86Y83         LUT3 (Prop_lut3_I0_O)        0.329    17.984 r  rf[8]_i_109/O
                         net (fo=1, routed)           0.000    17.984    rf[8]_i_109_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.516 r  rf_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    18.516    rf_reg[8]_i_77_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.630 r  rf_reg[8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    18.630    rf_reg[8]_i_41_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.901 r  rf_reg[8]_i_21/CO[0]
                         net (fo=1, routed)           0.759    19.660    rf2[0]
    SLICE_X85Y80         LUT2 (Prop_lut2_I1_O)        0.373    20.033 r  rf[8]_i_13/O
                         net (fo=1, routed)           0.000    20.033    rf[8]_i_13_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.565 r  rf_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.565    rf_reg[8]_i_4_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.878 r  rf_reg[8]_i_3/O[3]
                         net (fo=1, routed)           0.597    21.474    rf10_out[7]
    SLICE_X87Y80         LUT4 (Prop_lut4_I1_O)        0.306    21.780 r  rf[8]_i_1/O
                         net (fo=9, routed)           0.342    22.123    rf[8]_i_1_n_0
    SLICE_X88Y80         FDRE                                         r  rf_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X88Y80         FDRE                                         r  rf_reg[3]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X88Y80         FDRE (Setup_fdre_C_R)       -0.524    14.723    rf_reg[3]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                         -22.123    
  -------------------------------------------------------------------
                         slack                                 -7.399    

Slack (VIOLATED) :        -7.399ns  (required time - arrival time)
  Source:                 re_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        16.797ns  (logic 9.612ns (57.225%)  route 7.185ns (42.775%))
  Logic Levels:           30  (CARRY4=21 LUT2=1 LUT3=4 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X86Y67         FDRE                                         r  re_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDRE (Prop_fdre_C_Q)         0.456     5.782 f  re_reg[3]/Q
                         net (fo=8, routed)           0.694     6.476    re[3]
    SLICE_X87Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.600 r  rf[8]_i_22/O
                         net (fo=13, routed)          0.550     7.150    rf[8]_i_22_n_0
    SLICE_X87Y66         LUT4 (Prop_lut4_I1_O)        0.124     7.274 r  rf[8]_i_14/O
                         net (fo=5, routed)           0.486     7.760    rf[8]_i_14_n_0
    SLICE_X86Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.884 r  rf[8]_i_85/O
                         net (fo=1, routed)           0.000     7.884    rf[8]_i_85_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.285 r  rf_reg[8]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.285    rf_reg[8]_i_43_n_0
    SLICE_X86Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  rf_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.399    rf_reg[8]_i_23_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.670 r  rf_reg[8]_i_15/CO[0]
                         net (fo=12, routed)          0.538     9.208    rf2[6]
    SLICE_X86Y68         LUT3 (Prop_lut3_I0_O)        0.373     9.581 r  rf[8]_i_91/O
                         net (fo=1, routed)           0.000     9.581    rf[8]_i_91_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.982 r  rf_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.982    rf_reg[8]_i_52_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.316 r  rf_reg[8]_i_26/O[1]
                         net (fo=2, routed)           0.730    11.046    rf_reg[8]_i_26_n_6
    SLICE_X86Y72         LUT3 (Prop_lut3_I2_O)        0.303    11.349 r  rf[8]_i_59/O
                         net (fo=1, routed)           0.000    11.349    rf[8]_i_59_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.747 r  rf_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.747    rf_reg[8]_i_29_n_0
    SLICE_X86Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.904 r  rf_reg[8]_i_17/CO[1]
                         net (fo=12, routed)          0.588    12.492    rf2[4]
    SLICE_X86Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    13.277 r  rf_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.009    13.286    rf_reg[8]_i_62_n_0
    SLICE_X86Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.400 r  rf_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.400    rf_reg[8]_i_32_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.557 r  rf_reg[8]_i_18/CO[1]
                         net (fo=12, routed)          0.633    14.190    rf2[3]
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.329    14.519 r  rf[8]_i_102/O
                         net (fo=1, routed)           0.000    14.519    rf[8]_i_102_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.069 r  rf_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.069    rf_reg[8]_i_67_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.183 r  rf_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.183    rf_reg[8]_i_35_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.340 r  rf_reg[8]_i_19/CO[1]
                         net (fo=12, routed)          0.594    15.935    rf2[2]
    SLICE_X86Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    16.720 r  rf_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.720    rf_reg[8]_i_72_n_0
    SLICE_X86Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.834 r  rf_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.834    rf_reg[8]_i_38_n_0
    SLICE_X86Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.991 r  rf_reg[8]_i_20/CO[1]
                         net (fo=12, routed)          0.665    17.655    rf2[1]
    SLICE_X86Y83         LUT3 (Prop_lut3_I0_O)        0.329    17.984 r  rf[8]_i_109/O
                         net (fo=1, routed)           0.000    17.984    rf[8]_i_109_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.516 r  rf_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    18.516    rf_reg[8]_i_77_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.630 r  rf_reg[8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    18.630    rf_reg[8]_i_41_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.901 r  rf_reg[8]_i_21/CO[0]
                         net (fo=1, routed)           0.759    19.660    rf2[0]
    SLICE_X85Y80         LUT2 (Prop_lut2_I1_O)        0.373    20.033 r  rf[8]_i_13/O
                         net (fo=1, routed)           0.000    20.033    rf[8]_i_13_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.565 r  rf_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.565    rf_reg[8]_i_4_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.878 r  rf_reg[8]_i_3/O[3]
                         net (fo=1, routed)           0.597    21.474    rf10_out[7]
    SLICE_X87Y80         LUT4 (Prop_lut4_I1_O)        0.306    21.780 r  rf[8]_i_1/O
                         net (fo=9, routed)           0.342    22.123    rf[8]_i_1_n_0
    SLICE_X88Y80         FDRE                                         r  rf_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X88Y80         FDRE                                         r  rf_reg[4]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X88Y80         FDRE (Setup_fdre_C_R)       -0.524    14.723    rf_reg[4]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                         -22.123    
  -------------------------------------------------------------------
                         slack                                 -7.399    

Slack (VIOLATED) :        -7.399ns  (required time - arrival time)
  Source:                 re_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        16.797ns  (logic 9.612ns (57.225%)  route 7.185ns (42.775%))
  Logic Levels:           30  (CARRY4=21 LUT2=1 LUT3=4 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X86Y67         FDRE                                         r  re_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDRE (Prop_fdre_C_Q)         0.456     5.782 f  re_reg[3]/Q
                         net (fo=8, routed)           0.694     6.476    re[3]
    SLICE_X87Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.600 r  rf[8]_i_22/O
                         net (fo=13, routed)          0.550     7.150    rf[8]_i_22_n_0
    SLICE_X87Y66         LUT4 (Prop_lut4_I1_O)        0.124     7.274 r  rf[8]_i_14/O
                         net (fo=5, routed)           0.486     7.760    rf[8]_i_14_n_0
    SLICE_X86Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.884 r  rf[8]_i_85/O
                         net (fo=1, routed)           0.000     7.884    rf[8]_i_85_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.285 r  rf_reg[8]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.285    rf_reg[8]_i_43_n_0
    SLICE_X86Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  rf_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.399    rf_reg[8]_i_23_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.670 r  rf_reg[8]_i_15/CO[0]
                         net (fo=12, routed)          0.538     9.208    rf2[6]
    SLICE_X86Y68         LUT3 (Prop_lut3_I0_O)        0.373     9.581 r  rf[8]_i_91/O
                         net (fo=1, routed)           0.000     9.581    rf[8]_i_91_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.982 r  rf_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.982    rf_reg[8]_i_52_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.316 r  rf_reg[8]_i_26/O[1]
                         net (fo=2, routed)           0.730    11.046    rf_reg[8]_i_26_n_6
    SLICE_X86Y72         LUT3 (Prop_lut3_I2_O)        0.303    11.349 r  rf[8]_i_59/O
                         net (fo=1, routed)           0.000    11.349    rf[8]_i_59_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.747 r  rf_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.747    rf_reg[8]_i_29_n_0
    SLICE_X86Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.904 r  rf_reg[8]_i_17/CO[1]
                         net (fo=12, routed)          0.588    12.492    rf2[4]
    SLICE_X86Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    13.277 r  rf_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.009    13.286    rf_reg[8]_i_62_n_0
    SLICE_X86Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.400 r  rf_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.400    rf_reg[8]_i_32_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.557 r  rf_reg[8]_i_18/CO[1]
                         net (fo=12, routed)          0.633    14.190    rf2[3]
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.329    14.519 r  rf[8]_i_102/O
                         net (fo=1, routed)           0.000    14.519    rf[8]_i_102_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.069 r  rf_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.069    rf_reg[8]_i_67_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.183 r  rf_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.183    rf_reg[8]_i_35_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.340 r  rf_reg[8]_i_19/CO[1]
                         net (fo=12, routed)          0.594    15.935    rf2[2]
    SLICE_X86Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    16.720 r  rf_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.720    rf_reg[8]_i_72_n_0
    SLICE_X86Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.834 r  rf_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.834    rf_reg[8]_i_38_n_0
    SLICE_X86Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.991 r  rf_reg[8]_i_20/CO[1]
                         net (fo=12, routed)          0.665    17.655    rf2[1]
    SLICE_X86Y83         LUT3 (Prop_lut3_I0_O)        0.329    17.984 r  rf[8]_i_109/O
                         net (fo=1, routed)           0.000    17.984    rf[8]_i_109_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.516 r  rf_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    18.516    rf_reg[8]_i_77_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.630 r  rf_reg[8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    18.630    rf_reg[8]_i_41_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.901 r  rf_reg[8]_i_21/CO[0]
                         net (fo=1, routed)           0.759    19.660    rf2[0]
    SLICE_X85Y80         LUT2 (Prop_lut2_I1_O)        0.373    20.033 r  rf[8]_i_13/O
                         net (fo=1, routed)           0.000    20.033    rf[8]_i_13_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.565 r  rf_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.565    rf_reg[8]_i_4_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.878 r  rf_reg[8]_i_3/O[3]
                         net (fo=1, routed)           0.597    21.474    rf10_out[7]
    SLICE_X87Y80         LUT4 (Prop_lut4_I1_O)        0.306    21.780 r  rf[8]_i_1/O
                         net (fo=9, routed)           0.342    22.123    rf[8]_i_1_n_0
    SLICE_X88Y80         FDRE                                         r  rf_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X88Y80         FDRE                                         r  rf_reg[6]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X88Y80         FDRE (Setup_fdre_C_R)       -0.524    14.723    rf_reg[6]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                         -22.123    
  -------------------------------------------------------------------
                         slack                                 -7.399    

Slack (VIOLATED) :        -7.399ns  (required time - arrival time)
  Source:                 re_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        16.797ns  (logic 9.612ns (57.225%)  route 7.185ns (42.775%))
  Logic Levels:           30  (CARRY4=21 LUT2=1 LUT3=4 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X86Y67         FDRE                                         r  re_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDRE (Prop_fdre_C_Q)         0.456     5.782 f  re_reg[3]/Q
                         net (fo=8, routed)           0.694     6.476    re[3]
    SLICE_X87Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.600 r  rf[8]_i_22/O
                         net (fo=13, routed)          0.550     7.150    rf[8]_i_22_n_0
    SLICE_X87Y66         LUT4 (Prop_lut4_I1_O)        0.124     7.274 r  rf[8]_i_14/O
                         net (fo=5, routed)           0.486     7.760    rf[8]_i_14_n_0
    SLICE_X86Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.884 r  rf[8]_i_85/O
                         net (fo=1, routed)           0.000     7.884    rf[8]_i_85_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.285 r  rf_reg[8]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.285    rf_reg[8]_i_43_n_0
    SLICE_X86Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  rf_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.399    rf_reg[8]_i_23_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.670 r  rf_reg[8]_i_15/CO[0]
                         net (fo=12, routed)          0.538     9.208    rf2[6]
    SLICE_X86Y68         LUT3 (Prop_lut3_I0_O)        0.373     9.581 r  rf[8]_i_91/O
                         net (fo=1, routed)           0.000     9.581    rf[8]_i_91_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.982 r  rf_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.982    rf_reg[8]_i_52_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.316 r  rf_reg[8]_i_26/O[1]
                         net (fo=2, routed)           0.730    11.046    rf_reg[8]_i_26_n_6
    SLICE_X86Y72         LUT3 (Prop_lut3_I2_O)        0.303    11.349 r  rf[8]_i_59/O
                         net (fo=1, routed)           0.000    11.349    rf[8]_i_59_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.747 r  rf_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.747    rf_reg[8]_i_29_n_0
    SLICE_X86Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.904 r  rf_reg[8]_i_17/CO[1]
                         net (fo=12, routed)          0.588    12.492    rf2[4]
    SLICE_X86Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    13.277 r  rf_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.009    13.286    rf_reg[8]_i_62_n_0
    SLICE_X86Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.400 r  rf_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.400    rf_reg[8]_i_32_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.557 r  rf_reg[8]_i_18/CO[1]
                         net (fo=12, routed)          0.633    14.190    rf2[3]
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.329    14.519 r  rf[8]_i_102/O
                         net (fo=1, routed)           0.000    14.519    rf[8]_i_102_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.069 r  rf_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.069    rf_reg[8]_i_67_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.183 r  rf_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.183    rf_reg[8]_i_35_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.340 r  rf_reg[8]_i_19/CO[1]
                         net (fo=12, routed)          0.594    15.935    rf2[2]
    SLICE_X86Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    16.720 r  rf_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.720    rf_reg[8]_i_72_n_0
    SLICE_X86Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.834 r  rf_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.834    rf_reg[8]_i_38_n_0
    SLICE_X86Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.991 r  rf_reg[8]_i_20/CO[1]
                         net (fo=12, routed)          0.665    17.655    rf2[1]
    SLICE_X86Y83         LUT3 (Prop_lut3_I0_O)        0.329    17.984 r  rf[8]_i_109/O
                         net (fo=1, routed)           0.000    17.984    rf[8]_i_109_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.516 r  rf_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    18.516    rf_reg[8]_i_77_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.630 r  rf_reg[8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    18.630    rf_reg[8]_i_41_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.901 r  rf_reg[8]_i_21/CO[0]
                         net (fo=1, routed)           0.759    19.660    rf2[0]
    SLICE_X85Y80         LUT2 (Prop_lut2_I1_O)        0.373    20.033 r  rf[8]_i_13/O
                         net (fo=1, routed)           0.000    20.033    rf[8]_i_13_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.565 r  rf_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.565    rf_reg[8]_i_4_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.878 r  rf_reg[8]_i_3/O[3]
                         net (fo=1, routed)           0.597    21.474    rf10_out[7]
    SLICE_X87Y80         LUT4 (Prop_lut4_I1_O)        0.306    21.780 r  rf[8]_i_1/O
                         net (fo=9, routed)           0.342    22.123    rf[8]_i_1_n_0
    SLICE_X88Y80         FDRE                                         r  rf_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X88Y80         FDRE                                         r  rf_reg[8]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X88Y80         FDRE (Setup_fdre_C_R)       -0.524    14.723    rf_reg[8]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                         -22.123    
  -------------------------------------------------------------------
                         slack                                 -7.399    

Slack (VIOLATED) :        -7.183ns  (required time - arrival time)
  Source:                 re_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        17.223ns  (logic 9.456ns (54.903%)  route 7.767ns (45.097%))
  Logic Levels:           30  (CARRY4=20 LUT2=1 LUT3=5 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X86Y67         FDRE                                         r  re_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y67         FDRE (Prop_fdre_C_Q)         0.456     5.782 f  re_reg[3]/Q
                         net (fo=8, routed)           0.694     6.476    re[3]
    SLICE_X87Y67         LUT6 (Prop_lut6_I0_O)        0.124     6.600 r  rf[8]_i_22/O
                         net (fo=13, routed)          0.550     7.150    rf[8]_i_22_n_0
    SLICE_X87Y66         LUT4 (Prop_lut4_I1_O)        0.124     7.274 r  rf[8]_i_14/O
                         net (fo=5, routed)           0.486     7.760    rf[8]_i_14_n_0
    SLICE_X86Y65         LUT6 (Prop_lut6_I0_O)        0.124     7.884 r  rf[8]_i_85/O
                         net (fo=1, routed)           0.000     7.884    rf[8]_i_85_n_0
    SLICE_X86Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.285 r  rf_reg[8]_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.285    rf_reg[8]_i_43_n_0
    SLICE_X86Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  rf_reg[8]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.399    rf_reg[8]_i_23_n_0
    SLICE_X86Y67         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.670 r  rf_reg[8]_i_15/CO[0]
                         net (fo=12, routed)          0.538     9.208    rf2[6]
    SLICE_X86Y68         LUT3 (Prop_lut3_I0_O)        0.373     9.581 r  rf[8]_i_91/O
                         net (fo=1, routed)           0.000     9.581    rf[8]_i_91_n_0
    SLICE_X86Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.982 r  rf_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000     9.982    rf_reg[8]_i_52_n_0
    SLICE_X86Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.316 r  rf_reg[8]_i_26/O[1]
                         net (fo=2, routed)           0.730    11.046    rf_reg[8]_i_26_n_6
    SLICE_X86Y72         LUT3 (Prop_lut3_I2_O)        0.303    11.349 r  rf[8]_i_59/O
                         net (fo=1, routed)           0.000    11.349    rf[8]_i_59_n_0
    SLICE_X86Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.747 r  rf_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    11.747    rf_reg[8]_i_29_n_0
    SLICE_X86Y73         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.904 r  rf_reg[8]_i_17/CO[1]
                         net (fo=12, routed)          0.588    12.492    rf2[4]
    SLICE_X86Y74         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    13.277 r  rf_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.009    13.286    rf_reg[8]_i_62_n_0
    SLICE_X86Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.400 r  rf_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.400    rf_reg[8]_i_32_n_0
    SLICE_X86Y76         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.557 r  rf_reg[8]_i_18/CO[1]
                         net (fo=12, routed)          0.633    14.190    rf2[3]
    SLICE_X86Y77         LUT3 (Prop_lut3_I0_O)        0.329    14.519 r  rf[8]_i_102/O
                         net (fo=1, routed)           0.000    14.519    rf[8]_i_102_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.069 r  rf_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.069    rf_reg[8]_i_67_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.183 r  rf_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    15.183    rf_reg[8]_i_35_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.340 r  rf_reg[8]_i_19/CO[1]
                         net (fo=12, routed)          0.594    15.935    rf2[2]
    SLICE_X86Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    16.720 r  rf_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.720    rf_reg[8]_i_72_n_0
    SLICE_X86Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.834 r  rf_reg[8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.834    rf_reg[8]_i_38_n_0
    SLICE_X86Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.991 r  rf_reg[8]_i_20/CO[1]
                         net (fo=12, routed)          0.665    17.655    rf2[1]
    SLICE_X86Y83         LUT3 (Prop_lut3_I0_O)        0.329    17.984 r  rf[8]_i_109/O
                         net (fo=1, routed)           0.000    17.984    rf[8]_i_109_n_0
    SLICE_X86Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.516 r  rf_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    18.516    rf_reg[8]_i_77_n_0
    SLICE_X86Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.630 r  rf_reg[8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    18.630    rf_reg[8]_i_41_n_0
    SLICE_X86Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    18.901 r  rf_reg[8]_i_21/CO[0]
                         net (fo=1, routed)           0.759    19.660    rf2[0]
    SLICE_X85Y80         LUT2 (Prop_lut2_I1_O)        0.373    20.033 r  rf[8]_i_13/O
                         net (fo=1, routed)           0.000    20.033    rf[8]_i_13_n_0
    SLICE_X85Y80         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    20.580 r  rf_reg[8]_i_4/O[2]
                         net (fo=12, routed)          0.569    21.149    rf10_out[2]
    SLICE_X82Y80         LUT6 (Prop_lut6_I3_O)        0.302    21.451 r  rf[3]_i_2/O
                         net (fo=2, routed)           0.952    22.403    rf[3]_i_2_n_0
    SLICE_X88Y80         LUT3 (Prop_lut3_I2_O)        0.146    22.549 r  rf[3]_i_1/O
                         net (fo=1, routed)           0.000    22.549    rf[3]_i_1_n_0
    SLICE_X88Y80         FDRE                                         r  rf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X88Y80         FDRE                                         r  rf_reg[3]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X88Y80         FDRE (Setup_fdre_C_D)        0.118    15.365    rf_reg[3]
  -------------------------------------------------------------------
                         required time                         15.365    
                         arrival time                         -22.549    
  -------------------------------------------------------------------
                         slack                                 -7.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 ra_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.378ns (51.677%)  route 0.353ns (48.323%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X89Y80         FDRE                                         r  ra_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y80         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ra_reg[6]/Q
                         net (fo=2, routed)           0.067     1.726    ra[6]
    SLICE_X89Y80         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.853 r  rf_reg[7]_i_2/O[3]
                         net (fo=5, routed)           0.286     2.140    rf11_out[7]
    SLICE_X88Y80         LUT6 (Prop_lut6_I1_O)        0.110     2.250 r  rf[6]_i_1/O
                         net (fo=1, routed)           0.000     2.250    rf[6]_i_1_n_0
    SLICE_X88Y80         FDRE                                         r  rf_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.869     2.034    clk_IBUF_BUFG
    SLICE_X88Y80         FDRE                                         r  rf_reg[6]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X88Y80         FDRE (Hold_fdre_C_D)         0.121     1.652    rf_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.672ns  (arrival time - required time)
  Source:                 rc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.372ns (44.729%)  route 0.460ns (55.271%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X86Y76         FDRE                                         r  rc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  rc_reg[0]/Q
                         net (fo=2, routed)           0.248     1.903    rc[0]
    SLICE_X85Y80         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.027 f  rf_reg[8]_i_4/O[1]
                         net (fo=10, routed)          0.212     2.239    rf10_out[1]
    SLICE_X84Y80         LUT6 (Prop_lut6_I5_O)        0.107     2.346 r  rf[7]_i_1/O
                         net (fo=1, routed)           0.000     2.346    rf[7]_i_1_n_0
    SLICE_X84Y80         FDRE                                         r  rf_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.868     2.033    clk_IBUF_BUFG
    SLICE_X84Y80         FDRE                                         r  rf_reg[7]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X84Y80         FDRE (Hold_fdre_C_D)         0.121     1.674    rf_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 ra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.417ns (49.073%)  route 0.433ns (50.927%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.597     1.516    clk_IBUF_BUFG
    SLICE_X89Y78         FDRE                                         r  ra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y78         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  ra_reg[0]/Q
                         net (fo=2, routed)           0.121     1.778    ra[0]
    SLICE_X89Y79         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.902 r  rf_reg[7]_i_3/O[1]
                         net (fo=1, routed)           0.184     2.086    rf11_out[1]
    SLICE_X87Y79         LUT4 (Prop_lut4_I2_O)        0.107     2.193 r  rf[1]_i_3/O
                         net (fo=2, routed)           0.128     2.321    rf[1]_i_3_n_0
    SLICE_X84Y80         LUT6 (Prop_lut6_I5_O)        0.045     2.366 r  rf[1]_i_1/O
                         net (fo=1, routed)           0.000     2.366    rf[1]_i_1_n_0
    SLICE_X84Y80         FDRE                                         r  rf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.868     2.033    clk_IBUF_BUFG
    SLICE_X84Y80         FDRE                                         r  rf_reg[1]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X84Y80         FDRE (Hold_fdre_C_D)         0.121     1.674    rf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 rc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.372ns (43.550%)  route 0.482ns (56.451%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X86Y76         FDRE                                         r  rc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  rc_reg[0]/Q
                         net (fo=2, routed)           0.248     1.903    rc[0]
    SLICE_X85Y80         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.027 r  rf_reg[8]_i_4/O[1]
                         net (fo=10, routed)          0.234     2.262    rf10_out[1]
    SLICE_X84Y80         LUT5 (Prop_lut5_I3_O)        0.107     2.369 r  rf[2]_i_1/O
                         net (fo=1, routed)           0.000     2.369    rf[2]_i_1_n_0
    SLICE_X84Y80         FDRE                                         r  rf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.868     2.033    clk_IBUF_BUFG
    SLICE_X84Y80         FDRE                                         r  rf_reg[2]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X84Y80         FDRE (Hold_fdre_C_D)         0.121     1.674    rf_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 ra_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.408ns (49.246%)  route 0.420ns (50.754%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X89Y80         FDRE                                         r  ra_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y80         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ra_reg[4]/Q
                         net (fo=2, routed)           0.167     1.826    ra[4]
    SLICE_X89Y80         LUT2 (Prop_lut2_I0_O)        0.045     1.871 r  rf[7]_i_7/O
                         net (fo=1, routed)           0.000     1.871    rf[7]_i_7_n_0
    SLICE_X89Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.941 r  rf_reg[7]_i_2/O[0]
                         net (fo=3, routed)           0.156     2.098    rf11_out[4]
    SLICE_X87Y80         LUT5 (Prop_lut5_I0_O)        0.107     2.205 r  rf[0]_i_2/O
                         net (fo=1, routed)           0.097     2.302    rf[0]_i_2_n_0
    SLICE_X88Y80         LUT6 (Prop_lut6_I5_O)        0.045     2.347 r  rf[0]_i_1/O
                         net (fo=1, routed)           0.000     2.347    rf[0]_i_1_n_0
    SLICE_X88Y80         FDRE                                         r  rf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.869     2.034    clk_IBUF_BUFG
    SLICE_X88Y80         FDRE                                         r  rf_reg[0]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X88Y80         FDRE (Hold_fdre_C_D)         0.121     1.652    rf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.347    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 ra_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.423ns (47.500%)  route 0.468ns (52.500%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X89Y80         FDRE                                         r  ra_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y80         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ra_reg[6]/Q
                         net (fo=2, routed)           0.067     1.726    ra[6]
    SLICE_X89Y80         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.853 r  rf_reg[7]_i_2/O[3]
                         net (fo=5, routed)           0.244     2.097    rf11_out[7]
    SLICE_X87Y80         LUT5 (Prop_lut5_I0_O)        0.110     2.207 r  rf[5]_i_2/O
                         net (fo=2, routed)           0.157     2.364    rf[5]_i_2_n_0
    SLICE_X84Y80         LUT3 (Prop_lut3_I2_O)        0.045     2.409 r  rf[5]_i_1/O
                         net (fo=1, routed)           0.000     2.409    rf[5]_i_1_n_0
    SLICE_X84Y80         FDRE                                         r  rf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.868     2.033    clk_IBUF_BUFG
    SLICE_X84Y80         FDRE                                         r  rf_reg[5]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X84Y80         FDRE (Hold_fdre_C_D)         0.120     1.673    rf_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 rc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.378ns (40.613%)  route 0.553ns (59.387%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X86Y76         FDRE                                         r  rc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  rc_reg[2]/Q
                         net (fo=2, routed)           0.253     1.908    rc[2]
    SLICE_X85Y80         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     2.035 f  rf_reg[8]_i_4/O[3]
                         net (fo=12, routed)          0.300     2.335    rf10_out[3]
    SLICE_X88Y80         LUT5 (Prop_lut5_I1_O)        0.110     2.445 r  rf[8]_i_2/O
                         net (fo=1, routed)           0.000     2.445    rf[8]_i_2_n_0
    SLICE_X88Y80         FDRE                                         r  rf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.869     2.034    clk_IBUF_BUFG
    SLICE_X88Y80         FDRE                                         r  rf_reg[8]/C
                         clock pessimism             -0.501     1.532    
    SLICE_X88Y80         FDRE (Hold_fdre_C_D)         0.121     1.653    rf_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 ra_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.423ns (45.480%)  route 0.507ns (54.520%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X89Y80         FDRE                                         r  ra_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y80         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ra_reg[6]/Q
                         net (fo=2, routed)           0.067     1.726    ra[6]
    SLICE_X89Y80         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.853 r  rf_reg[7]_i_2/O[3]
                         net (fo=5, routed)           0.244     2.097    rf11_out[7]
    SLICE_X87Y80         LUT5 (Prop_lut5_I0_O)        0.110     2.207 r  rf[5]_i_2/O
                         net (fo=2, routed)           0.197     2.403    rf[5]_i_2_n_0
    SLICE_X88Y80         LUT3 (Prop_lut3_I0_O)        0.045     2.448 r  rf[4]_i_1/O
                         net (fo=1, routed)           0.000     2.448    rf[4]_i_1_n_0
    SLICE_X88Y80         FDRE                                         r  rf_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.869     2.034    clk_IBUF_BUFG
    SLICE_X88Y80         FDRE                                         r  rf_reg[4]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X88Y80         FDRE (Hold_fdre_C_D)         0.120     1.651    rf_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 rc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.415ns (45.684%)  route 0.493ns (54.316%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X86Y76         FDRE                                         r  rc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  rc_reg[3]/Q
                         net (fo=2, routed)           0.250     1.905    rc[3]
    SLICE_X85Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     2.018 r  rf_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.018    rf_reg[8]_i_4_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.072 r  rf_reg[8]_i_3/O[0]
                         net (fo=1, routed)           0.112     2.184    rf10_out[4]
    SLICE_X87Y80         LUT4 (Prop_lut4_I2_O)        0.107     2.291 r  rf[8]_i_1/O
                         net (fo=9, routed)           0.131     2.423    rf[8]_i_1_n_0
    SLICE_X84Y80         FDRE                                         r  rf_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.868     2.033    clk_IBUF_BUFG
    SLICE_X84Y80         FDRE                                         r  rf_reg[1]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X84Y80         FDRE (Hold_fdre_C_R)         0.009     1.562    rf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 rc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.415ns (45.684%)  route 0.493ns (54.316%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.595     1.514    clk_IBUF_BUFG
    SLICE_X86Y76         FDRE                                         r  rc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y76         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  rc_reg[3]/Q
                         net (fo=2, routed)           0.250     1.905    rc[3]
    SLICE_X85Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     2.018 r  rf_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.018    rf_reg[8]_i_4_n_0
    SLICE_X85Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.072 r  rf_reg[8]_i_3/O[0]
                         net (fo=1, routed)           0.112     2.184    rf10_out[4]
    SLICE_X87Y80         LUT4 (Prop_lut4_I2_O)        0.107     2.291 r  rf[8]_i_1/O
                         net (fo=9, routed)           0.131     2.423    rf[8]_i_1_n_0
    SLICE_X84Y80         FDRE                                         r  rf_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.868     2.033    clk_IBUF_BUFG
    SLICE_X84Y80         FDRE                                         r  rf_reg[2]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X84Y80         FDRE (Hold_fdre_C_R)         0.009     1.562    rf_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.860    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y78    ra_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y75    ra_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y75    ra_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y75    ra_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y80    ra_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y80    ra_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y80    ra_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y80    ra_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y79    rb_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    ra_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    ra_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y75    ra_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y75    ra_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y75    ra_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y75    ra_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y75    ra_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y75    ra_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    ra_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    ra_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    ra_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y78    ra_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y75    ra_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y75    ra_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y75    ra_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y75    ra_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y75    ra_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y75    ra_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    ra_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y80    ra_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rf_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.414ns  (logic 3.151ns (58.202%)  route 2.263ns (41.798%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X88Y80         FDRE                                         r  rf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDRE (Prop_fdre_C_Q)         0.518     5.841 r  rf_reg[8]/Q
                         net (fo=1, routed)           2.263     8.104    f_OBUF[8]
    L1                   OBUF (Prop_obuf_I_O)         2.633    10.737 r  f_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.737    f[8]
    L1                                                                r  f[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.412ns  (logic 3.143ns (58.078%)  route 2.269ns (41.922%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X84Y80         FDRE                                         r  rf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y80         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  rf_reg[7]/Q
                         net (fo=1, routed)           2.269     8.108    f_OBUF[7]
    M1                   OBUF (Prop_obuf_I_O)         2.625    10.733 r  f_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.733    f[7]
    M1                                                                r  f[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.391ns  (logic 3.134ns (58.129%)  route 2.257ns (41.871%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X88Y80         FDRE                                         r  rf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDRE (Prop_fdre_C_Q)         0.518     5.841 r  rf_reg[6]/Q
                         net (fo=1, routed)           2.257     8.098    f_OBUF[6]
    K3                   OBUF (Prop_obuf_I_O)         2.616    10.714 r  f_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.714    f[6]
    K3                                                                r  f[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.378ns  (logic 3.133ns (58.264%)  route 2.244ns (41.736%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X84Y80         FDRE                                         r  rf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y80         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  rf_reg[5]/Q
                         net (fo=1, routed)           2.244     8.083    f_OBUF[5]
    L3                   OBUF (Prop_obuf_I_O)         2.615    10.698 r  f_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.698    f[5]
    L3                                                                r  f[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.341ns  (logic 3.275ns (61.316%)  route 2.066ns (38.684%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X88Y80         FDRE                                         r  rf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDRE (Prop_fdre_C_Q)         0.478     5.801 r  rf_reg[3]/Q
                         net (fo=1, routed)           2.066     7.867    f_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         2.797    10.664 r  f_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.664    f[3]
    N1                                                                r  f[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.342ns  (logic 3.138ns (58.741%)  route 2.204ns (41.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X84Y80         FDRE                                         r  rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y80         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  rf_reg[2]/Q
                         net (fo=1, routed)           2.204     8.043    f_OBUF[2]
    M3                   OBUF (Prop_obuf_I_O)         2.620    10.663 r  f_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.663    f[2]
    M3                                                                r  f[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.278ns  (logic 3.155ns (59.782%)  route 2.123ns (40.218%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X88Y80         FDRE                                         r  rf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDRE (Prop_fdre_C_Q)         0.518     5.841 r  rf_reg[4]/Q
                         net (fo=1, routed)           2.123     7.963    f_OBUF[4]
    N2                   OBUF (Prop_obuf_I_O)         2.637    10.600 r  f_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.600    f[4]
    N2                                                                r  f[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.236ns  (logic 3.123ns (59.636%)  route 2.114ns (40.364%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X88Y80         FDRE                                         r  rf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDRE (Prop_fdre_C_Q)         0.518     5.841 r  rf_reg[0]/Q
                         net (fo=1, routed)           2.114     7.954    f_OBUF[0]
    K5                   OBUF (Prop_obuf_I_O)         2.605    10.559 r  f_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.559    f[0]
    K5                                                                r  f[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.215ns  (logic 3.143ns (60.263%)  route 2.072ns (39.737%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X84Y80         FDRE                                         r  rf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y80         FDRE (Prop_fdre_C_Q)         0.518     5.839 r  rf_reg[1]/Q
                         net (fo=1, routed)           2.072     7.911    f_OBUF[1]
    M2                   OBUF (Prop_obuf_I_O)         2.625    10.536 r  f_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.536    f[1]
    M2                                                                r  f[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 1.286ns (71.737%)  route 0.507ns (28.263%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X88Y80         FDRE                                         r  rf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  rf_reg[0]/Q
                         net (fo=1, routed)           0.507     2.189    f_OBUF[0]
    K5                   OBUF (Prop_obuf_I_O)         1.122     3.311 r  f_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.311    f[0]
    K5                                                                r  f[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.799ns  (logic 1.306ns (72.578%)  route 0.493ns (27.422%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X84Y80         FDRE                                         r  rf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y80         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  rf_reg[1]/Q
                         net (fo=1, routed)           0.493     2.175    f_OBUF[1]
    M2                   OBUF (Prop_obuf_I_O)         1.142     3.316 r  f_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.316    f[1]
    M2                                                                r  f[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.344ns (72.562%)  route 0.508ns (27.438%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X88Y80         FDRE                                         r  rf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDRE (Prop_fdre_C_Q)         0.148     1.666 r  rf_reg[3]/Q
                         net (fo=1, routed)           0.508     2.174    f_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         1.196     3.370 r  f_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.370    f[3]
    N1                                                                r  f[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.854ns  (logic 1.318ns (71.065%)  route 0.537ns (28.935%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X88Y80         FDRE                                         r  rf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  rf_reg[4]/Q
                         net (fo=1, routed)           0.537     2.219    f_OBUF[4]
    N2                   OBUF (Prop_obuf_I_O)         1.154     3.373 r  f_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.373    f[4]
    N2                                                                r  f[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.856ns  (logic 1.301ns (70.091%)  route 0.555ns (29.909%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X84Y80         FDRE                                         r  rf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y80         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  rf_reg[2]/Q
                         net (fo=1, routed)           0.555     2.236    f_OBUF[2]
    M3                   OBUF (Prop_obuf_I_O)         1.137     3.373 r  f_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.373    f[2]
    M3                                                                r  f[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.867ns  (logic 1.297ns (69.454%)  route 0.570ns (30.546%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X88Y80         FDRE                                         r  rf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  rf_reg[6]/Q
                         net (fo=1, routed)           0.570     2.253    f_OBUF[6]
    K3                   OBUF (Prop_obuf_I_O)         1.133     3.386 r  f_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.386    f[6]
    K3                                                                r  f[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.875ns  (logic 1.296ns (69.110%)  route 0.579ns (30.890%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X84Y80         FDRE                                         r  rf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y80         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  rf_reg[5]/Q
                         net (fo=1, routed)           0.579     2.261    f_OBUF[5]
    L3                   OBUF (Prop_obuf_I_O)         1.132     3.393 r  f_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.393    f[5]
    L3                                                                r  f[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.895ns  (logic 1.306ns (68.926%)  route 0.589ns (31.074%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X84Y80         FDRE                                         r  rf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y80         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  rf_reg[7]/Q
                         net (fo=1, routed)           0.589     2.270    f_OBUF[7]
    M1                   OBUF (Prop_obuf_I_O)         1.142     3.412 r  f_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.412    f[7]
    M1                                                                r  f[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rf_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.900ns  (logic 1.314ns (69.158%)  route 0.586ns (30.842%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X88Y80         FDRE                                         r  rf_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  rf_reg[8]/Q
                         net (fo=1, routed)           0.586     2.268    f_OBUF[8]
    L1                   OBUF (Prop_obuf_I_O)         1.150     3.418 r  f_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.418    f[8]
    L1                                                                r  f[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[7]
                            (input port)
  Destination:            ra_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.343ns  (logic 0.998ns (29.843%)  route 2.345ns (70.157%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  a[7] (IN)
                         net (fo=0)                   0.000     0.000    a[7]
    V9                   IBUF (Prop_ibuf_I_O)         0.998     0.998 r  a_IBUF[7]_inst/O
                         net (fo=1, routed)           2.345     3.343    a_IBUF[7]
    SLICE_X89Y80         FDRE                                         r  ra_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.601     5.024    clk_IBUF_BUFG
    SLICE_X89Y80         FDRE                                         r  ra_reg[7]/C

Slack:                    inf
  Source:                 a[4]
                            (input port)
  Destination:            ra_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.310ns  (logic 0.989ns (29.881%)  route 2.321ns (70.119%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R7                                                0.000     0.000 r  a[4] (IN)
                         net (fo=0)                   0.000     0.000    a[4]
    R7                   IBUF (Prop_ibuf_I_O)         0.989     0.989 r  a_IBUF[4]_inst/O
                         net (fo=1, routed)           2.321     3.310    a_IBUF[4]
    SLICE_X89Y80         FDRE                                         r  ra_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.601     5.024    clk_IBUF_BUFG
    SLICE_X89Y80         FDRE                                         r  ra_reg[4]/C

Slack:                    inf
  Source:                 a[6]
                            (input port)
  Destination:            ra_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.999ns  (logic 0.989ns (32.972%)  route 2.010ns (67.028%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  a[6] (IN)
                         net (fo=0)                   0.000     0.000    a[6]
    U7                   IBUF (Prop_ibuf_I_O)         0.989     0.989 r  a_IBUF[6]_inst/O
                         net (fo=1, routed)           2.010     2.999    a_IBUF[6]
    SLICE_X89Y80         FDRE                                         r  ra_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.601     5.024    clk_IBUF_BUFG
    SLICE_X89Y80         FDRE                                         r  ra_reg[6]/C

Slack:                    inf
  Source:                 e[3]
                            (input port)
  Destination:            re_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.995ns  (logic 0.999ns (33.343%)  route 1.996ns (66.657%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V1                                                0.000     0.000 r  e[3] (IN)
                         net (fo=0)                   0.000     0.000    e[3]
    V1                   IBUF (Prop_ibuf_I_O)         0.999     0.999 r  e_IBUF[3]_inst/O
                         net (fo=3, routed)           1.996     2.995    e_IBUF[3]
    SLICE_X86Y67         FDRE                                         r  re_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.604     5.027    clk_IBUF_BUFG
    SLICE_X86Y67         FDRE                                         r  re_reg[3]/C

Slack:                    inf
  Source:                 b[4]
                            (input port)
  Destination:            rb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.963ns  (logic 0.980ns (33.083%)  route 1.983ns (66.917%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R6                                                0.000     0.000 r  b[4] (IN)
                         net (fo=0)                   0.000     0.000    b[4]
    R6                   IBUF (Prop_ibuf_I_O)         0.980     0.980 r  b_IBUF[4]_inst/O
                         net (fo=1, routed)           1.983     2.963    b_IBUF[4]
    SLICE_X89Y79         FDRE                                         r  rb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.601     5.024    clk_IBUF_BUFG
    SLICE_X89Y79         FDRE                                         r  rb_reg[4]/C

Slack:                    inf
  Source:                 a[5]
                            (input port)
  Destination:            ra_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.945ns  (logic 0.992ns (33.695%)  route 1.953ns (66.305%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U6                                                0.000     0.000 r  a[5] (IN)
                         net (fo=0)                   0.000     0.000    a[5]
    U6                   IBUF (Prop_ibuf_I_O)         0.992     0.992 r  a_IBUF[5]_inst/O
                         net (fo=1, routed)           1.953     2.945    a_IBUF[5]
    SLICE_X89Y80         FDRE                                         r  ra_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.601     5.024    clk_IBUF_BUFG
    SLICE_X89Y80         FDRE                                         r  ra_reg[5]/C

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            ra_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.869ns  (logic 0.967ns (33.700%)  route 1.902ns (66.300%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  a_IBUF[0]_inst/O
                         net (fo=1, routed)           1.902     2.869    a_IBUF[0]
    SLICE_X89Y78         FDRE                                         r  ra_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.600     5.023    clk_IBUF_BUFG
    SLICE_X89Y78         FDRE                                         r  ra_reg[0]/C

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            ra_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.814ns  (logic 0.974ns (34.610%)  route 1.840ns (65.390%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R8                                                0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    R8                   IBUF (Prop_ibuf_I_O)         0.974     0.974 r  a_IBUF[2]_inst/O
                         net (fo=1, routed)           1.840     2.814    a_IBUF[2]
    SLICE_X89Y75         FDRE                                         r  ra_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.595     5.018    clk_IBUF_BUFG
    SLICE_X89Y75         FDRE                                         r  ra_reg[2]/C

Slack:                    inf
  Source:                 b[7]
                            (input port)
  Destination:            rb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.808ns  (logic 0.962ns (34.272%)  route 1.845ns (65.728%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  b[7] (IN)
                         net (fo=0)                   0.000     0.000    b[7]
    T1                   IBUF (Prop_ibuf_I_O)         0.962     0.962 r  b_IBUF[7]_inst/O
                         net (fo=1, routed)           1.845     2.808    b_IBUF[7]
    SLICE_X89Y79         FDRE                                         r  rb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.601     5.024    clk_IBUF_BUFG
    SLICE_X89Y79         FDRE                                         r  rb_reg[7]/C

Slack:                    inf
  Source:                 b[5]
                            (input port)
  Destination:            rb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.798ns  (logic 0.957ns (34.194%)  route 1.841ns (65.806%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  b[5] (IN)
                         net (fo=0)                   0.000     0.000    b[5]
    N6                   IBUF (Prop_ibuf_I_O)         0.957     0.957 r  b_IBUF[5]_inst/O
                         net (fo=1, routed)           1.841     2.798    b_IBUF[5]
    SLICE_X89Y79         FDRE                                         r  rb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.601     5.024    clk_IBUF_BUFG
    SLICE_X89Y79         FDRE                                         r  rb_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d[1]
                            (input port)
  Destination:            rd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.506ns  (logic 0.210ns (41.559%)  route 0.296ns (58.441%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T4                                                0.000     0.000 r  d[1] (IN)
                         net (fo=0)                   0.000     0.000    d[1]
    T4                   IBUF (Prop_ibuf_I_O)         0.210     0.210 r  d_IBUF[1]_inst/O
                         net (fo=1, routed)           0.296     0.506    d_IBUF[1]
    SLICE_X88Y75         FDRE                                         r  rd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.863     2.028    clk_IBUF_BUFG
    SLICE_X88Y75         FDRE                                         r  rd_reg[1]/C

Slack:                    inf
  Source:                 d[2]
                            (input port)
  Destination:            rd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.215ns (35.866%)  route 0.385ns (64.134%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  d[2] (IN)
                         net (fo=0)                   0.000     0.000    d[2]
    T5                   IBUF (Prop_ibuf_I_O)         0.215     0.215 r  d_IBUF[2]_inst/O
                         net (fo=1, routed)           0.385     0.600    d_IBUF[2]
    SLICE_X87Y77         FDRE                                         r  rd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X87Y77         FDRE                                         r  rd_reg[2]/C

Slack:                    inf
  Source:                 d[3]
                            (input port)
  Destination:            rd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.211ns (34.265%)  route 0.404ns (65.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  d[3] (IN)
                         net (fo=0)                   0.000     0.000    d[3]
    T3                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  d_IBUF[3]_inst/O
                         net (fo=1, routed)           0.404     0.615    d_IBUF[3]
    SLICE_X87Y74         FDRE                                         r  rd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.863     2.028    clk_IBUF_BUFG
    SLICE_X87Y74         FDRE                                         r  rd_reg[3]/C

Slack:                    inf
  Source:                 d[0]
                            (input port)
  Destination:            rd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.661ns  (logic 0.191ns (28.835%)  route 0.470ns (71.165%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N5                                                0.000     0.000 r  d[0] (IN)
                         net (fo=0)                   0.000     0.000    d[0]
    N5                   IBUF (Prop_ibuf_I_O)         0.191     0.191 r  d_IBUF[0]_inst/O
                         net (fo=1, routed)           0.470     0.661    d_IBUF[0]
    SLICE_X88Y79         FDRE                                         r  rd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.868     2.033    clk_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  rd_reg[0]/C

Slack:                    inf
  Source:                 d[4]
                            (input port)
  Destination:            rd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.663ns  (logic 0.210ns (31.606%)  route 0.453ns (68.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  d[4] (IN)
                         net (fo=0)                   0.000     0.000    d[4]
    R3                   IBUF (Prop_ibuf_I_O)         0.210     0.210 r  d_IBUF[4]_inst/O
                         net (fo=1, routed)           0.453     0.663    d_IBUF[4]
    SLICE_X87Y71         FDRE                                         r  rd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.867     2.032    clk_IBUF_BUFG
    SLICE_X87Y71         FDRE                                         r  rd_reg[4]/C

Slack:                    inf
  Source:                 e[3]
                            (input port)
  Destination:            re_reg[3]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.227ns (32.629%)  route 0.469ns (67.371%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V1                                                0.000     0.000 r  e[3] (IN)
                         net (fo=0)                   0.000     0.000    e[3]
    V1                   IBUF (Prop_ibuf_I_O)         0.227     0.227 r  e_IBUF[3]_inst/O
                         net (fo=3, routed)           0.469     0.696    e_IBUF[3]
    SLICE_X87Y76         FDRE                                         r  re_reg[3]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X87Y76         FDRE                                         r  re_reg[3]_replica_1/C

Slack:                    inf
  Source:                 c[4]
                            (input port)
  Destination:            rc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.192ns (27.494%)  route 0.507ns (72.506%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P2                                                0.000     0.000 r  c[4] (IN)
                         net (fo=0)                   0.000     0.000    c[4]
    P2                   IBUF (Prop_ibuf_I_O)         0.192     0.192 r  c_IBUF[4]_inst/O
                         net (fo=1, routed)           0.507     0.699    c_IBUF[4]
    SLICE_X86Y77         FDRE                                         r  rc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X86Y77         FDRE                                         r  rc_reg[4]/C

Slack:                    inf
  Source:                 c[3]
                            (input port)
  Destination:            rc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.189ns (24.265%)  route 0.590ns (75.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  c[3] (IN)
                         net (fo=0)                   0.000     0.000    c[3]
    R2                   IBUF (Prop_ibuf_I_O)         0.189     0.189 r  c_IBUF[3]_inst/O
                         net (fo=1, routed)           0.590     0.779    c_IBUF[3]
    SLICE_X86Y76         FDRE                                         r  rc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X86Y76         FDRE                                         r  rc_reg[3]/C

Slack:                    inf
  Source:                 d[6]
                            (input port)
  Destination:            rd_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.224ns (28.541%)  route 0.561ns (71.459%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  d[6] (IN)
                         net (fo=0)                   0.000     0.000    d[6]
    V5                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  d_IBUF[6]_inst/O
                         net (fo=1, routed)           0.561     0.785    d_IBUF[6]
    SLICE_X86Y66         FDRE                                         r  rd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X86Y66         FDRE                                         r  rd_reg[6]/C

Slack:                    inf
  Source:                 c[2]
                            (input port)
  Destination:            rc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.167ns (21.235%)  route 0.620ns (78.765%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M4                                                0.000     0.000 r  c[2] (IN)
                         net (fo=0)                   0.000     0.000    c[2]
    M4                   IBUF (Prop_ibuf_I_O)         0.167     0.167 r  c_IBUF[2]_inst/O
                         net (fo=1, routed)           0.620     0.788    c_IBUF[2]
    SLICE_X86Y76         FDRE                                         r  rc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X86Y76         FDRE                                         r  rc_reg[2]/C





