#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000002147be60d10 .scope module, "tb_mips" "tb_mips" 2 1;
 .timescale 0 0;
v000002147bec71b0_0 .var "clk", 0 0;
v000002147bec72f0_0 .var/i "i", 31 0;
v000002147bec7a70_0 .var "res", 0 0;
S_000002147be335f0 .scope module, "mips_DUT" "mips" 2 7, 3 1 0, S_000002147be60d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v000002147bec4770_0 .net "ALUOp", 1 0, v000002147be55240_0;  1 drivers
v000002147bec3690_0 .net "ALUSrc", 0 0, v000002147be56000_0;  1 drivers
v000002147bec4d10_0 .net "Branch", 0 0, v000002147be55920_0;  1 drivers
v000002147bec46d0_0 .net "Jal", 0 0, v000002147be561e0_0;  1 drivers
v000002147bec4810_0 .net "Jump", 0 0, v000002147be55b00_0;  1 drivers
v000002147bec48b0_0 .net "MemRead", 0 0, v000002147be56280_0;  1 drivers
v000002147bec4950_0 .net "MemToReg", 0 0, v000002147be568c0_0;  1 drivers
v000002147bec4db0_0 .net "MemWrite", 0 0, v000002147be55ba0_0;  1 drivers
v000002147bec4ef0_0 .net "OpCode", 5 0, L_000002147bec7c50;  1 drivers
v000002147bec32d0_0 .net "RegDst", 0 0, v000002147be54ac0_0;  1 drivers
v000002147bec30f0_0 .net "RegWrite", 0 0, v000002147be55d80_0;  1 drivers
v000002147bec3410_0 .net "clk", 0 0, v000002147bec71b0_0;  1 drivers
v000002147bec3550_0 .net "reset", 0 0, v000002147bec7a70_0;  1 drivers
S_000002147be33780 .scope module, "Control" "control" 3 23, 4 1 0, S_000002147be335f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 2 "AluOP";
    .port_info 9 /OUTPUT 1 "Jump";
    .port_info 10 /OUTPUT 1 "Jal";
v000002147be56000_0 .var "ALUSrc", 0 0;
v000002147be55240_0 .var "AluOP", 1 0;
v000002147be55920_0 .var "Branch", 0 0;
v000002147be561e0_0 .var "Jal", 0 0;
v000002147be55b00_0 .var "Jump", 0 0;
v000002147be56280_0 .var "MemRead", 0 0;
v000002147be55ba0_0 .var "MemWrite", 0 0;
v000002147be568c0_0 .var "MemtoReg", 0 0;
v000002147be54ac0_0 .var "RegDst", 0 0;
v000002147be55d80_0 .var "RegWrite", 0 0;
v000002147be55e20_0 .net "opcode", 5 0, L_000002147bec7c50;  alias, 1 drivers
E_000002147be42d40 .event anyedge, v000002147be55e20_0;
S_000002147be2db50 .scope module, "Datapath" "datapath" 3 21, 5 1 0, S_000002147be335f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegDst";
    .port_info 3 /INPUT 1 "AluSrc";
    .port_info 4 /INPUT 1 "MemtoReg";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 1 "MemRead";
    .port_info 7 /INPUT 1 "MemWrite";
    .port_info 8 /INPUT 1 "Branch";
    .port_info 9 /INPUT 2 "ALUOp";
    .port_info 10 /OUTPUT 6 "OpCode";
    .port_info 11 /INPUT 1 "Jump";
    .port_info 12 /INPUT 1 "Jal";
v000002147bec3910_0 .net "ALUCtrl", 3 0, v000002147be55ec0_0;  1 drivers
v000002147bec4090_0 .net "ALUOp", 1 0, v000002147be55240_0;  alias, 1 drivers
v000002147bec4f90_0 .net "ALUout", 31 0, v000002147be55f60_0;  1 drivers
v000002147bec4310_0 .net "AluSrc", 0 0, v000002147be56000_0;  alias, 1 drivers
v000002147bec4450_0 .net "Branch", 0 0, v000002147be55920_0;  alias, 1 drivers
v000002147bec3eb0_0 .net "Instruction", 31 0, L_000002147be34310;  1 drivers
v000002147bec3870_0 .net "Jal", 0 0, v000002147be561e0_0;  alias, 1 drivers
v000002147bec3a50_0 .net "Jump", 0 0, v000002147be55b00_0;  alias, 1 drivers
v000002147bec3f50_0 .net "MemRead", 0 0, v000002147be56280_0;  alias, 1 drivers
v000002147bec4590_0 .net "MemWrite", 0 0, v000002147be55ba0_0;  alias, 1 drivers
v000002147bec44f0_0 .net "MemtoReg", 0 0, v000002147be568c0_0;  alias, 1 drivers
v000002147bec4130_0 .net "OpCode", 5 0, L_000002147bec7c50;  alias, 1 drivers
v000002147bec4a90_0 .net "PC_adr", 31 0, v000002147be55740_0;  1 drivers
v000002147bec41d0_0 .net "PCsel", 0 0, L_000002147be33cf0;  1 drivers
v000002147bec4e50_0 .net "ReadData", 31 0, L_000002147be34770;  1 drivers
v000002147bec3ff0_0 .net "ReadRegister1", 31 0, L_000002147bec7250;  1 drivers
v000002147bec4bd0_0 .net "ReadRegister2", 31 0, L_000002147bec7610;  1 drivers
v000002147bec35f0_0 .net "RegDst", 0 0, v000002147be54ac0_0;  alias, 1 drivers
v000002147bec34b0_0 .net "RegWrite", 0 0, v000002147be55d80_0;  alias, 1 drivers
v000002147bec3730_0 .net "Zero", 0 0, L_000002147bec8470;  1 drivers
L_000002147bec9870 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002147bec3230_0 .net/2u *"_ivl_24", 31 0, L_000002147bec9870;  1 drivers
v000002147bec3cd0_0 .net "clk", 0 0, v000002147bec71b0_0;  alias, 1 drivers
v000002147bec39b0_0 .net "jSignExtend", 31 0, L_000002147bec81f0;  1 drivers
v000002147bec3d70_0 .net "muxPcSel", 0 0, L_000002147bec8b50;  1 drivers
v000002147bec3370_0 .net "muxRData", 31 0, L_000002147bf22400;  1 drivers
v000002147bec37d0_0 .net "muxRDest", 4 0, L_000002147bf225e0;  1 drivers
v000002147bec3b90_0 .net "muxSignExtend", 31 0, L_000002147bec8650;  1 drivers
v000002147bec4c70_0 .net "muxalu_out", 31 0, L_000002147bec7570;  1 drivers
v000002147bec4270_0 .net "muxdata_out", 31 0, L_000002147bec8010;  1 drivers
v000002147bec4b30_0 .net "muxinstr_out", 4 0, L_000002147bec8830;  1 drivers
v000002147bec4630_0 .net "reset", 0 0, v000002147bec7a70_0;  alias, 1 drivers
v000002147bec43b0_0 .net "signExtend", 31 0, L_000002147bec7ed0;  1 drivers
E_000002147be42dc0 .event anyedge, v000002147be55740_0;
L_000002147bec7c50 .part L_000002147be34310, 26, 6;
L_000002147bec8fb0 .part v000002147be55740_0, 0, 8;
L_000002147bec7930 .part v000002147be55f60_0, 0, 8;
L_000002147bec76b0 .part L_000002147be34310, 21, 5;
L_000002147bec8330 .part L_000002147be34310, 16, 5;
L_000002147bec74d0 .part L_000002147be34310, 0, 6;
L_000002147bec7890 .part L_000002147be34310, 0, 16;
L_000002147bec7390 .part L_000002147be34310, 0, 26;
L_000002147bec88d0 .part L_000002147be34310, 16, 5;
L_000002147bec7e30 .part L_000002147be34310, 11, 5;
L_000002147bf22180 .arith/sum 32, v000002147be55740_0, L_000002147bec9870;
S_000002147be2dce0 .scope module, "Alu" "alu" 5 41, 6 1 0, S_000002147be2db50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "opA";
    .port_info 1 /INPUT 32 "opB";
    .port_info 2 /INPUT 4 "ALUop";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
v000002147be56460_0 .net "ALUop", 3 0, v000002147be55ec0_0;  alias, 1 drivers
L_000002147bec93a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002147be54b60_0 .net/2u *"_ivl_0", 31 0, L_000002147bec93a8;  1 drivers
v000002147be55c40_0 .net "opA", 31 0, L_000002147bec7250;  alias, 1 drivers
v000002147be54d40_0 .net "opB", 31 0, L_000002147bec7570;  alias, 1 drivers
v000002147be55f60_0 .var "result", 31 0;
v000002147be54de0_0 .net "zero", 0 0, L_000002147bec8470;  alias, 1 drivers
E_000002147be43100 .event anyedge, v000002147be54d40_0, v000002147be55c40_0, v000002147be56460_0;
L_000002147bec8470 .cmp/eq 32, v000002147be55f60_0, L_000002147bec93a8;
S_000002147be2c9d0 .scope module, "AluControl" "alucontrol" 5 40, 7 1 0, S_000002147be2db50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "AluOp";
    .port_info 1 /INPUT 6 "FnField";
    .port_info 2 /OUTPUT 4 "AluCtrl";
v000002147be55ec0_0 .var "AluCtrl", 3 0;
v000002147be54e80_0 .net "AluOp", 1 0, v000002147be55240_0;  alias, 1 drivers
v000002147be54f20_0 .net "FnField", 5 0, L_000002147bec74d0;  1 drivers
E_000002147be42480 .event anyedge, v000002147be54f20_0, v000002147be55240_0;
S_000002147be2cb60 .scope module, "PC" "pclogic" 5 58, 8 1 0, S_000002147be2db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "ain";
    .port_info 3 /OUTPUT 32 "aout";
    .port_info 4 /INPUT 1 "pcsel";
v000002147be55060_0 .net "ain", 31 0, L_000002147bec8650;  alias, 1 drivers
v000002147be55740_0 .var "aout", 31 0;
v000002147be551a0_0 .net "clk", 0 0, v000002147bec71b0_0;  alias, 1 drivers
v000002147be552e0_0 .net "pcsel", 0 0, L_000002147bec8b50;  alias, 1 drivers
v000002147be55600_0 .net "reset", 0 0, v000002147bec7a70_0;  alias, 1 drivers
E_000002147be42640 .event posedge, v000002147be551a0_0;
S_000002147be2c4a0 .scope module, "Signextend" "signextend" 5 44, 9 1 0, S_000002147be2db50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 16 "in";
v000002147be556a0_0 .net *"_ivl_1", 0 0, L_000002147bec7750;  1 drivers
v000002147be557e0_0 .net *"_ivl_2", 15 0, L_000002147bec77f0;  1 drivers
v000002147be49e60_0 .net "in", 15 0, L_000002147bec7890;  1 drivers
v000002147bebadc0_0 .net "out", 31 0, L_000002147bec7ed0;  alias, 1 drivers
L_000002147bec7750 .part L_000002147bec7890, 15, 1;
LS_000002147bec77f0_0_0 .concat [ 1 1 1 1], L_000002147bec7750, L_000002147bec7750, L_000002147bec7750, L_000002147bec7750;
LS_000002147bec77f0_0_4 .concat [ 1 1 1 1], L_000002147bec7750, L_000002147bec7750, L_000002147bec7750, L_000002147bec7750;
LS_000002147bec77f0_0_8 .concat [ 1 1 1 1], L_000002147bec7750, L_000002147bec7750, L_000002147bec7750, L_000002147bec7750;
LS_000002147bec77f0_0_12 .concat [ 1 1 1 1], L_000002147bec7750, L_000002147bec7750, L_000002147bec7750, L_000002147bec7750;
L_000002147bec77f0 .concat [ 4 4 4 4], LS_000002147bec77f0_0_0, LS_000002147bec77f0_0_4, LS_000002147bec77f0_0_8, LS_000002147bec77f0_0_12;
L_000002147bec7ed0 .concat [ 16 16 0 0], L_000002147bec7890, L_000002147bec77f0;
S_000002147be2c630 .scope module, "andPC" "andm" 5 43, 10 1 0, S_000002147be2db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inA";
    .port_info 1 /INPUT 1 "inB";
    .port_info 2 /OUTPUT 1 "out";
L_000002147be33cf0 .functor AND 1, v000002147be55920_0, L_000002147bec8470, C4<1>, C4<1>;
v000002147bebb860_0 .net "inA", 0 0, v000002147be55920_0;  alias, 1 drivers
v000002147beba500_0 .net "inB", 0 0, L_000002147bec8470;  alias, 1 drivers
v000002147bebb900_0 .net "out", 0 0, L_000002147be33cf0;  alias, 1 drivers
S_000002147be267e0 .scope module, "jumpSignExtend" "Jumpsignextend" 5 46, 9 7 0, S_000002147be2db50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 26 "in";
v000002147bebbb80_0 .net *"_ivl_1", 0 0, L_000002147bec83d0;  1 drivers
v000002147beba5a0_0 .net *"_ivl_2", 5 0, L_000002147bec7d90;  1 drivers
v000002147bebb360_0 .net "in", 25 0, L_000002147bec7390;  1 drivers
v000002147beba960_0 .net "out", 31 0, L_000002147bec81f0;  alias, 1 drivers
L_000002147bec83d0 .part L_000002147bec7390, 25, 1;
LS_000002147bec7d90_0_0 .concat [ 1 1 1 1], L_000002147bec83d0, L_000002147bec83d0, L_000002147bec83d0, L_000002147bec83d0;
LS_000002147bec7d90_0_4 .concat [ 1 1 0 0], L_000002147bec83d0, L_000002147bec83d0;
L_000002147bec7d90 .concat [ 4 2 0 0], LS_000002147bec7d90_0_0, LS_000002147bec7d90_0_4;
L_000002147bec81f0 .concat [ 26 6 0 0], L_000002147bec7390, L_000002147bec7d90;
S_000002147be26970 .scope module, "memdata" "mem_sync" 5 37, 11 1 0, S_000002147be2db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /OUTPUT 32 "dout";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /INPUT 1 "mread";
    .port_info 5 /INPUT 1 "mwrite";
P_000002147bd4b4a0 .param/l "L" 0 11 5, +C4<00000000000000000000000100000000>;
P_000002147bd4b4d8 .param/l "S" 0 11 4, +C4<00000000000000000000000000100000>;
L_000002147be34770 .functor BUFZ 32, L_000002147bec8150, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002147bebb720_0 .net *"_ivl_0", 31 0, L_000002147bec8150;  1 drivers
v000002147bebb400_0 .net *"_ivl_2", 9 0, L_000002147bec8d30;  1 drivers
L_000002147bec9120 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002147bebc120_0 .net *"_ivl_5", 1 0, L_000002147bec9120;  1 drivers
v000002147bebbf40_0 .net "a", 7 0, L_000002147bec7930;  1 drivers
v000002147bebb4a0_0 .net "clk", 0 0, v000002147bec71b0_0;  alias, 1 drivers
v000002147bebbe00_0 .net "din", 31 0, L_000002147bec7610;  alias, 1 drivers
v000002147bebbae0_0 .net "dout", 31 0, L_000002147be34770;  alias, 1 drivers
v000002147bebae60 .array "memory", 0 255, 31 0;
v000002147bebaf00_0 .net "mread", 0 0, v000002147be56280_0;  alias, 1 drivers
v000002147bebb180_0 .net "mwrite", 0 0, v000002147be55ba0_0;  alias, 1 drivers
L_000002147bec8150 .array/port v000002147bebae60, L_000002147bec8d30;
L_000002147bec8d30 .concat [ 8 2 0 0], L_000002147bec7930, L_000002147bec9120;
S_000002147be22190 .scope module, "meminstr" "mem_async" 5 36, 12 1 0, S_000002147be2db50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 32 "d";
P_000002147bd4b220 .param/l "L" 0 12 5, +C4<00000000000000000000000100000000>;
P_000002147bd4b258 .param/l "S" 0 12 4, +C4<00000000000000000000000000100000>;
L_000002147be34310 .functor BUFZ 32, L_000002147bec8f10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002147bebb5e0_0 .net *"_ivl_0", 31 0, L_000002147bec8f10;  1 drivers
v000002147bebad20_0 .net *"_ivl_2", 9 0, L_000002147bec8dd0;  1 drivers
L_000002147bec90d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002147bebc300_0 .net *"_ivl_5", 1 0, L_000002147bec90d8;  1 drivers
v000002147bebbfe0_0 .net "a", 7 0, L_000002147bec8fb0;  1 drivers
v000002147bebbc20_0 .net "d", 31 0, L_000002147be34310;  alias, 1 drivers
v000002147beba780 .array "memory", 0 255, 31 0;
E_000002147be42700 .event anyedge, v000002147bebbfe0_0;
L_000002147bec8f10 .array/port v000002147beba780, L_000002147bec8dd0;
L_000002147bec8dd0 .concat [ 8 2 0 0], L_000002147bec8fb0, L_000002147bec90d8;
S_000002147be22320 .scope module, "muxRegDest" "mux" 5 55, 13 1 0, S_000002147be2db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 5 "ina";
    .port_info 2 /INPUT 5 "inb";
    .port_info 3 /OUTPUT 5 "out";
P_000002147be44200 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000000101>;
v000002147beba820_0 .net *"_ivl_0", 31 0, L_000002147bec8bf0;  1 drivers
L_000002147bec9708 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002147bebc080_0 .net *"_ivl_3", 30 0, L_000002147bec9708;  1 drivers
L_000002147bec9750 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002147beba640_0 .net/2u *"_ivl_4", 31 0, L_000002147bec9750;  1 drivers
v000002147bebc1c0_0 .net *"_ivl_6", 0 0, L_000002147bf22ae0;  1 drivers
v000002147bebbcc0_0 .net "ina", 4 0, L_000002147bec8830;  alias, 1 drivers
L_000002147bec9798 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002147bebb220_0 .net "inb", 4 0, L_000002147bec9798;  1 drivers
v000002147bebb040_0 .net "out", 4 0, L_000002147bf225e0;  alias, 1 drivers
v000002147beba6e0_0 .net "sel", 0 0, v000002147be561e0_0;  alias, 1 drivers
L_000002147bec8bf0 .concat [ 1 31 0 0], v000002147be561e0_0, L_000002147bec9708;
L_000002147bf22ae0 .cmp/eq 32, L_000002147bec8bf0, L_000002147bec9750;
L_000002147bf225e0 .functor MUXZ 5, L_000002147bec9798, L_000002147bec8830, L_000002147bf22ae0, C4<>;
S_000002147be21230 .scope module, "muxRegDestData" "mux" 5 56, 13 1 0, S_000002147be2db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "ina";
    .port_info 2 /INPUT 32 "inb";
    .port_info 3 /OUTPUT 32 "out";
P_000002147be44340 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000100000>;
v000002147bebb2c0_0 .net *"_ivl_0", 31 0, L_000002147bf22860;  1 drivers
L_000002147bec97e0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002147bebb540_0 .net *"_ivl_3", 30 0, L_000002147bec97e0;  1 drivers
L_000002147bec9828 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002147bebc260_0 .net/2u *"_ivl_4", 31 0, L_000002147bec9828;  1 drivers
v000002147bebafa0_0 .net *"_ivl_6", 0 0, L_000002147bf22e00;  1 drivers
v000002147bebb0e0_0 .net "ina", 31 0, L_000002147bec8010;  alias, 1 drivers
v000002147bebb680_0 .net "inb", 31 0, L_000002147bf22180;  1 drivers
v000002147bebc3a0_0 .net "out", 31 0, L_000002147bf22400;  alias, 1 drivers
v000002147beba8c0_0 .net "sel", 0 0, v000002147be561e0_0;  alias, 1 drivers
L_000002147bf22860 .concat [ 1 31 0 0], v000002147be561e0_0, L_000002147bec97e0;
L_000002147bf22e00 .cmp/eq 32, L_000002147bf22860, L_000002147bec9828;
L_000002147bf22400 .functor MUXZ 32, L_000002147bf22180, L_000002147bec8010, L_000002147bf22e00, C4<>;
S_000002147bec0d50 .scope module, "muxSE" "mux" 5 52, 13 1 0, S_000002147be2db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "ina";
    .port_info 2 /INPUT 32 "inb";
    .port_info 3 /OUTPUT 32 "out";
P_000002147be43540 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000100000>;
v000002147bebaa00_0 .net *"_ivl_0", 31 0, L_000002147bec8290;  1 drivers
L_000002147bec95a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002147bebbea0_0 .net *"_ivl_3", 30 0, L_000002147bec95a0;  1 drivers
L_000002147bec95e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002147bebbd60_0 .net/2u *"_ivl_4", 31 0, L_000002147bec95e8;  1 drivers
v000002147bebaaa0_0 .net *"_ivl_6", 0 0, L_000002147bec85b0;  1 drivers
v000002147bebab40_0 .net "ina", 31 0, L_000002147bec7ed0;  alias, 1 drivers
v000002147bebb7c0_0 .net "inb", 31 0, L_000002147bec81f0;  alias, 1 drivers
v000002147bebabe0_0 .net "out", 31 0, L_000002147bec8650;  alias, 1 drivers
v000002147bebac80_0 .net "sel", 0 0, v000002147be55b00_0;  alias, 1 drivers
L_000002147bec8290 .concat [ 1 31 0 0], v000002147be55b00_0, L_000002147bec95a0;
L_000002147bec85b0 .cmp/eq 32, L_000002147bec8290, L_000002147bec95e8;
L_000002147bec8650 .functor MUXZ 32, L_000002147bec81f0, L_000002147bec7ed0, L_000002147bec85b0, C4<>;
S_000002147bec0ee0 .scope module, "muxalu" "mux" 5 50, 13 1 0, S_000002147be2db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "ina";
    .port_info 2 /INPUT 32 "inb";
    .port_info 3 /OUTPUT 32 "out";
P_000002147be43d80 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000100000>;
v000002147bebb9a0_0 .net *"_ivl_0", 31 0, L_000002147bec7f70;  1 drivers
L_000002147bec9480 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002147bebba40_0 .net *"_ivl_3", 30 0, L_000002147bec9480;  1 drivers
L_000002147bec94c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002147bec12c0_0 .net/2u *"_ivl_4", 31 0, L_000002147bec94c8;  1 drivers
v000002147bec1b80_0 .net *"_ivl_6", 0 0, L_000002147bec8970;  1 drivers
v000002147bec1c20_0 .net "ina", 31 0, L_000002147bec7610;  alias, 1 drivers
v000002147bec1cc0_0 .net "inb", 31 0, L_000002147bec7ed0;  alias, 1 drivers
v000002147bec15e0_0 .net "out", 31 0, L_000002147bec7570;  alias, 1 drivers
v000002147bec1ae0_0 .net "sel", 0 0, v000002147be56000_0;  alias, 1 drivers
L_000002147bec7f70 .concat [ 1 31 0 0], v000002147be56000_0, L_000002147bec9480;
L_000002147bec8970 .cmp/eq 32, L_000002147bec7f70, L_000002147bec94c8;
L_000002147bec7570 .functor MUXZ 32, L_000002147bec7ed0, L_000002147bec7610, L_000002147bec8970, C4<>;
S_000002147bec0a30 .scope module, "muxdata" "mux" 5 51, 13 1 0, S_000002147be2db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "ina";
    .port_info 2 /INPUT 32 "inb";
    .port_info 3 /OUTPUT 32 "out";
P_000002147be43640 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000100000>;
v000002147bec1e00_0 .net *"_ivl_0", 31 0, L_000002147bec7b10;  1 drivers
L_000002147bec9510 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002147bec2ee0_0 .net *"_ivl_3", 30 0, L_000002147bec9510;  1 drivers
L_000002147bec9558 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002147bec1f40_0 .net/2u *"_ivl_4", 31 0, L_000002147bec9558;  1 drivers
v000002147bec14a0_0 .net *"_ivl_6", 0 0, L_000002147bec7bb0;  1 drivers
v000002147bec23a0_0 .net "ina", 31 0, v000002147be55f60_0;  alias, 1 drivers
v000002147bec1d60_0 .net "inb", 31 0, L_000002147be34770;  alias, 1 drivers
v000002147bec2b20_0 .net "out", 31 0, L_000002147bec8010;  alias, 1 drivers
v000002147bec1900_0 .net "sel", 0 0, v000002147be568c0_0;  alias, 1 drivers
L_000002147bec7b10 .concat [ 1 31 0 0], v000002147be568c0_0, L_000002147bec9510;
L_000002147bec7bb0 .cmp/eq 32, L_000002147bec7b10, L_000002147bec9558;
L_000002147bec8010 .functor MUXZ 32, L_000002147be34770, v000002147be55f60_0, L_000002147bec7bb0, C4<>;
S_000002147bec03f0 .scope module, "muxinstr" "mux" 5 48, 13 1 0, S_000002147be2db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 5 "ina";
    .port_info 2 /INPUT 5 "inb";
    .port_info 3 /OUTPUT 5 "out";
P_000002147be43740 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000000101>;
v000002147bec2c60_0 .net *"_ivl_0", 31 0, L_000002147bec8510;  1 drivers
L_000002147bec93f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002147bec2bc0_0 .net *"_ivl_3", 30 0, L_000002147bec93f0;  1 drivers
L_000002147bec9438 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002147bec2080_0 .net/2u *"_ivl_4", 31 0, L_000002147bec9438;  1 drivers
v000002147bec2760_0 .net *"_ivl_6", 0 0, L_000002147bec7430;  1 drivers
v000002147bec1a40_0 .net "ina", 4 0, L_000002147bec88d0;  1 drivers
v000002147bec29e0_0 .net "inb", 4 0, L_000002147bec7e30;  1 drivers
v000002147bec2300_0 .net "out", 4 0, L_000002147bec8830;  alias, 1 drivers
v000002147bec2f80_0 .net "sel", 0 0, v000002147be54ac0_0;  alias, 1 drivers
L_000002147bec8510 .concat [ 1 31 0 0], v000002147be54ac0_0, L_000002147bec93f0;
L_000002147bec7430 .cmp/eq 32, L_000002147bec8510, L_000002147bec9438;
L_000002147bec8830 .functor MUXZ 5, L_000002147bec7e30, L_000002147bec88d0, L_000002147bec7430, C4<>;
S_000002147bec0580 .scope module, "muxpcsel" "mux" 5 53, 13 1 0, S_000002147be2db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "ina";
    .port_info 2 /INPUT 1 "inb";
    .port_info 3 /OUTPUT 1 "out";
P_000002147be43800 .param/l "DATA_LENGTH" 0 13 3, +C4<00000000000000000000000000000001>;
v000002147bec1360_0 .net *"_ivl_0", 31 0, L_000002147bec8a10;  1 drivers
L_000002147bec9630 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002147bec2940_0 .net *"_ivl_3", 30 0, L_000002147bec9630;  1 drivers
L_000002147bec9678 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002147bec2da0_0 .net/2u *"_ivl_4", 31 0, L_000002147bec9678;  1 drivers
v000002147bec1ea0_0 .net *"_ivl_6", 0 0, L_000002147bec8ab0;  1 drivers
v000002147bec1fe0_0 .net "ina", 0 0, L_000002147be33cf0;  alias, 1 drivers
L_000002147bec96c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002147bec2120_0 .net "inb", 0 0, L_000002147bec96c0;  1 drivers
v000002147bec2440_0 .net "out", 0 0, L_000002147bec8b50;  alias, 1 drivers
v000002147bec10e0_0 .net "sel", 0 0, v000002147be55b00_0;  alias, 1 drivers
L_000002147bec8a10 .concat [ 1 31 0 0], v000002147be55b00_0, L_000002147bec9630;
L_000002147bec8ab0 .cmp/eq 32, L_000002147bec8a10, L_000002147bec9678;
L_000002147bec8b50 .functor MUXZ 1, L_000002147bec96c0, L_000002147be33cf0, L_000002147bec8ab0, C4<>;
S_000002147bec0bc0 .scope module, "registerfile" "rf" 5 38, 14 1 0, S_000002147be2db50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWrite";
    .port_info 2 /INPUT 5 "ra";
    .port_info 3 /INPUT 5 "rb";
    .port_info 4 /INPUT 5 "rc";
    .port_info 5 /OUTPUT 32 "da";
    .port_info 6 /OUTPUT 32 "db";
    .port_info 7 /INPUT 32 "dc";
v000002147bec21c0_0 .net "RegWrite", 0 0, v000002147be55d80_0;  alias, 1 drivers
v000002147bec2260_0 .net *"_ivl_0", 31 0, L_000002147bec86f0;  1 drivers
v000002147bec2d00_0 .net *"_ivl_10", 6 0, L_000002147bec8790;  1 drivers
L_000002147bec91f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002147bec2e40_0 .net *"_ivl_13", 1 0, L_000002147bec91f8;  1 drivers
L_000002147bec9240 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002147bec2a80_0 .net/2u *"_ivl_14", 31 0, L_000002147bec9240;  1 drivers
v000002147bec1180_0 .net *"_ivl_18", 31 0, L_000002147bec8c90;  1 drivers
L_000002147bec9288 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002147bec24e0_0 .net *"_ivl_21", 26 0, L_000002147bec9288;  1 drivers
L_000002147bec92d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002147bec2620_0 .net/2u *"_ivl_22", 31 0, L_000002147bec92d0;  1 drivers
v000002147bec1220_0 .net *"_ivl_24", 0 0, L_000002147bec8e70;  1 drivers
v000002147bec1400_0 .net *"_ivl_26", 31 0, L_000002147bec7110;  1 drivers
v000002147bec2580_0 .net *"_ivl_28", 6 0, L_000002147bec80b0;  1 drivers
L_000002147bec9168 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002147bec26c0_0 .net *"_ivl_3", 26 0, L_000002147bec9168;  1 drivers
L_000002147bec9318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002147bec1540_0 .net *"_ivl_31", 1 0, L_000002147bec9318;  1 drivers
L_000002147bec9360 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002147bec2800_0 .net/2u *"_ivl_32", 31 0, L_000002147bec9360;  1 drivers
L_000002147bec91b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002147bec1680_0 .net/2u *"_ivl_4", 31 0, L_000002147bec91b0;  1 drivers
v000002147bec28a0_0 .net *"_ivl_6", 0 0, L_000002147bec7cf0;  1 drivers
v000002147bec1720_0 .net *"_ivl_8", 31 0, L_000002147bec79d0;  1 drivers
v000002147bec17c0_0 .net "clk", 0 0, v000002147bec71b0_0;  alias, 1 drivers
v000002147bec1860_0 .net "da", 31 0, L_000002147bec7250;  alias, 1 drivers
v000002147bec19a0_0 .net "db", 31 0, L_000002147bec7610;  alias, 1 drivers
v000002147bec49f0_0 .net "dc", 31 0, L_000002147bf22400;  alias, 1 drivers
v000002147bec3e10 .array "memory", 0 31, 31 0;
v000002147bec3c30_0 .net "ra", 4 0, L_000002147bec76b0;  1 drivers
v000002147bec3af0_0 .net "rb", 4 0, L_000002147bec8330;  1 drivers
v000002147bec3190_0 .net "rc", 4 0, L_000002147bf225e0;  alias, 1 drivers
L_000002147bec86f0 .concat [ 5 27 0 0], L_000002147bec76b0, L_000002147bec9168;
L_000002147bec7cf0 .cmp/ne 32, L_000002147bec86f0, L_000002147bec91b0;
L_000002147bec79d0 .array/port v000002147bec3e10, L_000002147bec8790;
L_000002147bec8790 .concat [ 5 2 0 0], L_000002147bec76b0, L_000002147bec91f8;
L_000002147bec7250 .functor MUXZ 32, L_000002147bec9240, L_000002147bec79d0, L_000002147bec7cf0, C4<>;
L_000002147bec8c90 .concat [ 5 27 0 0], L_000002147bec8330, L_000002147bec9288;
L_000002147bec8e70 .cmp/ne 32, L_000002147bec8c90, L_000002147bec92d0;
L_000002147bec7110 .array/port v000002147bec3e10, L_000002147bec80b0;
L_000002147bec80b0 .concat [ 5 2 0 0], L_000002147bec8330, L_000002147bec9318;
L_000002147bec7610 .functor MUXZ 32, L_000002147bec9360, L_000002147bec7110, L_000002147bec8e70, C4<>;
    .scope S_000002147be22190;
T_0 ;
    %vpi_call 12 15 "$readmemh", "meminstr.dat", v000002147beba780 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000002147be22190;
T_1 ;
    %wait E_000002147be42700;
    %vpi_call 12 19 "$display", "instruction access at address %d", v000002147bebbfe0_0 {0 0 0};
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002147be26970;
T_2 ;
    %wait E_000002147be42640;
    %load/vec4 v000002147bebb180_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v000002147bebbe00_0;
    %load/vec4 v000002147bebbf40_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002147bebae60, 0, 4;
T_2.0 ;
    %vpi_call 11 22 "$display", "memory read at %d ", v000002147bebbf40_0 {0 0 0};
    %jmp T_2;
    .thread T_2;
    .scope S_000002147be26970;
T_3 ;
    %vpi_call 11 28 "$readmemh", "memdata.dat", v000002147bebae60 {0 0 0};
    %end;
    .thread T_3;
    .scope S_000002147bec0bc0;
T_4 ;
    %wait E_000002147be42640;
    %load/vec4 v000002147bec21c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v000002147bec49f0_0;
    %load/vec4 v000002147bec3190_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002147bec3e10, 0, 4;
    %vpi_call 14 19 "$display", "reg write[%d] with %d ", v000002147bec3190_0, v000002147bec49f0_0 {0 0 0};
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002147be2c9d0;
T_5 ;
    %wait E_000002147be42480;
    %load/vec4 v000002147be54e80_0;
    %load/vec4 v000002147be54f20_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 63, 63, 8;
    %cmp/x;
    %jmp/1 T_5.0, 4;
    %dup/vec4;
    %pushi/vec4 127, 63, 8;
    %cmp/x;
    %jmp/1 T_5.1, 4;
    %dup/vec4;
    %pushi/vec4 240, 112, 8;
    %cmp/x;
    %jmp/1 T_5.2, 4;
    %dup/vec4;
    %pushi/vec4 242, 112, 8;
    %cmp/x;
    %jmp/1 T_5.3, 4;
    %dup/vec4;
    %pushi/vec4 244, 112, 8;
    %cmp/x;
    %jmp/1 T_5.4, 4;
    %dup/vec4;
    %pushi/vec4 245, 112, 8;
    %cmp/x;
    %jmp/1 T_5.5, 4;
    %dup/vec4;
    %pushi/vec4 250, 112, 8;
    %cmp/x;
    %jmp/1 T_5.6, 4;
    %jmp T_5.7;
T_5.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002147be55ec0_0, 0, 4;
    %jmp T_5.7;
T_5.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002147be55ec0_0, 0, 4;
    %jmp T_5.7;
T_5.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002147be55ec0_0, 0, 4;
    %jmp T_5.7;
T_5.3 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000002147be55ec0_0, 0, 4;
    %jmp T_5.7;
T_5.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002147be55ec0_0, 0, 4;
    %jmp T_5.7;
T_5.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002147be55ec0_0, 0, 4;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000002147be55ec0_0, 0, 4;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002147be2dce0;
T_6 ;
    %wait E_000002147be43100;
    %load/vec4 v000002147be56460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v000002147be55c40_0;
    %load/vec4 v000002147be54d40_0;
    %and;
    %store/vec4 v000002147be55f60_0, 0, 32;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v000002147be55c40_0;
    %load/vec4 v000002147be54d40_0;
    %or;
    %store/vec4 v000002147be55f60_0, 0, 32;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v000002147be55c40_0;
    %load/vec4 v000002147be54d40_0;
    %add;
    %store/vec4 v000002147be55f60_0, 0, 32;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v000002147be55c40_0;
    %load/vec4 v000002147be54d40_0;
    %sub;
    %store/vec4 v000002147be55f60_0, 0, 32;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v000002147be55c40_0;
    %load/vec4 v000002147be54d40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.8, 8;
T_6.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.8, 8;
 ; End of false expr.
    %blend;
T_6.8;
    %store/vec4 v000002147be55f60_0, 0, 32;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v000002147be55c40_0;
    %load/vec4 v000002147be54d40_0;
    %or;
    %inv;
    %store/vec4 v000002147be55f60_0, 0, 32;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %vpi_call 6 21 "$display", "result %d", v000002147be55f60_0 {0 0 0};
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002147be2cb60;
T_7 ;
    %wait E_000002147be42640;
    %load/vec4 v000002147be55600_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002147be55740_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002147be552e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v000002147be55740_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002147be55740_0, 0;
T_7.2 ;
T_7.1 ;
    %load/vec4 v000002147be552e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v000002147be55060_0;
    %load/vec4 v000002147be55740_0;
    %add;
    %addi 1, 0, 32;
    %assign/vec4 v000002147be55740_0, 0;
    %vpi_call 8 20 "$display", "a branch at pc of ain %d", v000002147be55060_0 {0 0 0};
T_7.4 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002147be2db50;
T_8 ;
    %wait E_000002147be42dc0;
    %vpi_call 5 60 "$display", "pc is %d", v000002147bec4a90_0 {0 0 0};
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000002147be33780;
T_9 ;
    %wait E_000002147be42d40;
    %load/vec4 v000002147be55e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %pushi/vec4 2047, 2047, 11;
    %split/vec4 1;
    %store/vec4 v000002147be561e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be55b00_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002147be55240_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002147be55920_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be55ba0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be56280_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be55d80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be568c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be56000_0, 0, 1;
    %store/vec4 v000002147be54ac0_0, 0, 1;
    %jmp T_9.7;
T_9.0 ;
    %pushi/vec4 1160, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002147be561e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be55b00_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002147be55240_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002147be55920_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be55ba0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be56280_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be55d80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be568c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be56000_0, 0, 1;
    %store/vec4 v000002147be54ac0_0, 0, 1;
    %jmp T_9.7;
T_9.1 ;
    %pushi/vec4 960, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002147be561e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be55b00_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002147be55240_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002147be55920_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be55ba0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be56280_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be55d80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be568c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be56000_0, 0, 1;
    %store/vec4 v000002147be54ac0_0, 0, 1;
    %jmp T_9.7;
T_9.2 ;
    %pushi/vec4 1824, 1280, 11;
    %split/vec4 1;
    %store/vec4 v000002147be561e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be55b00_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002147be55240_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002147be55920_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be55ba0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be56280_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be55d80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be568c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be56000_0, 0, 1;
    %store/vec4 v000002147be54ac0_0, 0, 1;
    %jmp T_9.7;
T_9.3 ;
    %pushi/vec4 1300, 1280, 11;
    %split/vec4 1;
    %store/vec4 v000002147be561e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be55b00_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002147be55240_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002147be55920_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be55ba0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be56280_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be55d80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be568c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be56000_0, 0, 1;
    %store/vec4 v000002147be54ac0_0, 0, 1;
    %jmp T_9.7;
T_9.4 ;
    %pushi/vec4 1923, 768, 11;
    %split/vec4 1;
    %store/vec4 v000002147be561e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be55b00_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002147be55240_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002147be55920_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be55ba0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be56280_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be55d80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be568c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be56000_0, 0, 1;
    %store/vec4 v000002147be54ac0_0, 0, 1;
    %jmp T_9.7;
T_9.5 ;
    %pushi/vec4 1794, 1792, 11;
    %split/vec4 1;
    %store/vec4 v000002147be561e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be55b00_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000002147be55240_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000002147be55920_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be55ba0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be56280_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be55d80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be568c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002147be56000_0, 0, 1;
    %store/vec4 v000002147be54ac0_0, 0, 1;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %load/vec4 v000002147be55b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %vpi_call 4 29 "$display", "jump enables" {0 0 0};
T_9.8 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002147be60d10;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v000002147bec71b0_0;
    %inv;
    %store/vec4 v000002147bec71b0_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_000002147be60d10;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002147bec71b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002147bec7a70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002147bec7a70_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147bec72f0_0, 0, 32;
T_11.0 ;
    %load/vec4 v000002147bec72f0_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_11.1, 5;
    %vpi_call 2 19 "$display", "memory content at %d is %d", v000002147bec72f0_0, &A<v000002147bebae60, v000002147bec72f0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002147bec72f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000002147bec72f0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002147bec72f0_0, 0, 32;
T_11.2 ;
    %load/vec4 v000002147bec72f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_11.3, 5;
    %vpi_call 2 22 "$display", "reg[%d] : %d", v000002147bec72f0_0, &A<v000002147bec3e10, v000002147bec72f0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002147bec72f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000002147bec72f0_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    ".\tb_mips.v";
    ".\mips.v";
    ".\control.v";
    ".\datapath.v";
    ".\alu.v";
    ".\alucontrol.v";
    ".\pclogic.v";
    ".\signextend.v";
    ".\andm.v";
    ".\mem_sync.v";
    ".\mem_async.v";
    ".\mux.v";
    ".\rf.v";
