// Seed: 1999508550
module module_0 (
    output tri0 id_0,
    output wor id_1,
    output wor id_2,
    input supply1 id_3,
    input tri0 id_4
);
  logic id_6;
  ;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    output wor id_2
    , id_11,
    input wand id_3,
    output tri0 id_4,
    input wand id_5,
    input tri1 id_6,
    input tri1 id_7,
    input supply0 id_8,
    inout wand id_9
);
  assign id_1 = -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_9,
      id_7
  );
endmodule
