
*** Running vivado
    with args -log design_mb_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_mb_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_mb_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado_2018_03/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 490.160 ; gain = 130.707
Command: link_design -top design_mb_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_gpio_0_0/design_mb_axi_gpio_0_0.dcp' for cell 'design_mb_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_gpio_1_0/design_mb_axi_gpio_1_0.dcp' for cell 'design_mb_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_gpio_2_0/design_mb_axi_gpio_2_0.dcp' for cell 'design_mb_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_intc_0_0/design_mb_axi_intc_0_0.dcp' for cell 'design_mb_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_quad_spi_0_0/design_mb_axi_quad_spi_0_0.dcp' for cell 'design_mb_i/axi_quad_spi_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_quad_spi_1_0/design_mb_axi_quad_spi_1_0.dcp' for cell 'design_mb_i/axi_quad_spi_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_timer_0_0/design_mb_axi_timer_0_0.dcp' for cell 'design_mb_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_uartlite_0_0/design_mb_axi_uartlite_0_0.dcp' for cell 'design_mb_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_uartlite_1_1/design_mb_axi_uartlite_1_1.dcp' for cell 'design_mb_i/axi_uartlite_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_uartlite_2_1/design_mb_axi_uartlite_2_1.dcp' for cell 'design_mb_i/axi_uartlite_2'
INFO: [Project 1-454] Reading design checkpoint 'd:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_clk_wiz_1_0/design_mb_clk_wiz_1_0.dcp' for cell 'design_mb_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_mdm_1_0/design_mb_mdm_1_0.dcp' for cell 'design_mb_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_microblaze_0_0/design_mb_microblaze_0_0.dcp' for cell 'design_mb_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_rst_clk_wiz_1_100M_0/design_mb_rst_clk_wiz_1_100M_0.dcp' for cell 'design_mb_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_system_ila_0_0/design_mb_system_ila_0_0.dcp' for cell 'design_mb_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_xbar_0/design_mb_xbar_0.dcp' for cell 'design_mb_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_auto_pc_0/design_mb_auto_pc_0.dcp' for cell 'design_mb_i/microblaze_0_axi_periph/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_dlmb_bram_if_cntlr_0/design_mb_dlmb_bram_if_cntlr_0.dcp' for cell 'design_mb_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_dlmb_v10_0/design_mb_dlmb_v10_0.dcp' for cell 'design_mb_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_ilmb_bram_if_cntlr_0/design_mb_ilmb_bram_if_cntlr_0.dcp' for cell 'design_mb_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_ilmb_v10_0/design_mb_ilmb_v10_0.dcp' for cell 'design_mb_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_lmb_bram_0/design_mb_lmb_bram_0.dcp' for cell 'design_mb_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 698 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, design_mb_i/clk_wiz_1/inst/clkin1_ibufg, from the path connected to top-level port: sys_clock 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_mb_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Shape Builder 18-132] Instance design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
INFO: [Chipscope 16-324] Core: design_mb_i/system_ila_0/inst/ila_lib UUID: f8519d61-cc7a-5481-8593-488165379156 
Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_microblaze_0_0/design_mb_microblaze_0_0.xdc] for cell 'design_mb_i/microblaze_0/U0'
Finished Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_microblaze_0_0/design_mb_microblaze_0_0.xdc] for cell 'design_mb_i/microblaze_0/U0'
Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_dlmb_v10_0/design_mb_dlmb_v10_0.xdc] for cell 'design_mb_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_dlmb_v10_0/design_mb_dlmb_v10_0.xdc] for cell 'design_mb_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_ilmb_v10_0/design_mb_ilmb_v10_0.xdc] for cell 'design_mb_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_ilmb_v10_0/design_mb_ilmb_v10_0.xdc] for cell 'design_mb_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_mdm_1_0/design_mb_mdm_1_0.xdc] for cell 'design_mb_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_mdm_1_0/design_mb_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1491.145 ; gain = 575.363
Finished Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_mdm_1_0/design_mb_mdm_1_0.xdc] for cell 'design_mb_i/mdm_1/U0'
Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_clk_wiz_1_0/design_mb_clk_wiz_1_0_board.xdc] for cell 'design_mb_i/clk_wiz_1/inst'
Finished Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_clk_wiz_1_0/design_mb_clk_wiz_1_0_board.xdc] for cell 'design_mb_i/clk_wiz_1/inst'
Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_clk_wiz_1_0/design_mb_clk_wiz_1_0.xdc] for cell 'design_mb_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_clk_wiz_1_0/design_mb_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_clk_wiz_1_0/design_mb_clk_wiz_1_0.xdc] for cell 'design_mb_i/clk_wiz_1/inst'
Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_rst_clk_wiz_1_100M_0/design_mb_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_mb_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_rst_clk_wiz_1_100M_0/design_mb_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_mb_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_rst_clk_wiz_1_100M_0/design_mb_rst_clk_wiz_1_100M_0.xdc] for cell 'design_mb_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_rst_clk_wiz_1_100M_0/design_mb_rst_clk_wiz_1_100M_0.xdc] for cell 'design_mb_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_uartlite_0_0/design_mb_axi_uartlite_0_0_board.xdc] for cell 'design_mb_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_uartlite_0_0/design_mb_axi_uartlite_0_0_board.xdc] for cell 'design_mb_i/axi_uartlite_0/U0'
Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_uartlite_0_0/design_mb_axi_uartlite_0_0.xdc] for cell 'design_mb_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_uartlite_0_0/design_mb_axi_uartlite_0_0.xdc] for cell 'design_mb_i/axi_uartlite_0/U0'
Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_gpio_0_0/design_mb_axi_gpio_0_0_board.xdc] for cell 'design_mb_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_gpio_0_0/design_mb_axi_gpio_0_0_board.xdc] for cell 'design_mb_i/axi_gpio_0/U0'
Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_gpio_0_0/design_mb_axi_gpio_0_0.xdc] for cell 'design_mb_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_gpio_0_0/design_mb_axi_gpio_0_0.xdc] for cell 'design_mb_i/axi_gpio_0/U0'
Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_gpio_1_0/design_mb_axi_gpio_1_0_board.xdc] for cell 'design_mb_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_gpio_1_0/design_mb_axi_gpio_1_0_board.xdc] for cell 'design_mb_i/axi_gpio_1/U0'
Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_gpio_1_0/design_mb_axi_gpio_1_0.xdc] for cell 'design_mb_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_gpio_1_0/design_mb_axi_gpio_1_0.xdc] for cell 'design_mb_i/axi_gpio_1/U0'
Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_gpio_2_0/design_mb_axi_gpio_2_0_board.xdc] for cell 'design_mb_i/axi_gpio_2/U0'
Finished Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_gpio_2_0/design_mb_axi_gpio_2_0_board.xdc] for cell 'design_mb_i/axi_gpio_2/U0'
Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_gpio_2_0/design_mb_axi_gpio_2_0.xdc] for cell 'design_mb_i/axi_gpio_2/U0'
Finished Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_gpio_2_0/design_mb_axi_gpio_2_0.xdc] for cell 'design_mb_i/axi_gpio_2/U0'
Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_intc_0_0/design_mb_axi_intc_0_0.xdc] for cell 'design_mb_i/axi_intc_0/U0'
Finished Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_intc_0_0/design_mb_axi_intc_0_0.xdc] for cell 'design_mb_i/axi_intc_0/U0'
Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_timer_0_0/design_mb_axi_timer_0_0.xdc] for cell 'design_mb_i/axi_timer_0/U0'
Finished Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_timer_0_0/design_mb_axi_timer_0_0.xdc] for cell 'design_mb_i/axi_timer_0/U0'
Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_uartlite_1_1/design_mb_axi_uartlite_1_1_board.xdc] for cell 'design_mb_i/axi_uartlite_1/U0'
Finished Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_uartlite_1_1/design_mb_axi_uartlite_1_1_board.xdc] for cell 'design_mb_i/axi_uartlite_1/U0'
Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_uartlite_1_1/design_mb_axi_uartlite_1_1.xdc] for cell 'design_mb_i/axi_uartlite_1/U0'
Finished Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_uartlite_1_1/design_mb_axi_uartlite_1_1.xdc] for cell 'design_mb_i/axi_uartlite_1/U0'
Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_uartlite_2_1/design_mb_axi_uartlite_2_1_board.xdc] for cell 'design_mb_i/axi_uartlite_2/U0'
Finished Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_uartlite_2_1/design_mb_axi_uartlite_2_1_board.xdc] for cell 'design_mb_i/axi_uartlite_2/U0'
Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_uartlite_2_1/design_mb_axi_uartlite_2_1.xdc] for cell 'design_mb_i/axi_uartlite_2/U0'
Finished Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_uartlite_2_1/design_mb_axi_uartlite_2_1.xdc] for cell 'design_mb_i/axi_uartlite_2/U0'
Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_quad_spi_0_0/design_mb_axi_quad_spi_0_0_board.xdc] for cell 'design_mb_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_quad_spi_0_0/design_mb_axi_quad_spi_0_0_board.xdc] for cell 'design_mb_i/axi_quad_spi_0/U0'
Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_quad_spi_0_0/design_mb_axi_quad_spi_0_0.xdc] for cell 'design_mb_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_quad_spi_0_0/design_mb_axi_quad_spi_0_0.xdc] for cell 'design_mb_i/axi_quad_spi_0/U0'
Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_quad_spi_1_0/design_mb_axi_quad_spi_1_0_board.xdc] for cell 'design_mb_i/axi_quad_spi_1/U0'
Finished Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_quad_spi_1_0/design_mb_axi_quad_spi_1_0_board.xdc] for cell 'design_mb_i/axi_quad_spi_1/U0'
Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_quad_spi_1_0/design_mb_axi_quad_spi_1_0.xdc] for cell 'design_mb_i/axi_quad_spi_1/U0'
Finished Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_quad_spi_1_0/design_mb_axi_quad_spi_1_0.xdc] for cell 'design_mb_i/axi_quad_spi_1/U0'
Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_mb_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_mb_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_mb_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_mb_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [D:/vivado_project/Mini_IO/Mini_IO.srcs/constrs_1/new/adda.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port push_buttons_5bits_tri_i[0] can not be placed on PACKAGE_PIN M18 because the PACKAGE_PIN is occupied by port push_buttons_5bits_tri_i[1] [D:/vivado_project/Mini_IO/Mini_IO.srcs/constrs_1/new/adda.xdc:27]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port push_buttons_5bits_tri_i[1] can not be placed on PACKAGE_PIN P17 because the PACKAGE_PIN is occupied by port push_buttons_5bits_tri_i[2] [D:/vivado_project/Mini_IO/Mini_IO.srcs/constrs_1/new/adda.xdc:28]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port push_buttons_5bits_tri_i[2] can not be placed on PACKAGE_PIN P18 because the PACKAGE_PIN is occupied by port push_buttons_5bits_tri_i[4] [D:/vivado_project/Mini_IO/Mini_IO.srcs/constrs_1/new/adda.xdc:29]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port push_buttons_5bits_tri_i[4] can not be placed on PACKAGE_PIN N17 because the PACKAGE_PIN is occupied by port push_buttons_5bits_tri_i[0] [D:/vivado_project/Mini_IO/Mini_IO.srcs/constrs_1/new/adda.xdc:30]
Finished Parsing XDC File [D:/vivado_project/Mini_IO/Mini_IO.srcs/constrs_1/new/adda.xdc]
Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_intc_0_0/design_mb_axi_intc_0_0_clocks.xdc] for cell 'design_mb_i/axi_intc_0/U0'
Finished Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_intc_0_0/design_mb_axi_intc_0_0_clocks.xdc] for cell 'design_mb_i/axi_intc_0/U0'
Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_quad_spi_0_0/design_mb_axi_quad_spi_0_0_clocks.xdc] for cell 'design_mb_i/axi_quad_spi_0/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance ext_spi_clk]'. [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_quad_spi_0_0/design_mb_axi_quad_spi_0_0_clocks.xdc:51]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_quad_spi_0_0/design_mb_axi_quad_spi_0_0_clocks.xdc:51]
Finished Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_quad_spi_0_0/design_mb_axi_quad_spi_0_0_clocks.xdc] for cell 'design_mb_i/axi_quad_spi_0/U0'
Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_quad_spi_1_0/design_mb_axi_quad_spi_1_0_clocks.xdc] for cell 'design_mb_i/axi_quad_spi_1/U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance ext_spi_clk]'. [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_quad_spi_1_0/design_mb_axi_quad_spi_1_0_clocks.xdc:51]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_quad_spi_1_0/design_mb_axi_quad_spi_1_0_clocks.xdc:51]
Finished Parsing XDC File [d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_axi_quad_spi_1_0/design_mb_axi_quad_spi_1_0_clocks.xdc] for cell 'design_mb_i/axi_quad_spi_1/U0'
Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [D:/vivado_2018_03/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Shape Builder 18-132] Instance design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
Generating merged BMM file for the design top 'design_mb_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: d:/vivado_project/Mini_IO/Mini_IO.srcs/sources_1/bd/design_mb/ip/design_mb_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1495.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 308 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 168 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 28 instances

39 Infos, 8 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:51 . Memory (MB): peak = 1495.746 ; gain = 1005.586
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1495.746 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b14c108b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1495.746 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "df7406f378629456".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.135 . Memory (MB): peak = 1565.004 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 20c0f63f0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 1565.004 ; gain = 14.652

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1d589555e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 1565.004 ; gain = 14.652
INFO: [Opt 31-389] Phase Retarget created 203 cells and removed 291 cells
INFO: [Opt 31-1021] In phase Retarget, 213 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 15a9296cf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 1565.004 ; gain = 14.652
INFO: [Opt 31-389] Phase Constant propagation created 151 cells and removed 455 cells
INFO: [Opt 31-1021] In phase Constant propagation, 167 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 22d91cc97

Time (s): cpu = 00:00:05 ; elapsed = 00:00:31 . Memory (MB): peak = 1565.004 ; gain = 14.652
INFO: [Opt 31-389] Phase Sweep created 38 cells and removed 1358 cells
INFO: [Opt 31-1021] In phase Sweep, 1205 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_mb_i/clk_wiz_1/inst/clk_out1_design_mb_clk_wiz_1_0_BUFG_inst to drive 0 load(s) on clock net design_mb_i/clk_wiz_1/inst/clk_out1_design_mb_clk_wiz_1_0_BUFG
INFO: [Opt 31-194] Inserted BUFG sys_clock_IBUF_BUFG_inst to drive 532 load(s) on clock net sys_clock_IBUF_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 1716571df

Time (s): cpu = 00:00:05 ; elapsed = 00:00:32 . Memory (MB): peak = 1565.004 ; gain = 14.652
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
WARNING: [Shape Builder 18-132] Instance design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
WARNING: [Shape Builder 18-132] Instance design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST cannot be placed in site OLOGIC_X0Y0 because the output signal of the cell requires general routing to fabric and cells placed in OLOGIC can only be routed to delay or I/O site.
Phase 6 Shift Register Optimization | Checksum: 198b3f56d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:34 . Memory (MB): peak = 1565.004 ; gain = 14.652
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 12ec8ab9b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:34 . Memory (MB): peak = 1565.004 ; gain = 14.652
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 63 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             203  |             291  |                                            213  |
|  Constant propagation         |             151  |             455  |                                            167  |
|  Sweep                        |              38  |            1358  |                                           1205  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             63  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1565.004 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1f2ec20ee

Time (s): cpu = 00:00:06 ; elapsed = 00:00:34 . Memory (MB): peak = 1565.004 ; gain = 14.652

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.217 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 13 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 5 newly gated: 0 Total Ports: 26
Ending PowerOpt Patch Enables Task | Checksum: 15a8159a1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.188 . Memory (MB): peak = 1848.812 ; gain = 0.000
Ending Power Optimization Task | Checksum: 15a8159a1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1848.812 ; gain = 283.809

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15a8159a1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1848.812 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1848.812 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1baf0b5b3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1848.812 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 10 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:48 . Memory (MB): peak = 1848.812 ; gain = 353.066
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1848.812 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1848.812 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1848.812 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/vivado_project/Mini_IO/Mini_IO.runs/impl_1/design_mb_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1848.812 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_mb_wrapper_drc_opted.rpt -pb design_mb_wrapper_drc_opted.pb -rpx design_mb_wrapper_drc_opted.rpx
Command: report_drc -file design_mb_wrapper_drc_opted.rpt -pb design_mb_wrapper_drc_opted.pb -rpx design_mb_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/vivado_project/Mini_IO/Mini_IO.runs/impl_1/design_mb_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1848.812 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11c153813

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1848.812 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1848.812 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13506da73

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1848.812 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 29cd0d1a1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1848.812 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 29cd0d1a1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1848.812 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 29cd0d1a1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1848.812 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ce94e9f1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1848.812 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1848.812 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 19a7fe9ff

Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1848.812 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1d1ef7437

Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1848.812 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d1ef7437

Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1848.812 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 25fb7ca75

Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1848.812 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b1c7bfd6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1848.812 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1df2136d3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1848.812 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 23b9178d4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1848.812 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 288c57746

Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1848.812 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 25129740a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1848.812 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 25129740a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1848.812 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d14e5302

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d14e5302

Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 1848.812 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.736. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2021c925d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 1848.812 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2021c925d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 1848.812 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2021c925d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 1848.812 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2021c925d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 1848.812 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1848.812 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 296156bdb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 1848.812 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 296156bdb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 1848.812 ; gain = 0.000
Ending Placer Task | Checksum: 1d0a907ee

Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 1848.812 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 10 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1848.812 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1848.812 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1848.812 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1848.812 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/vivado_project/Mini_IO/Mini_IO.runs/impl_1/design_mb_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1848.812 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_mb_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1848.812 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_mb_wrapper_utilization_placed.rpt -pb design_mb_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_mb_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1848.812 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e4cb1610 ConstDB: 0 ShapeSum: ebddf1de RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10d911b4c

Time (s): cpu = 00:00:21 ; elapsed = 00:01:07 . Memory (MB): peak = 1848.812 ; gain = 0.000
Post Restoration Checksum: NetGraph: a52ac4f2 NumContArr: 6866565a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10d911b4c

Time (s): cpu = 00:00:21 ; elapsed = 00:01:07 . Memory (MB): peak = 1848.812 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10d911b4c

Time (s): cpu = 00:00:21 ; elapsed = 00:01:08 . Memory (MB): peak = 1853.707 ; gain = 4.895

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10d911b4c

Time (s): cpu = 00:00:21 ; elapsed = 00:01:08 . Memory (MB): peak = 1853.707 ; gain = 4.895
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1672c79bd

Time (s): cpu = 00:00:23 ; elapsed = 00:01:17 . Memory (MB): peak = 1888.266 ; gain = 39.453
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.889  | TNS=0.000  | WHS=-0.246 | THS=-273.230|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 14bcd9f0c

Time (s): cpu = 00:00:25 ; elapsed = 00:01:22 . Memory (MB): peak = 1893.133 ; gain = 44.320
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.889  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1b836c71b

Time (s): cpu = 00:00:25 ; elapsed = 00:01:22 . Memory (MB): peak = 1905.727 ; gain = 56.914
Phase 2 Router Initialization | Checksum: 187993d5f

Time (s): cpu = 00:00:25 ; elapsed = 00:01:22 . Memory (MB): peak = 1905.727 ; gain = 56.914

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 162e02dcf

Time (s): cpu = 00:00:28 ; elapsed = 00:01:28 . Memory (MB): peak = 1905.727 ; gain = 56.914

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1128
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.550  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1add47b41

Time (s): cpu = 00:00:32 ; elapsed = 00:01:40 . Memory (MB): peak = 1905.727 ; gain = 56.914

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.550  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 13836c2a1

Time (s): cpu = 00:00:32 ; elapsed = 00:01:41 . Memory (MB): peak = 1905.727 ; gain = 56.914
Phase 4 Rip-up And Reroute | Checksum: 13836c2a1

Time (s): cpu = 00:00:32 ; elapsed = 00:01:41 . Memory (MB): peak = 1905.727 ; gain = 56.914

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 97654770

Time (s): cpu = 00:00:32 ; elapsed = 00:01:42 . Memory (MB): peak = 1905.727 ; gain = 56.914
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.637  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: b98bde13

Time (s): cpu = 00:00:32 ; elapsed = 00:01:42 . Memory (MB): peak = 1905.727 ; gain = 56.914

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: b98bde13

Time (s): cpu = 00:00:32 ; elapsed = 00:01:43 . Memory (MB): peak = 1905.727 ; gain = 56.914
Phase 5 Delay and Skew Optimization | Checksum: b98bde13

Time (s): cpu = 00:00:32 ; elapsed = 00:01:43 . Memory (MB): peak = 1905.727 ; gain = 56.914

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1558c96b3

Time (s): cpu = 00:00:33 ; elapsed = 00:01:44 . Memory (MB): peak = 1905.727 ; gain = 56.914
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.637  | TNS=0.000  | WHS=0.026  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: bc3ffb3a

Time (s): cpu = 00:00:33 ; elapsed = 00:01:44 . Memory (MB): peak = 1905.727 ; gain = 56.914
Phase 6 Post Hold Fix | Checksum: bc3ffb3a

Time (s): cpu = 00:00:33 ; elapsed = 00:01:44 . Memory (MB): peak = 1905.727 ; gain = 56.914

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.70122 %
  Global Horizontal Routing Utilization  = 2.31998 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: d4d162c5

Time (s): cpu = 00:00:33 ; elapsed = 00:01:44 . Memory (MB): peak = 1905.727 ; gain = 56.914

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d4d162c5

Time (s): cpu = 00:00:33 ; elapsed = 00:01:44 . Memory (MB): peak = 1905.727 ; gain = 56.914

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: c6a59ae1

Time (s): cpu = 00:00:33 ; elapsed = 00:01:47 . Memory (MB): peak = 1905.727 ; gain = 56.914

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.637  | TNS=0.000  | WHS=0.026  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: c6a59ae1

Time (s): cpu = 00:00:33 ; elapsed = 00:01:47 . Memory (MB): peak = 1905.727 ; gain = 56.914
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:33 ; elapsed = 00:01:48 . Memory (MB): peak = 1905.727 ; gain = 56.914

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
122 Infos, 10 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:34 ; elapsed = 00:01:49 . Memory (MB): peak = 1905.727 ; gain = 56.914
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1905.727 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1905.727 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1905.727 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/vivado_project/Mini_IO/Mini_IO.runs/impl_1/design_mb_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1905.727 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_mb_wrapper_drc_routed.rpt -pb design_mb_wrapper_drc_routed.pb -rpx design_mb_wrapper_drc_routed.rpx
Command: report_drc -file design_mb_wrapper_drc_routed.rpt -pb design_mb_wrapper_drc_routed.pb -rpx design_mb_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/vivado_project/Mini_IO/Mini_IO.runs/impl_1/design_mb_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1905.727 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file design_mb_wrapper_methodology_drc_routed.rpt -pb design_mb_wrapper_methodology_drc_routed.pb -rpx design_mb_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_mb_wrapper_methodology_drc_routed.rpt -pb design_mb_wrapper_methodology_drc_routed.pb -rpx design_mb_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/vivado_project/Mini_IO/Mini_IO.runs/impl_1/design_mb_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1936.801 ; gain = 31.074
INFO: [runtcl-4] Executing : report_power -file design_mb_wrapper_power_routed.rpt -pb design_mb_wrapper_power_summary_routed.pb -rpx design_mb_wrapper_power_routed.rpx
Command: report_power -file design_mb_wrapper_power_routed.rpt -pb design_mb_wrapper_power_summary_routed.pb -rpx design_mb_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
134 Infos, 11 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1982.516 ; gain = 45.715
INFO: [runtcl-4] Executing : report_route_status -file design_mb_wrapper_route_status.rpt -pb design_mb_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_mb_wrapper_timing_summary_routed.rpt -pb design_mb_wrapper_timing_summary_routed.pb -rpx design_mb_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_mb_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_mb_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_mb_wrapper_bus_skew_routed.rpt -pb design_mb_wrapper_bus_skew_routed.pb -rpx design_mb_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_mb_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force design_mb_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, design_mb_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], design_mb_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14]... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_mb_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
157 Infos, 14 Warnings, 4 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:26 ; elapsed = 00:01:00 . Memory (MB): peak = 2439.148 ; gain = 453.043
INFO: [Common 17-206] Exiting Vivado at Wed Apr 26 19:49:21 2023...
