
. Module name, SLE, CFG, ARI1, BUFFER, MACC_PA, RAM1K20, RAM64X12, GLOBAL, IO
. MPFS_ICICLE_KIT_BASE_DESIGN, 12438, 12565, 2503, 0, 0, 21, 69, 12, 158
.	. CLOCKS_AND_RESETS, 49, 1, 0, 0, 0, 0, 0, 7, 0
.	.	. CLK_DIV, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. CLK_DIV_CLK_DIV_0_PF_CLK_DIV, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. CORERESET_0, 16, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. CORERESET_CORERESET_0_CORERESET_PF_3, 16, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. CORERESET_2, 16, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. CORERESET_CORERESET_0_CORERESET_PF_1, 16, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. CORERESET_3, 17, 1, 0, 0, 0, 0, 0, 1, 0
.	.	.	. CORERESET_CORERESET_0_CORERESET_PF_0, 17, 1, 0, 0, 0, 0, 0, 1, 0
.	.	. GLITCHLESS_MUX, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	.	. GLITCHLESS_MUX_GLITCHLESS_MUX_0_PF_NGMUX, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	. INIT_MONITOR, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. OSCILLATOR_160MHz, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. OSCILLATOR_160MHz_OSCILLATOR_160MHz_0_PF_OSC, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. PCIE_REF_CLK, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. PCIE_REF_CLK_PCIE_REF_CLK_0_PF_XCVR_REF_CLK, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. PF_CCC_C0, 0, 0, 0, 0, 0, 0, 0, 4, 0
.	.	.	. PF_CCC_C0_PF_CCC_C0_0_PF_CCC, 0, 0, 0, 0, 0, 0, 0, 4, 0
.	.	. TRANSMIT_PLL, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. TRANSMIT_PLL_TRANSMIT_PLL_0_PF_TX_PLL, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	. FIC_0_PERIPHERALS, 6721, 7956, 1387, 0, 0, 19, 53, 2, 0
.	.	. DMA_CONTROLLER, 1991, 2786, 557, 0, 0, 7, 21, 0, 0
.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_COREAXI4DMACONTROLLER_Z12, 1991, 2786, 557, 0, 0, 7, 21, 0, 0
.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_CoreAXI4DMAControlle, 1005, 1423, 164, 0, 0, 0, 16, 0, 0
.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_CoreAXI4DMAController_DMAArbiter_Z4, 23, 283, 6, 0, 0, 0, 16, 0, 0
.	.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_CoreAXI4DMAController_fixedPriorityArbiter_4s_2s_1s_0s_1s, 5, 5, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_CoreAXI4DMAController_intExtDscrptrCache_4s_2s_24s_134s_167s_27s_0s, 8, 231, 4, 0, 0, 0, 16, 0, 0
.	.	.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_ram_dscCacheM_88s_2s, 0, 0, 0, 0, 0, 0, 8, 0, 0
.	.	.	.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM, 0, 0, 0, 0, 0, 0, 8, 0, 0
.	.	.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_ram_dscCacheNM_64s_2s, 0, 0, 0, 0, 0, 0, 6, 0, 0
.	.	.	.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM, 0, 0, 0, 0, 0, 0, 6, 0, 0
.	.	.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_ram_dscConCacheNM_13s_2s, 0, 0, 0, 0, 0, 0, 2, 0, 0
.	.	.	.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscConCacheNM, 0, 0, 0, 0, 0, 0, 2, 0, 0
.	.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_CoreAXI4DMAController_roundRobinArbiter_4s, 4, 13, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_CoreAXI4DMAController_DMAStartCtrl_4s_2s, 13, 31, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_CoreAXI4DMAController_roundRobinArbiterWAck_4s_1_2, 9, 21, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_CoreAXI4DMAController_DMATranCtrl_Z8, 742, 714, 125, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_CoreAXI4DMAController_intErrorCtrl_Z5, 102, 363, 24, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_CoreAXI4DMAController_rdTranCtrl_Z6, 102, 87, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_CoreAXI4DMAController_rdTranQueue_4s_2s_1s_24s, 201, 55, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_CoreAXI4DMAController_transAck_2s_24s_11s_0s_1_2_4_1, 95, 44, 101, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_CoreAXI4DMAController_wrTranCtrl_Z7, 53, 61, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_CoreAXI4DMAController_wrTranQueue_4s_2s_1s_24s, 138, 41, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_CoreAXI4DMAController_dscrptrSrcMux_Z2, 48, 115, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_CoreAXI4DMAController_roundRobinArbiterWAck_3s_1_2, 7, 13, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_CoreAXI4DMAController_extDscrptrFetchFSM_Z3, 178, 236, 33, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_CoreAXI4DMAController_intStatusMux_2s_1_2, 1, 44, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_CoreAXI4DMAController_AXI4INITIATORDMACtrl_Z11, 518, 745, 333, 0, 0, 0, 0, 0, 0
.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_CoreAXI4DMAController_AXI4LiteTARGETCtrl, 92, 107, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_CoreAXI4DMAController_Cache_4s_256s_27s_0s_1024s_3s_11s_8s, 23, 51, 46, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_ram_cache_32s_8s, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_cache, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_ram_cache_32s_8s_0, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_cache_0, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_CoreAXI4DMAController_bufferDescriptors_Z1, 287, 391, 14, 0, 0, 5, 0, 0, 0
.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_CoreAXI4DMAController_RAM_1K20_wrapper_27s_2s_1_0s, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_ram_bd_32s_9s, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_bd, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_CoreAXI4DMAController_RAM_1K20_wrapper_27s_2s_1_0s_0, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_ram_bd_32s_9s_0, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_bd_0, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_CoreAXI4DMAController_RAM_1K20_wrapper_27s_2s_1_0s_1, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_ram_bd_32s_9s_1, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_bd_1, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_CoreAXI4DMAController_RAM_1K20_wrapper_27s_2s_1_0s_2, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_ram_bd_32s_9s_2, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_bd_2, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_CoreAXI4DMAController_RAM_1K20_wrapper_27s_2s_1_0s_3, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_ram_bd_32s_9s_3, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_bd_3, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_CoreAXI4DMAController_controlRegisters_2s_0s_100s_4s_0_4, 4, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_CoreAXI4DMAController_ctrlIFMuxCDC, 0, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_CoreAXI4DMAController_intController_Z10, 62, 56, 0, 0, 0, 0, 5, 0, 0
.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_CoreAXI4DMAController_int_0_ControllerFIFO_50s_1s_0s_27s_4s_2s, 7, 13, 0, 0, 0, 0, 5, 0, 0
.	.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_ram_fifo_0_50s_2s, 0, 1, 0, 0, 0, 0, 5, 0, 0
.	.	.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0, 0, 1, 0, 0, 0, 0, 5, 0, 0
.	.	.	.	.	. DMA_CONTROLLER_DMA_CONTROLLER_0_CoreAXI4DMAController_interrupt_x_ctrl_1s_0s_27s_0s_0_1, 55, 26, 0, 0, 0, 0, 0, 0, 0
.	.	. DMA_INITIATOR, 1424, 1186, 77, 0, 0, 0, 16, 1, 0
.	.	.	. COREAXI4INTERCONNECT_Z14, 1424, 1186, 77, 0, 0, 0, 16, 1, 0
.	.	.	.	. caxi4interconnect_MasterConvertor_Z19, 898, 776, 45, 0, 0, 0, 16, 0, 0
.	.	.	.	.	. caxi4interconnect_MstrDataWidthConv_Z15, 436, 532, 45, 0, 0, 0, 16, 0, 0
.	.	.	.	.	.	. caxi4interconnect_UpConverter_Z17, 436, 532, 45, 0, 0, 0, 16, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_DWC_UpConv_AChannel_32s_8s_1s_32s_64s_30s_1s_0_0_1_0, 60, 33, 8, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_DWC_UpConv_AChannel_32s_8s_1s_32s_64s_30s_1s_0_0_1_1, 52, 33, 8, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_DWC_UpConv_BChannel_8s_1s_4s_0_1s, 14, 32, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DWC_brespCtrl_1s_8s, 4, 12, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_FIFO_4s_9s_9s_3s_0s_4s_2s_0s_3s, 10, 20, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_FIFO_CTRL_4s_3s_0s_2s_4s_0s_1, 10, 20, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_DWC_UpConv_RChannel_8s_1s_16s_4s_64s_32s_0_1s, 99, 142, 15, 0, 0, 0, 8, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DWC_UpConv_RChan_Ctrl_64s_32s_8s, 24, 39, 15, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DWC_UpConv_preCalcRChan_Ctrl_64s_32s_1s_8s, 16, 8, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_Hold_Reg_Ctrl_2, 1, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_FIFO_4s_33s_33s_3s_1s_4s_2s_1s_3s, 10, 21, 0, 0, 0, 0, 2, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_FIFO_CTRL_4s_3s_1s_2s_4s_0s_1, 10, 20, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_RAM_BLOCK_4s_2s_33s_0s, 0, 1, 0, 0, 0, 0, 2, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_FIFO_downsizing_16s_64s_32s_3s_15s_1s_16s_4s_1s_15s, 49, 73, 0, 0, 0, 0, 6, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_FIFO_CTRL_16s_15s_1s_4s_16s_0s, 16, 41, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_RAM_BLOCK_16s_4s_67s_0s, 0, 0, 0, 0, 0, 0, 6, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_DWC_UpConv_WChannel_Z16, 113, 277, 14, 0, 0, 0, 8, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DWC_UpConv_WChan_Hold_Reg_32s_1s_64s_8s, 8, 7, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_Hold_Reg_Ctrl_caxi4interconnect_MasterConvertor_Z19_0, 1, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_2s_0_1, 22, 50, 11, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DWC_UpConv_Wchan_WriteDataFifoCtrl_32s_1s_64s_8s_4s_2s_8s_3s, 46, 58, 3, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_FIFO_4s_25s_25s_3s_0s_4s_2s_0s_3s, 10, 21, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_FIFO_CTRL_4s_3s_0s_2s_4s_0s_0, 10, 20, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_RAM_BLOCK_4s_2s_25s_0s, 0, 1, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_FIFO_4s_8s_8s_3s_1s_4s_2s_1s_3s, 10, 20, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_FIFO_CTRL_4s_3s_1s_2s_4s_0s_0, 10, 20, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_RAM_BLOCK_4s_2s_8s_0s, 0, 0, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_FIFO_upsizing_16s_36s_72s_9s_15s_11s_16s_4s_11s_15s, 17, 121, 0, 0, 0, 0, 6, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_FIFO_CTRL_16s_15s_11s_4s_16s_0s, 17, 47, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_RAM_BLOCK_16s_4s_36s_0s, 0, 0, 0, 0, 0, 0, 3, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_RAM_BLOCK_16s_4s_36s_0s_0, 0, 0, 0, 0, 0, 0, 3, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_8s_0, 49, 7, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_Hold_Reg_Ctrl_caxi4interconnect_MasterConvertor_Z19_1, 1, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_DWC_UpConv_preCalcAChannel_64s_32s_1s_8s_1, 49, 7, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_Hold_Reg_Ctrl_caxi4interconnect_MasterConvertor_Z19, 1, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_32s_64s_0s_1s, 462, 244, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_11s_0_1_3_0, 6, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_71s_0_1_3_0, 88, 46, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_71s_0_1_3_2, 88, 46, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_76s_0_1_3_0, 132, 69, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_82s_0_1_3_2_caxi4interconnect_MasterConvertor_Z19, 148, 77, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. caxi4interconnect_ResetSycnc_3, 2, 0, 0, 0, 0, 0, 0, 1, 0
.	.	.	.	. caxi4interconnect_SlaveConvertor_Z23, 524, 410, 32, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegisterSlice_1_1_1_1_1_9s_32s_64s_0s_1s, 468, 249, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_12s_0_1_3_0, 6, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_72s_0_1_3_0, 90, 48, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_72s_0_1_3_2, 90, 48, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_77s_0_1_3_0, 134, 70, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_83s_0_1_3_0, 148, 77, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_SlvProtocolConverter_Z21, 56, 161, 32, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_9s_8s_0_0, 28, 79, 16, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_FIFO_256s_9s_9s_255s_0s_256s_8s_0s_255s_3_0, 28, 74, 16, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s_MPFS_ICICLE_KIT_BASE_DESIGN_0, 28, 74, 16, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_9s_8s_0_1, 28, 82, 16, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_FIFO_256s_9s_9s_255s_0s_256s_8s_0s_255s_3, 28, 77, 16, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s_MPFS_ICICLE_KIT_BASE_DESIGN, 28, 77, 16, 0, 0, 0, 0, 0, 0
.	.	. FIC0_INITIATOR, 3060, 3713, 691, 0, 0, 4, 16, 1, 0
.	.	.	. COREAXI4INTERCONNECT_Z40, 3060, 3713, 691, 0, 0, 4, 16, 1, 0
.	.	.	.	. caxi4interconnect_Axi4CrossBar_Z24, 439, 761, 71, 0, 0, 0, 1, 0, 0
.	.	.	.	.	. caxi4interconnect_AddressController_Z26, 133, 189, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_MasterControl_Z30, 68, 172, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_DependenceChecker_Z27, 0, 40, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_MasterAddressDecoder_2s_2s_1s_38s_38s_0s_0_3_Z29, 0, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_TransactionController_2s_9s_4s_2s_8s_4s_0_15s_1s, 68, 132, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_BitScan0_4s, 0, 9, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_TargetMuxController_Z25_0, 65, 17, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_AddressController_Z33, 133, 189, 6, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_MasterControl_Z34, 68, 182, 6, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_DependenceChecker_Z27_0, 0, 48, 2, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_MasterAddressDecoder_2s_2s_0s_38s_38s_0s_0_3_Z28_0, 0, 9, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_MasterAddressDecoder_2s_2s_1s_38s_38s_0s_0_3_Z29_0, 0, 8, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_TransactionController_2s_9s_4s_2s_8s_4s_1_15s_1s, 68, 134, 4, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_BitScan0_4s_0, 0, 9, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_TargetMuxController_Z25_1, 65, 7, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_DERR_Slave_Z39, 44, 30, 9, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RDataController_Z31, 93, 183, 50, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_ReadDataController_Z32, 93, 183, 50, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_RdFifoDualPort_1s_2_5s_2s_3s_2, 85, 63, 50, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DualPort_FF_SyncWr_SyncRd_1s_5s_2s_32s, 66, 38, 44, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_ReadDataMux_1s_3s_2s_8s_64s_0s_1s_7_9s_11s, 8, 120, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RespController_Z38, 17, 59, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RoundRobinArb_3s_2s_0s_0, 8, 14, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_SlaveDataMuxController_Z37, 9, 45, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_WDataController_Z35, 19, 111, 6, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	. caxi4interconnect_FifoDualPort_0_2s_5s_3s_1, 19, 30, 6, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_5s_3s_0s_32s, 0, 0, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	. caxi4interconnect_WriteDataMux_Z36, 0, 75, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. caxi4interconnect_MasterConvertor_Z43_0, 564, 290, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegisterSlice_1_1_1_1_8s_38s_64s_0s_1s_0, 564, 290, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_11s_0_1_3_2, 22, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_76s_0_1_3_2, 152, 79, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_77s_0_1_3_1, 120, 66, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_77s_0_1_3_3, 122, 68, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_82s_0_1_3_2_COREAXI4INTERCONNECT_Z40, 148, 77, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. caxi4interconnect_ResetSycnc_3_COREAXI4INTERCONNECT_Z40, 2, 0, 0, 0, 0, 0, 0, 1, 0
.	.	.	.	. caxi4interconnect_SlaveConvertor_Z50, 1561, 2252, 586, 0, 0, 4, 7, 0, 0
.	.	.	.	.	. caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0, 448, 255, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_12s_0_1_3_2, 20, 8, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_77s_0_1_3_2, 150, 78, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_78s_0_1_3_2, 66, 48, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_78s_0_1_3_3, 66, 44, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_83s_0_1_3_2, 146, 77, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_SlvDataWidthConverter_Z44, 915, 1684, 358, 0, 0, 0, 7, 0, 0
.	.	.	.	.	.	. caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0, 915, 1684, 358, 0, 0, 0, 7, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s, 457, 935, 136, 0, 0, 0, 3, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_1s_0_1, 126, 299, 71, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DWC_DownConv_Hold_Reg_Rd_46s_9s, 62, 47, 6, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_Hold_Reg_Ctrl_caxi4interconnect_SlaveConvertor_Z50_1, 1, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_0_3s_7s_1s, 83, 156, 29, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_Hold_Reg_Ctrl_caxi4interconnect_SlaveConvertor_Z50_2, 1, 4, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DWC_DownConv_widthConvrd_46s_1s_9s_32s_64s_1s, 170, 395, 30, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_1, 16, 38, 0, 0, 0, 0, 3, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z50_1, 16, 38, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_RAM_BLOCK_16s_4s_46s_0s_1, 0, 0, 0, 0, 0, 0, 3, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_DWC_DownConv_writeWidthConv_Z45, 458, 749, 222, 0, 0, 0, 4, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_512s_0_1, 127, 334, 71, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DWC_DownConv_Hold_Reg_Wr_46s_9s, 46, 22, 8, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_Hold_Reg_Ctrl_caxi4interconnect_SlaveConvertor_Z50, 1, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_1_3s_7s_1s, 83, 170, 38, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_Hold_Reg_Ctrl_caxi4interconnect_SlaveConvertor_Z50_0, 1, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DWC_DownConv_widthConvwr_64s_32s_1s_46s_8s_4s_9s, 159, 126, 105, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DWC_brespCtrl_1s_9s, 11, 16, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s, 16, 42, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z50_0, 16, 42, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_RAM_BLOCK_16s_4s_10s_0s, 0, 0, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_0, 16, 39, 0, 0, 0, 0, 3, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z50, 16, 39, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_RAM_BLOCK_16s_4s_46s_0s_0, 0, 0, 0, 0, 0, 0, 3, 0, 0
.	.	.	.	.	. caxi4interconnect_SlvProtocolConverter_Z46, 198, 313, 228, 0, 0, 4, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_SlvAxi4ProtocolConv_0s_1_38s_32s_1s_9s_8s_9s_8s_1s, 198, 313, 228, 0, 0, 4, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_SlvAxi4ProtConvRead_Z48, 96, 155, 114, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_FifoDualPort_0_2s_8s_17s_1_1_0, 28, 36, 17, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_8s_17s_0s_256s_0, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_FifoDualPort_0_2s_9s_43s_1, 31, 25, 29, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_9s_43s_0s_512s, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_SlvAxi4ProtConvWrite_Z47, 102, 158, 114, 0, 0, 2, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_FifoDualPort_0_2s_8s_17s_1_1, 28, 34, 17, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_8s_17s_0s_256s, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_FifoDualPort_0_2s_9s_37s_1, 31, 23, 29, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_DualPort_RAM_SyncWr_SyncRd_9s_37s_0s_512s, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	. caxi4interconnect_SlaveConvertor_Z54, 494, 410, 32, 0, 0, 0, 8, 0, 0
.	.	.	.	.	. caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_1, 438, 234, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_12s_0_1_3_3, 18, 12, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_77s_0_1_3_5, 148, 77, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_78s_0_1_3_5, 68, 37, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_78s_0_1_3_6, 56, 31, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_83s_0_1_3_3, 148, 77, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_SlvProtocolConverter_Z52, 56, 176, 32, 0, 0, 0, 8, 0, 0
.	.	.	.	.	.	. caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_9s_8s_0_2, 28, 88, 16, 0, 0, 0, 4, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_FIFO_256s_9s_9s_255s_0s_256s_8s_0s_255s_COREAXI4INTERCONNECT_Z40_1_0, 28, 82, 16, 0, 0, 0, 4, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s_COREAXI4INTERCONNECT_Z40_0, 28, 74, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_RAM_BLOCK_256s_8s_9s_0s_5_0, 0, 8, 16, 0, 0, 0, 4, 0, 0
.	.	.	.	.	.	. caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_9s_8s_0_3, 28, 88, 16, 0, 0, 0, 4, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_FIFO_256s_9s_9s_255s_0s_256s_8s_0s_255s_COREAXI4INTERCONNECT_Z40_1, 28, 82, 16, 0, 0, 0, 4, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s_COREAXI4INTERCONNECT_Z40, 28, 74, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_RAM_BLOCK_256s_8s_9s_0s_5, 0, 8, 16, 0, 0, 0, 4, 0, 0
.	.	. MSS_LSRAM, 246, 271, 62, 0, 0, 8, 0, 0, 0
.	.	.	. MSS_LSRAM_COREAXI4SRAM_0_COREAXI4SRAM_Z55, 246, 267, 62, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL_Z56, 236, 267, 62, 0, 0, 0, 0, 0, 0
.	.	.	.	. MSS_LSRAM_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF_64s_32s_1s_1s_1s_2048s_1s_8s, 10, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM, 0, 4, 0, 0, 0, 8, 0, 0, 0
.	. FIC_1_PERIPHERALS, 2136, 1452, 108, 0, 0, 0, 16, 3, 0
.	.	. AXI_ADDRESS_SHIM, 0, 2, 0, 0, 0, 0, 0, 0, 0
.	.	. FIC_1_INITIATOR, 1114, 741, 64, 0, 0, 0, 8, 1, 0
.	.	.	. COREAXI4INTERCONNECT_Z58, 1114, 741, 64, 0, 0, 0, 8, 1, 0
.	.	.	.	. caxi4interconnect_MasterConvertor_Z43_1, 528, 279, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegisterSlice_1_1_1_1_8s_38s_64s_0s_1s_1, 528, 279, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_11s_0_1_3_3, 22, 14, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_76s_0_1_3_3, 152, 79, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_77s_0_1_3_7, 106, 56, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_77s_0_1_3_8, 100, 53, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_82s_0_1_3_3, 148, 77, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. caxi4interconnect_ResetSycnc_COREAXI4INTERCONNECT_Z58, 2, 0, 0, 0, 0, 0, 0, 1, 0
.	.	.	.	. caxi4interconnect_SlaveConvertor_Z61, 584, 462, 64, 0, 0, 0, 8, 0, 0
.	.	.	.	.	. caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_2, 528, 294, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_12s_0_1_3_4, 22, 14, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_77s_0_1_3_6, 152, 85, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_78s_0_1_3_0, 106, 59, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_78s_0_1_3_1, 100, 56, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_83s_0_1_3_4, 148, 80, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_SlvProtocolConverter_Z60, 56, 168, 64, 0, 0, 0, 8, 0, 0
.	.	.	.	.	.	. caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_9s_8s_0_4, 28, 86, 32, 0, 0, 0, 4, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_FIFO_256s_9s_9s_255s_0s_256s_8s_0s_255s_COREAXI4INTERCONNECT_Z58_0, 28, 80, 32, 0, 0, 0, 4, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s_COREAXI4INTERCONNECT_Z58_1, 28, 72, 16, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_RAM_BLOCK_256s_8s_9s_0s_0, 0, 8, 16, 0, 0, 0, 4, 0, 0
.	.	.	.	.	.	. caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_9s_8s_0_5, 28, 82, 32, 0, 0, 0, 4, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_FIFO_256s_9s_9s_255s_0s_256s_8s_0s_255s_COREAXI4INTERCONNECT_Z58, 28, 76, 32, 0, 0, 0, 4, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s_COREAXI4INTERCONNECT_Z58, 28, 68, 16, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_RAM_BLOCK_256s_8s_9s_0s, 0, 8, 16, 0, 0, 0, 4, 0, 0
.	.	. PCIE_INITIATOR, 1022, 709, 44, 0, 0, 0, 8, 1, 0
.	.	.	. COREAXI4INTERCONNECT_Z64, 1022, 709, 44, 0, 0, 0, 8, 1, 0
.	.	.	.	. caxi4interconnect_MasterConvertor_Z67, 482, 280, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_38s_64s_0s_1s, 482, 280, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_72s_0_1_3_3, 144, 78, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_73s_0_1_3_0, 92, 53, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_73s_0_1_3_1, 88, 53, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_78s_0_1_3_7, 148, 83, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_7s_0_1_3_2, 10, 13, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. caxi4interconnect_ResetSycnc_COREAXI4INTERCONNECT_Z64, 2, 0, 0, 0, 0, 0, 0, 1, 0
.	.	.	.	. caxi4interconnect_SlaveConvertor_Z71, 538, 429, 44, 0, 0, 0, 8, 0, 0
.	.	.	.	.	. caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_38s_64s_0s_1s, 482, 256, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_73s_0_1_3_3, 144, 75, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_74s_0_1_3_0, 92, 49, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_74s_0_1_3_1, 88, 47, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_79s_0_1_3_2, 148, 77, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_8s_0_1_3_2, 10, 8, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_SlvProtocolConverter_Z69, 56, 173, 44, 0, 0, 0, 8, 0, 0
.	.	.	.	.	.	. caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_8s_0_0, 28, 85, 20, 0, 0, 0, 4, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_FIFO_256s_5s_5s_255s_0s_256s_8s_0s_255s_1, 28, 79, 20, 0, 0, 0, 4, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s_COREAXI4INTERCONNECT_Z64_1, 28, 71, 16, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_RAM_BLOCK_256s_8s_5s_0s_1, 0, 8, 4, 0, 0, 0, 4, 0, 0
.	.	.	.	.	.	. caxi4interconnect_SlvAxi4ProtConvAXI4ID_1_5s_8s_0_1, 28, 88, 24, 0, 0, 0, 4, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_FIFO_256s_5s_5s_255s_0s_256s_8s_0s_255s_0, 28, 82, 24, 0, 0, 0, 4, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_FIFO_CTRL_256s_255s_0s_8s_256s_0s_COREAXI4INTERCONNECT_Z64, 28, 74, 16, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_RAM_BLOCK_256s_8s_5s_0s_0, 0, 8, 8, 0, 0, 0, 4, 0, 0
.	.	. PF_PCIE_C0, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	.	.	. PF_PCIE_C0_PF_PCIE_C0_0_PF_PCIE, 0, 0, 0, 0, 0, 0, 0, 1, 0
.	. FIC_3_PERIPHERALS, 3532, 3153, 1008, 0, 0, 2, 0, 0, 4
.	.	. CORE_I2C_C0_0_WRAPPER_MPFS_ICICLE_KIT_BASE_DESIGN, 96, 362, 4, 0, 0, 0, 0, 0, 2
.	.	.	. COREI2C_C0, 96, 362, 4, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREI2C_C0_COREI2C_C0_0_COREI2C_Z72_1, 96, 362, 4, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREI2C_COREI2CREAL_Z73_1, 88, 358, 4, 0, 0, 0, 0, 0, 0
.	.	. CORE_I2C_C0_0_WRAPPER_MPFS_ICICLE_KIT_BASE_DESIGN_0, 96, 363, 4, 0, 0, 0, 0, 0, 2
.	.	.	. COREI2C_C0_0, 96, 363, 4, 0, 0, 0, 0, 0, 0
.	.	.	.	. COREI2C_C0_COREI2C_C0_0_COREI2C_Z72_1_0, 96, 363, 4, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREI2C_COREI2CREAL_Z73_1_0, 88, 360, 4, 0, 0, 0, 0, 0, 0
.	.	. CoreUARTapb_C0, 195, 177, 72, 0, 0, 2, 0, 0, 0
.	.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_CoreUARTapb_Z75, 195, 177, 72, 0, 0, 2, 0, 0, 0
.	.	.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_COREUART_1s_1s_0s_27s_0s_0s, 171, 143, 70, 0, 0, 2, 0, 0, 0
.	.	.	.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_Clock_gen_0s_0s, 19, 10, 14, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_Rx_async_0s_1s_0s_1s_2s_3s, 39, 65, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_Tx_async_0s_1s_0s_1s_2s_3s_4s_5s_6s, 23, 24, 5, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_fifo_256x8_0s_0s, 33, 9, 25, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_fifo_ctrl_256_0s_256s_8s_8s, 33, 9, 25, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_ram256x8_g5, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	.	.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_fifo_256x8_0s_0s_0, 33, 6, 26, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_fifo_ctrl_256_0s_256s_8s_8s_0, 33, 6, 26, 0, 0, 1, 0, 0, 0
.	.	.	.	.	.	.	. CoreUARTapb_C0_CoreUARTapb_C0_0_ram256x8_g5_0, 0, 0, 0, 0, 0, 1, 0, 0, 0
.	.	. FIC_3_ADDRESS_GENERATION, 0, 210, 0, 0, 0, 0, 0, 0, 0
.	.	.	. APB_ARBITER_28s, 0, 100, 0, 0, 0, 0, 0, 0, 0
.	.	.	. FIC_3_0x4000_0xxx, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. CoreAPB3_Z78, 0, 6, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREAPB3_MUXPTOB3_2, 0, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	. FIC_3_0x4xxx_xxxx, 0, 104, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. CoreAPB3_Z77, 0, 104, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREAPB3_MUXPTOB3_1, 0, 99, 0, 0, 0, 0, 0, 0, 0
.	.	. GPIO, 4, 5, 0, 0, 0, 0, 0, 0, 0
.	.	.	. GPIO_GPIO_0_CoreGPIO_Z74, 4, 5, 0, 0, 0, 0, 0, 0, 0
.	.	. IHC_SUBSYSTEM, 2879, 2012, 702, 0, 0, 0, 0, 0, 0
.	.	.	. APB_ARBITER_12s, 0, 173, 0, 0, 0, 0, 0, 0, 0
.	.	.	. IHC_APB_0, 0, 22, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. CoreAPB3_Z79_1, 0, 22, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREAPB3_MUXPTOB3_3_1, 0, 10, 0, 0, 0, 0, 0, 0, 0
.	.	.	. IHC_APB_1, 0, 167, 190, 0, 0, 0, 0, 0, 0
.	.	.	.	. CoreAPB3_Z79_0, 0, 167, 190, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. COREAPB3_MUXPTOB3_3_0, 0, 155, 190, 0, 0, 0, 0, 0, 0
.	.	.	. MIV_IHCC_2s_1s_2s, 226, 170, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. miv_ihcc_ctrl_2s_1s_2s_1s_3s, 226, 166, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_ihcc_irqs_3, 22, 13, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_ihcc_mem_2s_IHC_SUBSYSTEM_11, 64, 9, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_ihcc_mem_2s_IHC_SUBSYSTEM_11_0, 64, 36, 0, 0, 0, 0, 0, 0, 0
.	.	.	. MIV_IHCC_2s_1s_3s, 226, 141, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. miv_ihcc_ctrl_2s_1s_3s_1s_3s, 226, 137, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_ihcc_irqs_4, 22, 12, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_ihcc_mem_2s_IHC_SUBSYSTEM_11_1, 64, 7, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_ihcc_mem_2s_IHC_SUBSYSTEM_11_2, 64, 12, 0, 0, 0, 0, 0, 0, 0
.	.	.	. MIV_IHCC_2s_1s_4s, 226, 143, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. miv_ihcc_ctrl_2s_1s_4s_1s_3s, 226, 138, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_ihcc_irqs_5, 22, 13, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_ihcc_mem_2s_IHC_SUBSYSTEM_11_3, 64, 7, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_ihcc_mem_2s_IHC_SUBSYSTEM_11_4, 64, 12, 0, 0, 0, 0, 0, 0, 0
.	.	.	. MIV_IHCC_2s_2s_3s, 226, 166, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. miv_ihcc_ctrl_2s_2s_3s_1s_3s, 226, 162, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_ihcc_irqs_6, 22, 11, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_ihcc_mem_2s_IHC_SUBSYSTEM_11_5, 64, 37, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_ihcc_mem_2s_IHC_SUBSYSTEM_11_6, 64, 12, 0, 0, 0, 0, 0, 0, 0
.	.	.	. MIV_IHCC_2s_2s_4s, 226, 168, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. miv_ihcc_ctrl_2s_2s_4s_1s_3s, 226, 164, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_ihcc_irqs_7, 22, 13, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_ihcc_mem_2s_IHC_SUBSYSTEM_11_7, 64, 26, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_ihcc_mem_2s_IHC_SUBSYSTEM_11_8, 64, 12, 0, 0, 0, 0, 0, 0, 0
.	.	.	. MIV_IHCC_2s_3s_4s, 226, 145, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. miv_ihcc_ctrl_2s_3s_4s_1s_3s, 226, 141, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_ihcc_irqs_8, 22, 13, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_ihcc_mem_2s_IHC_SUBSYSTEM_11_10, 64, 12, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_ihcc_mem_2s_IHC_SUBSYSTEM_11_9, 64, 12, 0, 0, 0, 0, 0, 0, 0
.	.	.	. MIV_IHCC_4s_0s_1s, 356, 147, 128, 0, 0, 0, 0, 0, 0
.	.	.	.	. miv_ihcc_ctrl_4s_0s_1s_1s_3s, 356, 141, 128, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_ihcc_irqs, 22, 16, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_ihcc_mem_4s_IHC_SUBSYSTEM_7, 128, 10, 64, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_ihcc_mem_4s_IHC_SUBSYSTEM_7_0, 128, 4, 64, 0, 0, 0, 0, 0, 0
.	.	.	. MIV_IHCC_4s_0s_2s, 354, 140, 128, 0, 0, 0, 0, 0, 0
.	.	.	.	. miv_ihcc_ctrl_4s_0s_2s_1s_3s, 354, 134, 128, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_ihcc_irqs_0, 22, 17, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_ihcc_mem_4s_IHC_SUBSYSTEM_7_1, 128, 10, 64, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_ihcc_mem_4s_IHC_SUBSYSTEM_7_2, 128, 4, 64, 0, 0, 0, 0, 0, 0
.	.	.	. MIV_IHCC_4s_0s_3s, 354, 138, 128, 0, 0, 0, 0, 0, 0
.	.	.	.	. miv_ihcc_ctrl_4s_0s_3s_1s_3s, 354, 133, 128, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_ihcc_irqs_1, 22, 16, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_ihcc_mem_4s_IHC_SUBSYSTEM_7_3, 128, 10, 64, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_ihcc_mem_4s_IHC_SUBSYSTEM_7_4, 128, 4, 64, 0, 0, 0, 0, 0, 0
.	.	.	. MIV_IHCC_4s_0s_4s, 354, 140, 128, 0, 0, 0, 0, 0, 0
.	.	.	.	. miv_ihcc_ctrl_4s_0s_4s_1s_3s, 354, 135, 128, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_ihcc_irqs_2, 22, 17, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_ihcc_mem_4s_IHC_SUBSYSTEM_7_5, 128, 10, 64, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. miv_ihcc_mem_4s_IHC_SUBSYSTEM_7_6, 128, 4, 64, 0, 0, 0, 0, 0, 0
.	.	.	. MIV_IHCIA_0, 21, 25, 0, 0, 0, 0, 0, 0, 0
.	.	.	. MIV_IHCIA_1, 21, 34, 0, 0, 0, 0, 0, 0, 0
.	.	.	. MIV_IHCIA_2, 21, 33, 0, 0, 0, 0, 0, 0, 0
.	.	.	. MIV_IHCIA_3, 21, 34, 0, 0, 0, 0, 0, 0, 0
.	.	.	. MIV_IHCIA_4, 21, 26, 0, 0, 0, 0, 0, 0, 0
.	.	. RECONFIGURATION_INTERFACE, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. RECONFIGURATION_INTERFACE_RECONFIGURATION_INTERFACE_0_PF_DRI, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. corepwm_C0, 259, 20, 226, 0, 0, 0, 0, 0, 0
.	.	.	. corepwm_Z80, 259, 20, 226, 0, 0, 0, 0, 0, 0
.	.	.	.	. corepwm_pwm_gen_1s_32s_0_0s, 1, 5, 48, 0, 0, 0, 0, 0, 0
.	.	.	.	. corepwm_reg_if_Z81, 194, 14, 32, 0, 0, 0, 0, 0, 0
.	.	.	.	. corepwm_timebase_32s_0s, 64, 1, 146, 0, 0, 0, 0, 0, 0
.	.	. fabric_sd_emmc_demux_select, 3, 4, 0, 0, 0, 0, 0, 0, 0
.	. MSS_WRAPPER, 0, 2, 0, 0, 0, 0, 0, 0, 114
.	.	. ICICLE_MSS, 0, 2, 0, 0, 0, 0, 0, 0, 93