\hypertarget{system__stm32f7xx_8c_source}{}\doxysection{system\+\_\+stm32f7xx.\+c}
\label{system__stm32f7xx_8c_source}\index{/Users/jeremywolfe/Documents/STM32CubeIDE/Autodrone32/Src/system\_stm32f7xx.c@{/Users/jeremywolfe/Documents/STM32CubeIDE/Autodrone32/Src/system\_stm32f7xx.c}}
\mbox{\hyperlink{system__stm32f7xx_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00001}00001 }
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00048}00048 \textcolor{preprocessor}{\#include "{}../Libraries/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h"{}}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00049}00049 }
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00050}00050 \textcolor{preprocessor}{\#if !defined  (HSE\_VALUE) }}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00051}\mbox{\hyperlink{group___s_t_m32_f7xx___system___private___includes_gaeafcff4f57440c60e64812dddd13e7cb}{00051}} \textcolor{preprocessor}{  \#define HSE\_VALUE    ((uint32\_t)25000000) }}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00052}00052 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HSE\_VALUE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00053}00053 }
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00054}00054 \textcolor{preprocessor}{\#if !defined  (HSI\_VALUE)}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00055}\mbox{\hyperlink{group___s_t_m32_f7xx___system___private___includes_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{00055}} \textcolor{preprocessor}{  \#define HSI\_VALUE    ((uint32\_t)16000000) }}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00056}00056 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HSI\_VALUE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00057}00057 }
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00074}00074 \textcolor{comment}{/************************* Miscellaneous Configuration ************************/}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00075}00075 }
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00076}00076 \textcolor{comment}{/* Note: Following vector table addresses must be defined in line with linker}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00077}00077 \textcolor{comment}{         configuration. */}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00081}00081 \textcolor{comment}{/* \#define USER\_VECT\_TAB\_ADDRESS */}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00082}00082 }
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00083}00083 \textcolor{preprocessor}{\#if defined(USER\_VECT\_TAB\_ADDRESS)}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00086}00086 \textcolor{comment}{/* \#define VECT\_TAB\_SRAM */}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00087}00087 \textcolor{preprocessor}{\#if defined(VECT\_TAB\_SRAM)}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00088}00088 \textcolor{preprocessor}{\#define VECT\_TAB\_BASE\_ADDRESS   RAMDTCM\_BASE    }}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00090}00090 \textcolor{preprocessor}{\#define VECT\_TAB\_OFFSET         0x00000000U     }}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00092}00092 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00093}00093 \textcolor{preprocessor}{\#define VECT\_TAB\_BASE\_ADDRESS   FLASH\_BASE      }}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00095}00095 \textcolor{preprocessor}{\#define VECT\_TAB\_OFFSET         0x00000000U     }}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00097}00097 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* VECT\_TAB\_SRAM */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00098}00098 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USER\_VECT\_TAB\_ADDRESS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00099}00099 \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00100}00100 }
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00117}00117   \textcolor{comment}{/* This variable is updated in three ways:}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00118}00118 \textcolor{comment}{      1) by calling CMSIS function SystemCoreClockUpdate()}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00119}00119 \textcolor{comment}{      2) by calling HAL API function HAL\_RCC\_GetHCLKFreq()}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00120}00120 \textcolor{comment}{      3) each time HAL\_RCC\_ClockConfig() is called to configure the system clock frequency }}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00121}00121 \textcolor{comment}{         Note: If you use this function to configure the system clock; then there}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00122}00122 \textcolor{comment}{               is no need to call the 2 first functions listed above, since SystemCoreClock}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00123}00123 \textcolor{comment}{               variable is updated automatically.}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00124}00124 \textcolor{comment}{  */}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00125}\mbox{\hyperlink{group___s_t_m32_f7xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{00125}}   uint32\_t \mbox{\hyperlink{group___s_t_m32_f7xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}} = 216000000;}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00126}\mbox{\hyperlink{group___s_t_m32_f7xx___system___private___variables_ga6e1d9cd666f0eacbfde31e9932a93466}{00126}}   \textcolor{keyword}{const} uint8\_t \mbox{\hyperlink{group___s_t_m32_f7xx___system___private___variables_ga6e1d9cd666f0eacbfde31e9932a93466}{AHBPrescTable}}[16] = \{0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9\};}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00127}\mbox{\hyperlink{group___s_t_m32_f7xx___system___private___variables_ga5b4f8b768465842cf854a8f993b375e9}{00127}}   \textcolor{keyword}{const} uint8\_t \mbox{\hyperlink{group___s_t_m32_f7xx___system___private___variables_ga5b4f8b768465842cf854a8f993b375e9}{APBPrescTable}}[8] = \{0, 0, 0, 0, 1, 2, 3, 4\};}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00128}00128 }
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00152}\mbox{\hyperlink{group___s_t_m32_f7xx___system___private___functions_ga93f514700ccf00d08dbdcff7f1224eb2}{00152}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___s_t_m32_f7xx___system___private___functions_ga93f514700ccf00d08dbdcff7f1224eb2}{SystemInit}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00153}00153 \{}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00154}00154   \textcolor{comment}{/* FPU settings -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00155}00155 \textcolor{preprocessor}{\#if (\_\_FPU\_PRESENT == 1) \&\& (\_\_FPU\_USED == 1)}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00156}00156   SCB-\/>CPACR |= ((3UL << 10*2)|(3UL << 11*2));  \textcolor{comment}{/* set CP10 and CP11 Full Access */}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00157}00157 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00158}00158 }
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00159}00159   \textcolor{comment}{/* Configure the Vector Table location -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00160}00160 \textcolor{preprocessor}{\#if defined(USER\_VECT\_TAB\_ADDRESS)}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00161}00161   SCB-\/>VTOR = VECT\_TAB\_BASE\_ADDRESS | VECT\_TAB\_OFFSET; \textcolor{comment}{/* Vector Table Relocation in Internal SRAM */}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00162}00162 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USER\_VECT\_TAB\_ADDRESS */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00163}00163 \}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00164}00164 }
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00201}\mbox{\hyperlink{group___s_t_m32_f7xx___system___private___functions_gae0c36a9591fe6e9c45ecb21a794f0f0f}{00201}} \textcolor{keywordtype}{void} \mbox{\hyperlink{group___s_t_m32_f7xx___system___private___functions_gae0c36a9591fe6e9c45ecb21a794f0f0f}{SystemCoreClockUpdate}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00202}00202 \{}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00203}00203   uint32\_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00204}00204   }
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00205}00205   \textcolor{comment}{/* Get SYSCLK source -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00206}00206   tmp = RCC-\/>CFGR \& RCC\_CFGR\_SWS;}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00207}00207 }
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00208}00208   \textcolor{keywordflow}{switch} (tmp)}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00209}00209   \{}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00210}00210     \textcolor{keywordflow}{case} 0x00:  \textcolor{comment}{/* HSI used as system clock source */}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00211}00211       \mbox{\hyperlink{group___s_t_m32_f7xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}} = \mbox{\hyperlink{group___s_t_m32_f7xx___system___private___includes_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}};}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00212}00212       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00213}00213     \textcolor{keywordflow}{case} 0x04:  \textcolor{comment}{/* HSE used as system clock source */}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00214}00214       \mbox{\hyperlink{group___s_t_m32_f7xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}} = \mbox{\hyperlink{group___s_t_m32_f7xx___system___private___includes_gaeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}};}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00215}00215       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00216}00216     \textcolor{keywordflow}{case} 0x08:  \textcolor{comment}{/* PLL used as system clock source */}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00217}00217 }
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00218}00218       \textcolor{comment}{/* PLL\_VCO = (HSE\_VALUE or HSI\_VALUE / PLL\_M) * PLL\_N}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00219}00219 \textcolor{comment}{         SYSCLK = PLL\_VCO / PLL\_P}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00220}00220 \textcolor{comment}{         */}    }
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00221}00221       pllsource = (RCC-\/>PLLCFGR \& RCC\_PLLCFGR\_PLLSRC) >> 22;}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00222}00222       pllm = RCC-\/>PLLCFGR \& RCC\_PLLCFGR\_PLLM;}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00223}00223       }
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00224}00224       \textcolor{keywordflow}{if} (pllsource != 0)}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00225}00225       \{}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00226}00226         \textcolor{comment}{/* HSE used as PLL clock source */}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00227}00227         pllvco = (\mbox{\hyperlink{group___s_t_m32_f7xx___system___private___includes_gaeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}} / pllm) * ((RCC-\/>PLLCFGR \& RCC\_PLLCFGR\_PLLN) >> 6);}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00228}00228       \}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00229}00229       \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00230}00230       \{}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00231}00231         \textcolor{comment}{/* HSI used as PLL clock source */}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00232}00232         pllvco = (\mbox{\hyperlink{group___s_t_m32_f7xx___system___private___includes_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}} / pllm) * ((RCC-\/>PLLCFGR \& RCC\_PLLCFGR\_PLLN) >> 6);      }
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00233}00233       \}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00234}00234 }
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00235}00235       pllp = (((RCC-\/>PLLCFGR \& RCC\_PLLCFGR\_PLLP) >>16) + 1 ) *2;}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00236}00236       \mbox{\hyperlink{group___s_t_m32_f7xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}} = pllvco/pllp;}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00237}00237       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00238}00238     \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00239}00239       \mbox{\hyperlink{group___s_t_m32_f7xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}} = \mbox{\hyperlink{group___s_t_m32_f7xx___system___private___includes_gaaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}};}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00240}00240       \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00241}00241   \}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00242}00242   \textcolor{comment}{/* Compute HCLK frequency -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00243}00243   \textcolor{comment}{/* Get HCLK prescaler */}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00244}00244   tmp = \mbox{\hyperlink{group___s_t_m32_f7xx___system___private___variables_ga6e1d9cd666f0eacbfde31e9932a93466}{AHBPrescTable}}[((RCC-\/>CFGR \& RCC\_CFGR\_HPRE) >> 4)];}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00245}00245   \textcolor{comment}{/* HCLK frequency */}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00246}00246   \mbox{\hyperlink{group___s_t_m32_f7xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}} >>= tmp;}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00247}00247 \}}
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00248}00248 }
\DoxyCodeLine{\Hypertarget{system__stm32f7xx_8c_source_l00260}00260 \textcolor{comment}{/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/}}

\end{DoxyCode}
