# vsim -voptargs="+acc" work.top -l log.txt 
# Start time: 20:49:20 on Nov 13,2025
# Loading C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_21604\win64_gcc-4.5.0\export_tramp.dll
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../sbd/mac_reg_model.sv(82): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# Loading sv_std.std
# Loading work.uvm_pkg(fast)
# Loading work.top_sv_unit(fast)
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading work.top(fast)
# Loading work.wb_proc_intf(fast)
# Loading work.wb_mem_intf(fast)
# Loading work.phy_intf(fast)
# Loading work.mii_intf(fast)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Loading work.wb_proc_intf(fast)
# Loading work.wb_mem_intf(fast)
# Loading work.phy_intf(fast)
# Loading work.mii_intf(fast)
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_mem/memory.sv Line: 8
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_proc/wb_proc_mon.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_mem/wb_mem_mon.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../phy/phy_rx_mon.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../phy/phy_tx_mon.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 11
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 14
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 15
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 16
# ** Note: (vsim-7082) For C/C++ auto compile, choosing compiler C:\Users\HP\Downloads\questasim-gcc-4.5.0-mingw64vc12\gcc-4.5.0-mingw64vc12\bin\g++.exe set from the PATH environment variable.
# Compiling C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_21604\win64_gcc-4.5.0\exportwrapper.c
# Loading C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_21604\win64_gcc-4.5.0\vsim_auto_compile.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: HP  Hostname: SAISURYA  ProcessID: 10136
#           Attempting to use alternate WLF file "./wlft8nr35d".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8nr35d
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test ethmac_fd_rx_test...
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               ethmac_fd_rx_test       -     @352 
#   env                      ethmac_env              -     @368 
#     mem_agent_i            wb_mem_agent            -     @392 
#       memory               memory                  -     @578 
#       mon                  wb_mem_mon              -     @587 
#         ap_port            uvm_analysis_port       -     @598 
#     mii_agent_i            mii_agent               -     @428 
#     phy_rx_agent_i         phy_rx_agent            -     @410 
#       drv                  phy_rx_drv              -     @610 
#         rsp_port           uvm_analysis_port       -     @629 
#         seq_item_port      uvm_seq_item_pull_port  -     @619 
#       mon                  phy_rx_mon              -     @776 
#         ap_port            uvm_analysis_port       -     @789 
#       sqr                  uvm_sequencer           -     @639 
#         rsp_export         uvm_analysis_export     -     @648 
#         seq_item_export    uvm_seq_item_pull_imp   -     @766 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     phy_tx_agent_i         phy_tx_agent            -     @401 
#       drv                  phy_tx_drv              -     @805 
#         rsp_port           uvm_analysis_port       -     @824 
#         seq_item_port      uvm_seq_item_pull_port  -     @814 
#       mon                  phy_tx_mon              -     @834 
#         ap_port            uvm_analysis_port       -     @847 
#     proc_agent_i           wb_proc_agent           -     @383 
#       cov                  wb_proc_cov             -     @1033
#         analysis_imp       uvm_analysis_imp        -     @1042
#       drv                  wb_proc_drv             -     @858 
#         rsp_port           uvm_analysis_port       -     @877 
#         seq_item_port      uvm_seq_item_pull_port  -     @867 
#       mon                  wb_proc_mon             -     @1024
#         ap_port            uvm_analysis_port       -     @1054
#       sqr                  uvm_sequencer           -     @887 
#         rsp_export         uvm_analysis_export     -     @896 
#         seq_item_export    uvm_seq_item_pull_imp   -     @1014
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     sbd                    mac_sbd                 -     @419 
#       imp_mem              uvm_analysis_imp_mem    -     @1079
#       imp_proc             uvm_analysis_imp_proc   -     @1069
#       imp_rx               uvm_analysis_imp_rx     -     @1099
#       imp_tx               uvm_analysis_imp_tx     -     @1089
# --------------------------------------------------------------
# 
# 5 5 phy_rx_drv: 183: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 187: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 191: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 195: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 199: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 203: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 207: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 211: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 215: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 219: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 223: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 227: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 231: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 235: vif.mrxd_pad_i=5
# d phy_rx_drv: 239: vif.mrxd_pad_i=5
# 3 phy_rx_drv: 243: vif.mrxd_pad_i=d
# 4 phy_rx_drv: 247: vif.mrxd_pad_i=3
# 7 phy_rx_drv: 251: vif.mrxd_pad_i=4
# d phy_rx_drv: 255: vif.mrxd_pad_i=7
# 8 phy_rx_drv: 259: vif.mrxd_pad_i=d
# 3 phy_rx_drv: 263: vif.mrxd_pad_i=8
# f phy_rx_drv: 267: vif.mrxd_pad_i=3
# 6 phy_rx_drv: 271: vif.mrxd_pad_i=f
# 3 phy_rx_drv: 275: vif.mrxd_pad_i=6
# f phy_rx_drv: 279: vif.mrxd_pad_i=3
# f phy_rx_drv: 283: vif.mrxd_pad_i=f
# 4 phy_rx_drv: 287: vif.mrxd_pad_i=f
# a phy_rx_drv: 291: vif.mrxd_pad_i=4
# a phy_rx_drv: 295: vif.mrxd_pad_i=a
# 9 phy_rx_drv: 299: vif.mrxd_pad_i=a
# c phy_rx_drv: 303: vif.mrxd_pad_i=9
# 4 phy_rx_drv: 307: vif.mrxd_pad_i=c
# 7 phy_rx_drv: 311: vif.mrxd_pad_i=4
# 1 phy_rx_drv: 315: vif.mrxd_pad_i=7
# e phy_rx_drv: 319: vif.mrxd_pad_i=1
# 9 phy_rx_drv: 323: vif.mrxd_pad_i=e
# 0 phy_rx_drv: 327: vif.mrxd_pad_i=9
# a phy_rx_drv: 331: vif.mrxd_pad_i=0
# 7 phy_rx_drv: 335: vif.mrxd_pad_i=a
# SBD: rx data=43d7386f
# 8 phy_rx_drv: 339: vif.mrxd_pad_i=7
# 2 phy_rx_drv: 343: vif.mrxd_pad_i=8
# 5 phy_rx_drv: 347: vif.mrxd_pad_i=2
# 2 phy_rx_drv: 351: vif.mrxd_pad_i=5
# e phy_rx_drv: 355: vif.mrxd_pad_i=2
# 6 phy_rx_drv: 359: vif.mrxd_pad_i=e
# e phy_rx_drv: 363: vif.mrxd_pad_i=6
# SBD: rx data=f34faac9
# 4 phy_rx_drv: 367: vif.mrxd_pad_i=e
# 7 phy_rx_drv: 371: vif.mrxd_pad_i=4
# 5 phy_rx_drv: 375: vif.mrxd_pad_i=7
# a phy_rx_drv: 379: vif.mrxd_pad_i=5
# b phy_rx_drv: 383: vif.mrxd_pad_i=a
# 5 phy_rx_drv: 387: vif.mrxd_pad_i=b
# 1 phy_rx_drv: 391: vif.mrxd_pad_i=5
# 9 phy_rx_drv: 395: vif.mrxd_pad_i=1
# SBD: rx data=74e1097a
# 4 phy_rx_drv: 399: vif.mrxd_pad_i=9
# e phy_rx_drv: 403: vif.mrxd_pad_i=4
# b phy_rx_drv: 407: vif.mrxd_pad_i=e
# f phy_rx_drv: 411: vif.mrxd_pad_i=b
# b phy_rx_drv: 415: vif.mrxd_pad_i=f
# f phy_rx_drv: 419: vif.mrxd_pad_i=b
# 0 phy_rx_drv: 423: vif.mrxd_pad_i=f
# f phy_rx_drv: 427: vif.mrxd_pad_i=0
# 6 phy_rx_drv: 431: vif.mrxd_pad_i=f
# e phy_rx_drv: 435: vif.mrxd_pad_i=6
# SBD: rx data=28256e4e
# c phy_rx_drv: 439: vif.mrxd_pad_i=e
# 1 phy_rx_drv: 443: vif.mrxd_pad_i=c
# b phy_rx_drv: 447: vif.mrxd_pad_i=1
# 2 phy_rx_drv: 451: vif.mrxd_pad_i=b
# b phy_rx_drv: 455: vif.mrxd_pad_i=2
# 0 phy_rx_drv: 459: vif.mrxd_pad_i=b
# a phy_rx_drv: 463: vif.mrxd_pad_i=0
# 0 phy_rx_drv: 467: vif.mrxd_pad_i=a
# 4 phy_rx_drv: 471: vif.mrxd_pad_i=0
# b phy_rx_drv: 475: vif.mrxd_pad_i=4
# 2 phy_rx_drv: 479: vif.mrxd_pad_i=b
# c phy_rx_drv: 483: vif.mrxd_pad_i=2
# f phy_rx_drv: 487: vif.mrxd_pad_i=c
# 1 phy_rx_drv: 491: vif.mrxd_pad_i=f
# 6 phy_rx_drv: 495: vif.mrxd_pad_i=1
# SBD: rx data=bebf0f6f
# 6 phy_rx_drv: 499: vif.mrxd_pad_i=6
# 9 phy_rx_drv: 503: vif.mrxd_pad_i=6
# 3 phy_rx_drv: 507: vif.mrxd_pad_i=9
# 7 phy_rx_drv: 511: vif.mrxd_pad_i=3
# 9 phy_rx_drv: 515: vif.mrxd_pad_i=7
# c phy_rx_drv: 519: vif.mrxd_pad_i=9
# 5 phy_rx_drv: 523: vif.mrxd_pad_i=c
# SBD: rx data=ceb1b2a0
# b phy_rx_drv: 527: vif.mrxd_pad_i=5
#  
# phy_rx_drv: 531: vif.mrxd_pad_i=b
# ---------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                           
# ---------------------------------------------------------------------------------------------------
# req                            eth_frame     -     @1261                                           
#   preamble                     integral      56    'h55555555555555                                
#   sfd                          integral      8     'hd5                                            
#   payload                      da(integral)  32    -                                               
#     [0]                        integral      8     'h43                                            
#     [1]                        integral      8     'hd7                                            
#     [2]                        integral      8     'h38                                            
#     [3]                        integral      8     'h6f                                            
#     [4]                        integral      8     'hf3                                            
#     ...                        ...           ...   ...                                             
#     [27]                       integral      8     'ha0                                            
#     [28]                       integral      8     'h40                                            
#     [29]                       integral      8     'h2b                                            
#     [30]                       integral      8     'hfc                                            
#     [31]                       integral      8     'h61                                            
#   crc                          integral      32    'h9673c9b5                                      
#   len                          integral      32    'h20                                            
#   opcode                       integral      16    'he724                                          
#   pause_timer                  integral      16    'ha4a1                                          
#   type_len                     integral      16    'h14fa                                          
#   begin_time                   time          64    146                                             
#   depth                        int           32    'd2                                             
#   parent sequence (name)       string        12    phy_rx_frame                                    
#   parent sequence (full name)  string        48    uvm_test_top.env.phy_rx_agent_i.sqr.phy_rx_frame
#   sequencer                    string        35    uvm_test_top.env.phy_rx_agent_i.sqr             
# ---------------------------------------------------------------------------------------------------
# SBD: rx data=402bfc61
# SBD: rx data=9673c9b5
# memory_Rd=
# wr_memory
# 34 7d 83 f6 3f f4 aa 9c 47 1e 90 a7 82 52 e6 e4 eb fb f0 f6 ec 1b 2b a 4 b2 cf 16 69 37 9c 5b  
# rx_frame
# working
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=34, frame data=34
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=7d, frame data=7d
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=83, frame data=83
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=f6, frame data=f6
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=3f, frame data=3f
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=f4, frame data=f4
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=aa, frame data=aa
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=9c, frame data=9c
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=47, frame data=47
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=1e, frame data=1e
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=90, frame data=90
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=a7, frame data=a7
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=82, frame data=82
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=52, frame data=52
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=e6, frame data=e6
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=e4, frame data=e4
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=eb, frame data=75
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=fb, frame data=ab
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=f0, frame data=51
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=f6, frame data=94
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=ec, frame data=eb
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=1b, frame data=fb
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=2b, frame data=f0
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=a, frame data=f6
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=4, frame data=ec
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=b2, frame data=1b
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=cf, frame data=2b
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=16, frame data=a
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=69, frame data=4
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=37, frame data=b2
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=9c, frame data=cf
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=5b, frame data=16
# UVM_ERROR ../wb_proc/wb_proc_seq_lib.sv(272) @ 686: uvm_test_top.env.proc_agent_i.sqr@@int_wait [INT_ERROR] interrupt_Data tx/rx error
# UVM_ERROR ../wb_proc/wb_proc_seq_lib.sv(273) @ 686: uvm_test_top.env.proc_agent_i.sqr@@int_wait [data] expected =1
# UVM_ERROR ../wb_proc/wb_proc_seq_lib.sv(274) @ 686: uvm_test_top.env.proc_agent_i.sqr@@int_wait [data] data=100
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_objection.svh(1270) @ 2534: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../wb_proc/wb_proc_cov.sv(56) @ 2534: uvm_test_top.env.proc_agent_i.cov [COVERAGE] Coverage=41.270
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_report_server.svh(847) @ 2534: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   21
# UVM_WARNING :    0
# UVM_ERROR :   19
# UVM_FATAL :    0
# ** Report counts by id
# [COVERAGE]     1
# [INT_ERROR]     1
# [RNTST]     1
# [SBD_CHECK]    32
# [TEST_DONE]     1
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# [data]     2
# 
# ** Note: $finish    : C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(517)
#    Time: 2534 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh line 517
add dataflow \
sim:/top/dut/wishbone/rx_fifo/write 
# No drivers or ports for write
add dataflow \
sim:/top/dut/wishbone/rx_fifo/write 
# No drivers or ports for write
add wave -position insertpoint /top/dut/wishbone/RxBufferFull
add wave -position insertpoint /top/dut/wishbone/WriteRxDataToFifo_wb
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/HP/Desktop/vlsi_guru/ethmac_1_1/TB/sim/wave.do
do run.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt10".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt11".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt12".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt13".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt4".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt5".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt6".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt7".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt8".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt9".  Locker is HP@SAISURYA.
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 18 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:54:01 on Nov 13,2025
# vlog -reportprogress 300 -ccflags "-DQUESTA" C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_dpi.cc 
# ** Note: (vlog-7082) For C/C++ auto compile, choosing compiler C:\Users\HP\Downloads\questasim-gcc-4.5.0-mingw64vc12\gcc-4.5.0-mingw64vc12\bin\g++.exe set from the PATH environment variable.
# -- Compiling DPI/PLI C++ file C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_dpi.cc
# 
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_get_vlog_partsel(char*, t_vpi_vecval*, PLI_INT32)':
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c:172:1: warning: control reaches end of non-void function
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_set_vlog_partsel(char*, t_vpi_vecval*, PLI_INT32)':
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c:111:1: warning: control reaches end of non-void function
# 
# End time: 21:54:02 on Nov 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:54:02 on Nov 13,2025
# vlog -reportprogress 300 "+incdir+C:/uvm_1.2/uvm-1.2-master/src" C:/uvm_1.2/uvm-1.2-master/src/uvm_pkg.sv 
# -- Compiling package uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:54:04 on Nov 13,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:54:05 on Nov 13,2025
# vlog -reportprogress 300 ../top/top.sv "+incdir+C:/uvm_1.2/uvm-1.2-master/src" "+incdir+../../rtl" "+incdir+../top" "+incdir+../wb_proc" "+incdir+../wb_mem" "+incdir+../mii" "+incdir+../phy" "+incdir+../sbd" "+incdir+../reg_model" 
# -- Compiling package top_sv_unit
# -- Importing package uvm_pkg
# ** Warning: ../sbd/mac_reg_model.sv(82): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# -- Compiling module eth_clockgen
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface mii_intf
# -- Compiling interface phy_intf
# -- Compiling interface wb_proc_intf
# -- Compiling interface wb_mem_intf
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:54:06 on Nov 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 21:54:06 on Nov 13,2025, Elapsed time: 1:04:46
# Errors: 0, Warnings: 31
# vsim -voptargs="+acc" work.top -l log.txt 
# Start time: 21:54:06 on Nov 13,2025
# Loading C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_25332\win64_gcc-4.5.0\export_tramp.dll
# ** Note: (vsim-8009) Loading existing optimized design _opt13
# Loading sv_std.std
# Loading work.uvm_pkg(fast)
# Loading work.top_sv_unit(fast)
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading work.top(fast)
# Loading work.wb_proc_intf(fast)
# Loading work.wb_mem_intf(fast)
# Loading work.phy_intf(fast)
# Loading work.mii_intf(fast)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Loading work.wb_proc_intf(fast)
# Loading work.wb_mem_intf(fast)
# Loading work.phy_intf(fast)
# Loading work.mii_intf(fast)
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_mem/memory.sv Line: 8
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_proc/wb_proc_mon.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_mem/wb_mem_mon.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../phy/phy_rx_mon.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../phy/phy_tx_mon.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 11
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 14
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 15
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 16
# ** Note: (vsim-7082) For C/C++ auto compile, choosing compiler C:\Users\HP\Downloads\questasim-gcc-4.5.0-mingw64vc12\gcc-4.5.0-mingw64vc12\bin\g++.exe set from the PATH environment variable.
# Compiling C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_25332\win64_gcc-4.5.0\exportwrapper.c
# Loading C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_25332\win64_gcc-4.5.0\vsim_auto_compile.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: HP  Hostname: SAISURYA  ProcessID: 10136
#           Attempting to use alternate WLF file "./wlftyhscch".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyhscch
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test ethmac_fd_rx_test...
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               ethmac_fd_rx_test       -     @352 
#   env                      ethmac_env              -     @368 
#     mem_agent_i            wb_mem_agent            -     @392 
#       memory               memory                  -     @578 
#       mon                  wb_mem_mon              -     @587 
#         ap_port            uvm_analysis_port       -     @598 
#     mii_agent_i            mii_agent               -     @428 
#     phy_rx_agent_i         phy_rx_agent            -     @410 
#       drv                  phy_rx_drv              -     @610 
#         rsp_port           uvm_analysis_port       -     @629 
#         seq_item_port      uvm_seq_item_pull_port  -     @619 
#       mon                  phy_rx_mon              -     @776 
#         ap_port            uvm_analysis_port       -     @789 
#       sqr                  uvm_sequencer           -     @639 
#         rsp_export         uvm_analysis_export     -     @648 
#         seq_item_export    uvm_seq_item_pull_imp   -     @766 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     phy_tx_agent_i         phy_tx_agent            -     @401 
#       drv                  phy_tx_drv              -     @805 
#         rsp_port           uvm_analysis_port       -     @824 
#         seq_item_port      uvm_seq_item_pull_port  -     @814 
#       mon                  phy_tx_mon              -     @834 
#         ap_port            uvm_analysis_port       -     @847 
#     proc_agent_i           wb_proc_agent           -     @383 
#       cov                  wb_proc_cov             -     @1033
#         analysis_imp       uvm_analysis_imp        -     @1042
#       drv                  wb_proc_drv             -     @858 
#         rsp_port           uvm_analysis_port       -     @877 
#         seq_item_port      uvm_seq_item_pull_port  -     @867 
#       mon                  wb_proc_mon             -     @1024
#         ap_port            uvm_analysis_port       -     @1054
#       sqr                  uvm_sequencer           -     @887 
#         rsp_export         uvm_analysis_export     -     @896 
#         seq_item_export    uvm_seq_item_pull_imp   -     @1014
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     sbd                    mac_sbd                 -     @419 
#       imp_mem              uvm_analysis_imp_mem    -     @1079
#       imp_proc             uvm_analysis_imp_proc   -     @1069
#       imp_rx               uvm_analysis_imp_rx     -     @1099
#       imp_tx               uvm_analysis_imp_tx     -     @1089
# --------------------------------------------------------------
# 
# 5 5 phy_rx_drv: 183: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 187: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 191: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 195: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 199: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 203: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 207: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 211: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 215: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 219: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 223: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 227: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 231: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 235: vif.mrxd_pad_i=5
# d phy_rx_drv: 239: vif.mrxd_pad_i=5
# 3 phy_rx_drv: 243: vif.mrxd_pad_i=d
# 4 phy_rx_drv: 247: vif.mrxd_pad_i=3
# 7 phy_rx_drv: 251: vif.mrxd_pad_i=4
# d phy_rx_drv: 255: vif.mrxd_pad_i=7
# 8 phy_rx_drv: 259: vif.mrxd_pad_i=d
# 3 phy_rx_drv: 263: vif.mrxd_pad_i=8
# f phy_rx_drv: 267: vif.mrxd_pad_i=3
# 6 phy_rx_drv: 271: vif.mrxd_pad_i=f
# 3 phy_rx_drv: 275: vif.mrxd_pad_i=6
# f phy_rx_drv: 279: vif.mrxd_pad_i=3
# f phy_rx_drv: 283: vif.mrxd_pad_i=f
# 4 phy_rx_drv: 287: vif.mrxd_pad_i=f
# a phy_rx_drv: 291: vif.mrxd_pad_i=4
# a phy_rx_drv: 295: vif.mrxd_pad_i=a
# 9 phy_rx_drv: 299: vif.mrxd_pad_i=a
# c phy_rx_drv: 303: vif.mrxd_pad_i=9
# 4 phy_rx_drv: 307: vif.mrxd_pad_i=c
# 7 phy_rx_drv: 311: vif.mrxd_pad_i=4
# 1 phy_rx_drv: 315: vif.mrxd_pad_i=7
# e phy_rx_drv: 319: vif.mrxd_pad_i=1
# 9 phy_rx_drv: 323: vif.mrxd_pad_i=e
# 0 phy_rx_drv: 327: vif.mrxd_pad_i=9
# a phy_rx_drv: 331: vif.mrxd_pad_i=0
# 7 phy_rx_drv: 335: vif.mrxd_pad_i=a
# SBD: rx data=43d7386f
# 8 phy_rx_drv: 339: vif.mrxd_pad_i=7
# 2 phy_rx_drv: 343: vif.mrxd_pad_i=8
# 5 phy_rx_drv: 347: vif.mrxd_pad_i=2
# 2 phy_rx_drv: 351: vif.mrxd_pad_i=5
# e phy_rx_drv: 355: vif.mrxd_pad_i=2
# 6 phy_rx_drv: 359: vif.mrxd_pad_i=e
# e phy_rx_drv: 363: vif.mrxd_pad_i=6
# SBD: rx data=f34faac9
# 4 phy_rx_drv: 367: vif.mrxd_pad_i=e
# 7 phy_rx_drv: 371: vif.mrxd_pad_i=4
# 5 phy_rx_drv: 375: vif.mrxd_pad_i=7
# a phy_rx_drv: 379: vif.mrxd_pad_i=5
# b phy_rx_drv: 383: vif.mrxd_pad_i=a
# 5 phy_rx_drv: 387: vif.mrxd_pad_i=b
# 1 phy_rx_drv: 391: vif.mrxd_pad_i=5
# 9 phy_rx_drv: 395: vif.mrxd_pad_i=1
# SBD: rx data=74e1097a
# 4 phy_rx_drv: 399: vif.mrxd_pad_i=9
# e phy_rx_drv: 403: vif.mrxd_pad_i=4
# b phy_rx_drv: 407: vif.mrxd_pad_i=e
# f phy_rx_drv: 411: vif.mrxd_pad_i=b
# b phy_rx_drv: 415: vif.mrxd_pad_i=f
# f phy_rx_drv: 419: vif.mrxd_pad_i=b
# 0 phy_rx_drv: 423: vif.mrxd_pad_i=f
# f phy_rx_drv: 427: vif.mrxd_pad_i=0
# 6 phy_rx_drv: 431: vif.mrxd_pad_i=f
# e phy_rx_drv: 435: vif.mrxd_pad_i=6
# SBD: rx data=28256e4e
# c phy_rx_drv: 439: vif.mrxd_pad_i=e
# 1 phy_rx_drv: 443: vif.mrxd_pad_i=c
# b phy_rx_drv: 447: vif.mrxd_pad_i=1
# 2 phy_rx_drv: 451: vif.mrxd_pad_i=b
# b phy_rx_drv: 455: vif.mrxd_pad_i=2
# 0 phy_rx_drv: 459: vif.mrxd_pad_i=b
# a phy_rx_drv: 463: vif.mrxd_pad_i=0
# 0 phy_rx_drv: 467: vif.mrxd_pad_i=a
# 4 phy_rx_drv: 471: vif.mrxd_pad_i=0
# b phy_rx_drv: 475: vif.mrxd_pad_i=4
# 2 phy_rx_drv: 479: vif.mrxd_pad_i=b
# c phy_rx_drv: 483: vif.mrxd_pad_i=2
# f phy_rx_drv: 487: vif.mrxd_pad_i=c
# 1 phy_rx_drv: 491: vif.mrxd_pad_i=f
# 6 phy_rx_drv: 495: vif.mrxd_pad_i=1
# SBD: rx data=bebf0f6f
# 6 phy_rx_drv: 499: vif.mrxd_pad_i=6
# 9 phy_rx_drv: 503: vif.mrxd_pad_i=6
# 3 phy_rx_drv: 507: vif.mrxd_pad_i=9
# 7 phy_rx_drv: 511: vif.mrxd_pad_i=3
# 9 phy_rx_drv: 515: vif.mrxd_pad_i=7
# c phy_rx_drv: 519: vif.mrxd_pad_i=9
# 5 phy_rx_drv: 523: vif.mrxd_pad_i=c
# SBD: rx data=ceb1b2a0
# b phy_rx_drv: 527: vif.mrxd_pad_i=5
#  
# phy_rx_drv: 531: vif.mrxd_pad_i=b
# ---------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                           
# ---------------------------------------------------------------------------------------------------
# req                            eth_frame     -     @1261                                           
#   preamble                     integral      56    'h55555555555555                                
#   sfd                          integral      8     'hd5                                            
#   payload                      da(integral)  32    -                                               
#     [0]                        integral      8     'h43                                            
#     [1]                        integral      8     'hd7                                            
#     [2]                        integral      8     'h38                                            
#     [3]                        integral      8     'h6f                                            
#     [4]                        integral      8     'hf3                                            
#     ...                        ...           ...   ...                                             
#     [27]                       integral      8     'ha0                                            
#     [28]                       integral      8     'h40                                            
#     [29]                       integral      8     'h2b                                            
#     [30]                       integral      8     'hfc                                            
#     [31]                       integral      8     'h61                                            
#   crc                          integral      32    'h9673c9b5                                      
#   len                          integral      32    'h20                                            
#   opcode                       integral      16    'he724                                          
#   pause_timer                  integral      16    'ha4a1                                          
#   type_len                     integral      16    'h14fa                                          
#   begin_time                   time          64    146                                             
#   depth                        int           32    'd2                                             
#   parent sequence (name)       string        12    phy_rx_frame                                    
#   parent sequence (full name)  string        48    uvm_test_top.env.phy_rx_agent_i.sqr.phy_rx_frame
#   sequencer                    string        35    uvm_test_top.env.phy_rx_agent_i.sqr             
# ---------------------------------------------------------------------------------------------------
# SBD: rx data=402bfc61
# SBD: rx data=9673c9b5
# memory_Rd=
# wr_memory
# 34 7d 83 f6 3f f4 aa 9c 47 1e 90 a7 82 52 e6 e4 eb fb f0 f6 ec 1b 2b a 4 b2 cf 16 69 37 9c 5b  
# rx_frame
# working
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=34, frame data=34
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=7d, frame data=7d
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=83, frame data=83
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=f6, frame data=f6
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=3f, frame data=3f
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=f4, frame data=f4
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=aa, frame data=aa
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=9c, frame data=9c
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=47, frame data=47
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=1e, frame data=1e
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=90, frame data=90
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=a7, frame data=a7
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=82, frame data=82
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=52, frame data=52
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=e6, frame data=e6
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=e4, frame data=e4
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=eb, frame data=75
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=fb, frame data=ab
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=f0, frame data=51
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=f6, frame data=94
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=ec, frame data=eb
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=1b, frame data=fb
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=2b, frame data=f0
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=a, frame data=f6
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=4, frame data=ec
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=b2, frame data=1b
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=cf, frame data=2b
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=16, frame data=a
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=69, frame data=4
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=37, frame data=b2
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=9c, frame data=cf
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=5b, frame data=16
# UVM_ERROR ../wb_proc/wb_proc_seq_lib.sv(272) @ 686: uvm_test_top.env.proc_agent_i.sqr@@int_wait [INT_ERROR] interrupt_Data tx/rx error
# UVM_ERROR ../wb_proc/wb_proc_seq_lib.sv(273) @ 686: uvm_test_top.env.proc_agent_i.sqr@@int_wait [data] expected =1
# UVM_ERROR ../wb_proc/wb_proc_seq_lib.sv(274) @ 686: uvm_test_top.env.proc_agent_i.sqr@@int_wait [data] data=100
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_objection.svh(1270) @ 2534: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../wb_proc/wb_proc_cov.sv(56) @ 2534: uvm_test_top.env.proc_agent_i.cov [COVERAGE] Coverage=41.270
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_report_server.svh(847) @ 2534: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   21
# UVM_WARNING :    0
# UVM_ERROR :   19
# UVM_FATAL :    0
# ** Report counts by id
# [COVERAGE]     1
# [INT_ERROR]     1
# [RNTST]     1
# [SBD_CHECK]    32
# [TEST_DONE]     1
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# [data]     2
# 
# ** Note: $finish    : C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(517)
#    Time: 2534 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh line 517
add wave -position insertpoint /top/dut/wishbone/WriteRxDataToFifo_wb
add wave -position insertpoint sim:/top/dut/wishbone/WriteRxDataToFifoSync3
add wave -position insertpoint sim:/top/dut/wishbone/WriteRxDataToFifoSync2
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/HP/Desktop/vlsi_guru/ethmac_1_1/TB/sim/wave.do
do run.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt10".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt11".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt12".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt13".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt4".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt5".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt6".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt7".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt8".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt9".  Locker is HP@SAISURYA.
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 18 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:55:38 on Nov 13,2025
# vlog -reportprogress 300 -ccflags "-DQUESTA" C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_dpi.cc 
# ** Note: (vlog-7082) For C/C++ auto compile, choosing compiler C:\Users\HP\Downloads\questasim-gcc-4.5.0-mingw64vc12\gcc-4.5.0-mingw64vc12\bin\g++.exe set from the PATH environment variable.
# -- Compiling DPI/PLI C++ file C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_dpi.cc
# 
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_get_vlog_partsel(char*, t_vpi_vecval*, PLI_INT32)':
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c:172:1: warning: control reaches end of non-void function
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_set_vlog_partsel(char*, t_vpi_vecval*, PLI_INT32)':
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c:111:1: warning: control reaches end of non-void function
# 
# End time: 21:55:38 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:55:39 on Nov 13,2025
# vlog -reportprogress 300 "+incdir+C:/uvm_1.2/uvm-1.2-master/src" C:/uvm_1.2/uvm-1.2-master/src/uvm_pkg.sv 
# -- Compiling package uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:55:39 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:55:39 on Nov 13,2025
# vlog -reportprogress 300 ../top/top.sv "+incdir+C:/uvm_1.2/uvm-1.2-master/src" "+incdir+../../rtl" "+incdir+../top" "+incdir+../wb_proc" "+incdir+../wb_mem" "+incdir+../mii" "+incdir+../phy" "+incdir+../sbd" "+incdir+../reg_model" 
# -- Compiling package top_sv_unit
# -- Importing package uvm_pkg
# ** Warning: ../sbd/mac_reg_model.sv(82): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# -- Compiling module eth_clockgen
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface mii_intf
# -- Compiling interface phy_intf
# -- Compiling interface wb_proc_intf
# -- Compiling interface wb_mem_intf
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:55:40 on Nov 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 21:55:40 on Nov 13,2025, Elapsed time: 0:01:34
# Errors: 0, Warnings: 28
# vsim -voptargs="+acc" work.top -l log.txt 
# Start time: 21:55:40 on Nov 13,2025
# Loading C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_12584\win64_gcc-4.5.0\export_tramp.dll
# ** Note: (vsim-8009) Loading existing optimized design _opt13
# Loading sv_std.std
# Loading work.uvm_pkg(fast)
# Loading work.top_sv_unit(fast)
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading work.top(fast)
# Loading work.wb_proc_intf(fast)
# Loading work.wb_mem_intf(fast)
# Loading work.phy_intf(fast)
# Loading work.mii_intf(fast)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Loading work.wb_proc_intf(fast)
# Loading work.wb_mem_intf(fast)
# Loading work.phy_intf(fast)
# Loading work.mii_intf(fast)
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_mem/memory.sv Line: 8
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_proc/wb_proc_mon.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_mem/wb_mem_mon.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../phy/phy_rx_mon.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../phy/phy_tx_mon.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 11
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 14
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 15
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 16
# ** Note: (vsim-7082) For C/C++ auto compile, choosing compiler C:\Users\HP\Downloads\questasim-gcc-4.5.0-mingw64vc12\gcc-4.5.0-mingw64vc12\bin\g++.exe set from the PATH environment variable.
# Compiling C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_12584\win64_gcc-4.5.0\exportwrapper.c
# Loading C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_12584\win64_gcc-4.5.0\vsim_auto_compile.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: HP  Hostname: SAISURYA  ProcessID: 10136
#           Attempting to use alternate WLF file "./wlft80smxa".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft80smxa
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test ethmac_fd_rx_test...
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               ethmac_fd_rx_test       -     @352 
#   env                      ethmac_env              -     @368 
#     mem_agent_i            wb_mem_agent            -     @392 
#       memory               memory                  -     @578 
#       mon                  wb_mem_mon              -     @587 
#         ap_port            uvm_analysis_port       -     @598 
#     mii_agent_i            mii_agent               -     @428 
#     phy_rx_agent_i         phy_rx_agent            -     @410 
#       drv                  phy_rx_drv              -     @610 
#         rsp_port           uvm_analysis_port       -     @629 
#         seq_item_port      uvm_seq_item_pull_port  -     @619 
#       mon                  phy_rx_mon              -     @776 
#         ap_port            uvm_analysis_port       -     @789 
#       sqr                  uvm_sequencer           -     @639 
#         rsp_export         uvm_analysis_export     -     @648 
#         seq_item_export    uvm_seq_item_pull_imp   -     @766 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     phy_tx_agent_i         phy_tx_agent            -     @401 
#       drv                  phy_tx_drv              -     @805 
#         rsp_port           uvm_analysis_port       -     @824 
#         seq_item_port      uvm_seq_item_pull_port  -     @814 
#       mon                  phy_tx_mon              -     @834 
#         ap_port            uvm_analysis_port       -     @847 
#     proc_agent_i           wb_proc_agent           -     @383 
#       cov                  wb_proc_cov             -     @1033
#         analysis_imp       uvm_analysis_imp        -     @1042
#       drv                  wb_proc_drv             -     @858 
#         rsp_port           uvm_analysis_port       -     @877 
#         seq_item_port      uvm_seq_item_pull_port  -     @867 
#       mon                  wb_proc_mon             -     @1024
#         ap_port            uvm_analysis_port       -     @1054
#       sqr                  uvm_sequencer           -     @887 
#         rsp_export         uvm_analysis_export     -     @896 
#         seq_item_export    uvm_seq_item_pull_imp   -     @1014
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     sbd                    mac_sbd                 -     @419 
#       imp_mem              uvm_analysis_imp_mem    -     @1079
#       imp_proc             uvm_analysis_imp_proc   -     @1069
#       imp_rx               uvm_analysis_imp_rx     -     @1099
#       imp_tx               uvm_analysis_imp_tx     -     @1089
# --------------------------------------------------------------
# 
# 5 5 phy_rx_drv: 183: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 187: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 191: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 195: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 199: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 203: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 207: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 211: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 215: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 219: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 223: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 227: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 231: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 235: vif.mrxd_pad_i=5
# d phy_rx_drv: 239: vif.mrxd_pad_i=5
# 3 phy_rx_drv: 243: vif.mrxd_pad_i=d
# 4 phy_rx_drv: 247: vif.mrxd_pad_i=3
# 7 phy_rx_drv: 251: vif.mrxd_pad_i=4
# d phy_rx_drv: 255: vif.mrxd_pad_i=7
# 8 phy_rx_drv: 259: vif.mrxd_pad_i=d
# 3 phy_rx_drv: 263: vif.mrxd_pad_i=8
# f phy_rx_drv: 267: vif.mrxd_pad_i=3
# 6 phy_rx_drv: 271: vif.mrxd_pad_i=f
# 3 phy_rx_drv: 275: vif.mrxd_pad_i=6
# f phy_rx_drv: 279: vif.mrxd_pad_i=3
# f phy_rx_drv: 283: vif.mrxd_pad_i=f
# 4 phy_rx_drv: 287: vif.mrxd_pad_i=f
# a phy_rx_drv: 291: vif.mrxd_pad_i=4
# a phy_rx_drv: 295: vif.mrxd_pad_i=a
# 9 phy_rx_drv: 299: vif.mrxd_pad_i=a
# c phy_rx_drv: 303: vif.mrxd_pad_i=9
# 4 phy_rx_drv: 307: vif.mrxd_pad_i=c
# 7 phy_rx_drv: 311: vif.mrxd_pad_i=4
# 1 phy_rx_drv: 315: vif.mrxd_pad_i=7
# e phy_rx_drv: 319: vif.mrxd_pad_i=1
# 9 phy_rx_drv: 323: vif.mrxd_pad_i=e
# 0 phy_rx_drv: 327: vif.mrxd_pad_i=9
# a phy_rx_drv: 331: vif.mrxd_pad_i=0
# 7 phy_rx_drv: 335: vif.mrxd_pad_i=a
# SBD: rx data=43d7386f
# 8 phy_rx_drv: 339: vif.mrxd_pad_i=7
# 2 phy_rx_drv: 343: vif.mrxd_pad_i=8
# 5 phy_rx_drv: 347: vif.mrxd_pad_i=2
# 2 phy_rx_drv: 351: vif.mrxd_pad_i=5
# e phy_rx_drv: 355: vif.mrxd_pad_i=2
# 6 phy_rx_drv: 359: vif.mrxd_pad_i=e
# e phy_rx_drv: 363: vif.mrxd_pad_i=6
# SBD: rx data=f34faac9
# 4 phy_rx_drv: 367: vif.mrxd_pad_i=e
# 7 phy_rx_drv: 371: vif.mrxd_pad_i=4
# 5 phy_rx_drv: 375: vif.mrxd_pad_i=7
# a phy_rx_drv: 379: vif.mrxd_pad_i=5
# b phy_rx_drv: 383: vif.mrxd_pad_i=a
# 5 phy_rx_drv: 387: vif.mrxd_pad_i=b
# 1 phy_rx_drv: 391: vif.mrxd_pad_i=5
# 9 phy_rx_drv: 395: vif.mrxd_pad_i=1
# SBD: rx data=74e1097a
# 4 phy_rx_drv: 399: vif.mrxd_pad_i=9
# e phy_rx_drv: 403: vif.mrxd_pad_i=4
# b phy_rx_drv: 407: vif.mrxd_pad_i=e
# f phy_rx_drv: 411: vif.mrxd_pad_i=b
# b phy_rx_drv: 415: vif.mrxd_pad_i=f
# f phy_rx_drv: 419: vif.mrxd_pad_i=b
# 0 phy_rx_drv: 423: vif.mrxd_pad_i=f
# f phy_rx_drv: 427: vif.mrxd_pad_i=0
# 6 phy_rx_drv: 431: vif.mrxd_pad_i=f
# e phy_rx_drv: 435: vif.mrxd_pad_i=6
# SBD: rx data=28256e4e
# c phy_rx_drv: 439: vif.mrxd_pad_i=e
# 1 phy_rx_drv: 443: vif.mrxd_pad_i=c
# b phy_rx_drv: 447: vif.mrxd_pad_i=1
# 2 phy_rx_drv: 451: vif.mrxd_pad_i=b
# b phy_rx_drv: 455: vif.mrxd_pad_i=2
# 0 phy_rx_drv: 459: vif.mrxd_pad_i=b
# a phy_rx_drv: 463: vif.mrxd_pad_i=0
# 0 phy_rx_drv: 467: vif.mrxd_pad_i=a
# 4 phy_rx_drv: 471: vif.mrxd_pad_i=0
# b phy_rx_drv: 475: vif.mrxd_pad_i=4
# 2 phy_rx_drv: 479: vif.mrxd_pad_i=b
# c phy_rx_drv: 483: vif.mrxd_pad_i=2
# f phy_rx_drv: 487: vif.mrxd_pad_i=c
# 1 phy_rx_drv: 491: vif.mrxd_pad_i=f
# 6 phy_rx_drv: 495: vif.mrxd_pad_i=1
# SBD: rx data=bebf0f6f
# 6 phy_rx_drv: 499: vif.mrxd_pad_i=6
# 9 phy_rx_drv: 503: vif.mrxd_pad_i=6
# 3 phy_rx_drv: 507: vif.mrxd_pad_i=9
# 7 phy_rx_drv: 511: vif.mrxd_pad_i=3
# 9 phy_rx_drv: 515: vif.mrxd_pad_i=7
# c phy_rx_drv: 519: vif.mrxd_pad_i=9
# 5 phy_rx_drv: 523: vif.mrxd_pad_i=c
# SBD: rx data=ceb1b2a0
# b phy_rx_drv: 527: vif.mrxd_pad_i=5
#  
# phy_rx_drv: 531: vif.mrxd_pad_i=b
# ---------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                           
# ---------------------------------------------------------------------------------------------------
# req                            eth_frame     -     @1261                                           
#   preamble                     integral      56    'h55555555555555                                
#   sfd                          integral      8     'hd5                                            
#   payload                      da(integral)  32    -                                               
#     [0]                        integral      8     'h43                                            
#     [1]                        integral      8     'hd7                                            
#     [2]                        integral      8     'h38                                            
#     [3]                        integral      8     'h6f                                            
#     [4]                        integral      8     'hf3                                            
#     ...                        ...           ...   ...                                             
#     [27]                       integral      8     'ha0                                            
#     [28]                       integral      8     'h40                                            
#     [29]                       integral      8     'h2b                                            
#     [30]                       integral      8     'hfc                                            
#     [31]                       integral      8     'h61                                            
#   crc                          integral      32    'h9673c9b5                                      
#   len                          integral      32    'h20                                            
#   opcode                       integral      16    'he724                                          
#   pause_timer                  integral      16    'ha4a1                                          
#   type_len                     integral      16    'h14fa                                          
#   begin_time                   time          64    146                                             
#   depth                        int           32    'd2                                             
#   parent sequence (name)       string        12    phy_rx_frame                                    
#   parent sequence (full name)  string        48    uvm_test_top.env.phy_rx_agent_i.sqr.phy_rx_frame
#   sequencer                    string        35    uvm_test_top.env.phy_rx_agent_i.sqr             
# ---------------------------------------------------------------------------------------------------
# SBD: rx data=402bfc61
# SBD: rx data=9673c9b5
# memory_Rd=
# wr_memory
# 34 7d 83 f6 3f f4 aa 9c 47 1e 90 a7 82 52 e6 e4 eb fb f0 f6 ec 1b 2b a 4 b2 cf 16 69 37 9c 5b  
# rx_frame
# working
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=34, frame data=34
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=7d, frame data=7d
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=83, frame data=83
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=f6, frame data=f6
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=3f, frame data=3f
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=f4, frame data=f4
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=aa, frame data=aa
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=9c, frame data=9c
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=47, frame data=47
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=1e, frame data=1e
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=90, frame data=90
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=a7, frame data=a7
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=82, frame data=82
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=52, frame data=52
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=e6, frame data=e6
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=e4, frame data=e4
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=eb, frame data=75
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=fb, frame data=ab
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=f0, frame data=51
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=f6, frame data=94
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=ec, frame data=eb
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=1b, frame data=fb
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=2b, frame data=f0
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=a, frame data=f6
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=4, frame data=ec
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=b2, frame data=1b
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=cf, frame data=2b
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=16, frame data=a
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=69, frame data=4
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=37, frame data=b2
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=9c, frame data=cf
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=5b, frame data=16
# UVM_ERROR ../wb_proc/wb_proc_seq_lib.sv(272) @ 686: uvm_test_top.env.proc_agent_i.sqr@@int_wait [INT_ERROR] interrupt_Data tx/rx error
# UVM_ERROR ../wb_proc/wb_proc_seq_lib.sv(273) @ 686: uvm_test_top.env.proc_agent_i.sqr@@int_wait [data] expected =1
# UVM_ERROR ../wb_proc/wb_proc_seq_lib.sv(274) @ 686: uvm_test_top.env.proc_agent_i.sqr@@int_wait [data] data=100
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_objection.svh(1270) @ 2534: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../wb_proc/wb_proc_cov.sv(56) @ 2534: uvm_test_top.env.proc_agent_i.cov [COVERAGE] Coverage=41.270
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_report_server.svh(847) @ 2534: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   21
# UVM_WARNING :    0
# UVM_ERROR :   19
# UVM_FATAL :    0
# ** Report counts by id
# [COVERAGE]     1
# [INT_ERROR]     1
# [RNTST]     1
# [SBD_CHECK]    32
# [TEST_DONE]     1
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# [data]     2
# 
# ** Note: $finish    : C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(517)
#    Time: 2534 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh line 517
add wave -position insertpoint sim:/top/dut/wishbone/WriteRxDataToFifo
add wave -position insertpoint sim:/top/dut/wishbone/WriteRxDataToFifoSync1
add wave -position insertpoint sim:/top/dut/wishbone/SetWriteRxDataToFifo
add wave -position insertpoint sim:/top/dut/wishbone/RxAbort
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/HP/Desktop/vlsi_guru/ethmac_1_1/TB/sim/wave.do
do run.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt10".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt11".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt12".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt13".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt4".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt5".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt6".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt7".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt8".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt9".  Locker is HP@SAISURYA.
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 18 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:58:51 on Nov 13,2025
# vlog -reportprogress 300 -ccflags "-DQUESTA" C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_dpi.cc 
# ** Note: (vlog-7082) For C/C++ auto compile, choosing compiler C:\Users\HP\Downloads\questasim-gcc-4.5.0-mingw64vc12\gcc-4.5.0-mingw64vc12\bin\g++.exe set from the PATH environment variable.
# -- Compiling DPI/PLI C++ file C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_dpi.cc
# 
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_get_vlog_partsel(char*, t_vpi_vecval*, PLI_INT32)':
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c:172:1: warning: control reaches end of non-void function
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_set_vlog_partsel(char*, t_vpi_vecval*, PLI_INT32)':
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c:111:1: warning: control reaches end of non-void function
# 
# End time: 21:58:51 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:58:51 on Nov 13,2025
# vlog -reportprogress 300 "+incdir+C:/uvm_1.2/uvm-1.2-master/src" C:/uvm_1.2/uvm-1.2-master/src/uvm_pkg.sv 
# -- Compiling package uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:58:52 on Nov 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:58:52 on Nov 13,2025
# vlog -reportprogress 300 ../top/top.sv "+incdir+C:/uvm_1.2/uvm-1.2-master/src" "+incdir+../../rtl" "+incdir+../top" "+incdir+../wb_proc" "+incdir+../wb_mem" "+incdir+../mii" "+incdir+../phy" "+incdir+../sbd" "+incdir+../reg_model" 
# -- Compiling package top_sv_unit
# -- Importing package uvm_pkg
# ** Warning: ../sbd/mac_reg_model.sv(82): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# -- Compiling module eth_clockgen
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface mii_intf
# -- Compiling interface phy_intf
# -- Compiling interface wb_proc_intf
# -- Compiling interface wb_mem_intf
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:58:53 on Nov 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 21:58:53 on Nov 13,2025, Elapsed time: 0:03:13
# Errors: 0, Warnings: 28
# vsim -voptargs="+acc" work.top -l log.txt 
# Start time: 21:58:53 on Nov 13,2025
# Loading C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_5864\win64_gcc-4.5.0\export_tramp.dll
# ** Note: (vsim-8009) Loading existing optimized design _opt13
# Loading sv_std.std
# Loading work.uvm_pkg(fast)
# Loading work.top_sv_unit(fast)
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading work.top(fast)
# Loading work.wb_proc_intf(fast)
# Loading work.wb_mem_intf(fast)
# Loading work.phy_intf(fast)
# Loading work.mii_intf(fast)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Loading work.wb_proc_intf(fast)
# Loading work.wb_mem_intf(fast)
# Loading work.phy_intf(fast)
# Loading work.mii_intf(fast)
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_mem/memory.sv Line: 8
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_proc/wb_proc_mon.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_mem/wb_mem_mon.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../phy/phy_rx_mon.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../phy/phy_tx_mon.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 11
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 14
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 15
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 16
# ** Note: (vsim-7082) For C/C++ auto compile, choosing compiler C:\Users\HP\Downloads\questasim-gcc-4.5.0-mingw64vc12\gcc-4.5.0-mingw64vc12\bin\g++.exe set from the PATH environment variable.
# Compiling C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_5864\win64_gcc-4.5.0\exportwrapper.c
# Loading C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_5864\win64_gcc-4.5.0\vsim_auto_compile.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: HP  Hostname: SAISURYA  ProcessID: 10136
#           Attempting to use alternate WLF file "./wlft6x0mv7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6x0mv7
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test ethmac_fd_rx_test...
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               ethmac_fd_rx_test       -     @352 
#   env                      ethmac_env              -     @368 
#     mem_agent_i            wb_mem_agent            -     @392 
#       memory               memory                  -     @578 
#       mon                  wb_mem_mon              -     @587 
#         ap_port            uvm_analysis_port       -     @598 
#     mii_agent_i            mii_agent               -     @428 
#     phy_rx_agent_i         phy_rx_agent            -     @410 
#       drv                  phy_rx_drv              -     @610 
#         rsp_port           uvm_analysis_port       -     @629 
#         seq_item_port      uvm_seq_item_pull_port  -     @619 
#       mon                  phy_rx_mon              -     @776 
#         ap_port            uvm_analysis_port       -     @789 
#       sqr                  uvm_sequencer           -     @639 
#         rsp_export         uvm_analysis_export     -     @648 
#         seq_item_export    uvm_seq_item_pull_imp   -     @766 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     phy_tx_agent_i         phy_tx_agent            -     @401 
#       drv                  phy_tx_drv              -     @805 
#         rsp_port           uvm_analysis_port       -     @824 
#         seq_item_port      uvm_seq_item_pull_port  -     @814 
#       mon                  phy_tx_mon              -     @834 
#         ap_port            uvm_analysis_port       -     @847 
#     proc_agent_i           wb_proc_agent           -     @383 
#       cov                  wb_proc_cov             -     @1033
#         analysis_imp       uvm_analysis_imp        -     @1042
#       drv                  wb_proc_drv             -     @858 
#         rsp_port           uvm_analysis_port       -     @877 
#         seq_item_port      uvm_seq_item_pull_port  -     @867 
#       mon                  wb_proc_mon             -     @1024
#         ap_port            uvm_analysis_port       -     @1054
#       sqr                  uvm_sequencer           -     @887 
#         rsp_export         uvm_analysis_export     -     @896 
#         seq_item_export    uvm_seq_item_pull_imp   -     @1014
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     sbd                    mac_sbd                 -     @419 
#       imp_mem              uvm_analysis_imp_mem    -     @1079
#       imp_proc             uvm_analysis_imp_proc   -     @1069
#       imp_rx               uvm_analysis_imp_rx     -     @1099
#       imp_tx               uvm_analysis_imp_tx     -     @1089
# --------------------------------------------------------------
# 
# 5 5 phy_rx_drv: 183: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 187: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 191: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 195: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 199: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 203: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 207: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 211: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 215: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 219: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 223: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 227: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 231: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 235: vif.mrxd_pad_i=5
# d phy_rx_drv: 239: vif.mrxd_pad_i=5
# 3 phy_rx_drv: 243: vif.mrxd_pad_i=d
# 4 phy_rx_drv: 247: vif.mrxd_pad_i=3
# 7 phy_rx_drv: 251: vif.mrxd_pad_i=4
# d phy_rx_drv: 255: vif.mrxd_pad_i=7
# 8 phy_rx_drv: 259: vif.mrxd_pad_i=d
# 3 phy_rx_drv: 263: vif.mrxd_pad_i=8
# f phy_rx_drv: 267: vif.mrxd_pad_i=3
# 6 phy_rx_drv: 271: vif.mrxd_pad_i=f
# 3 phy_rx_drv: 275: vif.mrxd_pad_i=6
# f phy_rx_drv: 279: vif.mrxd_pad_i=3
# f phy_rx_drv: 283: vif.mrxd_pad_i=f
# 4 phy_rx_drv: 287: vif.mrxd_pad_i=f
# a phy_rx_drv: 291: vif.mrxd_pad_i=4
# a phy_rx_drv: 295: vif.mrxd_pad_i=a
# 9 phy_rx_drv: 299: vif.mrxd_pad_i=a
# c phy_rx_drv: 303: vif.mrxd_pad_i=9
# 4 phy_rx_drv: 307: vif.mrxd_pad_i=c
# 7 phy_rx_drv: 311: vif.mrxd_pad_i=4
# 1 phy_rx_drv: 315: vif.mrxd_pad_i=7
# e phy_rx_drv: 319: vif.mrxd_pad_i=1
# 9 phy_rx_drv: 323: vif.mrxd_pad_i=e
# 0 phy_rx_drv: 327: vif.mrxd_pad_i=9
# a phy_rx_drv: 331: vif.mrxd_pad_i=0
# 7 phy_rx_drv: 335: vif.mrxd_pad_i=a
# SBD: rx data=43d7386f
# 8 phy_rx_drv: 339: vif.mrxd_pad_i=7
# 2 phy_rx_drv: 343: vif.mrxd_pad_i=8
# 5 phy_rx_drv: 347: vif.mrxd_pad_i=2
# 2 phy_rx_drv: 351: vif.mrxd_pad_i=5
# e phy_rx_drv: 355: vif.mrxd_pad_i=2
# 6 phy_rx_drv: 359: vif.mrxd_pad_i=e
# e phy_rx_drv: 363: vif.mrxd_pad_i=6
# SBD: rx data=f34faac9
# 4 phy_rx_drv: 367: vif.mrxd_pad_i=e
# 7 phy_rx_drv: 371: vif.mrxd_pad_i=4
# 5 phy_rx_drv: 375: vif.mrxd_pad_i=7
# a phy_rx_drv: 379: vif.mrxd_pad_i=5
# b phy_rx_drv: 383: vif.mrxd_pad_i=a
# 5 phy_rx_drv: 387: vif.mrxd_pad_i=b
# 1 phy_rx_drv: 391: vif.mrxd_pad_i=5
# 9 phy_rx_drv: 395: vif.mrxd_pad_i=1
# SBD: rx data=74e1097a
# 4 phy_rx_drv: 399: vif.mrxd_pad_i=9
# e phy_rx_drv: 403: vif.mrxd_pad_i=4
# b phy_rx_drv: 407: vif.mrxd_pad_i=e
# f phy_rx_drv: 411: vif.mrxd_pad_i=b
# b phy_rx_drv: 415: vif.mrxd_pad_i=f
# f phy_rx_drv: 419: vif.mrxd_pad_i=b
# 0 phy_rx_drv: 423: vif.mrxd_pad_i=f
# f phy_rx_drv: 427: vif.mrxd_pad_i=0
# 6 phy_rx_drv: 431: vif.mrxd_pad_i=f
# e phy_rx_drv: 435: vif.mrxd_pad_i=6
# SBD: rx data=28256e4e
# c phy_rx_drv: 439: vif.mrxd_pad_i=e
# 1 phy_rx_drv: 443: vif.mrxd_pad_i=c
# b phy_rx_drv: 447: vif.mrxd_pad_i=1
# 2 phy_rx_drv: 451: vif.mrxd_pad_i=b
# b phy_rx_drv: 455: vif.mrxd_pad_i=2
# 0 phy_rx_drv: 459: vif.mrxd_pad_i=b
# a phy_rx_drv: 463: vif.mrxd_pad_i=0
# 0 phy_rx_drv: 467: vif.mrxd_pad_i=a
# 4 phy_rx_drv: 471: vif.mrxd_pad_i=0
# b phy_rx_drv: 475: vif.mrxd_pad_i=4
# 2 phy_rx_drv: 479: vif.mrxd_pad_i=b
# c phy_rx_drv: 483: vif.mrxd_pad_i=2
# f phy_rx_drv: 487: vif.mrxd_pad_i=c
# 1 phy_rx_drv: 491: vif.mrxd_pad_i=f
# 6 phy_rx_drv: 495: vif.mrxd_pad_i=1
# SBD: rx data=bebf0f6f
# 6 phy_rx_drv: 499: vif.mrxd_pad_i=6
# 9 phy_rx_drv: 503: vif.mrxd_pad_i=6
# 3 phy_rx_drv: 507: vif.mrxd_pad_i=9
# 7 phy_rx_drv: 511: vif.mrxd_pad_i=3
# 9 phy_rx_drv: 515: vif.mrxd_pad_i=7
# c phy_rx_drv: 519: vif.mrxd_pad_i=9
# 5 phy_rx_drv: 523: vif.mrxd_pad_i=c
# SBD: rx data=ceb1b2a0
# b phy_rx_drv: 527: vif.mrxd_pad_i=5
#  
# phy_rx_drv: 531: vif.mrxd_pad_i=b
# ---------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                           
# ---------------------------------------------------------------------------------------------------
# req                            eth_frame     -     @1261                                           
#   preamble                     integral      56    'h55555555555555                                
#   sfd                          integral      8     'hd5                                            
#   payload                      da(integral)  32    -                                               
#     [0]                        integral      8     'h43                                            
#     [1]                        integral      8     'hd7                                            
#     [2]                        integral      8     'h38                                            
#     [3]                        integral      8     'h6f                                            
#     [4]                        integral      8     'hf3                                            
#     ...                        ...           ...   ...                                             
#     [27]                       integral      8     'ha0                                            
#     [28]                       integral      8     'h40                                            
#     [29]                       integral      8     'h2b                                            
#     [30]                       integral      8     'hfc                                            
#     [31]                       integral      8     'h61                                            
#   crc                          integral      32    'h9673c9b5                                      
#   len                          integral      32    'h20                                            
#   opcode                       integral      16    'he724                                          
#   pause_timer                  integral      16    'ha4a1                                          
#   type_len                     integral      16    'h14fa                                          
#   begin_time                   time          64    146                                             
#   depth                        int           32    'd2                                             
#   parent sequence (name)       string        12    phy_rx_frame                                    
#   parent sequence (full name)  string        48    uvm_test_top.env.phy_rx_agent_i.sqr.phy_rx_frame
#   sequencer                    string        35    uvm_test_top.env.phy_rx_agent_i.sqr             
# ---------------------------------------------------------------------------------------------------
# SBD: rx data=402bfc61
# SBD: rx data=9673c9b5
# memory_Rd=
# wr_memory
# 34 7d 83 f6 3f f4 aa 9c 47 1e 90 a7 82 52 e6 e4 eb fb f0 f6 ec 1b 2b a 4 b2 cf 16 69 37 9c 5b  
# rx_frame
# working
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=34, frame data=34
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=7d, frame data=7d
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=83, frame data=83
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=f6, frame data=f6
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=3f, frame data=3f
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=f4, frame data=f4
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=aa, frame data=aa
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=9c, frame data=9c
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=47, frame data=47
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=1e, frame data=1e
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=90, frame data=90
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=a7, frame data=a7
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=82, frame data=82
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=52, frame data=52
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=e6, frame data=e6
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=e4, frame data=e4
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=eb, frame data=75
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=fb, frame data=ab
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=f0, frame data=51
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=f6, frame data=94
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=ec, frame data=eb
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=1b, frame data=fb
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=2b, frame data=f0
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=a, frame data=f6
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=4, frame data=ec
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=b2, frame data=1b
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=cf, frame data=2b
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=16, frame data=a
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=69, frame data=4
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=37, frame data=b2
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=9c, frame data=cf
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=5b, frame data=16
# UVM_ERROR ../wb_proc/wb_proc_seq_lib.sv(272) @ 686: uvm_test_top.env.proc_agent_i.sqr@@int_wait [INT_ERROR] interrupt_Data tx/rx error
# UVM_ERROR ../wb_proc/wb_proc_seq_lib.sv(273) @ 686: uvm_test_top.env.proc_agent_i.sqr@@int_wait [data] expected =1
# UVM_ERROR ../wb_proc/wb_proc_seq_lib.sv(274) @ 686: uvm_test_top.env.proc_agent_i.sqr@@int_wait [data] data=100
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_objection.svh(1270) @ 2534: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../wb_proc/wb_proc_cov.sv(56) @ 2534: uvm_test_top.env.proc_agent_i.cov [COVERAGE] Coverage=41.270
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_report_server.svh(847) @ 2534: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   21
# UVM_WARNING :    0
# UVM_ERROR :   19
# UVM_FATAL :    0
# ** Report counts by id
# [COVERAGE]     1
# [INT_ERROR]     1
# [RNTST]     1
# [SBD_CHECK]    32
# [TEST_DONE]     1
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# [data]     2
# 
# ** Note: $finish    : C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(517)
#    Time: 2534 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh line 517
add dataflow \
sim:/top/dut/wishbone/rx_fifo/write 
# No drivers or ports for write
add dataflow \
sim:/top/dut/wishbone/rx_fifo/fifo 
# Causality operation skipped due to absence of debug database file
do run.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt10".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt11".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt12".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt13".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt4".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt5".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt6".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt7".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt8".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt9".  Locker is HP@SAISURYA.
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 18 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 22:57:34 on Nov 13,2025
# vlog -reportprogress 300 -ccflags "-DQUESTA" C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_dpi.cc 
# ** Note: (vlog-7082) For C/C++ auto compile, choosing compiler C:\Users\HP\Downloads\questasim-gcc-4.5.0-mingw64vc12\gcc-4.5.0-mingw64vc12\bin\g++.exe set from the PATH environment variable.
# -- Compiling DPI/PLI C++ file C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_dpi.cc
# 
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_get_vlog_partsel(char*, t_vpi_vecval*, PLI_INT32)':
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c:172:1: warning: control reaches end of non-void function
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_set_vlog_partsel(char*, t_vpi_vecval*, PLI_INT32)':
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c:111:1: warning: control reaches end of non-void function
# 
# End time: 22:57:35 on Nov 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 22:57:35 on Nov 13,2025
# vlog -reportprogress 300 "+incdir+C:/uvm_1.2/uvm-1.2-master/src" C:/uvm_1.2/uvm-1.2-master/src/uvm_pkg.sv 
# -- Compiling package uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 22:57:36 on Nov 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 22:57:36 on Nov 13,2025
# vlog -reportprogress 300 ../top/top.sv "+incdir+C:/uvm_1.2/uvm-1.2-master/src" "+incdir+../../rtl" "+incdir+../top" "+incdir+../wb_proc" "+incdir+../wb_mem" "+incdir+../mii" "+incdir+../phy" "+incdir+../sbd" "+incdir+../reg_model" 
# -- Compiling package top_sv_unit
# -- Importing package uvm_pkg
# ** Warning: ../sbd/mac_reg_model.sv(82): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# -- Compiling module eth_clockgen
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface mii_intf
# -- Compiling interface phy_intf
# -- Compiling interface wb_proc_intf
# -- Compiling interface wb_mem_intf
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 22:57:37 on Nov 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 22:57:38 on Nov 13,2025, Elapsed time: 0:58:45
# Errors: 0, Warnings: 30
# vsim -voptargs="+acc" work.top -l log.txt 
# Start time: 22:57:38 on Nov 13,2025
# Loading C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_16664\win64_gcc-4.5.0\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ../sbd/mac_reg_model.sv(82): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# Loading sv_std.std
# Loading work.uvm_pkg(fast)
# Loading work.top_sv_unit(fast)
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading work.top(fast)
# Loading work.wb_proc_intf(fast)
# Loading work.wb_mem_intf(fast)
# Loading work.phy_intf(fast)
# Loading work.mii_intf(fast)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Loading work.wb_proc_intf(fast)
# Loading work.wb_mem_intf(fast)
# Loading work.phy_intf(fast)
# Loading work.mii_intf(fast)
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_mem/memory.sv Line: 8
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_proc/wb_proc_mon.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_mem/wb_mem_mon.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../phy/phy_rx_mon.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../phy/phy_tx_mon.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 11
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 14
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 15
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 16
# ** Note: (vsim-7082) For C/C++ auto compile, choosing compiler C:\Users\HP\Downloads\questasim-gcc-4.5.0-mingw64vc12\gcc-4.5.0-mingw64vc12\bin\g++.exe set from the PATH environment variable.
# Compiling C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_16664\win64_gcc-4.5.0\exportwrapper.c
# Loading C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_16664\win64_gcc-4.5.0\vsim_auto_compile.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: HP  Hostname: SAISURYA  ProcessID: 10136
#           Attempting to use alternate WLF file "./wlft6cw7cf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6cw7cf
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test ethmac_fd_rx_test...
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               ethmac_fd_rx_test       -     @352 
#   env                      ethmac_env              -     @368 
#     mem_agent_i            wb_mem_agent            -     @392 
#       memory               memory                  -     @578 
#       mon                  wb_mem_mon              -     @587 
#         ap_port            uvm_analysis_port       -     @598 
#     mii_agent_i            mii_agent               -     @428 
#     phy_rx_agent_i         phy_rx_agent            -     @410 
#       drv                  phy_rx_drv              -     @610 
#         rsp_port           uvm_analysis_port       -     @629 
#         seq_item_port      uvm_seq_item_pull_port  -     @619 
#       mon                  phy_rx_mon              -     @776 
#         ap_port            uvm_analysis_port       -     @789 
#       sqr                  uvm_sequencer           -     @639 
#         rsp_export         uvm_analysis_export     -     @648 
#         seq_item_export    uvm_seq_item_pull_imp   -     @766 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     phy_tx_agent_i         phy_tx_agent            -     @401 
#       drv                  phy_tx_drv              -     @805 
#         rsp_port           uvm_analysis_port       -     @824 
#         seq_item_port      uvm_seq_item_pull_port  -     @814 
#       mon                  phy_tx_mon              -     @834 
#         ap_port            uvm_analysis_port       -     @847 
#     proc_agent_i           wb_proc_agent           -     @383 
#       cov                  wb_proc_cov             -     @1033
#         analysis_imp       uvm_analysis_imp        -     @1042
#       drv                  wb_proc_drv             -     @858 
#         rsp_port           uvm_analysis_port       -     @877 
#         seq_item_port      uvm_seq_item_pull_port  -     @867 
#       mon                  wb_proc_mon             -     @1024
#         ap_port            uvm_analysis_port       -     @1054
#       sqr                  uvm_sequencer           -     @887 
#         rsp_export         uvm_analysis_export     -     @896 
#         seq_item_export    uvm_seq_item_pull_imp   -     @1014
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     sbd                    mac_sbd                 -     @419 
#       imp_mem              uvm_analysis_imp_mem    -     @1079
#       imp_proc             uvm_analysis_imp_proc   -     @1069
#       imp_rx               uvm_analysis_imp_rx     -     @1099
#       imp_tx               uvm_analysis_imp_tx     -     @1089
# --------------------------------------------------------------
# 
# 5 5 phy_rx_drv: 164: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 166: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 168: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 170: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 172: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 174: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 176: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 178: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 180: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 182: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 184: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 186: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 188: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 190: vif.mrxd_pad_i=5
# d phy_rx_drv: 192: vif.mrxd_pad_i=5
# 3 phy_rx_drv: 194: vif.mrxd_pad_i=d
# 4 phy_rx_drv: 196: vif.mrxd_pad_i=3
# 7 phy_rx_drv: 198: vif.mrxd_pad_i=4
# d phy_rx_drv: 200: vif.mrxd_pad_i=7
# 8 phy_rx_drv: 202: vif.mrxd_pad_i=d
# 3 phy_rx_drv: 204: vif.mrxd_pad_i=8
# f phy_rx_drv: 206: vif.mrxd_pad_i=3
# 6 phy_rx_drv: 208: vif.mrxd_pad_i=f
# 3 phy_rx_drv: 210: vif.mrxd_pad_i=6
# f phy_rx_drv: 212: vif.mrxd_pad_i=3
# f phy_rx_drv: 214: vif.mrxd_pad_i=f
# 4 phy_rx_drv: 216: vif.mrxd_pad_i=f
# a phy_rx_drv: 218: vif.mrxd_pad_i=4
# a phy_rx_drv: 220: vif.mrxd_pad_i=a
# 9 phy_rx_drv: 222: vif.mrxd_pad_i=a
# c phy_rx_drv: 224: vif.mrxd_pad_i=9
# 4 phy_rx_drv: 226: vif.mrxd_pad_i=c
# 7 phy_rx_drv: 228: vif.mrxd_pad_i=4
# 1 phy_rx_drv: 230: vif.mrxd_pad_i=7
# e phy_rx_drv: 232: vif.mrxd_pad_i=1
# 9 phy_rx_drv: 234: vif.mrxd_pad_i=e
# 0 phy_rx_drv: 236: vif.mrxd_pad_i=9
# a phy_rx_drv: 238: vif.mrxd_pad_i=0
# 7 phy_rx_drv: 240: vif.mrxd_pad_i=a
# 8 phy_rx_drv: 242: vif.mrxd_pad_i=7
# 2 phy_rx_drv: 244: vif.mrxd_pad_i=8
# 5 phy_rx_drv: 246: vif.mrxd_pad_i=2
# 2 phy_rx_drv: 248: vif.mrxd_pad_i=5
# e phy_rx_drv: 250: vif.mrxd_pad_i=2
# 6 phy_rx_drv: 252: vif.mrxd_pad_i=e
# e phy_rx_drv: 254: vif.mrxd_pad_i=6
# 4 phy_rx_drv: 256: vif.mrxd_pad_i=e
# 7 phy_rx_drv: 258: vif.mrxd_pad_i=4
# 5 phy_rx_drv: 260: vif.mrxd_pad_i=7
# a phy_rx_drv: 262: vif.mrxd_pad_i=5
# b phy_rx_drv: 264: vif.mrxd_pad_i=a
# 5 phy_rx_drv: 266: vif.mrxd_pad_i=b
# 1 phy_rx_drv: 268: vif.mrxd_pad_i=5
# 9 phy_rx_drv: 270: vif.mrxd_pad_i=1
# 4 phy_rx_drv: 272: vif.mrxd_pad_i=9
# e phy_rx_drv: 274: vif.mrxd_pad_i=4
# b phy_rx_drv: 276: vif.mrxd_pad_i=e
# f phy_rx_drv: 278: vif.mrxd_pad_i=b
# b phy_rx_drv: 280: vif.mrxd_pad_i=f
# f phy_rx_drv: 282: vif.mrxd_pad_i=b
# 0 phy_rx_drv: 284: vif.mrxd_pad_i=f
# f phy_rx_drv: 286: vif.mrxd_pad_i=0
# 6 phy_rx_drv: 288: vif.mrxd_pad_i=f
# e phy_rx_drv: 290: vif.mrxd_pad_i=6
# c phy_rx_drv: 292: vif.mrxd_pad_i=e
# 1 phy_rx_drv: 294: vif.mrxd_pad_i=c
# b phy_rx_drv: 296: vif.mrxd_pad_i=1
# 2 phy_rx_drv: 298: vif.mrxd_pad_i=b
# b phy_rx_drv: 300: vif.mrxd_pad_i=2
# 0 phy_rx_drv: 302: vif.mrxd_pad_i=b
# a phy_rx_drv: 304: vif.mrxd_pad_i=0
# 0 phy_rx_drv: 306: vif.mrxd_pad_i=a
# 4 phy_rx_drv: 308: vif.mrxd_pad_i=0
# b phy_rx_drv: 310: vif.mrxd_pad_i=4
# 2 phy_rx_drv: 312: vif.mrxd_pad_i=b
# c phy_rx_drv: 314: vif.mrxd_pad_i=2
# f SBD: rx data=ba1549be
# phy_rx_drv: 316: vif.mrxd_pad_i=c
# 1 phy_rx_drv: 318: vif.mrxd_pad_i=f
# 6 phy_rx_drv: 320: vif.mrxd_pad_i=1
# 6 phy_rx_drv: 322: vif.mrxd_pad_i=6
# 9 phy_rx_drv: 324: vif.mrxd_pad_i=6
# 3 phy_rx_drv: 326: vif.mrxd_pad_i=9
# 7 phy_rx_drv: 328: vif.mrxd_pad_i=3
# 9 phy_rx_drv: 330: vif.mrxd_pad_i=7
# c phy_rx_drv: 332: vif.mrxd_pad_i=9
# 5 phy_rx_drv: 334: vif.mrxd_pad_i=c
# b phy_rx_drv: 336: vif.mrxd_pad_i=5
#  
# phy_rx_drv: 338: vif.mrxd_pad_i=b
# ---------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                           
# ---------------------------------------------------------------------------------------------------
# req                            eth_frame     -     @1261                                           
#   preamble                     integral      56    'h55555555555555                                
#   sfd                          integral      8     'hd5                                            
#   payload                      da(integral)  32    -                                               
#     [0]                        integral      8     'h43                                            
#     [1]                        integral      8     'hd7                                            
#     [2]                        integral      8     'h38                                            
#     [3]                        integral      8     'h6f                                            
#     [4]                        integral      8     'hf3                                            
#     ...                        ...           ...   ...                                             
#     [27]                       integral      8     'ha0                                            
#     [28]                       integral      8     'h40                                            
#     [29]                       integral      8     'h2b                                            
#     [30]                       integral      8     'hfc                                            
#     [31]                       integral      8     'h61                                            
#   crc                          integral      32    'h9673c9b5                                      
#   len                          integral      32    'h20                                            
#   opcode                       integral      16    'he724                                          
#   pause_timer                  integral      16    'ha4a1                                          
#   type_len                     integral      16    'h14fa                                          
#   begin_time                   time          64    146                                             
#   depth                        int           32    'd2                                             
#   parent sequence (name)       string        12    phy_rx_frame                                    
#   parent sequence (full name)  string        48    uvm_test_top.env.phy_rx_agent_i.sqr.phy_rx_frame
#   sequencer                    string        35    uvm_test_top.env.phy_rx_agent_i.sqr             
# ---------------------------------------------------------------------------------------------------
# SBD: rx data=2bfc6196
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_objection.svh(1270) @ 2339: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../wb_proc/wb_proc_cov.sv(56) @ 2339: uvm_test_top.env.proc_agent_i.cov [COVERAGE] Coverage=21.429
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_report_server.svh(847) @ 2339: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [COVERAGE]     1
# [RNTST]     1
# [TEST_DONE]     1
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(517)
#    Time: 2339 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh line 517
do run.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt10".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt11".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt12".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt13".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt4".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt5".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt6".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt7".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt8".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt9".  Locker is HP@SAISURYA.
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 18 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 22:59:03 on Nov 13,2025
# vlog -reportprogress 300 -ccflags "-DQUESTA" C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_dpi.cc 
# ** Note: (vlog-7082) For C/C++ auto compile, choosing compiler C:\Users\HP\Downloads\questasim-gcc-4.5.0-mingw64vc12\gcc-4.5.0-mingw64vc12\bin\g++.exe set from the PATH environment variable.
# -- Compiling DPI/PLI C++ file C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_dpi.cc
# 
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_get_vlog_partsel(char*, t_vpi_vecval*, PLI_INT32)':
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c:172:1: warning: control reaches end of non-void function
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_set_vlog_partsel(char*, t_vpi_vecval*, PLI_INT32)':
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c:111:1: warning: control reaches end of non-void function
# 
# End time: 22:59:03 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 22:59:03 on Nov 13,2025
# vlog -reportprogress 300 "+incdir+C:/uvm_1.2/uvm-1.2-master/src" C:/uvm_1.2/uvm-1.2-master/src/uvm_pkg.sv 
# -- Compiling package uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 22:59:04 on Nov 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 22:59:04 on Nov 13,2025
# vlog -reportprogress 300 ../top/top.sv "+incdir+C:/uvm_1.2/uvm-1.2-master/src" "+incdir+../../rtl" "+incdir+../top" "+incdir+../wb_proc" "+incdir+../wb_mem" "+incdir+../mii" "+incdir+../phy" "+incdir+../sbd" "+incdir+../reg_model" 
# -- Compiling package top_sv_unit
# -- Importing package uvm_pkg
# ** Warning: ../sbd/mac_reg_model.sv(82): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# -- Compiling module eth_clockgen
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface mii_intf
# -- Compiling interface phy_intf
# -- Compiling interface wb_proc_intf
# -- Compiling interface wb_mem_intf
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 22:59:04 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 22:59:05 on Nov 13,2025, Elapsed time: 0:01:27
# Errors: 0, Warnings: 29
# vsim -voptargs="+acc" work.top -l log.txt 
# Start time: 22:59:05 on Nov 13,2025
# Loading C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_21804\win64_gcc-4.5.0\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ../sbd/mac_reg_model.sv(82): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# Loading sv_std.std
# Loading work.uvm_pkg(fast)
# Loading work.top_sv_unit(fast)
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading work.top(fast)
# Loading work.wb_proc_intf(fast)
# Loading work.wb_mem_intf(fast)
# Loading work.phy_intf(fast)
# Loading work.mii_intf(fast)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Loading work.wb_proc_intf(fast)
# Loading work.wb_mem_intf(fast)
# Loading work.phy_intf(fast)
# Loading work.mii_intf(fast)
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_mem/memory.sv Line: 8
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_proc/wb_proc_mon.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_mem/wb_mem_mon.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../phy/phy_rx_mon.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../phy/phy_tx_mon.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 11
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 14
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 15
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 16
# ** Note: (vsim-7082) For C/C++ auto compile, choosing compiler C:\Users\HP\Downloads\questasim-gcc-4.5.0-mingw64vc12\gcc-4.5.0-mingw64vc12\bin\g++.exe set from the PATH environment variable.
# Compiling C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_21804\win64_gcc-4.5.0\exportwrapper.c
# Loading C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_21804\win64_gcc-4.5.0\vsim_auto_compile.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: HP  Hostname: SAISURYA  ProcessID: 10136
#           Attempting to use alternate WLF file "./wlftjjja05".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjjja05
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test ethmac_fd_rx_test...
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               ethmac_fd_rx_test       -     @352 
#   env                      ethmac_env              -     @368 
#     mem_agent_i            wb_mem_agent            -     @392 
#       memory               memory                  -     @578 
#       mon                  wb_mem_mon              -     @587 
#         ap_port            uvm_analysis_port       -     @598 
#     mii_agent_i            mii_agent               -     @428 
#     phy_rx_agent_i         phy_rx_agent            -     @410 
#       drv                  phy_rx_drv              -     @610 
#         rsp_port           uvm_analysis_port       -     @629 
#         seq_item_port      uvm_seq_item_pull_port  -     @619 
#       mon                  phy_rx_mon              -     @776 
#         ap_port            uvm_analysis_port       -     @789 
#       sqr                  uvm_sequencer           -     @639 
#         rsp_export         uvm_analysis_export     -     @648 
#         seq_item_export    uvm_seq_item_pull_imp   -     @766 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     phy_tx_agent_i         phy_tx_agent            -     @401 
#       drv                  phy_tx_drv              -     @805 
#         rsp_port           uvm_analysis_port       -     @824 
#         seq_item_port      uvm_seq_item_pull_port  -     @814 
#       mon                  phy_tx_mon              -     @834 
#         ap_port            uvm_analysis_port       -     @847 
#     proc_agent_i           wb_proc_agent           -     @383 
#       cov                  wb_proc_cov             -     @1033
#         analysis_imp       uvm_analysis_imp        -     @1042
#       drv                  wb_proc_drv             -     @858 
#         rsp_port           uvm_analysis_port       -     @877 
#         seq_item_port      uvm_seq_item_pull_port  -     @867 
#       mon                  wb_proc_mon             -     @1024
#         ap_port            uvm_analysis_port       -     @1054
#       sqr                  uvm_sequencer           -     @887 
#         rsp_export         uvm_analysis_export     -     @896 
#         seq_item_export    uvm_seq_item_pull_imp   -     @1014
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     sbd                    mac_sbd                 -     @419 
#       imp_mem              uvm_analysis_imp_mem    -     @1079
#       imp_proc             uvm_analysis_imp_proc   -     @1069
#       imp_rx               uvm_analysis_imp_rx     -     @1099
#       imp_tx               uvm_analysis_imp_tx     -     @1089
# --------------------------------------------------------------
# 
# 5 5 phy_rx_drv: 183: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 187: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 191: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 195: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 199: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 203: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 207: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 211: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 215: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 219: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 223: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 227: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 231: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 235: vif.mrxd_pad_i=5
# d phy_rx_drv: 239: vif.mrxd_pad_i=5
# 3 phy_rx_drv: 243: vif.mrxd_pad_i=d
# 4 phy_rx_drv: 247: vif.mrxd_pad_i=3
# 7 phy_rx_drv: 251: vif.mrxd_pad_i=4
# d phy_rx_drv: 255: vif.mrxd_pad_i=7
# 8 phy_rx_drv: 259: vif.mrxd_pad_i=d
# 3 phy_rx_drv: 263: vif.mrxd_pad_i=8
# f phy_rx_drv: 267: vif.mrxd_pad_i=3
# 6 phy_rx_drv: 271: vif.mrxd_pad_i=f
# 3 phy_rx_drv: 275: vif.mrxd_pad_i=6
# f phy_rx_drv: 279: vif.mrxd_pad_i=3
# f phy_rx_drv: 283: vif.mrxd_pad_i=f
# 4 phy_rx_drv: 287: vif.mrxd_pad_i=f
# a phy_rx_drv: 291: vif.mrxd_pad_i=4
# a phy_rx_drv: 295: vif.mrxd_pad_i=a
# 9 phy_rx_drv: 299: vif.mrxd_pad_i=a
# c phy_rx_drv: 303: vif.mrxd_pad_i=9
# 4 phy_rx_drv: 307: vif.mrxd_pad_i=c
# 7 phy_rx_drv: 311: vif.mrxd_pad_i=4
# 1 phy_rx_drv: 315: vif.mrxd_pad_i=7
# e phy_rx_drv: 319: vif.mrxd_pad_i=1
# 9 phy_rx_drv: 323: vif.mrxd_pad_i=e
# 0 phy_rx_drv: 327: vif.mrxd_pad_i=9
# a phy_rx_drv: 331: vif.mrxd_pad_i=0
# 7 phy_rx_drv: 335: vif.mrxd_pad_i=a
# SBD: rx data=43d7386f
# 8 phy_rx_drv: 339: vif.mrxd_pad_i=7
# 2 phy_rx_drv: 343: vif.mrxd_pad_i=8
# 5 phy_rx_drv: 347: vif.mrxd_pad_i=2
# 2 phy_rx_drv: 351: vif.mrxd_pad_i=5
# e phy_rx_drv: 355: vif.mrxd_pad_i=2
# 6 phy_rx_drv: 359: vif.mrxd_pad_i=e
# e phy_rx_drv: 363: vif.mrxd_pad_i=6
# SBD: rx data=f34faac9
# 4 phy_rx_drv: 367: vif.mrxd_pad_i=e
# 7 phy_rx_drv: 371: vif.mrxd_pad_i=4
# 5 phy_rx_drv: 375: vif.mrxd_pad_i=7
# a phy_rx_drv: 379: vif.mrxd_pad_i=5
# b phy_rx_drv: 383: vif.mrxd_pad_i=a
# 5 phy_rx_drv: 387: vif.mrxd_pad_i=b
# 1 phy_rx_drv: 391: vif.mrxd_pad_i=5
# 9 phy_rx_drv: 395: vif.mrxd_pad_i=1
# SBD: rx data=74e1097a
# 4 phy_rx_drv: 399: vif.mrxd_pad_i=9
# e phy_rx_drv: 403: vif.mrxd_pad_i=4
# b phy_rx_drv: 407: vif.mrxd_pad_i=e
# f phy_rx_drv: 411: vif.mrxd_pad_i=b
# b phy_rx_drv: 415: vif.mrxd_pad_i=f
# f phy_rx_drv: 419: vif.mrxd_pad_i=b
# 0 phy_rx_drv: 423: vif.mrxd_pad_i=f
# f phy_rx_drv: 427: vif.mrxd_pad_i=0
# 6 phy_rx_drv: 431: vif.mrxd_pad_i=f
# e phy_rx_drv: 435: vif.mrxd_pad_i=6
# SBD: rx data=28256e4e
# c phy_rx_drv: 439: vif.mrxd_pad_i=e
# 1 phy_rx_drv: 443: vif.mrxd_pad_i=c
# b phy_rx_drv: 447: vif.mrxd_pad_i=1
# 2 phy_rx_drv: 451: vif.mrxd_pad_i=b
# b phy_rx_drv: 455: vif.mrxd_pad_i=2
# 0 phy_rx_drv: 459: vif.mrxd_pad_i=b
# a phy_rx_drv: 463: vif.mrxd_pad_i=0
# 0 phy_rx_drv: 467: vif.mrxd_pad_i=a
# 4 phy_rx_drv: 471: vif.mrxd_pad_i=0
# b phy_rx_drv: 475: vif.mrxd_pad_i=4
# 2 phy_rx_drv: 479: vif.mrxd_pad_i=b
# c phy_rx_drv: 483: vif.mrxd_pad_i=2
# f phy_rx_drv: 487: vif.mrxd_pad_i=c
# 1 phy_rx_drv: 491: vif.mrxd_pad_i=f
# 6 phy_rx_drv: 495: vif.mrxd_pad_i=1
# SBD: rx data=bebf0f6f
# 6 phy_rx_drv: 499: vif.mrxd_pad_i=6
# 9 phy_rx_drv: 503: vif.mrxd_pad_i=6
# 3 phy_rx_drv: 507: vif.mrxd_pad_i=9
# 7 phy_rx_drv: 511: vif.mrxd_pad_i=3
# 9 phy_rx_drv: 515: vif.mrxd_pad_i=7
# c phy_rx_drv: 519: vif.mrxd_pad_i=9
# 5 phy_rx_drv: 523: vif.mrxd_pad_i=c
# SBD: rx data=ceb1b2a0
# b phy_rx_drv: 527: vif.mrxd_pad_i=5
#  
# phy_rx_drv: 531: vif.mrxd_pad_i=b
# ---------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                           
# ---------------------------------------------------------------------------------------------------
# req                            eth_frame     -     @1261                                           
#   preamble                     integral      56    'h55555555555555                                
#   sfd                          integral      8     'hd5                                            
#   payload                      da(integral)  32    -                                               
#     [0]                        integral      8     'h43                                            
#     [1]                        integral      8     'hd7                                            
#     [2]                        integral      8     'h38                                            
#     [3]                        integral      8     'h6f                                            
#     [4]                        integral      8     'hf3                                            
#     ...                        ...           ...   ...                                             
#     [27]                       integral      8     'ha0                                            
#     [28]                       integral      8     'h40                                            
#     [29]                       integral      8     'h2b                                            
#     [30]                       integral      8     'hfc                                            
#     [31]                       integral      8     'h61                                            
#   crc                          integral      32    'h9673c9b5                                      
#   len                          integral      32    'h20                                            
#   opcode                       integral      16    'he724                                          
#   pause_timer                  integral      16    'ha4a1                                          
#   type_len                     integral      16    'h14fa                                          
#   begin_time                   time          64    146                                             
#   depth                        int           32    'd2                                             
#   parent sequence (name)       string        12    phy_rx_frame                                    
#   parent sequence (full name)  string        48    uvm_test_top.env.phy_rx_agent_i.sqr.phy_rx_frame
#   sequencer                    string        35    uvm_test_top.env.phy_rx_agent_i.sqr             
# ---------------------------------------------------------------------------------------------------
# SBD: rx data=402bfc61
# SBD: rx data=9673c9b5
# memory_Rd=
# wr_memory
# 34 7d 83 f6 3f f4 aa 9c 47 1e 90 a7 82 52 e6 e4 eb fb f0 f6 ec 1b 2b a 4 b2 cf 16 69 37 9c 5b  
# rx_frame
# working
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=34, frame data=34
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=7d, frame data=7d
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=83, frame data=83
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=f6, frame data=f6
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=3f, frame data=3f
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=f4, frame data=f4
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=aa, frame data=aa
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=9c, frame data=9c
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=47, frame data=47
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=1e, frame data=1e
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=90, frame data=90
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=a7, frame data=a7
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=82, frame data=82
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=52, frame data=52
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=e6, frame data=e6
# UVM_INFO ../sbd/mac_sbd.sv(108) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=e4, frame data=e4
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=eb, frame data=75
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=fb, frame data=ab
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=f0, frame data=51
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=f6, frame data=94
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=ec, frame data=eb
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=1b, frame data=fb
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=2b, frame data=f0
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=a, frame data=f6
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=4, frame data=ec
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=b2, frame data=1b
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=cf, frame data=2b
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=16, frame data=a
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=69, frame data=4
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=37, frame data=b2
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=9c, frame data=cf
# UVM_ERROR ../sbd/mac_sbd.sv(111) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=5b, frame data=16
# UVM_ERROR ../wb_proc/wb_proc_seq_lib.sv(272) @ 686: uvm_test_top.env.proc_agent_i.sqr@@int_wait [INT_ERROR] interrupt_Data tx/rx error
# UVM_ERROR ../wb_proc/wb_proc_seq_lib.sv(273) @ 686: uvm_test_top.env.proc_agent_i.sqr@@int_wait [data] expected =1
# UVM_ERROR ../wb_proc/wb_proc_seq_lib.sv(274) @ 686: uvm_test_top.env.proc_agent_i.sqr@@int_wait [data] data=100
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_objection.svh(1270) @ 2534: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../wb_proc/wb_proc_cov.sv(56) @ 2534: uvm_test_top.env.proc_agent_i.cov [COVERAGE] Coverage=41.270
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_report_server.svh(847) @ 2534: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   21
# UVM_WARNING :    0
# UVM_ERROR :   19
# UVM_FATAL :    0
# ** Report counts by id
# [COVERAGE]     1
# [INT_ERROR]     1
# [RNTST]     1
# [SBD_CHECK]    32
# [TEST_DONE]     1
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# [data]     2
# 
# ** Note: $finish    : C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(517)
#    Time: 2534 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh line 517
do run.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt10".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt11".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt12".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt13".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt4".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt5".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt6".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt7".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt8".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt9".  Locker is HP@SAISURYA.
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 18 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 22:59:33 on Nov 13,2025
# vlog -reportprogress 300 -ccflags "-DQUESTA" C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_dpi.cc 
# ** Note: (vlog-7082) For C/C++ auto compile, choosing compiler C:\Users\HP\Downloads\questasim-gcc-4.5.0-mingw64vc12\gcc-4.5.0-mingw64vc12\bin\g++.exe set from the PATH environment variable.
# -- Compiling DPI/PLI C++ file C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_dpi.cc
# 
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_get_vlog_partsel(char*, t_vpi_vecval*, PLI_INT32)':
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c:172:1: warning: control reaches end of non-void function
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_set_vlog_partsel(char*, t_vpi_vecval*, PLI_INT32)':
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c:111:1: warning: control reaches end of non-void function
# 
# End time: 22:59:33 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 22:59:33 on Nov 13,2025
# vlog -reportprogress 300 "+incdir+C:/uvm_1.2/uvm-1.2-master/src" C:/uvm_1.2/uvm-1.2-master/src/uvm_pkg.sv 
# -- Compiling package uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 22:59:33 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 22:59:33 on Nov 13,2025
# vlog -reportprogress 300 ../top/top.sv "+incdir+C:/uvm_1.2/uvm-1.2-master/src" "+incdir+../../rtl" "+incdir+../top" "+incdir+../wb_proc" "+incdir+../wb_mem" "+incdir+../mii" "+incdir+../phy" "+incdir+../sbd" "+incdir+../reg_model" 
# -- Compiling package top_sv_unit
# -- Importing package uvm_pkg
# ** Warning: ../sbd/mac_reg_model.sv(82): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# -- Compiling module eth_clockgen
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface mii_intf
# -- Compiling interface phy_intf
# -- Compiling interface wb_proc_intf
# -- Compiling interface wb_mem_intf
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 22:59:34 on Nov 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 22:59:35 on Nov 13,2025, Elapsed time: 0:00:30
# Errors: 0, Warnings: 29
# vsim -voptargs="+acc" work.top -l log.txt 
# Start time: 22:59:35 on Nov 13,2025
# Loading C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_18384\win64_gcc-4.5.0\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ../sbd/mac_reg_model.sv(82): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# Loading sv_std.std
# Loading work.uvm_pkg(fast)
# Loading work.top_sv_unit(fast)
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading work.top(fast)
# Loading work.wb_proc_intf(fast)
# Loading work.wb_mem_intf(fast)
# Loading work.phy_intf(fast)
# Loading work.mii_intf(fast)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Loading work.wb_proc_intf(fast)
# Loading work.wb_mem_intf(fast)
# Loading work.phy_intf(fast)
# Loading work.mii_intf(fast)
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_mem/memory.sv Line: 8
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_proc/wb_proc_mon.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_mem/wb_mem_mon.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../phy/phy_rx_mon.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../phy/phy_tx_mon.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 11
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 14
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 15
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 16
# ** Note: (vsim-7082) For C/C++ auto compile, choosing compiler C:\Users\HP\Downloads\questasim-gcc-4.5.0-mingw64vc12\gcc-4.5.0-mingw64vc12\bin\g++.exe set from the PATH environment variable.
# Compiling C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_18384\win64_gcc-4.5.0\exportwrapper.c
# Loading C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_18384\win64_gcc-4.5.0\vsim_auto_compile.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: HP  Hostname: SAISURYA  ProcessID: 10136
#           Attempting to use alternate WLF file "./wlft1wary4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1wary4
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test ethmac_fd_rx_test...
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               ethmac_fd_rx_test       -     @352 
#   env                      ethmac_env              -     @368 
#     mem_agent_i            wb_mem_agent            -     @392 
#       memory               memory                  -     @578 
#       mon                  wb_mem_mon              -     @587 
#         ap_port            uvm_analysis_port       -     @598 
#     mii_agent_i            mii_agent               -     @428 
#     phy_rx_agent_i         phy_rx_agent            -     @410 
#       drv                  phy_rx_drv              -     @610 
#         rsp_port           uvm_analysis_port       -     @629 
#         seq_item_port      uvm_seq_item_pull_port  -     @619 
#       mon                  phy_rx_mon              -     @776 
#         ap_port            uvm_analysis_port       -     @789 
#       sqr                  uvm_sequencer           -     @639 
#         rsp_export         uvm_analysis_export     -     @648 
#         seq_item_export    uvm_seq_item_pull_imp   -     @766 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     phy_tx_agent_i         phy_tx_agent            -     @401 
#       drv                  phy_tx_drv              -     @805 
#         rsp_port           uvm_analysis_port       -     @824 
#         seq_item_port      uvm_seq_item_pull_port  -     @814 
#       mon                  phy_tx_mon              -     @834 
#         ap_port            uvm_analysis_port       -     @847 
#     proc_agent_i           wb_proc_agent           -     @383 
#       cov                  wb_proc_cov             -     @1033
#         analysis_imp       uvm_analysis_imp        -     @1042
#       drv                  wb_proc_drv             -     @858 
#         rsp_port           uvm_analysis_port       -     @877 
#         seq_item_port      uvm_seq_item_pull_port  -     @867 
#       mon                  wb_proc_mon             -     @1024
#         ap_port            uvm_analysis_port       -     @1054
#       sqr                  uvm_sequencer           -     @887 
#         rsp_export         uvm_analysis_export     -     @896 
#         seq_item_export    uvm_seq_item_pull_imp   -     @1014
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     sbd                    mac_sbd                 -     @419 
#       imp_mem              uvm_analysis_imp_mem    -     @1079
#       imp_proc             uvm_analysis_imp_proc   -     @1069
#       imp_rx               uvm_analysis_imp_rx     -     @1099
#       imp_tx               uvm_analysis_imp_tx     -     @1089
# --------------------------------------------------------------
# 
# 5 5 phy_rx_drv: 501: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 541: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 581: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 621: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 661: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 701: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 741: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 781: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 821: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 861: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 901: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 941: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 981: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 1021: vif.mrxd_pad_i=5
# d phy_rx_drv: 1061: vif.mrxd_pad_i=5
# 3 phy_rx_drv: 1101: vif.mrxd_pad_i=d
# 4 phy_rx_drv: 1141: vif.mrxd_pad_i=3
# 7 phy_rx_drv: 1181: vif.mrxd_pad_i=4
# d phy_rx_drv: 1221: vif.mrxd_pad_i=7
# 8 phy_rx_drv: 1261: vif.mrxd_pad_i=d
# 3 phy_rx_drv: 1301: vif.mrxd_pad_i=8
# f phy_rx_drv: 1341: vif.mrxd_pad_i=3
# 6 phy_rx_drv: 1381: vif.mrxd_pad_i=f
# 3 phy_rx_drv: 1421: vif.mrxd_pad_i=6
# f phy_rx_drv: 1461: vif.mrxd_pad_i=3
# f phy_rx_drv: 1501: vif.mrxd_pad_i=f
# 4 phy_rx_drv: 1541: vif.mrxd_pad_i=f
# a phy_rx_drv: 1581: vif.mrxd_pad_i=4
# a phy_rx_drv: 1621: vif.mrxd_pad_i=a
# SBD: rx data=43d7386f
# 9 phy_rx_drv: 1661: vif.mrxd_pad_i=a
# c phy_rx_drv: 1701: vif.mrxd_pad_i=9
# 4 phy_rx_drv: 1741: vif.mrxd_pad_i=c
# 7 phy_rx_drv: 1781: vif.mrxd_pad_i=4
# 1 phy_rx_drv: 1821: vif.mrxd_pad_i=7
# e phy_rx_drv: 1861: vif.mrxd_pad_i=1
# 9 phy_rx_drv: 1901: vif.mrxd_pad_i=e
# 0 phy_rx_drv: 1941: vif.mrxd_pad_i=9
# SBD: rx data=f34faac9
# a phy_rx_drv: 1981: vif.mrxd_pad_i=0
# 7 phy_rx_drv: 2021: vif.mrxd_pad_i=a
# 8 phy_rx_drv: 2061: vif.mrxd_pad_i=7
# 2 phy_rx_drv: 2101: vif.mrxd_pad_i=8
# 5 phy_rx_drv: 2141: vif.mrxd_pad_i=2
# 2 phy_rx_drv: 2181: vif.mrxd_pad_i=5
# e phy_rx_drv: 2221: vif.mrxd_pad_i=2
# 6 phy_rx_drv: 2261: vif.mrxd_pad_i=e
# SBD: rx data=74e1097a
# e phy_rx_drv: 2301: vif.mrxd_pad_i=6
# 4 phy_rx_drv: 2341: vif.mrxd_pad_i=e
# 7 phy_rx_drv: 2381: vif.mrxd_pad_i=4
# 5 phy_rx_drv: 2421: vif.mrxd_pad_i=7
# a phy_rx_drv: 2461: vif.mrxd_pad_i=5
# b phy_rx_drv: 2501: vif.mrxd_pad_i=a
# 5 phy_rx_drv: 2541: vif.mrxd_pad_i=b
# 1 phy_rx_drv: 2581: vif.mrxd_pad_i=5
# SBD: rx data=28256e4e
# 9 phy_rx_drv: 2621: vif.mrxd_pad_i=1
# 4 phy_rx_drv: 2661: vif.mrxd_pad_i=9
# e phy_rx_drv: 2701: vif.mrxd_pad_i=4
# b phy_rx_drv: 2741: vif.mrxd_pad_i=e
# f phy_rx_drv: 2781: vif.mrxd_pad_i=b
# b phy_rx_drv: 2821: vif.mrxd_pad_i=f
# f phy_rx_drv: 2861: vif.mrxd_pad_i=b
# 0 phy_rx_drv: 2901: vif.mrxd_pad_i=f
# SBD: rx data=57ba1549
# f phy_rx_drv: 2941: vif.mrxd_pad_i=0
# 6 phy_rx_drv: 2981: vif.mrxd_pad_i=f
# e phy_rx_drv: 3021: vif.mrxd_pad_i=6
# c phy_rx_drv: 3061: vif.mrxd_pad_i=e
# 1 phy_rx_drv: 3101: vif.mrxd_pad_i=c
# b phy_rx_drv: 3141: vif.mrxd_pad_i=1
# 2 phy_rx_drv: 3181: vif.mrxd_pad_i=b
# b phy_rx_drv: 3221: vif.mrxd_pad_i=2
# SBD: rx data=bebf0f6f
# 0 phy_rx_drv: 3261: vif.mrxd_pad_i=b
# a phy_rx_drv: 3301: vif.mrxd_pad_i=0
# 0 phy_rx_drv: 3341: vif.mrxd_pad_i=a
# 4 phy_rx_drv: 3381: vif.mrxd_pad_i=0
# b phy_rx_drv: 3421: vif.mrxd_pad_i=4
# 2 phy_rx_drv: 3461: vif.mrxd_pad_i=b
# c phy_rx_drv: 3501: vif.mrxd_pad_i=2
# f phy_rx_drv: 3541: vif.mrxd_pad_i=c
# SBD: rx data=ceb1b2a0
# 1 phy_rx_drv: 3581: vif.mrxd_pad_i=f
# 6 phy_rx_drv: 3621: vif.mrxd_pad_i=1
# 6 phy_rx_drv: 3661: vif.mrxd_pad_i=6
# 9 phy_rx_drv: 3701: vif.mrxd_pad_i=6
# 3 phy_rx_drv: 3741: vif.mrxd_pad_i=9
# 7 phy_rx_drv: 3781: vif.mrxd_pad_i=3
# 9 phy_rx_drv: 3821: vif.mrxd_pad_i=7
# c phy_rx_drv: 3861: vif.mrxd_pad_i=9
# SBD: rx data=402bfc61
# 5 phy_rx_drv: 3901: vif.mrxd_pad_i=c
# b phy_rx_drv: 3941: vif.mrxd_pad_i=5
#  
# phy_rx_drv: 3981: vif.mrxd_pad_i=b
# ---------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                           
# ---------------------------------------------------------------------------------------------------
# req                            eth_frame     -     @1261                                           
#   preamble                     integral      56    'h55555555555555                                
#   sfd                          integral      8     'hd5                                            
#   payload                      da(integral)  32    -                                               
#     [0]                        integral      8     'h43                                            
#     [1]                        integral      8     'hd7                                            
#     [2]                        integral      8     'h38                                            
#     [3]                        integral      8     'h6f                                            
#     [4]                        integral      8     'hf3                                            
#     ...                        ...           ...   ...                                             
#     [27]                       integral      8     'ha0                                            
#     [28]                       integral      8     'h40                                            
#     [29]                       integral      8     'h2b                                            
#     [30]                       integral      8     'hfc                                            
#     [31]                       integral      8     'h61                                            
#   crc                          integral      32    'h9673c9b5                                      
#   len                          integral      32    'h20                                            
#   opcode                       integral      16    'he724                                          
#   pause_timer                  integral      16    'ha4a1                                          
#   type_len                     integral      16    'h14fa                                          
#   begin_time                   time          64    146                                             
#   depth                        int           32    'd2                                             
#   parent sequence (name)       string        12    phy_rx_frame                                    
#   parent sequence (full name)  string        48    uvm_test_top.env.phy_rx_agent_i.sqr.phy_rx_frame
#   sequencer                    string        35    uvm_test_top.env.phy_rx_agent_i.sqr             
# ---------------------------------------------------------------------------------------------------
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_objection.svh(1270) @ 6020: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../wb_proc/wb_proc_cov.sv(56) @ 6020: uvm_test_top.env.proc_agent_i.cov [COVERAGE] Coverage=21.429
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_report_server.svh(847) @ 6020: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [COVERAGE]     1
# [RNTST]     1
# [TEST_DONE]     1
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(517)
#    Time: 6020 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh line 517
do run.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt10".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt11".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt12".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt13".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt4".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt5".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt6".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt7".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt8".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt9".  Locker is HP@SAISURYA.
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 18 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:02:51 on Nov 13,2025
# vlog -reportprogress 300 -ccflags "-DQUESTA" C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_dpi.cc 
# ** Note: (vlog-7082) For C/C++ auto compile, choosing compiler C:\Users\HP\Downloads\questasim-gcc-4.5.0-mingw64vc12\gcc-4.5.0-mingw64vc12\bin\g++.exe set from the PATH environment variable.
# -- Compiling DPI/PLI C++ file C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_dpi.cc
# 
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_get_vlog_partsel(char*, t_vpi_vecval*, PLI_INT32)':
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c:172:1: warning: control reaches end of non-void function
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_set_vlog_partsel(char*, t_vpi_vecval*, PLI_INT32)':
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c:111:1: warning: control reaches end of non-void function
# 
# End time: 23:02:51 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:02:51 on Nov 13,2025
# vlog -reportprogress 300 "+incdir+C:/uvm_1.2/uvm-1.2-master/src" C:/uvm_1.2/uvm-1.2-master/src/uvm_pkg.sv 
# -- Compiling package uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 23:02:52 on Nov 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:02:52 on Nov 13,2025
# vlog -reportprogress 300 ../top/top.sv "+incdir+C:/uvm_1.2/uvm-1.2-master/src" "+incdir+../../rtl" "+incdir+../top" "+incdir+../wb_proc" "+incdir+../wb_mem" "+incdir+../mii" "+incdir+../phy" "+incdir+../sbd" "+incdir+../reg_model" 
# -- Compiling package top_sv_unit
# -- Importing package uvm_pkg
# ** Warning: ../sbd/mac_reg_model.sv(82): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# -- Compiling module eth_clockgen
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface mii_intf
# -- Compiling interface phy_intf
# -- Compiling interface wb_proc_intf
# -- Compiling interface wb_mem_intf
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:02:53 on Nov 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 23:02:53 on Nov 13,2025, Elapsed time: 0:03:18
# Errors: 0, Warnings: 29
# vsim -voptargs="+acc" work.top -l log.txt 
# Start time: 23:02:53 on Nov 13,2025
# Loading C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_28128\win64_gcc-4.5.0\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ../sbd/mac_reg_model.sv(82): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# Loading sv_std.std
# Loading work.uvm_pkg(fast)
# Loading work.top_sv_unit(fast)
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading work.top(fast)
# Loading work.wb_proc_intf(fast)
# Loading work.wb_mem_intf(fast)
# Loading work.phy_intf(fast)
# Loading work.mii_intf(fast)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Loading work.wb_proc_intf(fast)
# Loading work.wb_mem_intf(fast)
# Loading work.phy_intf(fast)
# Loading work.mii_intf(fast)
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_mem/memory.sv Line: 8
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_proc/wb_proc_mon.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_mem/wb_mem_mon.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../phy/phy_rx_mon.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../phy/phy_tx_mon.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 11
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 14
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 15
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 16
# ** Note: (vsim-7082) For C/C++ auto compile, choosing compiler C:\Users\HP\Downloads\questasim-gcc-4.5.0-mingw64vc12\gcc-4.5.0-mingw64vc12\bin\g++.exe set from the PATH environment variable.
# Compiling C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_28128\win64_gcc-4.5.0\exportwrapper.c
# Loading C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_28128\win64_gcc-4.5.0\vsim_auto_compile.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: HP  Hostname: SAISURYA  ProcessID: 10136
#           Attempting to use alternate WLF file "./wlftdv5139".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdv5139
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test ethmac_fd_rx_test...
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               ethmac_fd_rx_test       -     @352 
#   env                      ethmac_env              -     @368 
#     mem_agent_i            wb_mem_agent            -     @392 
#       memory               memory                  -     @578 
#       mon                  wb_mem_mon              -     @587 
#         ap_port            uvm_analysis_port       -     @598 
#     mii_agent_i            mii_agent               -     @428 
#     phy_rx_agent_i         phy_rx_agent            -     @410 
#       drv                  phy_rx_drv              -     @610 
#         rsp_port           uvm_analysis_port       -     @629 
#         seq_item_port      uvm_seq_item_pull_port  -     @619 
#       mon                  phy_rx_mon              -     @776 
#         ap_port            uvm_analysis_port       -     @789 
#       sqr                  uvm_sequencer           -     @639 
#         rsp_export         uvm_analysis_export     -     @648 
#         seq_item_export    uvm_seq_item_pull_imp   -     @766 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     phy_tx_agent_i         phy_tx_agent            -     @401 
#       drv                  phy_tx_drv              -     @805 
#         rsp_port           uvm_analysis_port       -     @824 
#         seq_item_port      uvm_seq_item_pull_port  -     @814 
#       mon                  phy_tx_mon              -     @834 
#         ap_port            uvm_analysis_port       -     @847 
#     proc_agent_i           wb_proc_agent           -     @383 
#       cov                  wb_proc_cov             -     @1033
#         analysis_imp       uvm_analysis_imp        -     @1042
#       drv                  wb_proc_drv             -     @858 
#         rsp_port           uvm_analysis_port       -     @877 
#         seq_item_port      uvm_seq_item_pull_port  -     @867 
#       mon                  wb_proc_mon             -     @1024
#         ap_port            uvm_analysis_port       -     @1054
#       sqr                  uvm_sequencer           -     @887 
#         rsp_export         uvm_analysis_export     -     @896 
#         seq_item_export    uvm_seq_item_pull_imp   -     @1014
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     sbd                    mac_sbd                 -     @419 
#       imp_mem              uvm_analysis_imp_mem    -     @1079
#       imp_proc             uvm_analysis_imp_proc   -     @1069
#       imp_rx               uvm_analysis_imp_rx     -     @1099
#       imp_tx               uvm_analysis_imp_tx     -     @1089
# --------------------------------------------------------------
# 
# sbd: rx_frame is null
# 5 5 phy_rx_drv: 501: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 541: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 581: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 621: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 661: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 701: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 741: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 781: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 821: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 861: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 901: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 941: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 981: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 1021: vif.mrxd_pad_i=5
# d phy_rx_drv: 1061: vif.mrxd_pad_i=5
# 3 phy_rx_drv: 1101: vif.mrxd_pad_i=d
# 4 phy_rx_drv: 1141: vif.mrxd_pad_i=3
# 7 phy_rx_drv: 1181: vif.mrxd_pad_i=4
# d phy_rx_drv: 1221: vif.mrxd_pad_i=7
# 8 phy_rx_drv: 1261: vif.mrxd_pad_i=d
# 3 phy_rx_drv: 1301: vif.mrxd_pad_i=8
# f phy_rx_drv: 1341: vif.mrxd_pad_i=3
# 6 phy_rx_drv: 1381: vif.mrxd_pad_i=f
# 3 phy_rx_drv: 1421: vif.mrxd_pad_i=6
# f phy_rx_drv: 1461: vif.mrxd_pad_i=3
# f phy_rx_drv: 1501: vif.mrxd_pad_i=f
# 4 phy_rx_drv: 1541: vif.mrxd_pad_i=f
# a phy_rx_drv: 1581: vif.mrxd_pad_i=4
# a phy_rx_drv: 1621: vif.mrxd_pad_i=a
# SBD: rx data=43d7386f
# 9 phy_rx_drv: 1661: vif.mrxd_pad_i=a
# c phy_rx_drv: 1701: vif.mrxd_pad_i=9
# 4 phy_rx_drv: 1741: vif.mrxd_pad_i=c
# 7 phy_rx_drv: 1781: vif.mrxd_pad_i=4
# 1 phy_rx_drv: 1821: vif.mrxd_pad_i=7
# e phy_rx_drv: 1861: vif.mrxd_pad_i=1
# 9 phy_rx_drv: 1901: vif.mrxd_pad_i=e
# 0 phy_rx_drv: 1941: vif.mrxd_pad_i=9
# SBD: rx data=f34faac9
# a phy_rx_drv: 1981: vif.mrxd_pad_i=0
# 7 phy_rx_drv: 2021: vif.mrxd_pad_i=a
# 8 phy_rx_drv: 2061: vif.mrxd_pad_i=7
# 2 phy_rx_drv: 2101: vif.mrxd_pad_i=8
# 5 phy_rx_drv: 2141: vif.mrxd_pad_i=2
# 2 phy_rx_drv: 2181: vif.mrxd_pad_i=5
# e phy_rx_drv: 2221: vif.mrxd_pad_i=2
# 6 phy_rx_drv: 2261: vif.mrxd_pad_i=e
# SBD: rx data=74e1097a
# e phy_rx_drv: 2301: vif.mrxd_pad_i=6
# 4 phy_rx_drv: 2341: vif.mrxd_pad_i=e
# 7 phy_rx_drv: 2381: vif.mrxd_pad_i=4
# 5 phy_rx_drv: 2421: vif.mrxd_pad_i=7
# a phy_rx_drv: 2461: vif.mrxd_pad_i=5
# b phy_rx_drv: 2501: vif.mrxd_pad_i=a
# 5 phy_rx_drv: 2541: vif.mrxd_pad_i=b
# 1 phy_rx_drv: 2581: vif.mrxd_pad_i=5
# SBD: rx data=28256e4e
# 9 phy_rx_drv: 2621: vif.mrxd_pad_i=1
# 4 phy_rx_drv: 2661: vif.mrxd_pad_i=9
# e phy_rx_drv: 2701: vif.mrxd_pad_i=4
# b phy_rx_drv: 2741: vif.mrxd_pad_i=e
# f phy_rx_drv: 2781: vif.mrxd_pad_i=b
# b phy_rx_drv: 2821: vif.mrxd_pad_i=f
# f phy_rx_drv: 2861: vif.mrxd_pad_i=b
# 0 phy_rx_drv: 2901: vif.mrxd_pad_i=f
# SBD: rx data=57ba1549
# f phy_rx_drv: 2941: vif.mrxd_pad_i=0
# 6 phy_rx_drv: 2981: vif.mrxd_pad_i=f
# e phy_rx_drv: 3021: vif.mrxd_pad_i=6
# c phy_rx_drv: 3061: vif.mrxd_pad_i=e
# 1 phy_rx_drv: 3101: vif.mrxd_pad_i=c
# b phy_rx_drv: 3141: vif.mrxd_pad_i=1
# 2 phy_rx_drv: 3181: vif.mrxd_pad_i=b
# b phy_rx_drv: 3221: vif.mrxd_pad_i=2
# SBD: rx data=bebf0f6f
# 0 phy_rx_drv: 3261: vif.mrxd_pad_i=b
# a phy_rx_drv: 3301: vif.mrxd_pad_i=0
# 0 phy_rx_drv: 3341: vif.mrxd_pad_i=a
# 4 phy_rx_drv: 3381: vif.mrxd_pad_i=0
# b phy_rx_drv: 3421: vif.mrxd_pad_i=4
# 2 phy_rx_drv: 3461: vif.mrxd_pad_i=b
# c phy_rx_drv: 3501: vif.mrxd_pad_i=2
# f phy_rx_drv: 3541: vif.mrxd_pad_i=c
# SBD: rx data=ceb1b2a0
# 1 phy_rx_drv: 3581: vif.mrxd_pad_i=f
# 6 phy_rx_drv: 3621: vif.mrxd_pad_i=1
# 6 phy_rx_drv: 3661: vif.mrxd_pad_i=6
# 9 phy_rx_drv: 3701: vif.mrxd_pad_i=6
# 3 phy_rx_drv: 3741: vif.mrxd_pad_i=9
# 7 phy_rx_drv: 3781: vif.mrxd_pad_i=3
# 9 phy_rx_drv: 3821: vif.mrxd_pad_i=7
# c phy_rx_drv: 3861: vif.mrxd_pad_i=9
# SBD: rx data=402bfc61
# 5 phy_rx_drv: 3901: vif.mrxd_pad_i=c
# b phy_rx_drv: 3941: vif.mrxd_pad_i=5
#  
# phy_rx_drv: 3981: vif.mrxd_pad_i=b
# ---------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                           
# ---------------------------------------------------------------------------------------------------
# req                            eth_frame     -     @1261                                           
#   preamble                     integral      56    'h55555555555555                                
#   sfd                          integral      8     'hd5                                            
#   payload                      da(integral)  32    -                                               
#     [0]                        integral      8     'h43                                            
#     [1]                        integral      8     'hd7                                            
#     [2]                        integral      8     'h38                                            
#     [3]                        integral      8     'h6f                                            
#     [4]                        integral      8     'hf3                                            
#     ...                        ...           ...   ...                                             
#     [27]                       integral      8     'ha0                                            
#     [28]                       integral      8     'h40                                            
#     [29]                       integral      8     'h2b                                            
#     [30]                       integral      8     'hfc                                            
#     [31]                       integral      8     'h61                                            
#   crc                          integral      32    'h9673c9b5                                      
#   len                          integral      32    'h20                                            
#   opcode                       integral      16    'he724                                          
#   pause_timer                  integral      16    'ha4a1                                          
#   type_len                     integral      16    'h14fa                                          
#   begin_time                   time          64    146                                             
#   depth                        int           32    'd2                                             
#   parent sequence (name)       string        12    phy_rx_frame                                    
#   parent sequence (full name)  string        48    uvm_test_top.env.phy_rx_agent_i.sqr.phy_rx_frame
#   sequencer                    string        35    uvm_test_top.env.phy_rx_agent_i.sqr             
# ---------------------------------------------------------------------------------------------------
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_objection.svh(1270) @ 6020: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../wb_proc/wb_proc_cov.sv(56) @ 6020: uvm_test_top.env.proc_agent_i.cov [COVERAGE] Coverage=21.429
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_report_server.svh(847) @ 6020: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [COVERAGE]     1
# [RNTST]     1
# [TEST_DONE]     1
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(517)
#    Time: 6020 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh line 517
do run.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt10".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt11".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt12".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt13".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt4".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt5".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt6".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt7".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt8".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt9".  Locker is HP@SAISURYA.
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 18 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:03:36 on Nov 13,2025
# vlog -reportprogress 300 -ccflags "-DQUESTA" C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_dpi.cc 
# ** Note: (vlog-7082) For C/C++ auto compile, choosing compiler C:\Users\HP\Downloads\questasim-gcc-4.5.0-mingw64vc12\gcc-4.5.0-mingw64vc12\bin\g++.exe set from the PATH environment variable.
# -- Compiling DPI/PLI C++ file C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_dpi.cc
# 
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_get_vlog_partsel(char*, t_vpi_vecval*, PLI_INT32)':
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c:172:1: warning: control reaches end of non-void function
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_set_vlog_partsel(char*, t_vpi_vecval*, PLI_INT32)':
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c:111:1: warning: control reaches end of non-void function
# 
# End time: 23:03:36 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:03:36 on Nov 13,2025
# vlog -reportprogress 300 "+incdir+C:/uvm_1.2/uvm-1.2-master/src" C:/uvm_1.2/uvm-1.2-master/src/uvm_pkg.sv 
# -- Compiling package uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 23:03:36 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:03:36 on Nov 13,2025
# vlog -reportprogress 300 ../top/top.sv "+incdir+C:/uvm_1.2/uvm-1.2-master/src" "+incdir+../../rtl" "+incdir+../top" "+incdir+../wb_proc" "+incdir+../wb_mem" "+incdir+../mii" "+incdir+../phy" "+incdir+../sbd" "+incdir+../reg_model" 
# -- Compiling package top_sv_unit
# -- Importing package uvm_pkg
# ** Warning: ../sbd/mac_reg_model.sv(82): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# -- Compiling module eth_clockgen
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface mii_intf
# -- Compiling interface phy_intf
# -- Compiling interface wb_proc_intf
# -- Compiling interface wb_mem_intf
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:03:37 on Nov 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 23:03:38 on Nov 13,2025, Elapsed time: 0:00:45
# Errors: 0, Warnings: 29
# vsim -voptargs="+acc" work.top -l log.txt 
# Start time: 23:03:38 on Nov 13,2025
# Loading C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_18264\win64_gcc-4.5.0\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ../sbd/mac_reg_model.sv(82): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# Loading sv_std.std
# Loading work.uvm_pkg(fast)
# Loading work.top_sv_unit(fast)
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading work.top(fast)
# Loading work.wb_proc_intf(fast)
# Loading work.wb_mem_intf(fast)
# Loading work.phy_intf(fast)
# Loading work.mii_intf(fast)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Loading work.wb_proc_intf(fast)
# Loading work.wb_mem_intf(fast)
# Loading work.phy_intf(fast)
# Loading work.mii_intf(fast)
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_mem/memory.sv Line: 8
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_proc/wb_proc_mon.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_mem/wb_mem_mon.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../phy/phy_rx_mon.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../phy/phy_tx_mon.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 11
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 14
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 15
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 16
# ** Note: (vsim-7082) For C/C++ auto compile, choosing compiler C:\Users\HP\Downloads\questasim-gcc-4.5.0-mingw64vc12\gcc-4.5.0-mingw64vc12\bin\g++.exe set from the PATH environment variable.
# Compiling C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_18264\win64_gcc-4.5.0\exportwrapper.c
# Loading C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_18264\win64_gcc-4.5.0\vsim_auto_compile.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: HP  Hostname: SAISURYA  ProcessID: 10136
#           Attempting to use alternate WLF file "./wlft4jxj47".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4jxj47
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test ethmac_fd_rx_test...
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               ethmac_fd_rx_test       -     @352 
#   env                      ethmac_env              -     @368 
#     mem_agent_i            wb_mem_agent            -     @392 
#       memory               memory                  -     @578 
#       mon                  wb_mem_mon              -     @587 
#         ap_port            uvm_analysis_port       -     @598 
#     mii_agent_i            mii_agent               -     @428 
#     phy_rx_agent_i         phy_rx_agent            -     @410 
#       drv                  phy_rx_drv              -     @610 
#         rsp_port           uvm_analysis_port       -     @629 
#         seq_item_port      uvm_seq_item_pull_port  -     @619 
#       mon                  phy_rx_mon              -     @776 
#         ap_port            uvm_analysis_port       -     @789 
#       sqr                  uvm_sequencer           -     @639 
#         rsp_export         uvm_analysis_export     -     @648 
#         seq_item_export    uvm_seq_item_pull_imp   -     @766 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     phy_tx_agent_i         phy_tx_agent            -     @401 
#       drv                  phy_tx_drv              -     @805 
#         rsp_port           uvm_analysis_port       -     @824 
#         seq_item_port      uvm_seq_item_pull_port  -     @814 
#       mon                  phy_tx_mon              -     @834 
#         ap_port            uvm_analysis_port       -     @847 
#     proc_agent_i           wb_proc_agent           -     @383 
#       cov                  wb_proc_cov             -     @1033
#         analysis_imp       uvm_analysis_imp        -     @1042
#       drv                  wb_proc_drv             -     @858 
#         rsp_port           uvm_analysis_port       -     @877 
#         seq_item_port      uvm_seq_item_pull_port  -     @867 
#       mon                  wb_proc_mon             -     @1024
#         ap_port            uvm_analysis_port       -     @1054
#       sqr                  uvm_sequencer           -     @887 
#         rsp_export         uvm_analysis_export     -     @896 
#         seq_item_export    uvm_seq_item_pull_imp   -     @1014
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     sbd                    mac_sbd                 -     @419 
#       imp_mem              uvm_analysis_imp_mem    -     @1079
#       imp_proc             uvm_analysis_imp_proc   -     @1069
#       imp_rx               uvm_analysis_imp_rx     -     @1099
#       imp_tx               uvm_analysis_imp_tx     -     @1089
# --------------------------------------------------------------
# 
# sbd: 0, rx_frame is null
# 5 5 phy_rx_drv: 501: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 541: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 581: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 621: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 661: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 701: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 741: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 781: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 821: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 861: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 901: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 941: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 981: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 1021: vif.mrxd_pad_i=5
# d phy_rx_drv: 1061: vif.mrxd_pad_i=5
# 3 phy_rx_drv: 1101: vif.mrxd_pad_i=d
# 4 phy_rx_drv: 1141: vif.mrxd_pad_i=3
# 7 phy_rx_drv: 1181: vif.mrxd_pad_i=4
# d phy_rx_drv: 1221: vif.mrxd_pad_i=7
# 8 phy_rx_drv: 1261: vif.mrxd_pad_i=d
# 3 phy_rx_drv: 1301: vif.mrxd_pad_i=8
# f phy_rx_drv: 1341: vif.mrxd_pad_i=3
# 6 phy_rx_drv: 1381: vif.mrxd_pad_i=f
# 3 phy_rx_drv: 1421: vif.mrxd_pad_i=6
# f phy_rx_drv: 1461: vif.mrxd_pad_i=3
# f phy_rx_drv: 1501: vif.mrxd_pad_i=f
# 4 phy_rx_drv: 1541: vif.mrxd_pad_i=f
# a phy_rx_drv: 1581: vif.mrxd_pad_i=4
# a phy_rx_drv: 1621: vif.mrxd_pad_i=a
# SBD: rx data=43d7386f
# 9 phy_rx_drv: 1661: vif.mrxd_pad_i=a
# c phy_rx_drv: 1701: vif.mrxd_pad_i=9
# 4 phy_rx_drv: 1741: vif.mrxd_pad_i=c
# 7 phy_rx_drv: 1781: vif.mrxd_pad_i=4
# 1 phy_rx_drv: 1821: vif.mrxd_pad_i=7
# e phy_rx_drv: 1861: vif.mrxd_pad_i=1
# 9 phy_rx_drv: 1901: vif.mrxd_pad_i=e
# 0 phy_rx_drv: 1941: vif.mrxd_pad_i=9
# SBD: rx data=f34faac9
# a phy_rx_drv: 1981: vif.mrxd_pad_i=0
# 7 phy_rx_drv: 2021: vif.mrxd_pad_i=a
# 8 phy_rx_drv: 2061: vif.mrxd_pad_i=7
# 2 phy_rx_drv: 2101: vif.mrxd_pad_i=8
# 5 phy_rx_drv: 2141: vif.mrxd_pad_i=2
# 2 phy_rx_drv: 2181: vif.mrxd_pad_i=5
# e phy_rx_drv: 2221: vif.mrxd_pad_i=2
# 6 phy_rx_drv: 2261: vif.mrxd_pad_i=e
# SBD: rx data=74e1097a
# e phy_rx_drv: 2301: vif.mrxd_pad_i=6
# 4 phy_rx_drv: 2341: vif.mrxd_pad_i=e
# 7 phy_rx_drv: 2381: vif.mrxd_pad_i=4
# 5 phy_rx_drv: 2421: vif.mrxd_pad_i=7
# a phy_rx_drv: 2461: vif.mrxd_pad_i=5
# b phy_rx_drv: 2501: vif.mrxd_pad_i=a
# 5 phy_rx_drv: 2541: vif.mrxd_pad_i=b
# 1 phy_rx_drv: 2581: vif.mrxd_pad_i=5
# SBD: rx data=28256e4e
# 9 phy_rx_drv: 2621: vif.mrxd_pad_i=1
# 4 phy_rx_drv: 2661: vif.mrxd_pad_i=9
# e phy_rx_drv: 2701: vif.mrxd_pad_i=4
# b phy_rx_drv: 2741: vif.mrxd_pad_i=e
# f phy_rx_drv: 2781: vif.mrxd_pad_i=b
# b phy_rx_drv: 2821: vif.mrxd_pad_i=f
# f phy_rx_drv: 2861: vif.mrxd_pad_i=b
# 0 phy_rx_drv: 2901: vif.mrxd_pad_i=f
# SBD: rx data=57ba1549
# f phy_rx_drv: 2941: vif.mrxd_pad_i=0
# 6 phy_rx_drv: 2981: vif.mrxd_pad_i=f
# e phy_rx_drv: 3021: vif.mrxd_pad_i=6
# c phy_rx_drv: 3061: vif.mrxd_pad_i=e
# 1 phy_rx_drv: 3101: vif.mrxd_pad_i=c
# b phy_rx_drv: 3141: vif.mrxd_pad_i=1
# 2 phy_rx_drv: 3181: vif.mrxd_pad_i=b
# b phy_rx_drv: 3221: vif.mrxd_pad_i=2
# SBD: rx data=bebf0f6f
# 0 phy_rx_drv: 3261: vif.mrxd_pad_i=b
# a phy_rx_drv: 3301: vif.mrxd_pad_i=0
# 0 phy_rx_drv: 3341: vif.mrxd_pad_i=a
# 4 phy_rx_drv: 3381: vif.mrxd_pad_i=0
# b phy_rx_drv: 3421: vif.mrxd_pad_i=4
# 2 phy_rx_drv: 3461: vif.mrxd_pad_i=b
# c phy_rx_drv: 3501: vif.mrxd_pad_i=2
# f phy_rx_drv: 3541: vif.mrxd_pad_i=c
# SBD: rx data=ceb1b2a0
# 1 phy_rx_drv: 3581: vif.mrxd_pad_i=f
# 6 phy_rx_drv: 3621: vif.mrxd_pad_i=1
# 6 phy_rx_drv: 3661: vif.mrxd_pad_i=6
# 9 phy_rx_drv: 3701: vif.mrxd_pad_i=6
# 3 phy_rx_drv: 3741: vif.mrxd_pad_i=9
# 7 phy_rx_drv: 3781: vif.mrxd_pad_i=3
# 9 phy_rx_drv: 3821: vif.mrxd_pad_i=7
# c phy_rx_drv: 3861: vif.mrxd_pad_i=9
# SBD: rx data=402bfc61
# 5 phy_rx_drv: 3901: vif.mrxd_pad_i=c
# b phy_rx_drv: 3941: vif.mrxd_pad_i=5
#  
# phy_rx_drv: 3981: vif.mrxd_pad_i=b
# ---------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                           
# ---------------------------------------------------------------------------------------------------
# req                            eth_frame     -     @1261                                           
#   preamble                     integral      56    'h55555555555555                                
#   sfd                          integral      8     'hd5                                            
#   payload                      da(integral)  32    -                                               
#     [0]                        integral      8     'h43                                            
#     [1]                        integral      8     'hd7                                            
#     [2]                        integral      8     'h38                                            
#     [3]                        integral      8     'h6f                                            
#     [4]                        integral      8     'hf3                                            
#     ...                        ...           ...   ...                                             
#     [27]                       integral      8     'ha0                                            
#     [28]                       integral      8     'h40                                            
#     [29]                       integral      8     'h2b                                            
#     [30]                       integral      8     'hfc                                            
#     [31]                       integral      8     'h61                                            
#   crc                          integral      32    'h9673c9b5                                      
#   len                          integral      32    'h20                                            
#   opcode                       integral      16    'he724                                          
#   pause_timer                  integral      16    'ha4a1                                          
#   type_len                     integral      16    'h14fa                                          
#   begin_time                   time          64    146                                             
#   depth                        int           32    'd2                                             
#   parent sequence (name)       string        12    phy_rx_frame                                    
#   parent sequence (full name)  string        48    uvm_test_top.env.phy_rx_agent_i.sqr.phy_rx_frame
#   sequencer                    string        35    uvm_test_top.env.phy_rx_agent_i.sqr             
# ---------------------------------------------------------------------------------------------------
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_objection.svh(1270) @ 6020: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../wb_proc/wb_proc_cov.sv(56) @ 6020: uvm_test_top.env.proc_agent_i.cov [COVERAGE] Coverage=21.429
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_report_server.svh(847) @ 6020: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [COVERAGE]     1
# [RNTST]     1
# [TEST_DONE]     1
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(517)
#    Time: 6020 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh line 517
do run.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt10".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt11".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt12".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt13".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt4".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt5".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt6".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt7".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt8".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt9".  Locker is HP@SAISURYA.
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 18 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:04:21 on Nov 13,2025
# vlog -reportprogress 300 -ccflags "-DQUESTA" C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_dpi.cc 
# ** Note: (vlog-7082) For C/C++ auto compile, choosing compiler C:\Users\HP\Downloads\questasim-gcc-4.5.0-mingw64vc12\gcc-4.5.0-mingw64vc12\bin\g++.exe set from the PATH environment variable.
# -- Compiling DPI/PLI C++ file C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_dpi.cc
# 
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_get_vlog_partsel(char*, t_vpi_vecval*, PLI_INT32)':
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c:172:1: warning: control reaches end of non-void function
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_set_vlog_partsel(char*, t_vpi_vecval*, PLI_INT32)':
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c:111:1: warning: control reaches end of non-void function
# 
# End time: 23:04:21 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:04:21 on Nov 13,2025
# vlog -reportprogress 300 "+incdir+C:/uvm_1.2/uvm-1.2-master/src" C:/uvm_1.2/uvm-1.2-master/src/uvm_pkg.sv 
# -- Compiling package uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 23:04:22 on Nov 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:04:22 on Nov 13,2025
# vlog -reportprogress 300 ../top/top.sv "+incdir+C:/uvm_1.2/uvm-1.2-master/src" "+incdir+../../rtl" "+incdir+../top" "+incdir+../wb_proc" "+incdir+../wb_mem" "+incdir+../mii" "+incdir+../phy" "+incdir+../sbd" "+incdir+../reg_model" 
# -- Compiling package top_sv_unit
# -- Importing package uvm_pkg
# ** Warning: ../sbd/mac_reg_model.sv(82): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# -- Compiling module eth_clockgen
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface mii_intf
# -- Compiling interface phy_intf
# -- Compiling interface wb_proc_intf
# -- Compiling interface wb_mem_intf
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:04:23 on Nov 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 23:04:23 on Nov 13,2025, Elapsed time: 0:00:45
# Errors: 0, Warnings: 29
# vsim -voptargs="+acc" work.top -l log.txt 
# Start time: 23:04:23 on Nov 13,2025
# Loading C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_14344\win64_gcc-4.5.0\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ../sbd/mac_reg_model.sv(82): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# Loading sv_std.std
# Loading work.uvm_pkg(fast)
# Loading work.top_sv_unit(fast)
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading work.top(fast)
# Loading work.wb_proc_intf(fast)
# Loading work.wb_mem_intf(fast)
# Loading work.phy_intf(fast)
# Loading work.mii_intf(fast)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Loading work.wb_proc_intf(fast)
# Loading work.wb_mem_intf(fast)
# Loading work.phy_intf(fast)
# Loading work.mii_intf(fast)
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_mem/memory.sv Line: 8
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_proc/wb_proc_mon.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_mem/wb_mem_mon.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../phy/phy_rx_mon.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../phy/phy_tx_mon.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 11
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 14
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 15
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 16
# ** Note: (vsim-7082) For C/C++ auto compile, choosing compiler C:\Users\HP\Downloads\questasim-gcc-4.5.0-mingw64vc12\gcc-4.5.0-mingw64vc12\bin\g++.exe set from the PATH environment variable.
# Compiling C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_14344\win64_gcc-4.5.0\exportwrapper.c
# Loading C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_14344\win64_gcc-4.5.0\vsim_auto_compile.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: HP  Hostname: SAISURYA  ProcessID: 10136
#           Attempting to use alternate WLF file "./wlftch41xf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftch41xf
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test ethmac_fd_rx_test...
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               ethmac_fd_rx_test       -     @352 
#   env                      ethmac_env              -     @368 
#     mem_agent_i            wb_mem_agent            -     @392 
#       memory               memory                  -     @578 
#       mon                  wb_mem_mon              -     @587 
#         ap_port            uvm_analysis_port       -     @598 
#     mii_agent_i            mii_agent               -     @428 
#     phy_rx_agent_i         phy_rx_agent            -     @410 
#       drv                  phy_rx_drv              -     @610 
#         rsp_port           uvm_analysis_port       -     @629 
#         seq_item_port      uvm_seq_item_pull_port  -     @619 
#       mon                  phy_rx_mon              -     @776 
#         ap_port            uvm_analysis_port       -     @789 
#       sqr                  uvm_sequencer           -     @639 
#         rsp_export         uvm_analysis_export     -     @648 
#         seq_item_export    uvm_seq_item_pull_imp   -     @766 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     phy_tx_agent_i         phy_tx_agent            -     @401 
#       drv                  phy_tx_drv              -     @805 
#         rsp_port           uvm_analysis_port       -     @824 
#         seq_item_port      uvm_seq_item_pull_port  -     @814 
#       mon                  phy_tx_mon              -     @834 
#         ap_port            uvm_analysis_port       -     @847 
#     proc_agent_i           wb_proc_agent           -     @383 
#       cov                  wb_proc_cov             -     @1033
#         analysis_imp       uvm_analysis_imp        -     @1042
#       drv                  wb_proc_drv             -     @858 
#         rsp_port           uvm_analysis_port       -     @877 
#         seq_item_port      uvm_seq_item_pull_port  -     @867 
#       mon                  wb_proc_mon             -     @1024
#         ap_port            uvm_analysis_port       -     @1054
#       sqr                  uvm_sequencer           -     @887 
#         rsp_export         uvm_analysis_export     -     @896 
#         seq_item_export    uvm_seq_item_pull_imp   -     @1014
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     sbd                    mac_sbd                 -     @419 
#       imp_mem              uvm_analysis_imp_mem    -     @1079
#       imp_proc             uvm_analysis_imp_proc   -     @1069
#       imp_rx               uvm_analysis_imp_rx     -     @1099
#       imp_tx               uvm_analysis_imp_tx     -     @1089
# --------------------------------------------------------------
# 
# sbd: 0, rx_frame is null
# 5 5 phy_rx_drv: 501: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 541: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 581: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 621: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 661: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 701: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 741: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 781: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 821: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 861: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 901: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 941: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 981: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 1021: vif.mrxd_pad_i=5
# d phy_rx_drv: 1061: vif.mrxd_pad_i=5
# 3 phy_rx_drv: 1101: vif.mrxd_pad_i=d
# 4 phy_rx_drv: 1141: vif.mrxd_pad_i=3
# 7 phy_rx_drv: 1181: vif.mrxd_pad_i=4
# d phy_rx_drv: 1221: vif.mrxd_pad_i=7
# 8 phy_rx_drv: 1261: vif.mrxd_pad_i=d
# 3 phy_rx_drv: 1301: vif.mrxd_pad_i=8
# f phy_rx_drv: 1341: vif.mrxd_pad_i=3
# 6 phy_rx_drv: 1381: vif.mrxd_pad_i=f
# 3 phy_rx_drv: 1421: vif.mrxd_pad_i=6
# f phy_rx_drv: 1461: vif.mrxd_pad_i=3
# f phy_rx_drv: 1501: vif.mrxd_pad_i=f
# 4 phy_rx_drv: 1541: vif.mrxd_pad_i=f
# a phy_rx_drv: 1581: vif.mrxd_pad_i=4
# a phy_rx_drv: 1621: vif.mrxd_pad_i=a
# SBD: rx data=43d7386f
# 9 phy_rx_drv: 1661: vif.mrxd_pad_i=a
# c phy_rx_drv: 1701: vif.mrxd_pad_i=9
# 4 phy_rx_drv: 1741: vif.mrxd_pad_i=c
# 7 phy_rx_drv: 1781: vif.mrxd_pad_i=4
# 1 phy_rx_drv: 1821: vif.mrxd_pad_i=7
# e phy_rx_drv: 1861: vif.mrxd_pad_i=1
# 9 phy_rx_drv: 1901: vif.mrxd_pad_i=e
# 0 phy_rx_drv: 1941: vif.mrxd_pad_i=9
# SBD: rx data=f34faac9
# a phy_rx_drv: 1981: vif.mrxd_pad_i=0
# 7 phy_rx_drv: 2021: vif.mrxd_pad_i=a
# 8 phy_rx_drv: 2061: vif.mrxd_pad_i=7
# 2 phy_rx_drv: 2101: vif.mrxd_pad_i=8
# 5 phy_rx_drv: 2141: vif.mrxd_pad_i=2
# 2 phy_rx_drv: 2181: vif.mrxd_pad_i=5
# e phy_rx_drv: 2221: vif.mrxd_pad_i=2
# 6 phy_rx_drv: 2261: vif.mrxd_pad_i=e
# SBD: rx data=74e1097a
# e phy_rx_drv: 2301: vif.mrxd_pad_i=6
# 4 phy_rx_drv: 2341: vif.mrxd_pad_i=e
# 7 phy_rx_drv: 2381: vif.mrxd_pad_i=4
# 5 phy_rx_drv: 2421: vif.mrxd_pad_i=7
# a phy_rx_drv: 2461: vif.mrxd_pad_i=5
# b phy_rx_drv: 2501: vif.mrxd_pad_i=a
# 5 phy_rx_drv: 2541: vif.mrxd_pad_i=b
# 1 phy_rx_drv: 2581: vif.mrxd_pad_i=5
# SBD: rx data=28256e4e
# 9 phy_rx_drv: 2621: vif.mrxd_pad_i=1
# 4 phy_rx_drv: 2661: vif.mrxd_pad_i=9
# e phy_rx_drv: 2701: vif.mrxd_pad_i=4
# b phy_rx_drv: 2741: vif.mrxd_pad_i=e
# f phy_rx_drv: 2781: vif.mrxd_pad_i=b
# b phy_rx_drv: 2821: vif.mrxd_pad_i=f
# f phy_rx_drv: 2861: vif.mrxd_pad_i=b
# 0 phy_rx_drv: 2901: vif.mrxd_pad_i=f
# SBD: rx data=57ba1549
# f phy_rx_drv: 2941: vif.mrxd_pad_i=0
# 6 phy_rx_drv: 2981: vif.mrxd_pad_i=f
# e phy_rx_drv: 3021: vif.mrxd_pad_i=6
# c phy_rx_drv: 3061: vif.mrxd_pad_i=e
# 1 phy_rx_drv: 3101: vif.mrxd_pad_i=c
# b phy_rx_drv: 3141: vif.mrxd_pad_i=1
# 2 phy_rx_drv: 3181: vif.mrxd_pad_i=b
# b phy_rx_drv: 3221: vif.mrxd_pad_i=2
# SBD: rx data=bebf0f6f
# 0 phy_rx_drv: 3261: vif.mrxd_pad_i=b
# a phy_rx_drv: 3301: vif.mrxd_pad_i=0
# 0 phy_rx_drv: 3341: vif.mrxd_pad_i=a
# 4 phy_rx_drv: 3381: vif.mrxd_pad_i=0
# b phy_rx_drv: 3421: vif.mrxd_pad_i=4
# 2 phy_rx_drv: 3461: vif.mrxd_pad_i=b
# c phy_rx_drv: 3501: vif.mrxd_pad_i=2
# f phy_rx_drv: 3541: vif.mrxd_pad_i=c
# SBD: rx data=ceb1b2a0
# 1 phy_rx_drv: 3581: vif.mrxd_pad_i=f
# 6 phy_rx_drv: 3621: vif.mrxd_pad_i=1
# 6 phy_rx_drv: 3661: vif.mrxd_pad_i=6
# 9 phy_rx_drv: 3701: vif.mrxd_pad_i=6
# 3 phy_rx_drv: 3741: vif.mrxd_pad_i=9
# 7 phy_rx_drv: 3781: vif.mrxd_pad_i=3
# 9 phy_rx_drv: 3821: vif.mrxd_pad_i=7
# c phy_rx_drv: 3861: vif.mrxd_pad_i=9
# SBD: rx data=402bfc61
# 5 phy_rx_drv: 3901: vif.mrxd_pad_i=c
# b phy_rx_drv: 3941: vif.mrxd_pad_i=5
#  
# phy_rx_drv: 3981: vif.mrxd_pad_i=b
# ---------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                           
# ---------------------------------------------------------------------------------------------------
# req                            eth_frame     -     @1261                                           
#   preamble                     integral      56    'h55555555555555                                
#   sfd                          integral      8     'hd5                                            
#   payload                      da(integral)  32    -                                               
#     [0]                        integral      8     'h43                                            
#     [1]                        integral      8     'hd7                                            
#     [2]                        integral      8     'h38                                            
#     [3]                        integral      8     'h6f                                            
#     [4]                        integral      8     'hf3                                            
#     ...                        ...           ...   ...                                             
#     [27]                       integral      8     'ha0                                            
#     [28]                       integral      8     'h40                                            
#     [29]                       integral      8     'h2b                                            
#     [30]                       integral      8     'hfc                                            
#     [31]                       integral      8     'h61                                            
#   crc                          integral      32    'h9673c9b5                                      
#   len                          integral      32    'h20                                            
#   opcode                       integral      16    'he724                                          
#   pause_timer                  integral      16    'ha4a1                                          
#   type_len                     integral      16    'h14fa                                          
#   begin_time                   time          64    146                                             
#   depth                        int           32    'd2                                             
#   parent sequence (name)       string        12    phy_rx_frame                                    
#   parent sequence (full name)  string        48    uvm_test_top.env.phy_rx_agent_i.sqr.phy_rx_frame
#   sequencer                    string        35    uvm_test_top.env.phy_rx_agent_i.sqr             
# ---------------------------------------------------------------------------------------------------
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_objection.svh(1270) @ 6020: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../wb_proc/wb_proc_cov.sv(56) @ 6020: uvm_test_top.env.proc_agent_i.cov [COVERAGE] Coverage=21.429
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_report_server.svh(847) @ 6020: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [COVERAGE]     1
# [RNTST]     1
# [TEST_DONE]     1
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(517)
#    Time: 6020 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh line 517
do run.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt10".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt11".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt12".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt13".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt4".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt5".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt6".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt7".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt8".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt9".  Locker is HP@SAISURYA.
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 18 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:06:30 on Nov 13,2025
# vlog -reportprogress 300 -ccflags "-DQUESTA" C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_dpi.cc 
# ** Note: (vlog-7082) For C/C++ auto compile, choosing compiler C:\Users\HP\Downloads\questasim-gcc-4.5.0-mingw64vc12\gcc-4.5.0-mingw64vc12\bin\g++.exe set from the PATH environment variable.
# -- Compiling DPI/PLI C++ file C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_dpi.cc
# 
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_get_vlog_partsel(char*, t_vpi_vecval*, PLI_INT32)':
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c:172:1: warning: control reaches end of non-void function
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_set_vlog_partsel(char*, t_vpi_vecval*, PLI_INT32)':
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c:111:1: warning: control reaches end of non-void function
# 
# End time: 23:06:31 on Nov 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:06:31 on Nov 13,2025
# vlog -reportprogress 300 "+incdir+C:/uvm_1.2/uvm-1.2-master/src" C:/uvm_1.2/uvm-1.2-master/src/uvm_pkg.sv 
# -- Compiling package uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 23:06:31 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:06:31 on Nov 13,2025
# vlog -reportprogress 300 ../top/top.sv "+incdir+C:/uvm_1.2/uvm-1.2-master/src" "+incdir+../../rtl" "+incdir+../top" "+incdir+../wb_proc" "+incdir+../wb_mem" "+incdir+../mii" "+incdir+../phy" "+incdir+../sbd" "+incdir+../reg_model" 
# -- Compiling package top_sv_unit
# -- Importing package uvm_pkg
# ** Warning: ../sbd/mac_reg_model.sv(82): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# -- Compiling module eth_clockgen
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface mii_intf
# -- Compiling interface phy_intf
# -- Compiling interface wb_proc_intf
# -- Compiling interface wb_mem_intf
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:06:32 on Nov 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 23:06:32 on Nov 13,2025, Elapsed time: 0:02:09
# Errors: 0, Warnings: 29
# vsim -voptargs="+acc" work.top -l log.txt 
# Start time: 23:06:32 on Nov 13,2025
# Loading C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_11064\win64_gcc-4.5.0\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ../sbd/mac_reg_model.sv(82): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# Loading sv_std.std
# Loading work.uvm_pkg(fast)
# Loading work.top_sv_unit(fast)
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading work.top(fast)
# Loading work.wb_proc_intf(fast)
# Loading work.wb_mem_intf(fast)
# Loading work.phy_intf(fast)
# Loading work.mii_intf(fast)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Loading work.wb_proc_intf(fast)
# Loading work.wb_mem_intf(fast)
# Loading work.phy_intf(fast)
# Loading work.mii_intf(fast)
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_mem/memory.sv Line: 8
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_proc/wb_proc_mon.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_mem/wb_mem_mon.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../phy/phy_rx_mon.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../phy/phy_tx_mon.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 11
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 14
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 15
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 16
# ** Note: (vsim-7082) For C/C++ auto compile, choosing compiler C:\Users\HP\Downloads\questasim-gcc-4.5.0-mingw64vc12\gcc-4.5.0-mingw64vc12\bin\g++.exe set from the PATH environment variable.
# Compiling C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_11064\win64_gcc-4.5.0\exportwrapper.c
# Loading C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_11064\win64_gcc-4.5.0\vsim_auto_compile.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: HP  Hostname: SAISURYA  ProcessID: 10136
#           Attempting to use alternate WLF file "./wlft3kgj1m".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3kgj1m
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test ethmac_fd_rx_test...
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               ethmac_fd_rx_test       -     @352 
#   env                      ethmac_env              -     @368 
#     mem_agent_i            wb_mem_agent            -     @392 
#       memory               memory                  -     @578 
#       mon                  wb_mem_mon              -     @587 
#         ap_port            uvm_analysis_port       -     @598 
#     mii_agent_i            mii_agent               -     @428 
#     phy_rx_agent_i         phy_rx_agent            -     @410 
#       drv                  phy_rx_drv              -     @610 
#         rsp_port           uvm_analysis_port       -     @629 
#         seq_item_port      uvm_seq_item_pull_port  -     @619 
#       mon                  phy_rx_mon              -     @776 
#         ap_port            uvm_analysis_port       -     @789 
#       sqr                  uvm_sequencer           -     @639 
#         rsp_export         uvm_analysis_export     -     @648 
#         seq_item_export    uvm_seq_item_pull_imp   -     @766 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     phy_tx_agent_i         phy_tx_agent            -     @401 
#       drv                  phy_tx_drv              -     @805 
#         rsp_port           uvm_analysis_port       -     @824 
#         seq_item_port      uvm_seq_item_pull_port  -     @814 
#       mon                  phy_tx_mon              -     @834 
#         ap_port            uvm_analysis_port       -     @847 
#     proc_agent_i           wb_proc_agent           -     @383 
#       cov                  wb_proc_cov             -     @1033
#         analysis_imp       uvm_analysis_imp        -     @1042
#       drv                  wb_proc_drv             -     @858 
#         rsp_port           uvm_analysis_port       -     @877 
#         seq_item_port      uvm_seq_item_pull_port  -     @867 
#       mon                  wb_proc_mon             -     @1024
#         ap_port            uvm_analysis_port       -     @1054
#       sqr                  uvm_sequencer           -     @887 
#         rsp_export         uvm_analysis_export     -     @896 
#         seq_item_export    uvm_seq_item_pull_imp   -     @1014
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     sbd                    mac_sbd                 -     @419 
#       imp_mem              uvm_analysis_imp_mem    -     @1079
#       imp_proc             uvm_analysis_imp_proc   -     @1069
#       imp_rx               uvm_analysis_imp_rx     -     @1099
#       imp_tx               uvm_analysis_imp_tx     -     @1089
# --------------------------------------------------------------
# 
# sbd: 0, rx_frame is null
# 5 5 phy_rx_drv: 183: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 187: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 191: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 195: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 199: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 203: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 207: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 211: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 215: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 219: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 223: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 227: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 231: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 235: vif.mrxd_pad_i=5
# d phy_rx_drv: 239: vif.mrxd_pad_i=5
# 3 phy_rx_drv: 243: vif.mrxd_pad_i=d
# 4 phy_rx_drv: 247: vif.mrxd_pad_i=3
# 7 phy_rx_drv: 251: vif.mrxd_pad_i=4
# d phy_rx_drv: 255: vif.mrxd_pad_i=7
# 8 phy_rx_drv: 259: vif.mrxd_pad_i=d
# 3 phy_rx_drv: 263: vif.mrxd_pad_i=8
# f phy_rx_drv: 267: vif.mrxd_pad_i=3
# 6 phy_rx_drv: 271: vif.mrxd_pad_i=f
# 3 phy_rx_drv: 275: vif.mrxd_pad_i=6
# f phy_rx_drv: 279: vif.mrxd_pad_i=3
# f phy_rx_drv: 283: vif.mrxd_pad_i=f
# 4 phy_rx_drv: 287: vif.mrxd_pad_i=f
# a phy_rx_drv: 291: vif.mrxd_pad_i=4
# a phy_rx_drv: 295: vif.mrxd_pad_i=a
# 9 phy_rx_drv: 299: vif.mrxd_pad_i=a
# c phy_rx_drv: 303: vif.mrxd_pad_i=9
# 4 phy_rx_drv: 307: vif.mrxd_pad_i=c
# 7 phy_rx_drv: 311: vif.mrxd_pad_i=4
# 1 phy_rx_drv: 315: vif.mrxd_pad_i=7
# e phy_rx_drv: 319: vif.mrxd_pad_i=1
# 9 phy_rx_drv: 323: vif.mrxd_pad_i=e
# 0 phy_rx_drv: 327: vif.mrxd_pad_i=9
# a phy_rx_drv: 331: vif.mrxd_pad_i=0
# 7 phy_rx_drv: 335: vif.mrxd_pad_i=a
# SBD: rx data=43d7386f
# 8 phy_rx_drv: 339: vif.mrxd_pad_i=7
# 2 phy_rx_drv: 343: vif.mrxd_pad_i=8
# 5 phy_rx_drv: 347: vif.mrxd_pad_i=2
# 2 phy_rx_drv: 351: vif.mrxd_pad_i=5
# e phy_rx_drv: 355: vif.mrxd_pad_i=2
# 6 phy_rx_drv: 359: vif.mrxd_pad_i=e
# e phy_rx_drv: 363: vif.mrxd_pad_i=6
# SBD: rx data=f34faac9
# 4 phy_rx_drv: 367: vif.mrxd_pad_i=e
# 7 phy_rx_drv: 371: vif.mrxd_pad_i=4
# 5 phy_rx_drv: 375: vif.mrxd_pad_i=7
# a phy_rx_drv: 379: vif.mrxd_pad_i=5
# b phy_rx_drv: 383: vif.mrxd_pad_i=a
# 5 phy_rx_drv: 387: vif.mrxd_pad_i=b
# 1 phy_rx_drv: 391: vif.mrxd_pad_i=5
# 9 phy_rx_drv: 395: vif.mrxd_pad_i=1
# SBD: rx data=74e1097a
# 4 phy_rx_drv: 399: vif.mrxd_pad_i=9
# e phy_rx_drv: 403: vif.mrxd_pad_i=4
# b phy_rx_drv: 407: vif.mrxd_pad_i=e
# f phy_rx_drv: 411: vif.mrxd_pad_i=b
# b phy_rx_drv: 415: vif.mrxd_pad_i=f
# f phy_rx_drv: 419: vif.mrxd_pad_i=b
# 0 phy_rx_drv: 423: vif.mrxd_pad_i=f
# f phy_rx_drv: 427: vif.mrxd_pad_i=0
# 6 phy_rx_drv: 431: vif.mrxd_pad_i=f
# e phy_rx_drv: 435: vif.mrxd_pad_i=6
# SBD: rx data=28256e4e
# c phy_rx_drv: 439: vif.mrxd_pad_i=e
# 1 phy_rx_drv: 443: vif.mrxd_pad_i=c
# b phy_rx_drv: 447: vif.mrxd_pad_i=1
# 2 phy_rx_drv: 451: vif.mrxd_pad_i=b
# b phy_rx_drv: 455: vif.mrxd_pad_i=2
# 0 phy_rx_drv: 459: vif.mrxd_pad_i=b
# a phy_rx_drv: 463: vif.mrxd_pad_i=0
# 0 phy_rx_drv: 467: vif.mrxd_pad_i=a
# 4 phy_rx_drv: 471: vif.mrxd_pad_i=0
# b phy_rx_drv: 475: vif.mrxd_pad_i=4
# 2 phy_rx_drv: 479: vif.mrxd_pad_i=b
# c phy_rx_drv: 483: vif.mrxd_pad_i=2
# f phy_rx_drv: 487: vif.mrxd_pad_i=c
# 1 phy_rx_drv: 491: vif.mrxd_pad_i=f
# 6 phy_rx_drv: 495: vif.mrxd_pad_i=1
# SBD: rx data=bebf0f6f
# 6 phy_rx_drv: 499: vif.mrxd_pad_i=6
# 9 phy_rx_drv: 503: vif.mrxd_pad_i=6
# 3 phy_rx_drv: 507: vif.mrxd_pad_i=9
# 7 phy_rx_drv: 511: vif.mrxd_pad_i=3
# 9 phy_rx_drv: 515: vif.mrxd_pad_i=7
# c phy_rx_drv: 519: vif.mrxd_pad_i=9
# 5 phy_rx_drv: 523: vif.mrxd_pad_i=c
# SBD: rx data=ceb1b2a0
# b phy_rx_drv: 527: vif.mrxd_pad_i=5
#  
# phy_rx_drv: 531: vif.mrxd_pad_i=b
# ---------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                           
# ---------------------------------------------------------------------------------------------------
# req                            eth_frame     -     @1261                                           
#   preamble                     integral      56    'h55555555555555                                
#   sfd                          integral      8     'hd5                                            
#   payload                      da(integral)  32    -                                               
#     [0]                        integral      8     'h43                                            
#     [1]                        integral      8     'hd7                                            
#     [2]                        integral      8     'h38                                            
#     [3]                        integral      8     'h6f                                            
#     [4]                        integral      8     'hf3                                            
#     ...                        ...           ...   ...                                             
#     [27]                       integral      8     'ha0                                            
#     [28]                       integral      8     'h40                                            
#     [29]                       integral      8     'h2b                                            
#     [30]                       integral      8     'hfc                                            
#     [31]                       integral      8     'h61                                            
#   crc                          integral      32    'h9673c9b5                                      
#   len                          integral      32    'h20                                            
#   opcode                       integral      16    'he724                                          
#   pause_timer                  integral      16    'ha4a1                                          
#   type_len                     integral      16    'h14fa                                          
#   begin_time                   time          64    146                                             
#   depth                        int           32    'd2                                             
#   parent sequence (name)       string        12    phy_rx_frame                                    
#   parent sequence (full name)  string        48    uvm_test_top.env.phy_rx_agent_i.sqr.phy_rx_frame
#   sequencer                    string        35    uvm_test_top.env.phy_rx_agent_i.sqr             
# ---------------------------------------------------------------------------------------------------
# ---------------------------------------------------
# Name           Type          Size  Value           
# ---------------------------------------------------
# frame          eth_frame     -     @1292           
#   preamble     integral      56    'h55555555555555
#   sfd          integral      8     'hd5            
#   payload      da(integral)  32    -               
#     [0]        integral      8     'h34            
#     [1]        integral      8     'h7d            
#     [2]        integral      8     'h83            
#     [3]        integral      8     'hf6            
#     [4]        integral      8     'h3f            
#     ...        ...           ...   ...             
#     [27]       integral      8     'ha             
#     [28]       integral      8     'h4             
#     [29]       integral      8     'hb2            
#     [30]       integral      8     'hcf            
#     [31]       integral      8     'h16            
#   crc          integral      32    'h9673c9b5      
#   len          integral      32    'h0             
#   opcode       integral      16    'h0             
#   pause_timer  integral      16    'h0             
#   type_len     integral      16    'h0             
# ---------------------------------------------------
# SBD: rx data=402bfc61
# SBD: rx data=9673c9b5
# memory_Rd=
# wr_memory
# 34 7d 83 f6 3f f4 aa 9c 47 1e 90 a7 82 52 e6 e4 eb fb f0 f6 ec 1b 2b a 4 b2 cf 16 69 37 9c 5b  
# rx_frame
# working
# sbd: 665, rx_frame is not null
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=34, frame data=34
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=7d, frame data=7d
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=83, frame data=83
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=f6, frame data=f6
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=3f, frame data=3f
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=f4, frame data=f4
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=aa, frame data=aa
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=9c, frame data=9c
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=47, frame data=47
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=1e, frame data=1e
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=90, frame data=90
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=a7, frame data=a7
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=82, frame data=82
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=52, frame data=52
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=e6, frame data=e6
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=e4, frame data=e4
# UVM_ERROR ../sbd/mac_sbd.sv(116) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=eb, frame data=75
# UVM_ERROR ../sbd/mac_sbd.sv(116) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=fb, frame data=ab
# UVM_ERROR ../sbd/mac_sbd.sv(116) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=f0, frame data=51
# UVM_ERROR ../sbd/mac_sbd.sv(116) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=f6, frame data=94
# UVM_ERROR ../sbd/mac_sbd.sv(116) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=ec, frame data=eb
# UVM_ERROR ../sbd/mac_sbd.sv(116) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=1b, frame data=fb
# UVM_ERROR ../sbd/mac_sbd.sv(116) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=2b, frame data=f0
# UVM_ERROR ../sbd/mac_sbd.sv(116) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=a, frame data=f6
# UVM_ERROR ../sbd/mac_sbd.sv(116) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=4, frame data=ec
# UVM_ERROR ../sbd/mac_sbd.sv(116) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=b2, frame data=1b
# UVM_ERROR ../sbd/mac_sbd.sv(116) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=cf, frame data=2b
# UVM_ERROR ../sbd/mac_sbd.sv(116) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=16, frame data=a
# UVM_ERROR ../sbd/mac_sbd.sv(116) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=69, frame data=4
# UVM_ERROR ../sbd/mac_sbd.sv(116) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=37, frame data=b2
# UVM_ERROR ../sbd/mac_sbd.sv(116) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=9c, frame data=cf
# UVM_ERROR ../sbd/mac_sbd.sv(116) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=5b, frame data=16
# sbd: 670, rx_frame is null
# UVM_ERROR ../wb_proc/wb_proc_seq_lib.sv(272) @ 686: uvm_test_top.env.proc_agent_i.sqr@@int_wait [INT_ERROR] interrupt_Data tx/rx error
# UVM_ERROR ../wb_proc/wb_proc_seq_lib.sv(273) @ 686: uvm_test_top.env.proc_agent_i.sqr@@int_wait [data] expected =1
# UVM_ERROR ../wb_proc/wb_proc_seq_lib.sv(274) @ 686: uvm_test_top.env.proc_agent_i.sqr@@int_wait [data] data=100
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_objection.svh(1270) @ 2534: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../wb_proc/wb_proc_cov.sv(56) @ 2534: uvm_test_top.env.proc_agent_i.cov [COVERAGE] Coverage=41.270
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_report_server.svh(847) @ 2534: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   21
# UVM_WARNING :    0
# UVM_ERROR :   19
# UVM_FATAL :    0
# ** Report counts by id
# [COVERAGE]     1
# [INT_ERROR]     1
# [RNTST]     1
# [SBD_CHECK]    32
# [TEST_DONE]     1
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# [data]     2
# 
# ** Note: $finish    : C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(517)
#    Time: 2534 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh line 517
do run.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt10".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt11".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt12".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt13".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt4".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt5".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt6".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt7".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt8".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt9".  Locker is HP@SAISURYA.
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 18 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:07:56 on Nov 13,2025
# vlog -reportprogress 300 -ccflags "-DQUESTA" C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_dpi.cc 
# ** Note: (vlog-7082) For C/C++ auto compile, choosing compiler C:\Users\HP\Downloads\questasim-gcc-4.5.0-mingw64vc12\gcc-4.5.0-mingw64vc12\bin\g++.exe set from the PATH environment variable.
# -- Compiling DPI/PLI C++ file C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_dpi.cc
# 
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_get_vlog_partsel(char*, t_vpi_vecval*, PLI_INT32)':
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c:172:1: warning: control reaches end of non-void function
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_set_vlog_partsel(char*, t_vpi_vecval*, PLI_INT32)':
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c:111:1: warning: control reaches end of non-void function
# 
# End time: 23:07:56 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:07:56 on Nov 13,2025
# vlog -reportprogress 300 "+incdir+C:/uvm_1.2/uvm-1.2-master/src" C:/uvm_1.2/uvm-1.2-master/src/uvm_pkg.sv 
# -- Compiling package uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 23:07:56 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:07:56 on Nov 13,2025
# vlog -reportprogress 300 ../top/top.sv "+incdir+C:/uvm_1.2/uvm-1.2-master/src" "+incdir+../../rtl" "+incdir+../top" "+incdir+../wb_proc" "+incdir+../wb_mem" "+incdir+../mii" "+incdir+../phy" "+incdir+../sbd" "+incdir+../reg_model" 
# -- Compiling package top_sv_unit
# -- Importing package uvm_pkg
# ** Warning: ../sbd/mac_reg_model.sv(82): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# -- Compiling module eth_clockgen
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface mii_intf
# -- Compiling interface phy_intf
# -- Compiling interface wb_proc_intf
# -- Compiling interface wb_mem_intf
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:07:57 on Nov 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 23:07:58 on Nov 13,2025, Elapsed time: 0:01:26
# Errors: 0, Warnings: 29
# vsim -voptargs="+acc" work.top -l log.txt 
# Start time: 23:07:58 on Nov 13,2025
# Loading C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_13260\win64_gcc-4.5.0\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ../sbd/mac_reg_model.sv(82): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# Loading sv_std.std
# Loading work.uvm_pkg(fast)
# Loading work.top_sv_unit(fast)
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading work.top(fast)
# Loading work.wb_proc_intf(fast)
# Loading work.wb_mem_intf(fast)
# Loading work.phy_intf(fast)
# Loading work.mii_intf(fast)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Loading work.wb_proc_intf(fast)
# Loading work.wb_mem_intf(fast)
# Loading work.phy_intf(fast)
# Loading work.mii_intf(fast)
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_mem/memory.sv Line: 8
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_proc/wb_proc_mon.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_mem/wb_mem_mon.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../phy/phy_rx_mon.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../phy/phy_tx_mon.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 11
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 14
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 15
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 16
# ** Note: (vsim-7082) For C/C++ auto compile, choosing compiler C:\Users\HP\Downloads\questasim-gcc-4.5.0-mingw64vc12\gcc-4.5.0-mingw64vc12\bin\g++.exe set from the PATH environment variable.
# Compiling C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_13260\win64_gcc-4.5.0\exportwrapper.c
# Loading C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_13260\win64_gcc-4.5.0\vsim_auto_compile.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: HP  Hostname: SAISURYA  ProcessID: 10136
#           Attempting to use alternate WLF file "./wlfta4iq51".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfta4iq51
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test ethmac_fd_rx_test...
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               ethmac_fd_rx_test       -     @352 
#   env                      ethmac_env              -     @368 
#     mem_agent_i            wb_mem_agent            -     @392 
#       memory               memory                  -     @578 
#       mon                  wb_mem_mon              -     @587 
#         ap_port            uvm_analysis_port       -     @598 
#     mii_agent_i            mii_agent               -     @428 
#     phy_rx_agent_i         phy_rx_agent            -     @410 
#       drv                  phy_rx_drv              -     @610 
#         rsp_port           uvm_analysis_port       -     @629 
#         seq_item_port      uvm_seq_item_pull_port  -     @619 
#       mon                  phy_rx_mon              -     @776 
#         ap_port            uvm_analysis_port       -     @789 
#       sqr                  uvm_sequencer           -     @639 
#         rsp_export         uvm_analysis_export     -     @648 
#         seq_item_export    uvm_seq_item_pull_imp   -     @766 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     phy_tx_agent_i         phy_tx_agent            -     @401 
#       drv                  phy_tx_drv              -     @805 
#         rsp_port           uvm_analysis_port       -     @824 
#         seq_item_port      uvm_seq_item_pull_port  -     @814 
#       mon                  phy_tx_mon              -     @834 
#         ap_port            uvm_analysis_port       -     @847 
#     proc_agent_i           wb_proc_agent           -     @383 
#       cov                  wb_proc_cov             -     @1033
#         analysis_imp       uvm_analysis_imp        -     @1042
#       drv                  wb_proc_drv             -     @858 
#         rsp_port           uvm_analysis_port       -     @877 
#         seq_item_port      uvm_seq_item_pull_port  -     @867 
#       mon                  wb_proc_mon             -     @1024
#         ap_port            uvm_analysis_port       -     @1054
#       sqr                  uvm_sequencer           -     @887 
#         rsp_export         uvm_analysis_export     -     @896 
#         seq_item_export    uvm_seq_item_pull_imp   -     @1014
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     sbd                    mac_sbd                 -     @419 
#       imp_mem              uvm_analysis_imp_mem    -     @1079
#       imp_proc             uvm_analysis_imp_proc   -     @1069
#       imp_rx               uvm_analysis_imp_rx     -     @1099
#       imp_tx               uvm_analysis_imp_tx     -     @1089
# --------------------------------------------------------------
# 
# sbd: 0, rx_frame is null
# 5 5 phy_rx_drv: 213: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 221: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 229: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 237: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 245: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 253: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 261: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 269: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 277: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 285: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 293: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 301: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 309: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 317: vif.mrxd_pad_i=5
# d phy_rx_drv: 325: vif.mrxd_pad_i=5
# 3 phy_rx_drv: 333: vif.mrxd_pad_i=d
# 4 phy_rx_drv: 341: vif.mrxd_pad_i=3
# 7 phy_rx_drv: 349: vif.mrxd_pad_i=4
# d phy_rx_drv: 357: vif.mrxd_pad_i=7
# 8 phy_rx_drv: 365: vif.mrxd_pad_i=d
# 3 phy_rx_drv: 373: vif.mrxd_pad_i=8
# f phy_rx_drv: 381: vif.mrxd_pad_i=3
# 6 phy_rx_drv: 389: vif.mrxd_pad_i=f
# 3 phy_rx_drv: 397: vif.mrxd_pad_i=6
# f phy_rx_drv: 405: vif.mrxd_pad_i=3
# f phy_rx_drv: 413: vif.mrxd_pad_i=f
# 4 phy_rx_drv: 421: vif.mrxd_pad_i=f
# a phy_rx_drv: 429: vif.mrxd_pad_i=4
# a phy_rx_drv: 437: vif.mrxd_pad_i=a
# 9 phy_rx_drv: 445: vif.mrxd_pad_i=a
# c phy_rx_drv: 453: vif.mrxd_pad_i=9
# 4 phy_rx_drv: 461: vif.mrxd_pad_i=c
# 7 phy_rx_drv: 469: vif.mrxd_pad_i=4
# SBD: rx data=43d7386f
# 1 phy_rx_drv: 477: vif.mrxd_pad_i=7
# e phy_rx_drv: 485: vif.mrxd_pad_i=1
# 9 phy_rx_drv: 493: vif.mrxd_pad_i=e
# 0 phy_rx_drv: 501: vif.mrxd_pad_i=9
# a phy_rx_drv: 509: vif.mrxd_pad_i=0
# 7 phy_rx_drv: 517: vif.mrxd_pad_i=a
# 8 phy_rx_drv: 525: vif.mrxd_pad_i=7
# 2 phy_rx_drv: 533: vif.mrxd_pad_i=8
# SBD: rx data=f34faac9
# 5 phy_rx_drv: 541: vif.mrxd_pad_i=2
# 2 phy_rx_drv: 549: vif.mrxd_pad_i=5
# e phy_rx_drv: 557: vif.mrxd_pad_i=2
# 6 phy_rx_drv: 565: vif.mrxd_pad_i=e
# e phy_rx_drv: 573: vif.mrxd_pad_i=6
# 4 phy_rx_drv: 581: vif.mrxd_pad_i=e
# 7 phy_rx_drv: 589: vif.mrxd_pad_i=4
# 5 phy_rx_drv: 597: vif.mrxd_pad_i=7
# a phy_rx_drv: 605: vif.mrxd_pad_i=5
# SBD: rx data=74e1097a
# b phy_rx_drv: 613: vif.mrxd_pad_i=a
# 5 phy_rx_drv: 621: vif.mrxd_pad_i=b
# 1 phy_rx_drv: 629: vif.mrxd_pad_i=5
# 9 phy_rx_drv: 637: vif.mrxd_pad_i=1
# 4 phy_rx_drv: 645: vif.mrxd_pad_i=9
# e phy_rx_drv: 653: vif.mrxd_pad_i=4
# b phy_rx_drv: 661: vif.mrxd_pad_i=e
# SBD: rx data=28256e4e
# f phy_rx_drv: 669: vif.mrxd_pad_i=b
# b phy_rx_drv: 677: vif.mrxd_pad_i=f
# f phy_rx_drv: 685: vif.mrxd_pad_i=b
# 0 phy_rx_drv: 693: vif.mrxd_pad_i=f
# f phy_rx_drv: 701: vif.mrxd_pad_i=0
# 6 phy_rx_drv: 709: vif.mrxd_pad_i=f
# e phy_rx_drv: 717: vif.mrxd_pad_i=6
# c phy_rx_drv: 725: vif.mrxd_pad_i=e
# SBD: rx data=57ba1549
# 1 phy_rx_drv: 733: vif.mrxd_pad_i=c
# b phy_rx_drv: 741: vif.mrxd_pad_i=1
# 2 phy_rx_drv: 749: vif.mrxd_pad_i=b
# b phy_rx_drv: 757: vif.mrxd_pad_i=2
# 0 phy_rx_drv: 765: vif.mrxd_pad_i=b
# a phy_rx_drv: 773: vif.mrxd_pad_i=0
# 0 phy_rx_drv: 781: vif.mrxd_pad_i=a
# 4 phy_rx_drv: 789: vif.mrxd_pad_i=0
# SBD: rx data=bebf0f6f
# b phy_rx_drv: 797: vif.mrxd_pad_i=4
# 2 phy_rx_drv: 805: vif.mrxd_pad_i=b
# c phy_rx_drv: 813: vif.mrxd_pad_i=2
# f phy_rx_drv: 821: vif.mrxd_pad_i=c
# 1 phy_rx_drv: 829: vif.mrxd_pad_i=f
# 6 phy_rx_drv: 837: vif.mrxd_pad_i=1
# 6 phy_rx_drv: 845: vif.mrxd_pad_i=6
# 9 phy_rx_drv: 853: vif.mrxd_pad_i=6
# SBD: rx data=ceb1b2a0
# 3 phy_rx_drv: 861: vif.mrxd_pad_i=9
# 7 phy_rx_drv: 869: vif.mrxd_pad_i=3
# 9 phy_rx_drv: 877: vif.mrxd_pad_i=7
# c phy_rx_drv: 885: vif.mrxd_pad_i=9
# 5 phy_rx_drv: 893: vif.mrxd_pad_i=c
# b phy_rx_drv: 901: vif.mrxd_pad_i=5
#  
# phy_rx_drv: 909: vif.mrxd_pad_i=b
# ---------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                           
# ---------------------------------------------------------------------------------------------------
# req                            eth_frame     -     @1261                                           
#   preamble                     integral      56    'h55555555555555                                
#   sfd                          integral      8     'hd5                                            
#   payload                      da(integral)  32    -                                               
#     [0]                        integral      8     'h43                                            
#     [1]                        integral      8     'hd7                                            
#     [2]                        integral      8     'h38                                            
#     [3]                        integral      8     'h6f                                            
#     [4]                        integral      8     'hf3                                            
#     ...                        ...           ...   ...                                             
#     [27]                       integral      8     'ha0                                            
#     [28]                       integral      8     'h40                                            
#     [29]                       integral      8     'h2b                                            
#     [30]                       integral      8     'hfc                                            
#     [31]                       integral      8     'h61                                            
#   crc                          integral      32    'h9673c9b5                                      
#   len                          integral      32    'h20                                            
#   opcode                       integral      16    'he724                                          
#   pause_timer                  integral      16    'ha4a1                                          
#   type_len                     integral      16    'h14fa                                          
#   begin_time                   time          64    146                                             
#   depth                        int           32    'd2                                             
#   parent sequence (name)       string        12    phy_rx_frame                                    
#   parent sequence (full name)  string        48    uvm_test_top.env.phy_rx_agent_i.sqr.phy_rx_frame
#   sequencer                    string        35    uvm_test_top.env.phy_rx_agent_i.sqr             
# ---------------------------------------------------------------------------------------------------
# ---------------------------------------------------
# Name           Type          Size  Value           
# ---------------------------------------------------
# frame          eth_frame     -     @1296           
#   preamble     integral      56    'h55555555555555
#   sfd          integral      8     'hd5            
#   payload      da(integral)  32    -               
#     [0]        integral      8     'h34            
#     [1]        integral      8     'h7d            
#     [2]        integral      8     'h83            
#     [3]        integral      8     'hf6            
#     [4]        integral      8     'h3f            
#     ...        ...           ...   ...             
#     [27]       integral      8     'ha             
#     [28]       integral      8     'h4             
#     [29]       integral      8     'hb2            
#     [30]       integral      8     'hcf            
#     [31]       integral      8     'h16            
#   crc          integral      32    'h9673c9b5      
#   len          integral      32    'h0             
#   opcode       integral      16    'h0             
#   pause_timer  integral      16    'h0             
#   type_len     integral      16    'h0             
# ---------------------------------------------------
# SBD: rx data=402bfc61
# SBD: rx data=9673c9b5
# memory_Rd=
# wr_memory
# 34 7d 83 f6 3f f4 aa 9c 47 1e 90 a7 82 52 e6 e4 75 ab 51 94 eb fb f0 f6 ec 1b 2b a 4 b2 cf 16 69 37 9c 5b  
# rx_frame
# working
# sbd: 1025, rx_frame is not null
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=34, frame data=34
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=7d, frame data=7d
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=83, frame data=83
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=f6, frame data=f6
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=3f, frame data=3f
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=f4, frame data=f4
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=aa, frame data=aa
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=9c, frame data=9c
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=47, frame data=47
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=1e, frame data=1e
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=90, frame data=90
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=a7, frame data=a7
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=82, frame data=82
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=52, frame data=52
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=e6, frame data=e6
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=e4, frame data=e4
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=75, frame data=75
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=ab, frame data=ab
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=51, frame data=51
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=94, frame data=94
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=eb, frame data=eb
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=fb, frame data=fb
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=f0, frame data=f0
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=f6, frame data=f6
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=ec, frame data=ec
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=1b, frame data=1b
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=2b, frame data=2b
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=a, frame data=a
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=4, frame data=4
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=b2, frame data=b2
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=cf, frame data=cf
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=16, frame data=16
# sbd: 1030, rx_frame is null
# UVM_ERROR ../wb_proc/wb_proc_seq_lib.sv(272) @ 1046: uvm_test_top.env.proc_agent_i.sqr@@int_wait [INT_ERROR] interrupt_Data tx/rx error
# UVM_ERROR ../wb_proc/wb_proc_seq_lib.sv(273) @ 1046: uvm_test_top.env.proc_agent_i.sqr@@int_wait [data] expected =1
# UVM_ERROR ../wb_proc/wb_proc_seq_lib.sv(274) @ 1046: uvm_test_top.env.proc_agent_i.sqr@@int_wait [data] data=100
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_objection.svh(1270) @ 2916: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../wb_proc/wb_proc_cov.sv(56) @ 2916: uvm_test_top.env.proc_agent_i.cov [COVERAGE] Coverage=41.270
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_report_server.svh(847) @ 2916: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   37
# UVM_WARNING :    0
# UVM_ERROR :    3
# UVM_FATAL :    0
# ** Report counts by id
# [COVERAGE]     1
# [INT_ERROR]     1
# [RNTST]     1
# [SBD_CHECK]    32
# [TEST_DONE]     1
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# [data]     2
# 
# ** Note: $finish    : C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(517)
#    Time: 2916 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh line 517
do run.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt10".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt11".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt12".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt13".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt4".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt5".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt6".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt7".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt8".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt9".  Locker is HP@SAISURYA.
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 18 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:09:10 on Nov 13,2025
# vlog -reportprogress 300 -ccflags "-DQUESTA" C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_dpi.cc 
# ** Note: (vlog-7082) For C/C++ auto compile, choosing compiler C:\Users\HP\Downloads\questasim-gcc-4.5.0-mingw64vc12\gcc-4.5.0-mingw64vc12\bin\g++.exe set from the PATH environment variable.
# -- Compiling DPI/PLI C++ file C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_dpi.cc
# 
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_get_vlog_partsel(char*, t_vpi_vecval*, PLI_INT32)':
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c:172:1: warning: control reaches end of non-void function
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_set_vlog_partsel(char*, t_vpi_vecval*, PLI_INT32)':
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c:111:1: warning: control reaches end of non-void function
# 
# End time: 23:09:10 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:09:10 on Nov 13,2025
# vlog -reportprogress 300 "+incdir+C:/uvm_1.2/uvm-1.2-master/src" C:/uvm_1.2/uvm-1.2-master/src/uvm_pkg.sv 
# -- Compiling package uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 23:09:11 on Nov 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:09:11 on Nov 13,2025
# vlog -reportprogress 300 ../top/top.sv "+incdir+C:/uvm_1.2/uvm-1.2-master/src" "+incdir+../../rtl" "+incdir+../top" "+incdir+../wb_proc" "+incdir+../wb_mem" "+incdir+../mii" "+incdir+../phy" "+incdir+../sbd" "+incdir+../reg_model" 
# -- Compiling package top_sv_unit
# -- Importing package uvm_pkg
# ** Warning: ../sbd/mac_reg_model.sv(82): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# -- Compiling module eth_clockgen
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface mii_intf
# -- Compiling interface phy_intf
# -- Compiling interface wb_proc_intf
# -- Compiling interface wb_mem_intf
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:09:12 on Nov 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 23:09:12 on Nov 13,2025, Elapsed time: 0:01:14
# Errors: 0, Warnings: 29
# vsim -voptargs="+acc" work.top -l log.txt 
# Start time: 23:09:12 on Nov 13,2025
# Loading C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_7536\win64_gcc-4.5.0\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ../sbd/mac_reg_model.sv(82): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# Loading sv_std.std
# Loading work.uvm_pkg(fast)
# Loading work.top_sv_unit(fast)
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading work.top(fast)
# Loading work.wb_proc_intf(fast)
# Loading work.wb_mem_intf(fast)
# Loading work.phy_intf(fast)
# Loading work.mii_intf(fast)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Loading work.wb_proc_intf(fast)
# Loading work.wb_mem_intf(fast)
# Loading work.phy_intf(fast)
# Loading work.mii_intf(fast)
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_mem/memory.sv Line: 8
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_proc/wb_proc_mon.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_mem/wb_mem_mon.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../phy/phy_rx_mon.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../phy/phy_tx_mon.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 11
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 14
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 15
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 16
# ** Note: (vsim-7082) For C/C++ auto compile, choosing compiler C:\Users\HP\Downloads\questasim-gcc-4.5.0-mingw64vc12\gcc-4.5.0-mingw64vc12\bin\g++.exe set from the PATH environment variable.
# Compiling C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_7536\win64_gcc-4.5.0\exportwrapper.c
# Loading C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_7536\win64_gcc-4.5.0\vsim_auto_compile.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: HP  Hostname: SAISURYA  ProcessID: 10136
#           Attempting to use alternate WLF file "./wlfty9ws7v".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfty9ws7v
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test ethmac_fd_rx_test...
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               ethmac_fd_rx_test       -     @352 
#   env                      ethmac_env              -     @368 
#     mem_agent_i            wb_mem_agent            -     @392 
#       memory               memory                  -     @578 
#       mon                  wb_mem_mon              -     @587 
#         ap_port            uvm_analysis_port       -     @598 
#     mii_agent_i            mii_agent               -     @428 
#     phy_rx_agent_i         phy_rx_agent            -     @410 
#       drv                  phy_rx_drv              -     @610 
#         rsp_port           uvm_analysis_port       -     @629 
#         seq_item_port      uvm_seq_item_pull_port  -     @619 
#       mon                  phy_rx_mon              -     @776 
#         ap_port            uvm_analysis_port       -     @789 
#       sqr                  uvm_sequencer           -     @639 
#         rsp_export         uvm_analysis_export     -     @648 
#         seq_item_export    uvm_seq_item_pull_imp   -     @766 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     phy_tx_agent_i         phy_tx_agent            -     @401 
#       drv                  phy_tx_drv              -     @805 
#         rsp_port           uvm_analysis_port       -     @824 
#         seq_item_port      uvm_seq_item_pull_port  -     @814 
#       mon                  phy_tx_mon              -     @834 
#         ap_port            uvm_analysis_port       -     @847 
#     proc_agent_i           wb_proc_agent           -     @383 
#       cov                  wb_proc_cov             -     @1033
#         analysis_imp       uvm_analysis_imp        -     @1042
#       drv                  wb_proc_drv             -     @858 
#         rsp_port           uvm_analysis_port       -     @877 
#         seq_item_port      uvm_seq_item_pull_port  -     @867 
#       mon                  wb_proc_mon             -     @1024
#         ap_port            uvm_analysis_port       -     @1054
#       sqr                  uvm_sequencer           -     @887 
#         rsp_export         uvm_analysis_export     -     @896 
#         seq_item_export    uvm_seq_item_pull_imp   -     @1014
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     sbd                    mac_sbd                 -     @419 
#       imp_mem              uvm_analysis_imp_mem    -     @1079
#       imp_proc             uvm_analysis_imp_proc   -     @1069
#       imp_rx               uvm_analysis_imp_rx     -     @1099
#       imp_tx               uvm_analysis_imp_tx     -     @1089
# --------------------------------------------------------------
# 
# sbd: 0, rx_frame is null
# 5 5 phy_rx_drv: 501: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 541: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 581: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 621: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 661: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 701: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 741: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 781: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 821: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 861: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 901: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 941: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 981: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 1021: vif.mrxd_pad_i=5
# d phy_rx_drv: 1061: vif.mrxd_pad_i=5
# 3 phy_rx_drv: 1101: vif.mrxd_pad_i=d
# 4 phy_rx_drv: 1141: vif.mrxd_pad_i=3
# 7 phy_rx_drv: 1181: vif.mrxd_pad_i=4
# d phy_rx_drv: 1221: vif.mrxd_pad_i=7
# 8 phy_rx_drv: 1261: vif.mrxd_pad_i=d
# 3 phy_rx_drv: 1301: vif.mrxd_pad_i=8
# f phy_rx_drv: 1341: vif.mrxd_pad_i=3
# 6 phy_rx_drv: 1381: vif.mrxd_pad_i=f
# 3 phy_rx_drv: 1421: vif.mrxd_pad_i=6
# f phy_rx_drv: 1461: vif.mrxd_pad_i=3
# f phy_rx_drv: 1501: vif.mrxd_pad_i=f
# 4 phy_rx_drv: 1541: vif.mrxd_pad_i=f
# a phy_rx_drv: 1581: vif.mrxd_pad_i=4
# a phy_rx_drv: 1621: vif.mrxd_pad_i=a
# SBD: rx data=43d7386f
# 9 phy_rx_drv: 1661: vif.mrxd_pad_i=a
# c phy_rx_drv: 1701: vif.mrxd_pad_i=9
# 4 phy_rx_drv: 1741: vif.mrxd_pad_i=c
# 7 phy_rx_drv: 1781: vif.mrxd_pad_i=4
# 1 phy_rx_drv: 1821: vif.mrxd_pad_i=7
# e phy_rx_drv: 1861: vif.mrxd_pad_i=1
# 9 phy_rx_drv: 1901: vif.mrxd_pad_i=e
# 0 phy_rx_drv: 1941: vif.mrxd_pad_i=9
# SBD: rx data=f34faac9
# a phy_rx_drv: 1981: vif.mrxd_pad_i=0
# 7 phy_rx_drv: 2021: vif.mrxd_pad_i=a
# 8 phy_rx_drv: 2061: vif.mrxd_pad_i=7
# 2 phy_rx_drv: 2101: vif.mrxd_pad_i=8
# 5 phy_rx_drv: 2141: vif.mrxd_pad_i=2
# 2 phy_rx_drv: 2181: vif.mrxd_pad_i=5
# e phy_rx_drv: 2221: vif.mrxd_pad_i=2
# 6 phy_rx_drv: 2261: vif.mrxd_pad_i=e
# SBD: rx data=74e1097a
# e phy_rx_drv: 2301: vif.mrxd_pad_i=6
# 4 phy_rx_drv: 2341: vif.mrxd_pad_i=e
# 7 phy_rx_drv: 2381: vif.mrxd_pad_i=4
# 5 phy_rx_drv: 2421: vif.mrxd_pad_i=7
# a phy_rx_drv: 2461: vif.mrxd_pad_i=5
# b phy_rx_drv: 2501: vif.mrxd_pad_i=a
# 5 phy_rx_drv: 2541: vif.mrxd_pad_i=b
# 1 phy_rx_drv: 2581: vif.mrxd_pad_i=5
# SBD: rx data=28256e4e
# 9 phy_rx_drv: 2621: vif.mrxd_pad_i=1
# 4 phy_rx_drv: 2661: vif.mrxd_pad_i=9
# e phy_rx_drv: 2701: vif.mrxd_pad_i=4
# b phy_rx_drv: 2741: vif.mrxd_pad_i=e
# f phy_rx_drv: 2781: vif.mrxd_pad_i=b
# b phy_rx_drv: 2821: vif.mrxd_pad_i=f
# f phy_rx_drv: 2861: vif.mrxd_pad_i=b
# 0 phy_rx_drv: 2901: vif.mrxd_pad_i=f
# SBD: rx data=57ba1549
# f phy_rx_drv: 2941: vif.mrxd_pad_i=0
# 6 phy_rx_drv: 2981: vif.mrxd_pad_i=f
# e phy_rx_drv: 3021: vif.mrxd_pad_i=6
# c phy_rx_drv: 3061: vif.mrxd_pad_i=e
# 1 phy_rx_drv: 3101: vif.mrxd_pad_i=c
# b phy_rx_drv: 3141: vif.mrxd_pad_i=1
# 2 phy_rx_drv: 3181: vif.mrxd_pad_i=b
# b phy_rx_drv: 3221: vif.mrxd_pad_i=2
# SBD: rx data=bebf0f6f
# 0 phy_rx_drv: 3261: vif.mrxd_pad_i=b
# a phy_rx_drv: 3301: vif.mrxd_pad_i=0
# 0 phy_rx_drv: 3341: vif.mrxd_pad_i=a
# 4 phy_rx_drv: 3381: vif.mrxd_pad_i=0
# b phy_rx_drv: 3421: vif.mrxd_pad_i=4
# 2 phy_rx_drv: 3461: vif.mrxd_pad_i=b
# c phy_rx_drv: 3501: vif.mrxd_pad_i=2
# f phy_rx_drv: 3541: vif.mrxd_pad_i=c
# SBD: rx data=ceb1b2a0
# 1 phy_rx_drv: 3581: vif.mrxd_pad_i=f
# 6 phy_rx_drv: 3621: vif.mrxd_pad_i=1
# 6 phy_rx_drv: 3661: vif.mrxd_pad_i=6
# 9 phy_rx_drv: 3701: vif.mrxd_pad_i=6
# 3 phy_rx_drv: 3741: vif.mrxd_pad_i=9
# 7 phy_rx_drv: 3781: vif.mrxd_pad_i=3
# 9 phy_rx_drv: 3821: vif.mrxd_pad_i=7
# c phy_rx_drv: 3861: vif.mrxd_pad_i=9
# SBD: rx data=402bfc61
# 5 phy_rx_drv: 3901: vif.mrxd_pad_i=c
# b phy_rx_drv: 3941: vif.mrxd_pad_i=5
#  
# phy_rx_drv: 3981: vif.mrxd_pad_i=b
# ---------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                           
# ---------------------------------------------------------------------------------------------------
# req                            eth_frame     -     @1261                                           
#   preamble                     integral      56    'h55555555555555                                
#   sfd                          integral      8     'hd5                                            
#   payload                      da(integral)  32    -                                               
#     [0]                        integral      8     'h43                                            
#     [1]                        integral      8     'hd7                                            
#     [2]                        integral      8     'h38                                            
#     [3]                        integral      8     'h6f                                            
#     [4]                        integral      8     'hf3                                            
#     ...                        ...           ...   ...                                             
#     [27]                       integral      8     'ha0                                            
#     [28]                       integral      8     'h40                                            
#     [29]                       integral      8     'h2b                                            
#     [30]                       integral      8     'hfc                                            
#     [31]                       integral      8     'h61                                            
#   crc                          integral      32    'h9673c9b5                                      
#   len                          integral      32    'h20                                            
#   opcode                       integral      16    'he724                                          
#   pause_timer                  integral      16    'ha4a1                                          
#   type_len                     integral      16    'h14fa                                          
#   begin_time                   time          64    146                                             
#   depth                        int           32    'd2                                             
#   parent sequence (name)       string        12    phy_rx_frame                                    
#   parent sequence (full name)  string        48    uvm_test_top.env.phy_rx_agent_i.sqr.phy_rx_frame
#   sequencer                    string        35    uvm_test_top.env.phy_rx_agent_i.sqr             
# ---------------------------------------------------------------------------------------------------
# ---------------------------------------------------
# Name           Type          Size  Value           
# ---------------------------------------------------
# frame          eth_frame     -     @1300           
#   preamble     integral      56    'h55555555555555
#   sfd          integral      8     'hd5            
#   payload      da(integral)  32    -               
#     [0]        integral      8     'h34            
#     [1]        integral      8     'h7d            
#     [2]        integral      8     'h83            
#     [3]        integral      8     'hf6            
#     [4]        integral      8     'h3f            
#     ...        ...           ...   ...             
#     [27]       integral      8     'ha             
#     [28]       integral      8     'h4             
#     [29]       integral      8     'hb2            
#     [30]       integral      8     'hcf            
#     [31]       integral      8     'h16            
#   crc          integral      32    'h9673c9b5      
#   len          integral      32    'h0             
#   opcode       integral      16    'h0             
#   pause_timer  integral      16    'h0             
#   type_len     integral      16    'h0             
# ---------------------------------------------------
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_objection.svh(1270) @ 6020: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../wb_proc/wb_proc_cov.sv(56) @ 6020: uvm_test_top.env.proc_agent_i.cov [COVERAGE] Coverage=21.429
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_report_server.svh(847) @ 6020: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [COVERAGE]     1
# [RNTST]     1
# [TEST_DONE]     1
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(517)
#    Time: 6020 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh line 517
do run.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt10".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt11".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt12".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt13".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt4".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt5".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt6".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt7".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt8".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt9".  Locker is HP@SAISURYA.
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 18 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:09:37 on Nov 13,2025
# vlog -reportprogress 300 -ccflags "-DQUESTA" C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_dpi.cc 
# ** Note: (vlog-7082) For C/C++ auto compile, choosing compiler C:\Users\HP\Downloads\questasim-gcc-4.5.0-mingw64vc12\gcc-4.5.0-mingw64vc12\bin\g++.exe set from the PATH environment variable.
# -- Compiling DPI/PLI C++ file C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_dpi.cc
# 
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_get_vlog_partsel(char*, t_vpi_vecval*, PLI_INT32)':
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c:172:1: warning: control reaches end of non-void function
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_set_vlog_partsel(char*, t_vpi_vecval*, PLI_INT32)':
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c:111:1: warning: control reaches end of non-void function
# 
# End time: 23:09:37 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:09:37 on Nov 13,2025
# vlog -reportprogress 300 "+incdir+C:/uvm_1.2/uvm-1.2-master/src" C:/uvm_1.2/uvm-1.2-master/src/uvm_pkg.sv 
# -- Compiling package uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 23:09:38 on Nov 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:09:38 on Nov 13,2025
# vlog -reportprogress 300 ../top/top.sv "+incdir+C:/uvm_1.2/uvm-1.2-master/src" "+incdir+../../rtl" "+incdir+../top" "+incdir+../wb_proc" "+incdir+../wb_mem" "+incdir+../mii" "+incdir+../phy" "+incdir+../sbd" "+incdir+../reg_model" 
# -- Compiling package top_sv_unit
# -- Importing package uvm_pkg
# ** Warning: ../sbd/mac_reg_model.sv(82): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# -- Compiling module eth_clockgen
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface mii_intf
# -- Compiling interface phy_intf
# -- Compiling interface wb_proc_intf
# -- Compiling interface wb_mem_intf
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:09:38 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# End time: 23:09:39 on Nov 13,2025, Elapsed time: 0:00:27
# Errors: 0, Warnings: 29
# vsim -voptargs="+acc" work.top -l log.txt 
# Start time: 23:09:39 on Nov 13,2025
# Loading C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_26496\win64_gcc-4.5.0\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ../sbd/mac_reg_model.sv(82): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# Loading sv_std.std
# Loading work.uvm_pkg(fast)
# Loading work.top_sv_unit(fast)
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading work.top(fast)
# Loading work.wb_proc_intf(fast)
# Loading work.wb_mem_intf(fast)
# Loading work.phy_intf(fast)
# Loading work.mii_intf(fast)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Loading work.wb_proc_intf(fast)
# Loading work.wb_mem_intf(fast)
# Loading work.phy_intf(fast)
# Loading work.mii_intf(fast)
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_mem/memory.sv Line: 8
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_proc/wb_proc_mon.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_mem/wb_mem_mon.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../phy/phy_rx_mon.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../phy/phy_tx_mon.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 11
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 14
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 15
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 16
# ** Note: (vsim-7082) For C/C++ auto compile, choosing compiler C:\Users\HP\Downloads\questasim-gcc-4.5.0-mingw64vc12\gcc-4.5.0-mingw64vc12\bin\g++.exe set from the PATH environment variable.
# Compiling C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_26496\win64_gcc-4.5.0\exportwrapper.c
# Loading C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_26496\win64_gcc-4.5.0\vsim_auto_compile.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: HP  Hostname: SAISURYA  ProcessID: 10136
#           Attempting to use alternate WLF file "./wlft64880k".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft64880k
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test ethmac_fd_rx_test...
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               ethmac_fd_rx_test       -     @352 
#   env                      ethmac_env              -     @368 
#     mem_agent_i            wb_mem_agent            -     @392 
#       memory               memory                  -     @578 
#       mon                  wb_mem_mon              -     @587 
#         ap_port            uvm_analysis_port       -     @598 
#     mii_agent_i            mii_agent               -     @428 
#     phy_rx_agent_i         phy_rx_agent            -     @410 
#       drv                  phy_rx_drv              -     @610 
#         rsp_port           uvm_analysis_port       -     @629 
#         seq_item_port      uvm_seq_item_pull_port  -     @619 
#       mon                  phy_rx_mon              -     @776 
#         ap_port            uvm_analysis_port       -     @789 
#       sqr                  uvm_sequencer           -     @639 
#         rsp_export         uvm_analysis_export     -     @648 
#         seq_item_export    uvm_seq_item_pull_imp   -     @766 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     phy_tx_agent_i         phy_tx_agent            -     @401 
#       drv                  phy_tx_drv              -     @805 
#         rsp_port           uvm_analysis_port       -     @824 
#         seq_item_port      uvm_seq_item_pull_port  -     @814 
#       mon                  phy_tx_mon              -     @834 
#         ap_port            uvm_analysis_port       -     @847 
#     proc_agent_i           wb_proc_agent           -     @383 
#       cov                  wb_proc_cov             -     @1033
#         analysis_imp       uvm_analysis_imp        -     @1042
#       drv                  wb_proc_drv             -     @858 
#         rsp_port           uvm_analysis_port       -     @877 
#         seq_item_port      uvm_seq_item_pull_port  -     @867 
#       mon                  wb_proc_mon             -     @1024
#         ap_port            uvm_analysis_port       -     @1054
#       sqr                  uvm_sequencer           -     @887 
#         rsp_export         uvm_analysis_export     -     @896 
#         seq_item_export    uvm_seq_item_pull_imp   -     @1014
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     sbd                    mac_sbd                 -     @419 
#       imp_mem              uvm_analysis_imp_mem    -     @1079
#       imp_proc             uvm_analysis_imp_proc   -     @1069
#       imp_rx               uvm_analysis_imp_rx     -     @1099
#       imp_tx               uvm_analysis_imp_tx     -     @1089
# --------------------------------------------------------------
# 
# sbd: 0, rx_frame is null
# 5 5 phy_rx_drv: 841: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 921: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 1001: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 1081: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 1161: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 1241: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 1321: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 1401: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 1481: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 1561: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 1641: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 1721: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 1801: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 1881: vif.mrxd_pad_i=5
# d phy_rx_drv: 1961: vif.mrxd_pad_i=5
# 3 phy_rx_drv: 2041: vif.mrxd_pad_i=d
# 4 phy_rx_drv: 2121: vif.mrxd_pad_i=3
# 7 phy_rx_drv: 2201: vif.mrxd_pad_i=4
# d phy_rx_drv: 2281: vif.mrxd_pad_i=7
# 8 phy_rx_drv: 2361: vif.mrxd_pad_i=d
# 3 phy_rx_drv: 2441: vif.mrxd_pad_i=8
# f phy_rx_drv: 2521: vif.mrxd_pad_i=3
# 6 phy_rx_drv: 2601: vif.mrxd_pad_i=f
# 3 phy_rx_drv: 2681: vif.mrxd_pad_i=6
# f phy_rx_drv: 2761: vif.mrxd_pad_i=3
# f phy_rx_drv: 2841: vif.mrxd_pad_i=f
# 4 phy_rx_drv: 2921: vif.mrxd_pad_i=f
# a phy_rx_drv: 3001: vif.mrxd_pad_i=4
# SBD: rx data=43d7386f
# a phy_rx_drv: 3081: vif.mrxd_pad_i=a
# 9 phy_rx_drv: 3161: vif.mrxd_pad_i=a
# c phy_rx_drv: 3241: vif.mrxd_pad_i=9
# 4 phy_rx_drv: 3321: vif.mrxd_pad_i=c
# 7 phy_rx_drv: 3401: vif.mrxd_pad_i=4
# 1 phy_rx_drv: 3481: vif.mrxd_pad_i=7
# e phy_rx_drv: 3561: vif.mrxd_pad_i=1
# 9 phy_rx_drv: 3641: vif.mrxd_pad_i=e
# SBD: rx data=f34faac9
# 0 phy_rx_drv: 3721: vif.mrxd_pad_i=9
# a phy_rx_drv: 3801: vif.mrxd_pad_i=0
# 7 phy_rx_drv: 3881: vif.mrxd_pad_i=a
# 8 phy_rx_drv: 3961: vif.mrxd_pad_i=7
# 2 phy_rx_drv: 4041: vif.mrxd_pad_i=8
# 5 phy_rx_drv: 4121: vif.mrxd_pad_i=2
# 2 phy_rx_drv: 4201: vif.mrxd_pad_i=5
# e phy_rx_drv: 4281: vif.mrxd_pad_i=2
# SBD: rx data=74e1097a
# 6 phy_rx_drv: 4361: vif.mrxd_pad_i=e
# e phy_rx_drv: 4441: vif.mrxd_pad_i=6
# 4 phy_rx_drv: 4521: vif.mrxd_pad_i=e
# 7 phy_rx_drv: 4601: vif.mrxd_pad_i=4
# 5 phy_rx_drv: 4681: vif.mrxd_pad_i=7
# a phy_rx_drv: 4761: vif.mrxd_pad_i=5
# b phy_rx_drv: 4841: vif.mrxd_pad_i=a
# 5 phy_rx_drv: 4921: vif.mrxd_pad_i=b
# SBD: rx data=28256e4e
# 1 phy_rx_drv: 5001: vif.mrxd_pad_i=5
# 9 phy_rx_drv: 5081: vif.mrxd_pad_i=1
# 4 phy_rx_drv: 5161: vif.mrxd_pad_i=9
# e phy_rx_drv: 5241: vif.mrxd_pad_i=4
# b phy_rx_drv: 5321: vif.mrxd_pad_i=e
# f phy_rx_drv: 5401: vif.mrxd_pad_i=b
# b phy_rx_drv: 5481: vif.mrxd_pad_i=f
# f phy_rx_drv: 5561: vif.mrxd_pad_i=b
# SBD: rx data=57ba1549
# 0 phy_rx_drv: 5641: vif.mrxd_pad_i=f
# f phy_rx_drv: 5721: vif.mrxd_pad_i=0
# 6 phy_rx_drv: 5801: vif.mrxd_pad_i=f
# e phy_rx_drv: 5881: vif.mrxd_pad_i=6
# c phy_rx_drv: 5961: vif.mrxd_pad_i=e
# 1 phy_rx_drv: 6041: vif.mrxd_pad_i=c
# b phy_rx_drv: 6121: vif.mrxd_pad_i=1
# 2 phy_rx_drv: 6201: vif.mrxd_pad_i=b
# SBD: rx data=bebf0f6f
# b phy_rx_drv: 6281: vif.mrxd_pad_i=2
# 0 phy_rx_drv: 6361: vif.mrxd_pad_i=b
# a phy_rx_drv: 6441: vif.mrxd_pad_i=0
# 0 phy_rx_drv: 6521: vif.mrxd_pad_i=a
# 4 phy_rx_drv: 6601: vif.mrxd_pad_i=0
# b phy_rx_drv: 6681: vif.mrxd_pad_i=4
# 2 phy_rx_drv: 6761: vif.mrxd_pad_i=b
# c phy_rx_drv: 6841: vif.mrxd_pad_i=2
# SBD: rx data=ceb1b2a0
# f phy_rx_drv: 6921: vif.mrxd_pad_i=c
# 1 phy_rx_drv: 7001: vif.mrxd_pad_i=f
# 6 phy_rx_drv: 7081: vif.mrxd_pad_i=1
# 6 phy_rx_drv: 7161: vif.mrxd_pad_i=6
# 9 phy_rx_drv: 7241: vif.mrxd_pad_i=6
# 3 phy_rx_drv: 7321: vif.mrxd_pad_i=9
# 7 phy_rx_drv: 7401: vif.mrxd_pad_i=3
# 9 phy_rx_drv: 7481: vif.mrxd_pad_i=7
# SBD: rx data=402bfc61
# c phy_rx_drv: 7561: vif.mrxd_pad_i=9
# 5 phy_rx_drv: 7641: vif.mrxd_pad_i=c
# b phy_rx_drv: 7721: vif.mrxd_pad_i=5
#  
# phy_rx_drv: 7801: vif.mrxd_pad_i=b
# ---------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                           
# ---------------------------------------------------------------------------------------------------
# req                            eth_frame     -     @1261                                           
#   preamble                     integral      56    'h55555555555555                                
#   sfd                          integral      8     'hd5                                            
#   payload                      da(integral)  32    -                                               
#     [0]                        integral      8     'h43                                            
#     [1]                        integral      8     'hd7                                            
#     [2]                        integral      8     'h38                                            
#     [3]                        integral      8     'h6f                                            
#     [4]                        integral      8     'hf3                                            
#     ...                        ...           ...   ...                                             
#     [27]                       integral      8     'ha0                                            
#     [28]                       integral      8     'h40                                            
#     [29]                       integral      8     'h2b                                            
#     [30]                       integral      8     'hfc                                            
#     [31]                       integral      8     'h61                                            
#   crc                          integral      32    'h9673c9b5                                      
#   len                          integral      32    'h20                                            
#   opcode                       integral      16    'he724                                          
#   pause_timer                  integral      16    'ha4a1                                          
#   type_len                     integral      16    'h14fa                                          
#   begin_time                   time          64    146                                             
#   depth                        int           32    'd2                                             
#   parent sequence (name)       string        12    phy_rx_frame                                    
#   parent sequence (full name)  string        48    uvm_test_top.env.phy_rx_agent_i.sqr.phy_rx_frame
#   sequencer                    string        35    uvm_test_top.env.phy_rx_agent_i.sqr             
# ---------------------------------------------------------------------------------------------------
# ---------------------------------------------------
# Name           Type          Size  Value           
# ---------------------------------------------------
# frame          eth_frame     -     @1300           
#   preamble     integral      56    'h55555555555555
#   sfd          integral      8     'hd5            
#   payload      da(integral)  32    -               
#     [0]        integral      8     'h34            
#     [1]        integral      8     'h7d            
#     [2]        integral      8     'h83            
#     [3]        integral      8     'hf6            
#     [4]        integral      8     'h3f            
#     ...        ...           ...   ...             
#     [27]       integral      8     'ha             
#     [28]       integral      8     'h4             
#     [29]       integral      8     'hb2            
#     [30]       integral      8     'hcf            
#     [31]       integral      8     'h16            
#   crc          integral      32    'h9673c9b5      
#   len          integral      32    'h0             
#   opcode       integral      16    'h0             
#   pause_timer  integral      16    'h0             
#   type_len     integral      16    'h0             
# ---------------------------------------------------
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_objection.svh(1270) @ 9880: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../wb_proc/wb_proc_cov.sv(56) @ 9880: uvm_test_top.env.proc_agent_i.cov [COVERAGE] Coverage=21.429
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_report_server.svh(847) @ 9880: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [COVERAGE]     1
# [RNTST]     1
# [TEST_DONE]     1
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(517)
#    Time: 9880 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh line 517
do run.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt10".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt11".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt12".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt13".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt4".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt5".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt6".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt7".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt8".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt9".  Locker is HP@SAISURYA.
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 18 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:11:02 on Nov 13,2025
# vlog -reportprogress 300 -ccflags "-DQUESTA" C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_dpi.cc 
# ** Note: (vlog-7082) For C/C++ auto compile, choosing compiler C:\Users\HP\Downloads\questasim-gcc-4.5.0-mingw64vc12\gcc-4.5.0-mingw64vc12\bin\g++.exe set from the PATH environment variable.
# -- Compiling DPI/PLI C++ file C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_dpi.cc
# 
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_get_vlog_partsel(char*, t_vpi_vecval*, PLI_INT32)':
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c:172:1: warning: control reaches end of non-void function
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_set_vlog_partsel(char*, t_vpi_vecval*, PLI_INT32)':
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c:111:1: warning: control reaches end of non-void function
# 
# End time: 23:11:02 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:11:02 on Nov 13,2025
# vlog -reportprogress 300 "+incdir+C:/uvm_1.2/uvm-1.2-master/src" C:/uvm_1.2/uvm-1.2-master/src/uvm_pkg.sv 
# -- Compiling package uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 23:11:02 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:11:02 on Nov 13,2025
# vlog -reportprogress 300 ../top/top.sv "+incdir+C:/uvm_1.2/uvm-1.2-master/src" "+incdir+../../rtl" "+incdir+../top" "+incdir+../wb_proc" "+incdir+../wb_mem" "+incdir+../mii" "+incdir+../phy" "+incdir+../sbd" "+incdir+../reg_model" 
# -- Compiling package top_sv_unit
# -- Importing package uvm_pkg
# ** Warning: ../sbd/mac_reg_model.sv(82): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# -- Compiling module eth_clockgen
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface mii_intf
# -- Compiling interface phy_intf
# -- Compiling interface wb_proc_intf
# -- Compiling interface wb_mem_intf
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:11:03 on Nov 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 23:11:03 on Nov 13,2025, Elapsed time: 0:01:24
# Errors: 0, Warnings: 29
# vsim -voptargs="+acc" work.top -l log.txt 
# Start time: 23:11:03 on Nov 13,2025
# Loading C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_28360\win64_gcc-4.5.0\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ../sbd/mac_reg_model.sv(82): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# Loading sv_std.std
# Loading work.uvm_pkg(fast)
# Loading work.top_sv_unit(fast)
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading work.top(fast)
# Loading work.wb_proc_intf(fast)
# Loading work.wb_mem_intf(fast)
# Loading work.phy_intf(fast)
# Loading work.mii_intf(fast)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Loading work.wb_proc_intf(fast)
# Loading work.wb_mem_intf(fast)
# Loading work.phy_intf(fast)
# Loading work.mii_intf(fast)
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_mem/memory.sv Line: 8
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_proc/wb_proc_mon.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_mem/wb_mem_mon.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../phy/phy_rx_mon.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../phy/phy_tx_mon.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 11
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 14
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 15
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 16
# ** Note: (vsim-7082) For C/C++ auto compile, choosing compiler C:\Users\HP\Downloads\questasim-gcc-4.5.0-mingw64vc12\gcc-4.5.0-mingw64vc12\bin\g++.exe set from the PATH environment variable.
# Compiling C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_28360\win64_gcc-4.5.0\exportwrapper.c
# Loading C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_28360\win64_gcc-4.5.0\vsim_auto_compile.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: HP  Hostname: SAISURYA  ProcessID: 10136
#           Attempting to use alternate WLF file "./wlfta491y3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfta491y3
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test ethmac_fd_rx_test...
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               ethmac_fd_rx_test       -     @352 
#   env                      ethmac_env              -     @368 
#     mem_agent_i            wb_mem_agent            -     @392 
#       memory               memory                  -     @578 
#       mon                  wb_mem_mon              -     @587 
#         ap_port            uvm_analysis_port       -     @598 
#     mii_agent_i            mii_agent               -     @428 
#     phy_rx_agent_i         phy_rx_agent            -     @410 
#       drv                  phy_rx_drv              -     @610 
#         rsp_port           uvm_analysis_port       -     @629 
#         seq_item_port      uvm_seq_item_pull_port  -     @619 
#       mon                  phy_rx_mon              -     @776 
#         ap_port            uvm_analysis_port       -     @789 
#       sqr                  uvm_sequencer           -     @639 
#         rsp_export         uvm_analysis_export     -     @648 
#         seq_item_export    uvm_seq_item_pull_imp   -     @766 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     phy_tx_agent_i         phy_tx_agent            -     @401 
#       drv                  phy_tx_drv              -     @805 
#         rsp_port           uvm_analysis_port       -     @824 
#         seq_item_port      uvm_seq_item_pull_port  -     @814 
#       mon                  phy_tx_mon              -     @834 
#         ap_port            uvm_analysis_port       -     @847 
#     proc_agent_i           wb_proc_agent           -     @383 
#       cov                  wb_proc_cov             -     @1033
#         analysis_imp       uvm_analysis_imp        -     @1042
#       drv                  wb_proc_drv             -     @858 
#         rsp_port           uvm_analysis_port       -     @877 
#         seq_item_port      uvm_seq_item_pull_port  -     @867 
#       mon                  wb_proc_mon             -     @1024
#         ap_port            uvm_analysis_port       -     @1054
#       sqr                  uvm_sequencer           -     @887 
#         rsp_export         uvm_analysis_export     -     @896 
#         seq_item_export    uvm_seq_item_pull_imp   -     @1014
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     sbd                    mac_sbd                 -     @419 
#       imp_mem              uvm_analysis_imp_mem    -     @1079
#       imp_proc             uvm_analysis_imp_proc   -     @1069
#       imp_rx               uvm_analysis_imp_rx     -     @1099
#       imp_tx               uvm_analysis_imp_tx     -     @1089
# --------------------------------------------------------------
# 
# sbd: 0, rx_frame is null
# 5 5 phy_rx_drv: 164: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 166: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 168: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 170: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 172: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 174: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 176: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 178: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 180: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 182: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 184: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 186: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 188: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 190: vif.mrxd_pad_i=5
# d phy_rx_drv: 192: vif.mrxd_pad_i=5
# 3 phy_rx_drv: 194: vif.mrxd_pad_i=d
# 4 phy_rx_drv: 196: vif.mrxd_pad_i=3
# 7 phy_rx_drv: 198: vif.mrxd_pad_i=4
# d phy_rx_drv: 200: vif.mrxd_pad_i=7
# 8 phy_rx_drv: 202: vif.mrxd_pad_i=d
# 3 phy_rx_drv: 204: vif.mrxd_pad_i=8
# f phy_rx_drv: 206: vif.mrxd_pad_i=3
# 6 phy_rx_drv: 208: vif.mrxd_pad_i=f
# 3 phy_rx_drv: 210: vif.mrxd_pad_i=6
# f phy_rx_drv: 212: vif.mrxd_pad_i=3
# f phy_rx_drv: 214: vif.mrxd_pad_i=f
# 4 phy_rx_drv: 216: vif.mrxd_pad_i=f
# a phy_rx_drv: 218: vif.mrxd_pad_i=4
# a phy_rx_drv: 220: vif.mrxd_pad_i=a
# 9 phy_rx_drv: 222: vif.mrxd_pad_i=a
# c phy_rx_drv: 224: vif.mrxd_pad_i=9
# 4 phy_rx_drv: 226: vif.mrxd_pad_i=c
# 7 phy_rx_drv: 228: vif.mrxd_pad_i=4
# 1 phy_rx_drv: 230: vif.mrxd_pad_i=7
# e phy_rx_drv: 232: vif.mrxd_pad_i=1
# 9 phy_rx_drv: 234: vif.mrxd_pad_i=e
# 0 phy_rx_drv: 236: vif.mrxd_pad_i=9
# a phy_rx_drv: 238: vif.mrxd_pad_i=0
# 7 phy_rx_drv: 240: vif.mrxd_pad_i=a
# 8 phy_rx_drv: 242: vif.mrxd_pad_i=7
# 2 phy_rx_drv: 244: vif.mrxd_pad_i=8
# 5 phy_rx_drv: 246: vif.mrxd_pad_i=2
# 2 phy_rx_drv: 248: vif.mrxd_pad_i=5
# e phy_rx_drv: 250: vif.mrxd_pad_i=2
# 6 phy_rx_drv: 252: vif.mrxd_pad_i=e
# e phy_rx_drv: 254: vif.mrxd_pad_i=6
# 4 phy_rx_drv: 256: vif.mrxd_pad_i=e
# 7 phy_rx_drv: 258: vif.mrxd_pad_i=4
# 5 phy_rx_drv: 260: vif.mrxd_pad_i=7
# a phy_rx_drv: 262: vif.mrxd_pad_i=5
# b phy_rx_drv: 264: vif.mrxd_pad_i=a
# 5 phy_rx_drv: 266: vif.mrxd_pad_i=b
# 1 phy_rx_drv: 268: vif.mrxd_pad_i=5
# 9 phy_rx_drv: 270: vif.mrxd_pad_i=1
# 4 phy_rx_drv: 272: vif.mrxd_pad_i=9
# e phy_rx_drv: 274: vif.mrxd_pad_i=4
# b phy_rx_drv: 276: vif.mrxd_pad_i=e
# f phy_rx_drv: 278: vif.mrxd_pad_i=b
# b phy_rx_drv: 280: vif.mrxd_pad_i=f
# f phy_rx_drv: 282: vif.mrxd_pad_i=b
# 0 phy_rx_drv: 284: vif.mrxd_pad_i=f
# f phy_rx_drv: 286: vif.mrxd_pad_i=0
# 6 phy_rx_drv: 288: vif.mrxd_pad_i=f
# e phy_rx_drv: 290: vif.mrxd_pad_i=6
# c phy_rx_drv: 292: vif.mrxd_pad_i=e
# 1 phy_rx_drv: 294: vif.mrxd_pad_i=c
# b phy_rx_drv: 296: vif.mrxd_pad_i=1
# 2 phy_rx_drv: 298: vif.mrxd_pad_i=b
# b phy_rx_drv: 300: vif.mrxd_pad_i=2
# 0 phy_rx_drv: 302: vif.mrxd_pad_i=b
# a phy_rx_drv: 304: vif.mrxd_pad_i=0
# 0 phy_rx_drv: 306: vif.mrxd_pad_i=a
# 4 phy_rx_drv: 308: vif.mrxd_pad_i=0
# b phy_rx_drv: 310: vif.mrxd_pad_i=4
# 2 phy_rx_drv: 312: vif.mrxd_pad_i=b
# c phy_rx_drv: 314: vif.mrxd_pad_i=2
# f SBD: rx data=ba1549be
# phy_rx_drv: 316: vif.mrxd_pad_i=c
# 1 phy_rx_drv: 318: vif.mrxd_pad_i=f
# 6 phy_rx_drv: 320: vif.mrxd_pad_i=1
# 6 phy_rx_drv: 322: vif.mrxd_pad_i=6
# 9 phy_rx_drv: 324: vif.mrxd_pad_i=6
# 3 phy_rx_drv: 326: vif.mrxd_pad_i=9
# 7 phy_rx_drv: 328: vif.mrxd_pad_i=3
# 9 phy_rx_drv: 330: vif.mrxd_pad_i=7
# c phy_rx_drv: 332: vif.mrxd_pad_i=9
# 5 phy_rx_drv: 334: vif.mrxd_pad_i=c
# b phy_rx_drv: 336: vif.mrxd_pad_i=5
#  
# phy_rx_drv: 338: vif.mrxd_pad_i=b
# ---------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                           
# ---------------------------------------------------------------------------------------------------
# req                            eth_frame     -     @1261                                           
#   preamble                     integral      56    'h55555555555555                                
#   sfd                          integral      8     'hd5                                            
#   payload                      da(integral)  32    -                                               
#     [0]                        integral      8     'h43                                            
#     [1]                        integral      8     'hd7                                            
#     [2]                        integral      8     'h38                                            
#     [3]                        integral      8     'h6f                                            
#     [4]                        integral      8     'hf3                                            
#     ...                        ...           ...   ...                                             
#     [27]                       integral      8     'ha0                                            
#     [28]                       integral      8     'h40                                            
#     [29]                       integral      8     'h2b                                            
#     [30]                       integral      8     'hfc                                            
#     [31]                       integral      8     'h61                                            
#   crc                          integral      32    'h9673c9b5                                      
#   len                          integral      32    'h20                                            
#   opcode                       integral      16    'he724                                          
#   pause_timer                  integral      16    'ha4a1                                          
#   type_len                     integral      16    'h14fa                                          
#   begin_time                   time          64    146                                             
#   depth                        int           32    'd2                                             
#   parent sequence (name)       string        12    phy_rx_frame                                    
#   parent sequence (full name)  string        48    uvm_test_top.env.phy_rx_agent_i.sqr.phy_rx_frame
#   sequencer                    string        35    uvm_test_top.env.phy_rx_agent_i.sqr             
# ---------------------------------------------------------------------------------------------------
# ---------------------------------------------------
# Name           Type          Size  Value           
# ---------------------------------------------------
# frame          eth_frame     -     @1272           
#   preamble     integral      56    'h55555555555555
#   sfd          integral      8     'hd5            
#   payload      da(integral)  32    -               
#     [0]        integral      8     'h34            
#     [1]        integral      8     'h7d            
#     [2]        integral      8     'h83            
#     [3]        integral      8     'hf6            
#     [4]        integral      8     'h3f            
#     ...        ...           ...   ...             
#     [27]       integral      8     'ha             
#     [28]       integral      8     'h4             
#     [29]       integral      8     'hb2            
#     [30]       integral      8     'hcf            
#     [31]       integral      8     'h16            
#   crc          integral      32    'h9673c9b5      
#   len          integral      32    'h0             
#   opcode       integral      16    'h0             
#   pause_timer  integral      16    'h0             
#   type_len     integral      16    'h0             
# ---------------------------------------------------
# SBD: rx data=2bfc6196
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_objection.svh(1270) @ 2339: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../wb_proc/wb_proc_cov.sv(56) @ 2339: uvm_test_top.env.proc_agent_i.cov [COVERAGE] Coverage=21.429
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_report_server.svh(847) @ 2339: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [COVERAGE]     1
# [RNTST]     1
# [TEST_DONE]     1
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(517)
#    Time: 2339 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh line 517
do run.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt10".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt11".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt12".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt13".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt4".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt5".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt6".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt7".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt8".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt9".  Locker is HP@SAISURYA.
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 18 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:12:46 on Nov 13,2025
# vlog -reportprogress 300 -ccflags "-DQUESTA" C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_dpi.cc 
# ** Note: (vlog-7082) For C/C++ auto compile, choosing compiler C:\Users\HP\Downloads\questasim-gcc-4.5.0-mingw64vc12\gcc-4.5.0-mingw64vc12\bin\g++.exe set from the PATH environment variable.
# -- Compiling DPI/PLI C++ file C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_dpi.cc
# 
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_get_vlog_partsel(char*, t_vpi_vecval*, PLI_INT32)':
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c:172:1: warning: control reaches end of non-void function
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_set_vlog_partsel(char*, t_vpi_vecval*, PLI_INT32)':
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c:111:1: warning: control reaches end of non-void function
# 
# End time: 23:12:46 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:12:46 on Nov 13,2025
# vlog -reportprogress 300 "+incdir+C:/uvm_1.2/uvm-1.2-master/src" C:/uvm_1.2/uvm-1.2-master/src/uvm_pkg.sv 
# -- Compiling package uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 23:12:46 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:12:46 on Nov 13,2025
# vlog -reportprogress 300 ../top/top.sv "+incdir+C:/uvm_1.2/uvm-1.2-master/src" "+incdir+../../rtl" "+incdir+../top" "+incdir+../wb_proc" "+incdir+../wb_mem" "+incdir+../mii" "+incdir+../phy" "+incdir+../sbd" "+incdir+../reg_model" 
# -- Compiling package top_sv_unit
# -- Importing package uvm_pkg
# ** Warning: ../sbd/mac_reg_model.sv(82): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# -- Compiling module eth_clockgen
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface mii_intf
# -- Compiling interface phy_intf
# -- Compiling interface wb_proc_intf
# -- Compiling interface wb_mem_intf
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:12:47 on Nov 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 23:12:47 on Nov 13,2025, Elapsed time: 0:01:44
# Errors: 0, Warnings: 29
# vsim -voptargs="+acc" work.top -l log.txt 
# Start time: 23:12:47 on Nov 13,2025
# Loading C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_18840\win64_gcc-4.5.0\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ../sbd/mac_reg_model.sv(82): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# Loading sv_std.std
# Loading work.uvm_pkg(fast)
# Loading work.top_sv_unit(fast)
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading work.top(fast)
# Loading work.wb_proc_intf(fast)
# Loading work.wb_mem_intf(fast)
# Loading work.phy_intf(fast)
# Loading work.mii_intf(fast)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Loading work.wb_proc_intf(fast)
# Loading work.wb_mem_intf(fast)
# Loading work.phy_intf(fast)
# Loading work.mii_intf(fast)
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_mem/memory.sv Line: 8
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_proc/wb_proc_mon.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_mem/wb_mem_mon.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../phy/phy_rx_mon.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../phy/phy_tx_mon.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 11
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 14
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 15
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 16
# ** Note: (vsim-7082) For C/C++ auto compile, choosing compiler C:\Users\HP\Downloads\questasim-gcc-4.5.0-mingw64vc12\gcc-4.5.0-mingw64vc12\bin\g++.exe set from the PATH environment variable.
# Compiling C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_18840\win64_gcc-4.5.0\exportwrapper.c
# Loading C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_18840\win64_gcc-4.5.0\vsim_auto_compile.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: HP  Hostname: SAISURYA  ProcessID: 10136
#           Attempting to use alternate WLF file "./wlftz7yini".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftz7yini
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test ethmac_fd_rx_test...
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               ethmac_fd_rx_test       -     @352 
#   env                      ethmac_env              -     @368 
#     mem_agent_i            wb_mem_agent            -     @392 
#       memory               memory                  -     @578 
#       mon                  wb_mem_mon              -     @587 
#         ap_port            uvm_analysis_port       -     @598 
#     mii_agent_i            mii_agent               -     @428 
#     phy_rx_agent_i         phy_rx_agent            -     @410 
#       drv                  phy_rx_drv              -     @610 
#         rsp_port           uvm_analysis_port       -     @629 
#         seq_item_port      uvm_seq_item_pull_port  -     @619 
#       mon                  phy_rx_mon              -     @776 
#         ap_port            uvm_analysis_port       -     @789 
#       sqr                  uvm_sequencer           -     @639 
#         rsp_export         uvm_analysis_export     -     @648 
#         seq_item_export    uvm_seq_item_pull_imp   -     @766 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     phy_tx_agent_i         phy_tx_agent            -     @401 
#       drv                  phy_tx_drv              -     @805 
#         rsp_port           uvm_analysis_port       -     @824 
#         seq_item_port      uvm_seq_item_pull_port  -     @814 
#       mon                  phy_tx_mon              -     @834 
#         ap_port            uvm_analysis_port       -     @847 
#     proc_agent_i           wb_proc_agent           -     @383 
#       cov                  wb_proc_cov             -     @1033
#         analysis_imp       uvm_analysis_imp        -     @1042
#       drv                  wb_proc_drv             -     @858 
#         rsp_port           uvm_analysis_port       -     @877 
#         seq_item_port      uvm_seq_item_pull_port  -     @867 
#       mon                  wb_proc_mon             -     @1024
#         ap_port            uvm_analysis_port       -     @1054
#       sqr                  uvm_sequencer           -     @887 
#         rsp_export         uvm_analysis_export     -     @896 
#         seq_item_export    uvm_seq_item_pull_imp   -     @1014
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     sbd                    mac_sbd                 -     @419 
#       imp_mem              uvm_analysis_imp_mem    -     @1079
#       imp_proc             uvm_analysis_imp_proc   -     @1069
#       imp_rx               uvm_analysis_imp_rx     -     @1099
#       imp_tx               uvm_analysis_imp_tx     -     @1089
# --------------------------------------------------------------
# 
# sbd: 0, rx_frame is null
# 5 5 phy_rx_drv: 164: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 166: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 168: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 170: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 172: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 174: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 176: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 178: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 180: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 182: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 184: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 186: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 188: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 190: vif.mrxd_pad_i=5
# d phy_rx_drv: 192: vif.mrxd_pad_i=5
# 3 phy_rx_drv: 194: vif.mrxd_pad_i=d
# 4 phy_rx_drv: 196: vif.mrxd_pad_i=3
# 7 phy_rx_drv: 198: vif.mrxd_pad_i=4
# d phy_rx_drv: 200: vif.mrxd_pad_i=7
# 8 phy_rx_drv: 202: vif.mrxd_pad_i=d
# 3 phy_rx_drv: 204: vif.mrxd_pad_i=8
# f phy_rx_drv: 206: vif.mrxd_pad_i=3
# 6 phy_rx_drv: 208: vif.mrxd_pad_i=f
# 3 phy_rx_drv: 210: vif.mrxd_pad_i=6
# f phy_rx_drv: 212: vif.mrxd_pad_i=3
# f phy_rx_drv: 214: vif.mrxd_pad_i=f
# 4 phy_rx_drv: 216: vif.mrxd_pad_i=f
# a phy_rx_drv: 218: vif.mrxd_pad_i=4
# a phy_rx_drv: 220: vif.mrxd_pad_i=a
# 9 phy_rx_drv: 222: vif.mrxd_pad_i=a
# c phy_rx_drv: 224: vif.mrxd_pad_i=9
# 4 phy_rx_drv: 226: vif.mrxd_pad_i=c
# 7 phy_rx_drv: 228: vif.mrxd_pad_i=4
# 1 phy_rx_drv: 230: vif.mrxd_pad_i=7
# e phy_rx_drv: 232: vif.mrxd_pad_i=1
# 9 phy_rx_drv: 234: vif.mrxd_pad_i=e
# 0 phy_rx_drv: 236: vif.mrxd_pad_i=9
# a phy_rx_drv: 238: vif.mrxd_pad_i=0
# 7 phy_rx_drv: 240: vif.mrxd_pad_i=a
# 8 phy_rx_drv: 242: vif.mrxd_pad_i=7
# 2 phy_rx_drv: 244: vif.mrxd_pad_i=8
# 5 phy_rx_drv: 246: vif.mrxd_pad_i=2
# 2 phy_rx_drv: 248: vif.mrxd_pad_i=5
# e phy_rx_drv: 250: vif.mrxd_pad_i=2
# 6 phy_rx_drv: 252: vif.mrxd_pad_i=e
# e phy_rx_drv: 254: vif.mrxd_pad_i=6
# 4 phy_rx_drv: 256: vif.mrxd_pad_i=e
# 7 phy_rx_drv: 258: vif.mrxd_pad_i=4
# 5 phy_rx_drv: 260: vif.mrxd_pad_i=7
# a phy_rx_drv: 262: vif.mrxd_pad_i=5
# b phy_rx_drv: 264: vif.mrxd_pad_i=a
# 5 phy_rx_drv: 266: vif.mrxd_pad_i=b
# 1 phy_rx_drv: 268: vif.mrxd_pad_i=5
# 9 phy_rx_drv: 270: vif.mrxd_pad_i=1
# 4 phy_rx_drv: 272: vif.mrxd_pad_i=9
# e phy_rx_drv: 274: vif.mrxd_pad_i=4
# b phy_rx_drv: 276: vif.mrxd_pad_i=e
# f phy_rx_drv: 278: vif.mrxd_pad_i=b
# b phy_rx_drv: 280: vif.mrxd_pad_i=f
# f phy_rx_drv: 282: vif.mrxd_pad_i=b
# 0 phy_rx_drv: 284: vif.mrxd_pad_i=f
# f phy_rx_drv: 286: vif.mrxd_pad_i=0
# 6 phy_rx_drv: 288: vif.mrxd_pad_i=f
# e phy_rx_drv: 290: vif.mrxd_pad_i=6
# c phy_rx_drv: 292: vif.mrxd_pad_i=e
# 1 phy_rx_drv: 294: vif.mrxd_pad_i=c
# b phy_rx_drv: 296: vif.mrxd_pad_i=1
# 2 phy_rx_drv: 298: vif.mrxd_pad_i=b
# b phy_rx_drv: 300: vif.mrxd_pad_i=2
# 0 phy_rx_drv: 302: vif.mrxd_pad_i=b
# a phy_rx_drv: 304: vif.mrxd_pad_i=0
# 0 phy_rx_drv: 306: vif.mrxd_pad_i=a
# 4 phy_rx_drv: 308: vif.mrxd_pad_i=0
# b phy_rx_drv: 310: vif.mrxd_pad_i=4
# 2 phy_rx_drv: 312: vif.mrxd_pad_i=b
# c phy_rx_drv: 314: vif.mrxd_pad_i=2
# f SBD: rx data=ba1549be
# phy_rx_drv: 316: vif.mrxd_pad_i=c
# 1 phy_rx_drv: 318: vif.mrxd_pad_i=f
# 6 phy_rx_drv: 320: vif.mrxd_pad_i=1
# 6 phy_rx_drv: 322: vif.mrxd_pad_i=6
# 9 phy_rx_drv: 324: vif.mrxd_pad_i=6
# 3 phy_rx_drv: 326: vif.mrxd_pad_i=9
# 7 phy_rx_drv: 328: vif.mrxd_pad_i=3
# 9 phy_rx_drv: 330: vif.mrxd_pad_i=7
# c phy_rx_drv: 332: vif.mrxd_pad_i=9
# 5 phy_rx_drv: 334: vif.mrxd_pad_i=c
# b phy_rx_drv: 336: vif.mrxd_pad_i=5
#  
# phy_rx_drv: 338: vif.mrxd_pad_i=b
# ---------------------------------------------------
# Name           Type          Size  Value           
# ---------------------------------------------------
# frame          eth_frame     -     @1272           
#   preamble     integral      56    'h55555555555555
#   sfd          integral      8     'hd5            
#   payload      da(integral)  32    -               
#     [0]        integral      8     'h34            
#     [1]        integral      8     'h7d            
#     [2]        integral      8     'h83            
#     [3]        integral      8     'hf6            
#     [4]        integral      8     'h3f            
#     ...        ...           ...   ...             
#     [27]       integral      8     'ha             
#     [28]       integral      8     'h4             
#     [29]       integral      8     'hb2            
#     [30]       integral      8     'hcf            
#     [31]       integral      8     'h16            
#   crc          integral      32    'h9673c9b5      
#   len          integral      32    'h0             
#   opcode       integral      16    'h0             
#   pause_timer  integral      16    'h0             
#   type_len     integral      16    'h0             
# ---------------------------------------------------
# SBD: rx data=2bfc6196
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_objection.svh(1270) @ 2339: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../wb_proc/wb_proc_cov.sv(56) @ 2339: uvm_test_top.env.proc_agent_i.cov [COVERAGE] Coverage=21.429
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_report_server.svh(847) @ 2339: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [COVERAGE]     1
# [RNTST]     1
# [TEST_DONE]     1
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(517)
#    Time: 2339 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh line 517
do run.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt10".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt11".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt12".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt13".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt4".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt5".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt6".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt7".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt8".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt9".  Locker is HP@SAISURYA.
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 18 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:13:09 on Nov 13,2025
# vlog -reportprogress 300 -ccflags "-DQUESTA" C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_dpi.cc 
# ** Note: (vlog-7082) For C/C++ auto compile, choosing compiler C:\Users\HP\Downloads\questasim-gcc-4.5.0-mingw64vc12\gcc-4.5.0-mingw64vc12\bin\g++.exe set from the PATH environment variable.
# -- Compiling DPI/PLI C++ file C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_dpi.cc
# 
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_get_vlog_partsel(char*, t_vpi_vecval*, PLI_INT32)':
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c:172:1: warning: control reaches end of non-void function
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_set_vlog_partsel(char*, t_vpi_vecval*, PLI_INT32)':
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c:111:1: warning: control reaches end of non-void function
# 
# End time: 23:13:09 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:13:09 on Nov 13,2025
# vlog -reportprogress 300 "+incdir+C:/uvm_1.2/uvm-1.2-master/src" C:/uvm_1.2/uvm-1.2-master/src/uvm_pkg.sv 
# -- Compiling package uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 23:13:10 on Nov 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:13:10 on Nov 13,2025
# vlog -reportprogress 300 ../top/top.sv "+incdir+C:/uvm_1.2/uvm-1.2-master/src" "+incdir+../../rtl" "+incdir+../top" "+incdir+../wb_proc" "+incdir+../wb_mem" "+incdir+../mii" "+incdir+../phy" "+incdir+../sbd" "+incdir+../reg_model" 
# -- Compiling package top_sv_unit
# -- Importing package uvm_pkg
# ** Warning: ../sbd/mac_reg_model.sv(82): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# -- Compiling module eth_clockgen
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface mii_intf
# -- Compiling interface phy_intf
# -- Compiling interface wb_proc_intf
# -- Compiling interface wb_mem_intf
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:13:11 on Nov 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 23:13:11 on Nov 13,2025, Elapsed time: 0:00:24
# Errors: 0, Warnings: 29
# vsim -voptargs="+acc" work.top -l log.txt 
# Start time: 23:13:11 on Nov 13,2025
# Loading C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_11792\win64_gcc-4.5.0\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ../sbd/mac_reg_model.sv(82): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# Loading sv_std.std
# Loading work.uvm_pkg(fast)
# Loading work.top_sv_unit(fast)
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading work.top(fast)
# Loading work.wb_proc_intf(fast)
# Loading work.wb_mem_intf(fast)
# Loading work.phy_intf(fast)
# Loading work.mii_intf(fast)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Loading work.wb_proc_intf(fast)
# Loading work.wb_mem_intf(fast)
# Loading work.phy_intf(fast)
# Loading work.mii_intf(fast)
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_mem/memory.sv Line: 8
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_proc/wb_proc_mon.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_mem/wb_mem_mon.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../phy/phy_rx_mon.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../phy/phy_tx_mon.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 11
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 14
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 15
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 16
# ** Note: (vsim-7082) For C/C++ auto compile, choosing compiler C:\Users\HP\Downloads\questasim-gcc-4.5.0-mingw64vc12\gcc-4.5.0-mingw64vc12\bin\g++.exe set from the PATH environment variable.
# Compiling C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_11792\win64_gcc-4.5.0\exportwrapper.c
# Loading C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_11792\win64_gcc-4.5.0\vsim_auto_compile.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: HP  Hostname: SAISURYA  ProcessID: 10136
#           Attempting to use alternate WLF file "./wlfti20ank".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti20ank
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test ethmac_fd_rx_test...
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               ethmac_fd_rx_test       -     @352 
#   env                      ethmac_env              -     @368 
#     mem_agent_i            wb_mem_agent            -     @392 
#       memory               memory                  -     @578 
#       mon                  wb_mem_mon              -     @587 
#         ap_port            uvm_analysis_port       -     @598 
#     mii_agent_i            mii_agent               -     @428 
#     phy_rx_agent_i         phy_rx_agent            -     @410 
#       drv                  phy_rx_drv              -     @610 
#         rsp_port           uvm_analysis_port       -     @629 
#         seq_item_port      uvm_seq_item_pull_port  -     @619 
#       mon                  phy_rx_mon              -     @776 
#         ap_port            uvm_analysis_port       -     @789 
#       sqr                  uvm_sequencer           -     @639 
#         rsp_export         uvm_analysis_export     -     @648 
#         seq_item_export    uvm_seq_item_pull_imp   -     @766 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     phy_tx_agent_i         phy_tx_agent            -     @401 
#       drv                  phy_tx_drv              -     @805 
#         rsp_port           uvm_analysis_port       -     @824 
#         seq_item_port      uvm_seq_item_pull_port  -     @814 
#       mon                  phy_tx_mon              -     @834 
#         ap_port            uvm_analysis_port       -     @847 
#     proc_agent_i           wb_proc_agent           -     @383 
#       cov                  wb_proc_cov             -     @1033
#         analysis_imp       uvm_analysis_imp        -     @1042
#       drv                  wb_proc_drv             -     @858 
#         rsp_port           uvm_analysis_port       -     @877 
#         seq_item_port      uvm_seq_item_pull_port  -     @867 
#       mon                  wb_proc_mon             -     @1024
#         ap_port            uvm_analysis_port       -     @1054
#       sqr                  uvm_sequencer           -     @887 
#         rsp_export         uvm_analysis_export     -     @896 
#         seq_item_export    uvm_seq_item_pull_imp   -     @1014
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     sbd                    mac_sbd                 -     @419 
#       imp_mem              uvm_analysis_imp_mem    -     @1079
#       imp_proc             uvm_analysis_imp_proc   -     @1069
#       imp_rx               uvm_analysis_imp_rx     -     @1099
#       imp_tx               uvm_analysis_imp_tx     -     @1089
# --------------------------------------------------------------
# 
# sbd: 0, rx_frame is null
# 5 5 phy_rx_drv: 183: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 187: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 191: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 195: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 199: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 203: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 207: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 211: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 215: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 219: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 223: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 227: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 231: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 235: vif.mrxd_pad_i=5
# d phy_rx_drv: 239: vif.mrxd_pad_i=5
# 3 phy_rx_drv: 243: vif.mrxd_pad_i=d
# 4 phy_rx_drv: 247: vif.mrxd_pad_i=3
# 7 phy_rx_drv: 251: vif.mrxd_pad_i=4
# d phy_rx_drv: 255: vif.mrxd_pad_i=7
# 8 phy_rx_drv: 259: vif.mrxd_pad_i=d
# 3 phy_rx_drv: 263: vif.mrxd_pad_i=8
# f phy_rx_drv: 267: vif.mrxd_pad_i=3
# 6 phy_rx_drv: 271: vif.mrxd_pad_i=f
# 3 phy_rx_drv: 275: vif.mrxd_pad_i=6
# f phy_rx_drv: 279: vif.mrxd_pad_i=3
# f phy_rx_drv: 283: vif.mrxd_pad_i=f
# 4 phy_rx_drv: 287: vif.mrxd_pad_i=f
# a phy_rx_drv: 291: vif.mrxd_pad_i=4
# a phy_rx_drv: 295: vif.mrxd_pad_i=a
# 9 phy_rx_drv: 299: vif.mrxd_pad_i=a
# c phy_rx_drv: 303: vif.mrxd_pad_i=9
# 4 phy_rx_drv: 307: vif.mrxd_pad_i=c
# 7 phy_rx_drv: 311: vif.mrxd_pad_i=4
# 1 phy_rx_drv: 315: vif.mrxd_pad_i=7
# e phy_rx_drv: 319: vif.mrxd_pad_i=1
# 9 phy_rx_drv: 323: vif.mrxd_pad_i=e
# 0 phy_rx_drv: 327: vif.mrxd_pad_i=9
# a phy_rx_drv: 331: vif.mrxd_pad_i=0
# 7 phy_rx_drv: 335: vif.mrxd_pad_i=a
# SBD: rx data=43d7386f
# 8 phy_rx_drv: 339: vif.mrxd_pad_i=7
# 2 phy_rx_drv: 343: vif.mrxd_pad_i=8
# 5 phy_rx_drv: 347: vif.mrxd_pad_i=2
# 2 phy_rx_drv: 351: vif.mrxd_pad_i=5
# e phy_rx_drv: 355: vif.mrxd_pad_i=2
# 6 phy_rx_drv: 359: vif.mrxd_pad_i=e
# e phy_rx_drv: 363: vif.mrxd_pad_i=6
# SBD: rx data=f34faac9
# 4 phy_rx_drv: 367: vif.mrxd_pad_i=e
# 7 phy_rx_drv: 371: vif.mrxd_pad_i=4
# 5 phy_rx_drv: 375: vif.mrxd_pad_i=7
# a phy_rx_drv: 379: vif.mrxd_pad_i=5
# b phy_rx_drv: 383: vif.mrxd_pad_i=a
# 5 phy_rx_drv: 387: vif.mrxd_pad_i=b
# 1 phy_rx_drv: 391: vif.mrxd_pad_i=5
# 9 phy_rx_drv: 395: vif.mrxd_pad_i=1
# SBD: rx data=74e1097a
# 4 phy_rx_drv: 399: vif.mrxd_pad_i=9
# e phy_rx_drv: 403: vif.mrxd_pad_i=4
# b phy_rx_drv: 407: vif.mrxd_pad_i=e
# f phy_rx_drv: 411: vif.mrxd_pad_i=b
# b phy_rx_drv: 415: vif.mrxd_pad_i=f
# f phy_rx_drv: 419: vif.mrxd_pad_i=b
# 0 phy_rx_drv: 423: vif.mrxd_pad_i=f
# f phy_rx_drv: 427: vif.mrxd_pad_i=0
# 6 phy_rx_drv: 431: vif.mrxd_pad_i=f
# e phy_rx_drv: 435: vif.mrxd_pad_i=6
# SBD: rx data=28256e4e
# c phy_rx_drv: 439: vif.mrxd_pad_i=e
# 1 phy_rx_drv: 443: vif.mrxd_pad_i=c
# b phy_rx_drv: 447: vif.mrxd_pad_i=1
# 2 phy_rx_drv: 451: vif.mrxd_pad_i=b
# b phy_rx_drv: 455: vif.mrxd_pad_i=2
# 0 phy_rx_drv: 459: vif.mrxd_pad_i=b
# a phy_rx_drv: 463: vif.mrxd_pad_i=0
# 0 phy_rx_drv: 467: vif.mrxd_pad_i=a
# 4 phy_rx_drv: 471: vif.mrxd_pad_i=0
# b phy_rx_drv: 475: vif.mrxd_pad_i=4
# 2 phy_rx_drv: 479: vif.mrxd_pad_i=b
# c phy_rx_drv: 483: vif.mrxd_pad_i=2
# f phy_rx_drv: 487: vif.mrxd_pad_i=c
# 1 phy_rx_drv: 491: vif.mrxd_pad_i=f
# 6 phy_rx_drv: 495: vif.mrxd_pad_i=1
# SBD: rx data=bebf0f6f
# 6 phy_rx_drv: 499: vif.mrxd_pad_i=6
# 9 phy_rx_drv: 503: vif.mrxd_pad_i=6
# 3 phy_rx_drv: 507: vif.mrxd_pad_i=9
# 7 phy_rx_drv: 511: vif.mrxd_pad_i=3
# 9 phy_rx_drv: 515: vif.mrxd_pad_i=7
# c phy_rx_drv: 519: vif.mrxd_pad_i=9
# 5 phy_rx_drv: 523: vif.mrxd_pad_i=c
# SBD: rx data=ceb1b2a0
# b phy_rx_drv: 527: vif.mrxd_pad_i=5
#  
# phy_rx_drv: 531: vif.mrxd_pad_i=b
# ---------------------------------------------------
# Name           Type          Size  Value           
# ---------------------------------------------------
# frame          eth_frame     -     @1292           
#   preamble     integral      56    'h55555555555555
#   sfd          integral      8     'hd5            
#   payload      da(integral)  32    -               
#     [0]        integral      8     'h34            
#     [1]        integral      8     'h7d            
#     [2]        integral      8     'h83            
#     [3]        integral      8     'hf6            
#     [4]        integral      8     'h3f            
#     ...        ...           ...   ...             
#     [27]       integral      8     'ha             
#     [28]       integral      8     'h4             
#     [29]       integral      8     'hb2            
#     [30]       integral      8     'hcf            
#     [31]       integral      8     'h16            
#   crc          integral      32    'h9673c9b5      
#   len          integral      32    'h0             
#   opcode       integral      16    'h0             
#   pause_timer  integral      16    'h0             
#   type_len     integral      16    'h0             
# ---------------------------------------------------
# SBD: rx data=402bfc61
# SBD: rx data=9673c9b5
# memory_Rd=
# wr_memory
# 34 7d 83 f6 3f f4 aa 9c 47 1e 90 a7 82 52 e6 e4 eb fb f0 f6 ec 1b 2b a 4 b2 cf 16 69 37 9c 5b  
# rx_frame
# working
# sbd: 665, rx_frame is not null
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=34, frame data=34
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=7d, frame data=7d
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=83, frame data=83
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=f6, frame data=f6
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=3f, frame data=3f
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=f4, frame data=f4
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=aa, frame data=aa
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=9c, frame data=9c
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=47, frame data=47
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=1e, frame data=1e
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=90, frame data=90
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=a7, frame data=a7
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=82, frame data=82
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=52, frame data=52
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=e6, frame data=e6
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=e4, frame data=e4
# UVM_ERROR ../sbd/mac_sbd.sv(116) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=eb, frame data=75
# UVM_ERROR ../sbd/mac_sbd.sv(116) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=fb, frame data=ab
# UVM_ERROR ../sbd/mac_sbd.sv(116) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=f0, frame data=51
# UVM_ERROR ../sbd/mac_sbd.sv(116) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=f6, frame data=94
# UVM_ERROR ../sbd/mac_sbd.sv(116) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=ec, frame data=eb
# UVM_ERROR ../sbd/mac_sbd.sv(116) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=1b, frame data=fb
# UVM_ERROR ../sbd/mac_sbd.sv(116) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=2b, frame data=f0
# UVM_ERROR ../sbd/mac_sbd.sv(116) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=a, frame data=f6
# UVM_ERROR ../sbd/mac_sbd.sv(116) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=4, frame data=ec
# UVM_ERROR ../sbd/mac_sbd.sv(116) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=b2, frame data=1b
# UVM_ERROR ../sbd/mac_sbd.sv(116) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=cf, frame data=2b
# UVM_ERROR ../sbd/mac_sbd.sv(116) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=16, frame data=a
# UVM_ERROR ../sbd/mac_sbd.sv(116) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=69, frame data=4
# UVM_ERROR ../sbd/mac_sbd.sv(116) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=37, frame data=b2
# UVM_ERROR ../sbd/mac_sbd.sv(116) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=9c, frame data=cf
# UVM_ERROR ../sbd/mac_sbd.sv(116) @ 665: uvm_test_top.env.sbd [SBD_CHECK] DATA RX Frame MIS MATCH:mem_wr_data=5b, frame data=16
# sbd: 670, rx_frame is null
# UVM_ERROR ../wb_proc/wb_proc_seq_lib.sv(272) @ 686: uvm_test_top.env.proc_agent_i.sqr@@int_wait [INT_ERROR] interrupt_Data tx/rx error
# UVM_ERROR ../wb_proc/wb_proc_seq_lib.sv(273) @ 686: uvm_test_top.env.proc_agent_i.sqr@@int_wait [data] expected =1
# UVM_ERROR ../wb_proc/wb_proc_seq_lib.sv(274) @ 686: uvm_test_top.env.proc_agent_i.sqr@@int_wait [data] data=100
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_objection.svh(1270) @ 2534: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../wb_proc/wb_proc_cov.sv(56) @ 2534: uvm_test_top.env.proc_agent_i.cov [COVERAGE] Coverage=41.270
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_report_server.svh(847) @ 2534: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   21
# UVM_WARNING :    0
# UVM_ERROR :   19
# UVM_FATAL :    0
# ** Report counts by id
# [COVERAGE]     1
# [INT_ERROR]     1
# [RNTST]     1
# [SBD_CHECK]    32
# [TEST_DONE]     1
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# [data]     2
# 
# ** Note: $finish    : C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(517)
#    Time: 2534 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh line 517
do run.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt10".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt11".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt12".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt13".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt4".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt5".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt6".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt7".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt8".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt9".  Locker is HP@SAISURYA.
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 18 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:13:37 on Nov 13,2025
# vlog -reportprogress 300 -ccflags "-DQUESTA" C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_dpi.cc 
# ** Note: (vlog-7082) For C/C++ auto compile, choosing compiler C:\Users\HP\Downloads\questasim-gcc-4.5.0-mingw64vc12\gcc-4.5.0-mingw64vc12\bin\g++.exe set from the PATH environment variable.
# -- Compiling DPI/PLI C++ file C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_dpi.cc
# 
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_get_vlog_partsel(char*, t_vpi_vecval*, PLI_INT32)':
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c:172:1: warning: control reaches end of non-void function
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_set_vlog_partsel(char*, t_vpi_vecval*, PLI_INT32)':
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c:111:1: warning: control reaches end of non-void function
# 
# End time: 23:13:38 on Nov 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:13:38 on Nov 13,2025
# vlog -reportprogress 300 "+incdir+C:/uvm_1.2/uvm-1.2-master/src" C:/uvm_1.2/uvm-1.2-master/src/uvm_pkg.sv 
# -- Compiling package uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 23:13:38 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:13:38 on Nov 13,2025
# vlog -reportprogress 300 ../top/top.sv "+incdir+C:/uvm_1.2/uvm-1.2-master/src" "+incdir+../../rtl" "+incdir+../top" "+incdir+../wb_proc" "+incdir+../wb_mem" "+incdir+../mii" "+incdir+../phy" "+incdir+../sbd" "+incdir+../reg_model" 
# -- Compiling package top_sv_unit
# -- Importing package uvm_pkg
# ** Warning: ../sbd/mac_reg_model.sv(82): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# -- Compiling module eth_clockgen
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface mii_intf
# -- Compiling interface phy_intf
# -- Compiling interface wb_proc_intf
# -- Compiling interface wb_mem_intf
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:13:39 on Nov 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 23:13:39 on Nov 13,2025, Elapsed time: 0:00:28
# Errors: 0, Warnings: 29
# vsim -voptargs="+acc" work.top -l log.txt 
# Start time: 23:13:39 on Nov 13,2025
# Loading C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_26280\win64_gcc-4.5.0\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ../sbd/mac_reg_model.sv(82): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# Loading sv_std.std
# Loading work.uvm_pkg(fast)
# Loading work.top_sv_unit(fast)
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading work.top(fast)
# Loading work.wb_proc_intf(fast)
# Loading work.wb_mem_intf(fast)
# Loading work.phy_intf(fast)
# Loading work.mii_intf(fast)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Loading work.wb_proc_intf(fast)
# Loading work.wb_mem_intf(fast)
# Loading work.phy_intf(fast)
# Loading work.mii_intf(fast)
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_mem/memory.sv Line: 8
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_proc/wb_proc_mon.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_mem/wb_mem_mon.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../phy/phy_rx_mon.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../phy/phy_tx_mon.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 11
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 14
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 15
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 16
# ** Note: (vsim-7082) For C/C++ auto compile, choosing compiler C:\Users\HP\Downloads\questasim-gcc-4.5.0-mingw64vc12\gcc-4.5.0-mingw64vc12\bin\g++.exe set from the PATH environment variable.
# Compiling C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_26280\win64_gcc-4.5.0\exportwrapper.c
# Loading C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_26280\win64_gcc-4.5.0\vsim_auto_compile.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: HP  Hostname: SAISURYA  ProcessID: 10136
#           Attempting to use alternate WLF file "./wlftwkw34s".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwkw34s
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test ethmac_fd_rx_test...
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               ethmac_fd_rx_test       -     @352 
#   env                      ethmac_env              -     @368 
#     mem_agent_i            wb_mem_agent            -     @392 
#       memory               memory                  -     @578 
#       mon                  wb_mem_mon              -     @587 
#         ap_port            uvm_analysis_port       -     @598 
#     mii_agent_i            mii_agent               -     @428 
#     phy_rx_agent_i         phy_rx_agent            -     @410 
#       drv                  phy_rx_drv              -     @610 
#         rsp_port           uvm_analysis_port       -     @629 
#         seq_item_port      uvm_seq_item_pull_port  -     @619 
#       mon                  phy_rx_mon              -     @776 
#         ap_port            uvm_analysis_port       -     @789 
#       sqr                  uvm_sequencer           -     @639 
#         rsp_export         uvm_analysis_export     -     @648 
#         seq_item_export    uvm_seq_item_pull_imp   -     @766 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     phy_tx_agent_i         phy_tx_agent            -     @401 
#       drv                  phy_tx_drv              -     @805 
#         rsp_port           uvm_analysis_port       -     @824 
#         seq_item_port      uvm_seq_item_pull_port  -     @814 
#       mon                  phy_tx_mon              -     @834 
#         ap_port            uvm_analysis_port       -     @847 
#     proc_agent_i           wb_proc_agent           -     @383 
#       cov                  wb_proc_cov             -     @1033
#         analysis_imp       uvm_analysis_imp        -     @1042
#       drv                  wb_proc_drv             -     @858 
#         rsp_port           uvm_analysis_port       -     @877 
#         seq_item_port      uvm_seq_item_pull_port  -     @867 
#       mon                  wb_proc_mon             -     @1024
#         ap_port            uvm_analysis_port       -     @1054
#       sqr                  uvm_sequencer           -     @887 
#         rsp_export         uvm_analysis_export     -     @896 
#         seq_item_export    uvm_seq_item_pull_imp   -     @1014
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     sbd                    mac_sbd                 -     @419 
#       imp_mem              uvm_analysis_imp_mem    -     @1079
#       imp_proc             uvm_analysis_imp_proc   -     @1069
#       imp_rx               uvm_analysis_imp_rx     -     @1099
#       imp_tx               uvm_analysis_imp_tx     -     @1089
# --------------------------------------------------------------
# 
# sbd: 0, rx_frame is null
# 5 5 phy_rx_drv: 213: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 221: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 229: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 237: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 245: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 253: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 261: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 269: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 277: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 285: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 293: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 301: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 309: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 317: vif.mrxd_pad_i=5
# d phy_rx_drv: 325: vif.mrxd_pad_i=5
# 3 phy_rx_drv: 333: vif.mrxd_pad_i=d
# 4 phy_rx_drv: 341: vif.mrxd_pad_i=3
# 7 phy_rx_drv: 349: vif.mrxd_pad_i=4
# d phy_rx_drv: 357: vif.mrxd_pad_i=7
# 8 phy_rx_drv: 365: vif.mrxd_pad_i=d
# 3 phy_rx_drv: 373: vif.mrxd_pad_i=8
# f phy_rx_drv: 381: vif.mrxd_pad_i=3
# 6 phy_rx_drv: 389: vif.mrxd_pad_i=f
# 3 phy_rx_drv: 397: vif.mrxd_pad_i=6
# f phy_rx_drv: 405: vif.mrxd_pad_i=3
# f phy_rx_drv: 413: vif.mrxd_pad_i=f
# 4 phy_rx_drv: 421: vif.mrxd_pad_i=f
# a phy_rx_drv: 429: vif.mrxd_pad_i=4
# a phy_rx_drv: 437: vif.mrxd_pad_i=a
# 9 phy_rx_drv: 445: vif.mrxd_pad_i=a
# c phy_rx_drv: 453: vif.mrxd_pad_i=9
# 4 phy_rx_drv: 461: vif.mrxd_pad_i=c
# 7 phy_rx_drv: 469: vif.mrxd_pad_i=4
# SBD: rx data=43d7386f
# 1 phy_rx_drv: 477: vif.mrxd_pad_i=7
# e phy_rx_drv: 485: vif.mrxd_pad_i=1
# 9 phy_rx_drv: 493: vif.mrxd_pad_i=e
# 0 phy_rx_drv: 501: vif.mrxd_pad_i=9
# a phy_rx_drv: 509: vif.mrxd_pad_i=0
# 7 phy_rx_drv: 517: vif.mrxd_pad_i=a
# 8 phy_rx_drv: 525: vif.mrxd_pad_i=7
# 2 phy_rx_drv: 533: vif.mrxd_pad_i=8
# SBD: rx data=f34faac9
# 5 phy_rx_drv: 541: vif.mrxd_pad_i=2
# 2 phy_rx_drv: 549: vif.mrxd_pad_i=5
# e phy_rx_drv: 557: vif.mrxd_pad_i=2
# 6 phy_rx_drv: 565: vif.mrxd_pad_i=e
# e phy_rx_drv: 573: vif.mrxd_pad_i=6
# 4 phy_rx_drv: 581: vif.mrxd_pad_i=e
# 7 phy_rx_drv: 589: vif.mrxd_pad_i=4
# 5 phy_rx_drv: 597: vif.mrxd_pad_i=7
# a phy_rx_drv: 605: vif.mrxd_pad_i=5
# SBD: rx data=74e1097a
# b phy_rx_drv: 613: vif.mrxd_pad_i=a
# 5 phy_rx_drv: 621: vif.mrxd_pad_i=b
# 1 phy_rx_drv: 629: vif.mrxd_pad_i=5
# 9 phy_rx_drv: 637: vif.mrxd_pad_i=1
# 4 phy_rx_drv: 645: vif.mrxd_pad_i=9
# e phy_rx_drv: 653: vif.mrxd_pad_i=4
# b phy_rx_drv: 661: vif.mrxd_pad_i=e
# SBD: rx data=28256e4e
# f phy_rx_drv: 669: vif.mrxd_pad_i=b
# b phy_rx_drv: 677: vif.mrxd_pad_i=f
# f phy_rx_drv: 685: vif.mrxd_pad_i=b
# 0 phy_rx_drv: 693: vif.mrxd_pad_i=f
# f phy_rx_drv: 701: vif.mrxd_pad_i=0
# 6 phy_rx_drv: 709: vif.mrxd_pad_i=f
# e phy_rx_drv: 717: vif.mrxd_pad_i=6
# c phy_rx_drv: 725: vif.mrxd_pad_i=e
# SBD: rx data=57ba1549
# 1 phy_rx_drv: 733: vif.mrxd_pad_i=c
# b phy_rx_drv: 741: vif.mrxd_pad_i=1
# 2 phy_rx_drv: 749: vif.mrxd_pad_i=b
# b phy_rx_drv: 757: vif.mrxd_pad_i=2
# 0 phy_rx_drv: 765: vif.mrxd_pad_i=b
# a phy_rx_drv: 773: vif.mrxd_pad_i=0
# 0 phy_rx_drv: 781: vif.mrxd_pad_i=a
# 4 phy_rx_drv: 789: vif.mrxd_pad_i=0
# SBD: rx data=bebf0f6f
# b phy_rx_drv: 797: vif.mrxd_pad_i=4
# 2 phy_rx_drv: 805: vif.mrxd_pad_i=b
# c phy_rx_drv: 813: vif.mrxd_pad_i=2
# f phy_rx_drv: 821: vif.mrxd_pad_i=c
# 1 phy_rx_drv: 829: vif.mrxd_pad_i=f
# 6 phy_rx_drv: 837: vif.mrxd_pad_i=1
# 6 phy_rx_drv: 845: vif.mrxd_pad_i=6
# 9 phy_rx_drv: 853: vif.mrxd_pad_i=6
# SBD: rx data=ceb1b2a0
# 3 phy_rx_drv: 861: vif.mrxd_pad_i=9
# 7 phy_rx_drv: 869: vif.mrxd_pad_i=3
# 9 phy_rx_drv: 877: vif.mrxd_pad_i=7
# c phy_rx_drv: 885: vif.mrxd_pad_i=9
# 5 phy_rx_drv: 893: vif.mrxd_pad_i=c
# b phy_rx_drv: 901: vif.mrxd_pad_i=5
#  
# phy_rx_drv: 909: vif.mrxd_pad_i=b
# ---------------------------------------------------
# Name           Type          Size  Value           
# ---------------------------------------------------
# frame          eth_frame     -     @1296           
#   preamble     integral      56    'h55555555555555
#   sfd          integral      8     'hd5            
#   payload      da(integral)  32    -               
#     [0]        integral      8     'h34            
#     [1]        integral      8     'h7d            
#     [2]        integral      8     'h83            
#     [3]        integral      8     'hf6            
#     [4]        integral      8     'h3f            
#     ...        ...           ...   ...             
#     [27]       integral      8     'ha             
#     [28]       integral      8     'h4             
#     [29]       integral      8     'hb2            
#     [30]       integral      8     'hcf            
#     [31]       integral      8     'h16            
#   crc          integral      32    'h9673c9b5      
#   len          integral      32    'h0             
#   opcode       integral      16    'h0             
#   pause_timer  integral      16    'h0             
#   type_len     integral      16    'h0             
# ---------------------------------------------------
# SBD: rx data=402bfc61
# SBD: rx data=9673c9b5
# memory_Rd=
# wr_memory
# 34 7d 83 f6 3f f4 aa 9c 47 1e 90 a7 82 52 e6 e4 75 ab 51 94 eb fb f0 f6 ec 1b 2b a 4 b2 cf 16 69 37 9c 5b  
# rx_frame
# working
# sbd: 1025, rx_frame is not null
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=34, frame data=34
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=7d, frame data=7d
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=83, frame data=83
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=f6, frame data=f6
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=3f, frame data=3f
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=f4, frame data=f4
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=aa, frame data=aa
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=9c, frame data=9c
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=47, frame data=47
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=1e, frame data=1e
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=90, frame data=90
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=a7, frame data=a7
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=82, frame data=82
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=52, frame data=52
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=e6, frame data=e6
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=e4, frame data=e4
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=75, frame data=75
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=ab, frame data=ab
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=51, frame data=51
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=94, frame data=94
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=eb, frame data=eb
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=fb, frame data=fb
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=f0, frame data=f0
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=f6, frame data=f6
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=ec, frame data=ec
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=1b, frame data=1b
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=2b, frame data=2b
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=a, frame data=a
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=4, frame data=4
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=b2, frame data=b2
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=cf, frame data=cf
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=16, frame data=16
# sbd: 1030, rx_frame is null
# UVM_ERROR ../wb_proc/wb_proc_seq_lib.sv(272) @ 1046: uvm_test_top.env.proc_agent_i.sqr@@int_wait [INT_ERROR] interrupt_Data tx/rx error
# UVM_ERROR ../wb_proc/wb_proc_seq_lib.sv(273) @ 1046: uvm_test_top.env.proc_agent_i.sqr@@int_wait [data] expected =1
# UVM_ERROR ../wb_proc/wb_proc_seq_lib.sv(274) @ 1046: uvm_test_top.env.proc_agent_i.sqr@@int_wait [data] data=100
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_objection.svh(1270) @ 2916: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../wb_proc/wb_proc_cov.sv(56) @ 2916: uvm_test_top.env.proc_agent_i.cov [COVERAGE] Coverage=41.270
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_report_server.svh(847) @ 2916: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   37
# UVM_WARNING :    0
# UVM_ERROR :    3
# UVM_FATAL :    0
# ** Report counts by id
# [COVERAGE]     1
# [INT_ERROR]     1
# [RNTST]     1
# [SBD_CHECK]    32
# [TEST_DONE]     1
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# [data]     2
# 
# ** Note: $finish    : C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(517)
#    Time: 2916 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh line 517
do run.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt10".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt11".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt12".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt13".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt4".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt5".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt6".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt7".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt8".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt9".  Locker is HP@SAISURYA.
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 18 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:15:33 on Nov 13,2025
# vlog -reportprogress 300 -ccflags "-DQUESTA" C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_dpi.cc 
# ** Note: (vlog-7082) For C/C++ auto compile, choosing compiler C:\Users\HP\Downloads\questasim-gcc-4.5.0-mingw64vc12\gcc-4.5.0-mingw64vc12\bin\g++.exe set from the PATH environment variable.
# -- Compiling DPI/PLI C++ file C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_dpi.cc
# 
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_get_vlog_partsel(char*, t_vpi_vecval*, PLI_INT32)':
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c:172:1: warning: control reaches end of non-void function
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_set_vlog_partsel(char*, t_vpi_vecval*, PLI_INT32)':
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c:111:1: warning: control reaches end of non-void function
# 
# End time: 23:15:34 on Nov 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:15:34 on Nov 13,2025
# vlog -reportprogress 300 "+incdir+C:/uvm_1.2/uvm-1.2-master/src" C:/uvm_1.2/uvm-1.2-master/src/uvm_pkg.sv 
# -- Compiling package uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 23:15:34 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:15:34 on Nov 13,2025
# vlog -reportprogress 300 ../top/top.sv "+incdir+C:/uvm_1.2/uvm-1.2-master/src" "+incdir+../../rtl" "+incdir+../top" "+incdir+../wb_proc" "+incdir+../wb_mem" "+incdir+../mii" "+incdir+../phy" "+incdir+../sbd" "+incdir+../reg_model" 
# -- Compiling package top_sv_unit
# -- Importing package uvm_pkg
# ** Warning: ../sbd/mac_reg_model.sv(82): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# -- Compiling module eth_clockgen
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface mii_intf
# -- Compiling interface phy_intf
# -- Compiling interface wb_proc_intf
# -- Compiling interface wb_mem_intf
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:15:35 on Nov 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# End time: 23:15:35 on Nov 13,2025, Elapsed time: 0:01:56
# Errors: 0, Warnings: 29
# vsim -voptargs="+acc" work.top -l log.txt 
# Start time: 23:15:35 on Nov 13,2025
# Loading C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_5176\win64_gcc-4.5.0\export_tramp.dll
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ../sbd/mac_reg_model.sv(82): (vopt-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# Loading sv_std.std
# Loading work.uvm_pkg(fast)
# Loading work.top_sv_unit(fast)
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading work.top(fast)
# Loading work.wb_proc_intf(fast)
# Loading work.wb_mem_intf(fast)
# Loading work.phy_intf(fast)
# Loading work.mii_intf(fast)
# Loading work.ethmac(fast)
# Loading work.eth_miim(fast)
# Loading work.eth_clockgen(fast)
# Loading work.eth_shiftreg(fast)
# Loading work.eth_outputcontrol(fast)
# Loading work.eth_registers(fast)
# Loading work.eth_register(fast)
# Loading work.eth_register(fast__1)
# Loading work.eth_register(fast__2)
# Loading work.eth_register(fast__3)
# Loading work.eth_register(fast__4)
# Loading work.eth_register(fast__5)
# Loading work.eth_register(fast__6)
# Loading work.eth_register(fast__7)
# Loading work.eth_register(fast__8)
# Loading work.eth_register(fast__9)
# Loading work.eth_register(fast__10)
# Loading work.eth_register(fast__11)
# Loading work.eth_register(fast__12)
# Loading work.eth_register(fast__13)
# Loading work.eth_register(fast__14)
# Loading work.eth_maccontrol(fast)
# Loading work.eth_receivecontrol(fast)
# Loading work.eth_transmitcontrol(fast)
# Loading work.eth_txethmac(fast)
# Loading work.eth_txcounters(fast)
# Loading work.eth_txstatem(fast)
# Loading work.eth_crc(fast)
# Loading work.eth_random(fast)
# Loading work.eth_rxethmac(fast)
# Loading work.eth_rxstatem(fast)
# Loading work.eth_rxcounters(fast)
# Loading work.eth_rxaddrcheck(fast)
# Loading work.eth_wishbone(fast)
# Loading work.eth_spram_256x32(fast)
# Loading work.eth_fifo(fast)
# Loading work.eth_macstatus(fast)
# Loading work.wb_proc_intf(fast)
# Loading work.wb_mem_intf(fast)
# Loading work.phy_intf(fast)
# Loading work.mii_intf(fast)
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_mem/memory.sv Line: 8
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_proc/wb_proc_mon.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../wb_mem/wb_mem_mon.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../phy/phy_rx_mon.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit File: ../phy/phy_tx_mon.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 9
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 10
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_rx_drv File: ../phy/phy_rx_drv.sv Line: 11
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 14
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 15
# ** Warning: (vsim-3764) Stand-alone call to function 'read_by_name' treated as implicit void cast.
#    Time: 0 ns  Iteration: 0  Region: /top_sv_unit::phy_tx_drv File: ../phy/phy_tx_drv.sv Line: 16
# ** Note: (vsim-7082) For C/C++ auto compile, choosing compiler C:\Users\HP\Downloads\questasim-gcc-4.5.0-mingw64vc12\gcc-4.5.0-mingw64vc12\bin\g++.exe set from the PATH environment variable.
# Compiling C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_5176\win64_gcc-4.5.0\exportwrapper.c
# Loading C:/Users/HP/AppData/Local/Temp\HP@SAISURYA_dpi_5176\win64_gcc-4.5.0\vsim_auto_compile.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: HP  Hostname: SAISURYA  ProcessID: 10136
#           Attempting to use alternate WLF file "./wlft80ac2a".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft80ac2a
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO @ 0: reporter [RNTST] Running test ethmac_fd_rx_test...
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               ethmac_fd_rx_test       -     @352 
#   env                      ethmac_env              -     @368 
#     mem_agent_i            wb_mem_agent            -     @392 
#       memory               memory                  -     @578 
#       mon                  wb_mem_mon              -     @587 
#         ap_port            uvm_analysis_port       -     @598 
#     mii_agent_i            mii_agent               -     @428 
#     phy_rx_agent_i         phy_rx_agent            -     @410 
#       drv                  phy_rx_drv              -     @610 
#         rsp_port           uvm_analysis_port       -     @629 
#         seq_item_port      uvm_seq_item_pull_port  -     @619 
#       mon                  phy_rx_mon              -     @776 
#         ap_port            uvm_analysis_port       -     @789 
#       sqr                  uvm_sequencer           -     @639 
#         rsp_export         uvm_analysis_export     -     @648 
#         seq_item_export    uvm_seq_item_pull_imp   -     @766 
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     phy_tx_agent_i         phy_tx_agent            -     @401 
#       drv                  phy_tx_drv              -     @805 
#         rsp_port           uvm_analysis_port       -     @824 
#         seq_item_port      uvm_seq_item_pull_port  -     @814 
#       mon                  phy_tx_mon              -     @834 
#         ap_port            uvm_analysis_port       -     @847 
#     proc_agent_i           wb_proc_agent           -     @383 
#       cov                  wb_proc_cov             -     @1033
#         analysis_imp       uvm_analysis_imp        -     @1042
#       drv                  wb_proc_drv             -     @858 
#         rsp_port           uvm_analysis_port       -     @877 
#         seq_item_port      uvm_seq_item_pull_port  -     @867 
#       mon                  wb_proc_mon             -     @1024
#         ap_port            uvm_analysis_port       -     @1054
#       sqr                  uvm_sequencer           -     @887 
#         rsp_export         uvm_analysis_export     -     @896 
#         seq_item_export    uvm_seq_item_pull_imp   -     @1014
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     sbd                    mac_sbd                 -     @419 
#       imp_mem              uvm_analysis_imp_mem    -     @1079
#       imp_proc             uvm_analysis_imp_proc   -     @1069
#       imp_rx               uvm_analysis_imp_rx     -     @1099
#       imp_tx               uvm_analysis_imp_tx     -     @1089
# --------------------------------------------------------------
# 
# sbd: 0, rx_frame is null
# 5 5 phy_rx_drv: 213: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 221: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 229: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 237: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 245: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 253: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 261: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 269: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 277: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 285: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 293: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 301: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 309: vif.mrxd_pad_i=5
# 5 phy_rx_drv: 317: vif.mrxd_pad_i=5
# d phy_rx_drv: 325: vif.mrxd_pad_i=5
# 3 phy_rx_drv: 333: vif.mrxd_pad_i=d
# 4 phy_rx_drv: 341: vif.mrxd_pad_i=3
# 7 phy_rx_drv: 349: vif.mrxd_pad_i=4
# d phy_rx_drv: 357: vif.mrxd_pad_i=7
# 8 phy_rx_drv: 365: vif.mrxd_pad_i=d
# 3 phy_rx_drv: 373: vif.mrxd_pad_i=8
# f phy_rx_drv: 381: vif.mrxd_pad_i=3
# 6 phy_rx_drv: 389: vif.mrxd_pad_i=f
# 3 phy_rx_drv: 397: vif.mrxd_pad_i=6
# f phy_rx_drv: 405: vif.mrxd_pad_i=3
# f phy_rx_drv: 413: vif.mrxd_pad_i=f
# 4 phy_rx_drv: 421: vif.mrxd_pad_i=f
# a phy_rx_drv: 429: vif.mrxd_pad_i=4
# a phy_rx_drv: 437: vif.mrxd_pad_i=a
# 9 phy_rx_drv: 445: vif.mrxd_pad_i=a
# c phy_rx_drv: 453: vif.mrxd_pad_i=9
# 4 phy_rx_drv: 461: vif.mrxd_pad_i=c
# 7 phy_rx_drv: 469: vif.mrxd_pad_i=4
# SBD: rx data=43d7386f
# 1 phy_rx_drv: 477: vif.mrxd_pad_i=7
# e phy_rx_drv: 485: vif.mrxd_pad_i=1
# 9 phy_rx_drv: 493: vif.mrxd_pad_i=e
# 0 phy_rx_drv: 501: vif.mrxd_pad_i=9
# a phy_rx_drv: 509: vif.mrxd_pad_i=0
# 7 phy_rx_drv: 517: vif.mrxd_pad_i=a
# 8 phy_rx_drv: 525: vif.mrxd_pad_i=7
# 2 phy_rx_drv: 533: vif.mrxd_pad_i=8
# SBD: rx data=f34faac9
# 5 phy_rx_drv: 541: vif.mrxd_pad_i=2
# 2 phy_rx_drv: 549: vif.mrxd_pad_i=5
# e phy_rx_drv: 557: vif.mrxd_pad_i=2
# 6 phy_rx_drv: 565: vif.mrxd_pad_i=e
# e phy_rx_drv: 573: vif.mrxd_pad_i=6
# 4 phy_rx_drv: 581: vif.mrxd_pad_i=e
# 7 phy_rx_drv: 589: vif.mrxd_pad_i=4
# 5 phy_rx_drv: 597: vif.mrxd_pad_i=7
# a phy_rx_drv: 605: vif.mrxd_pad_i=5
# SBD: rx data=74e1097a
# b phy_rx_drv: 613: vif.mrxd_pad_i=a
# 5 phy_rx_drv: 621: vif.mrxd_pad_i=b
# 1 phy_rx_drv: 629: vif.mrxd_pad_i=5
# 9 phy_rx_drv: 637: vif.mrxd_pad_i=1
# 4 phy_rx_drv: 645: vif.mrxd_pad_i=9
# e phy_rx_drv: 653: vif.mrxd_pad_i=4
# b phy_rx_drv: 661: vif.mrxd_pad_i=e
# SBD: rx data=28256e4e
# f phy_rx_drv: 669: vif.mrxd_pad_i=b
# b phy_rx_drv: 677: vif.mrxd_pad_i=f
# f phy_rx_drv: 685: vif.mrxd_pad_i=b
# 0 phy_rx_drv: 693: vif.mrxd_pad_i=f
# f phy_rx_drv: 701: vif.mrxd_pad_i=0
# 6 phy_rx_drv: 709: vif.mrxd_pad_i=f
# e phy_rx_drv: 717: vif.mrxd_pad_i=6
# c phy_rx_drv: 725: vif.mrxd_pad_i=e
# SBD: rx data=57ba1549
# 1 phy_rx_drv: 733: vif.mrxd_pad_i=c
# b phy_rx_drv: 741: vif.mrxd_pad_i=1
# 2 phy_rx_drv: 749: vif.mrxd_pad_i=b
# b phy_rx_drv: 757: vif.mrxd_pad_i=2
# 0 phy_rx_drv: 765: vif.mrxd_pad_i=b
# a phy_rx_drv: 773: vif.mrxd_pad_i=0
# 0 phy_rx_drv: 781: vif.mrxd_pad_i=a
# 4 phy_rx_drv: 789: vif.mrxd_pad_i=0
# SBD: rx data=bebf0f6f
# b phy_rx_drv: 797: vif.mrxd_pad_i=4
# 2 phy_rx_drv: 805: vif.mrxd_pad_i=b
# c phy_rx_drv: 813: vif.mrxd_pad_i=2
# f phy_rx_drv: 821: vif.mrxd_pad_i=c
# 1 phy_rx_drv: 829: vif.mrxd_pad_i=f
# 6 phy_rx_drv: 837: vif.mrxd_pad_i=1
# 6 phy_rx_drv: 845: vif.mrxd_pad_i=6
# 9 phy_rx_drv: 853: vif.mrxd_pad_i=6
# SBD: rx data=ceb1b2a0
# 3 phy_rx_drv: 861: vif.mrxd_pad_i=9
# 7 phy_rx_drv: 869: vif.mrxd_pad_i=3
# 9 phy_rx_drv: 877: vif.mrxd_pad_i=7
# c phy_rx_drv: 885: vif.mrxd_pad_i=9
# 5 phy_rx_drv: 893: vif.mrxd_pad_i=c
# b phy_rx_drv: 901: vif.mrxd_pad_i=5
#  
# phy_rx_drv: 909: vif.mrxd_pad_i=b
# ---------------------------------------------------
# Name           Type          Size  Value           
# ---------------------------------------------------
# frame          eth_frame     -     @1296           
#   preamble     integral      56    'h55555555555555
#   sfd          integral      8     'hd5            
#   payload      da(integral)  32    -               
#     [0]        integral      8     'h34            
#     [1]        integral      8     'h7d            
#     [2]        integral      8     'h83            
#     [3]        integral      8     'hf6            
#     [4]        integral      8     'h3f            
#     ...        ...           ...   ...             
#     [27]       integral      8     'ha             
#     [28]       integral      8     'h4             
#     [29]       integral      8     'hb2            
#     [30]       integral      8     'hcf            
#     [31]       integral      8     'h16            
#   crc          integral      32    'h9673c9b5      
#   len          integral      32    'h0             
#   opcode       integral      16    'h0             
#   pause_timer  integral      16    'h0             
#   type_len     integral      16    'h0             
# ---------------------------------------------------
# SBD: rx data=402bfc61
# SBD: rx data=9673c9b5
# memory_Rd=
# wr_memory
# 34 7d 83 f6 3f f4 aa 9c 47 1e 90 a7 82 52 e6 e4 75 ab 51 94 eb fb f0 f6 ec 1b 2b a 4 b2 cf 16 69 37 9c 5b  
# rx_frame
# working
# sbd: 1025, rx_frame is not null
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=34, frame data=34
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=7d, frame data=7d
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=83, frame data=83
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=f6, frame data=f6
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=3f, frame data=3f
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=f4, frame data=f4
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=aa, frame data=aa
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=9c, frame data=9c
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=47, frame data=47
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=1e, frame data=1e
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=90, frame data=90
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=a7, frame data=a7
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=82, frame data=82
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=52, frame data=52
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=e6, frame data=e6
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=e4, frame data=e4
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=75, frame data=75
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=ab, frame data=ab
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=51, frame data=51
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=94, frame data=94
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=eb, frame data=eb
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=fb, frame data=fb
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=f0, frame data=f0
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=f6, frame data=f6
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=ec, frame data=ec
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=1b, frame data=1b
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=2b, frame data=2b
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=a, frame data=a
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=4, frame data=4
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=b2, frame data=b2
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=cf, frame data=cf
# UVM_INFO ../sbd/mac_sbd.sv(113) @ 1025: uvm_test_top.env.sbd [SBD_CHECK] DATA RX MATCH:mem_wr_data=16, frame data=16
# sbd: 1030, rx_frame is null
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_objection.svh(1270) @ 2916: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../wb_proc/wb_proc_cov.sv(56) @ 2916: uvm_test_top.env.proc_agent_i.cov [COVERAGE] Coverage=41.270
# UVM_INFO C:/uvm_1.2/uvm-1.2-master/src/base/uvm_report_server.svh(847) @ 2916: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   37
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [COVERAGE]     1
# [RNTST]     1
# [SBD_CHECK]    32
# [TEST_DONE]     1
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# 
# ** Note: $finish    : C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh(517)
#    Time: 2916 ns  Iteration: 67  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/uvm_1.2/uvm-1.2-master/src/base/uvm_root.svh line 517
do run.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt10".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt11".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt12".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt13".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt4".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt5".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt6".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt7".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt8".  Locker is HP@SAISURYA.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt9".  Locker is HP@SAISURYA.
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.7c Lib Mapping Utility 2018.08 Aug 18 2018
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:16:26 on Nov 13,2025
# vlog -reportprogress 300 -ccflags "-DQUESTA" C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_dpi.cc 
# ** Note: (vlog-7082) For C/C++ auto compile, choosing compiler C:\Users\HP\Downloads\questasim-gcc-4.5.0-mingw64vc12\gcc-4.5.0-mingw64vc12\bin\g++.exe set from the PATH environment variable.
# -- Compiling DPI/PLI C++ file C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_dpi.cc
# 
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_get_vlog_partsel(char*, t_vpi_vecval*, PLI_INT32)':
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c:172:1: warning: control reaches end of non-void function
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c: In function 'int uvm_hdl_set_vlog_partsel(char*, t_vpi_vecval*, PLI_INT32)':
# C:/uvm_1.2/uvm-1.2-master/src/dpi/uvm_hdl_questa.c:111:1: warning: control reaches end of non-void function
# 
# End time: 23:16:27 on Nov 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:16:27 on Nov 13,2025
# vlog -reportprogress 300 "+incdir+C:/uvm_1.2/uvm-1.2-master/src" C:/uvm_1.2/uvm-1.2-master/src/uvm_pkg.sv 
# -- Compiling package uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 23:16:27 on Nov 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:16:27 on Nov 13,2025
# vlog -reportprogress 300 ../top/top.sv "+incdir+C:/uvm_1.2/uvm-1.2-master/src" "+incdir+../../rtl" "+incdir+../top" "+incdir+../wb_proc" "+incdir+../wb_mem" "+incdir+../mii" "+incdir+../phy" "+incdir+../sbd" "+incdir+../reg_model" 
# -- Compiling package top_sv_unit
# -- Importing package uvm_pkg
# ** Warning: ../sbd/mac_reg_model.sv(82): (vlog-2240) Treating stand-alone use of function 'set_coverage' as an implicit VOID cast.
# -- Compiling module eth_clockgen
# -- Compiling module eth_crc
# -- Compiling module eth_fifo
# -- Compiling module eth_maccontrol
# -- Compiling module eth_macstatus
# -- Compiling module eth_miim
# -- Compiling module eth_outputcontrol
# -- Compiling module eth_random
# -- Compiling module eth_receivecontrol
# -- Compiling module eth_register
# -- Compiling module eth_registers
# -- Compiling module eth_rxaddrcheck
# -- Compiling module eth_rxcounters
# -- Compiling module eth_rxethmac
# -- Compiling module eth_rxstatem
# -- Compiling module eth_shiftreg
# -- Compiling module eth_spram_256x32
# -- Compiling module eth_transmitcontrol
# -- Compiling module eth_txcounters
# -- Compiling module eth_txethmac
# -- Compiling module eth_txstatem
# -- Compiling module eth_wishbone
# -- Compiling module ethmac
# -- Compiling interface mii_intf
# -- Compiling interface phy_intf
# -- Compiling interface wb_proc_intf
# -- Compiling interface wb_mem_intf
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 23:16:28 on Nov 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
