|y86_cpu
half_mem_clk => half_mem_clk.IN2
reset => reset.IN9
switches[0] => switches[0].IN1
switches[1] => switches[1].IN1
switches[2] => switches[2].IN1
switches[3] => switches[3].IN1
switches[4] => switches[4].IN1
switches[5] => switches[5].IN1
switches[6] => switches[6].IN1
switches[7] => switches[7].IN1
switches[8] => switches[8].IN1
switches[9] => switches[9].IN1
hex0[0] << y86_memory:memory.port10
hex0[1] << y86_memory:memory.port10
hex0[2] << y86_memory:memory.port10
hex0[3] << y86_memory:memory.port10
hex0[4] << y86_memory:memory.port10
hex0[5] << y86_memory:memory.port10
hex0[6] << y86_memory:memory.port10
hex1[0] << y86_memory:memory.port11
hex1[1] << y86_memory:memory.port11
hex1[2] << y86_memory:memory.port11
hex1[3] << y86_memory:memory.port11
hex1[4] << y86_memory:memory.port11
hex1[5] << y86_memory:memory.port11
hex1[6] << y86_memory:memory.port11
hex2[0] << y86_memory:memory.port12
hex2[1] << y86_memory:memory.port12
hex2[2] << y86_memory:memory.port12
hex2[3] << y86_memory:memory.port12
hex2[4] << y86_memory:memory.port12
hex2[5] << y86_memory:memory.port12
hex2[6] << y86_memory:memory.port12
hex3[0] << y86_memory:memory.port13
hex3[1] << y86_memory:memory.port13
hex3[2] << y86_memory:memory.port13
hex3[3] << y86_memory:memory.port13
hex3[4] << y86_memory:memory.port13
hex3[5] << y86_memory:memory.port13
hex3[6] << y86_memory:memory.port13
hex4[0] << y86_memory:memory.port14
hex4[1] << y86_memory:memory.port14
hex4[2] << y86_memory:memory.port14
hex4[3] << y86_memory:memory.port14
hex4[4] << y86_memory:memory.port14
hex4[5] << y86_memory:memory.port14
hex4[6] << y86_memory:memory.port14
hex5[0] << y86_memory:memory.port15
hex5[1] << y86_memory:memory.port15
hex5[2] << y86_memory:memory.port15
hex5[3] << y86_memory:memory.port15
hex5[4] << y86_memory:memory.port15
hex5[5] << y86_memory:memory.port15
hex5[6] << y86_memory:memory.port15
leds[0] << y86_memory:memory.port16
leds[1] << y86_memory:memory.port16
leds[2] << y86_memory:memory.port16
leds[3] << y86_memory:memory.port16
leds[4] << y86_memory:memory.port16
leds[5] << y86_memory:memory.port16
leds[6] << y86_memory:memory.port16
leds[7] << y86_memory:memory.port16
leds[8] << y86_memory:memory.port16
leds[9] << y86_memory:memory.port16


|y86_cpu|y86_regF:regF
clk => Fout_predPC[0]~reg0.CLK
clk => Fout_predPC[1]~reg0.CLK
clk => Fout_predPC[2]~reg0.CLK
clk => Fout_predPC[3]~reg0.CLK
clk => Fout_predPC[4]~reg0.CLK
clk => Fout_predPC[5]~reg0.CLK
clk => Fout_predPC[6]~reg0.CLK
clk => Fout_predPC[7]~reg0.CLK
clk => Fout_predPC[8]~reg0.CLK
clk => Fout_predPC[9]~reg0.CLK
clk => Fout_predPC[10]~reg0.CLK
clk => Fout_predPC[11]~reg0.CLK
clk => Fout_predPC[12]~reg0.CLK
clk => Fout_predPC[13]~reg0.CLK
clk => Fout_predPC[14]~reg0.CLK
clk => Fout_predPC[15]~reg0.CLK
clk => Fout_predPC[16]~reg0.CLK
clk => Fout_predPC[17]~reg0.CLK
clk => Fout_predPC[18]~reg0.CLK
clk => Fout_predPC[19]~reg0.CLK
clk => Fout_predPC[20]~reg0.CLK
clk => Fout_predPC[21]~reg0.CLK
clk => Fout_predPC[22]~reg0.CLK
clk => Fout_predPC[23]~reg0.CLK
clk => Fout_predPC[24]~reg0.CLK
clk => Fout_predPC[25]~reg0.CLK
clk => Fout_predPC[26]~reg0.CLK
clk => Fout_predPC[27]~reg0.CLK
clk => Fout_predPC[28]~reg0.CLK
clk => Fout_predPC[29]~reg0.CLK
clk => Fout_predPC[30]~reg0.CLK
clk => Fout_predPC[31]~reg0.CLK
reset => Fout_predPC[0]~reg0.ACLR
reset => Fout_predPC[1]~reg0.ACLR
reset => Fout_predPC[2]~reg0.ACLR
reset => Fout_predPC[3]~reg0.ACLR
reset => Fout_predPC[4]~reg0.ACLR
reset => Fout_predPC[5]~reg0.ACLR
reset => Fout_predPC[6]~reg0.ACLR
reset => Fout_predPC[7]~reg0.ACLR
reset => Fout_predPC[8]~reg0.ACLR
reset => Fout_predPC[9]~reg0.ACLR
reset => Fout_predPC[10]~reg0.ACLR
reset => Fout_predPC[11]~reg0.ACLR
reset => Fout_predPC[12]~reg0.ACLR
reset => Fout_predPC[13]~reg0.ACLR
reset => Fout_predPC[14]~reg0.ACLR
reset => Fout_predPC[15]~reg0.ACLR
reset => Fout_predPC[16]~reg0.ACLR
reset => Fout_predPC[17]~reg0.ACLR
reset => Fout_predPC[18]~reg0.ACLR
reset => Fout_predPC[19]~reg0.ACLR
reset => Fout_predPC[20]~reg0.ACLR
reset => Fout_predPC[21]~reg0.ACLR
reset => Fout_predPC[22]~reg0.ACLR
reset => Fout_predPC[23]~reg0.ACLR
reset => Fout_predPC[24]~reg0.ACLR
reset => Fout_predPC[25]~reg0.ACLR
reset => Fout_predPC[26]~reg0.ACLR
reset => Fout_predPC[27]~reg0.ACLR
reset => Fout_predPC[28]~reg0.ACLR
reset => Fout_predPC[29]~reg0.ACLR
reset => Fout_predPC[30]~reg0.ACLR
reset => Fout_predPC[31]~reg0.ACLR
F_stall => Fout_predPC[0]~reg0.ENA
F_stall => Fout_predPC[31]~reg0.ENA
F_stall => Fout_predPC[30]~reg0.ENA
F_stall => Fout_predPC[29]~reg0.ENA
F_stall => Fout_predPC[28]~reg0.ENA
F_stall => Fout_predPC[27]~reg0.ENA
F_stall => Fout_predPC[26]~reg0.ENA
F_stall => Fout_predPC[25]~reg0.ENA
F_stall => Fout_predPC[24]~reg0.ENA
F_stall => Fout_predPC[23]~reg0.ENA
F_stall => Fout_predPC[22]~reg0.ENA
F_stall => Fout_predPC[21]~reg0.ENA
F_stall => Fout_predPC[20]~reg0.ENA
F_stall => Fout_predPC[19]~reg0.ENA
F_stall => Fout_predPC[18]~reg0.ENA
F_stall => Fout_predPC[17]~reg0.ENA
F_stall => Fout_predPC[16]~reg0.ENA
F_stall => Fout_predPC[15]~reg0.ENA
F_stall => Fout_predPC[14]~reg0.ENA
F_stall => Fout_predPC[13]~reg0.ENA
F_stall => Fout_predPC[12]~reg0.ENA
F_stall => Fout_predPC[11]~reg0.ENA
F_stall => Fout_predPC[10]~reg0.ENA
F_stall => Fout_predPC[9]~reg0.ENA
F_stall => Fout_predPC[8]~reg0.ENA
F_stall => Fout_predPC[7]~reg0.ENA
F_stall => Fout_predPC[6]~reg0.ENA
F_stall => Fout_predPC[5]~reg0.ENA
F_stall => Fout_predPC[4]~reg0.ENA
F_stall => Fout_predPC[3]~reg0.ENA
F_stall => Fout_predPC[2]~reg0.ENA
F_stall => Fout_predPC[1]~reg0.ENA
Fin_predPC[0] => Fout_predPC[0]~reg0.DATAIN
Fin_predPC[1] => Fout_predPC[1]~reg0.DATAIN
Fin_predPC[2] => Fout_predPC[2]~reg0.DATAIN
Fin_predPC[3] => Fout_predPC[3]~reg0.DATAIN
Fin_predPC[4] => Fout_predPC[4]~reg0.DATAIN
Fin_predPC[5] => Fout_predPC[5]~reg0.DATAIN
Fin_predPC[6] => Fout_predPC[6]~reg0.DATAIN
Fin_predPC[7] => Fout_predPC[7]~reg0.DATAIN
Fin_predPC[8] => Fout_predPC[8]~reg0.DATAIN
Fin_predPC[9] => Fout_predPC[9]~reg0.DATAIN
Fin_predPC[10] => Fout_predPC[10]~reg0.DATAIN
Fin_predPC[11] => Fout_predPC[11]~reg0.DATAIN
Fin_predPC[12] => Fout_predPC[12]~reg0.DATAIN
Fin_predPC[13] => Fout_predPC[13]~reg0.DATAIN
Fin_predPC[14] => Fout_predPC[14]~reg0.DATAIN
Fin_predPC[15] => Fout_predPC[15]~reg0.DATAIN
Fin_predPC[16] => Fout_predPC[16]~reg0.DATAIN
Fin_predPC[17] => Fout_predPC[17]~reg0.DATAIN
Fin_predPC[18] => Fout_predPC[18]~reg0.DATAIN
Fin_predPC[19] => Fout_predPC[19]~reg0.DATAIN
Fin_predPC[20] => Fout_predPC[20]~reg0.DATAIN
Fin_predPC[21] => Fout_predPC[21]~reg0.DATAIN
Fin_predPC[22] => Fout_predPC[22]~reg0.DATAIN
Fin_predPC[23] => Fout_predPC[23]~reg0.DATAIN
Fin_predPC[24] => Fout_predPC[24]~reg0.DATAIN
Fin_predPC[25] => Fout_predPC[25]~reg0.DATAIN
Fin_predPC[26] => Fout_predPC[26]~reg0.DATAIN
Fin_predPC[27] => Fout_predPC[27]~reg0.DATAIN
Fin_predPC[28] => Fout_predPC[28]~reg0.DATAIN
Fin_predPC[29] => Fout_predPC[29]~reg0.DATAIN
Fin_predPC[30] => Fout_predPC[30]~reg0.DATAIN
Fin_predPC[31] => Fout_predPC[31]~reg0.DATAIN
Fout_predPC[0] <= Fout_predPC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fout_predPC[1] <= Fout_predPC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fout_predPC[2] <= Fout_predPC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fout_predPC[3] <= Fout_predPC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fout_predPC[4] <= Fout_predPC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fout_predPC[5] <= Fout_predPC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fout_predPC[6] <= Fout_predPC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fout_predPC[7] <= Fout_predPC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fout_predPC[8] <= Fout_predPC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fout_predPC[9] <= Fout_predPC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fout_predPC[10] <= Fout_predPC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fout_predPC[11] <= Fout_predPC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fout_predPC[12] <= Fout_predPC[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fout_predPC[13] <= Fout_predPC[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fout_predPC[14] <= Fout_predPC[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fout_predPC[15] <= Fout_predPC[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fout_predPC[16] <= Fout_predPC[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fout_predPC[17] <= Fout_predPC[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fout_predPC[18] <= Fout_predPC[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fout_predPC[19] <= Fout_predPC[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fout_predPC[20] <= Fout_predPC[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fout_predPC[21] <= Fout_predPC[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fout_predPC[22] <= Fout_predPC[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fout_predPC[23] <= Fout_predPC[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fout_predPC[24] <= Fout_predPC[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fout_predPC[25] <= Fout_predPC[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fout_predPC[26] <= Fout_predPC[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fout_predPC[27] <= Fout_predPC[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fout_predPC[28] <= Fout_predPC[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fout_predPC[29] <= Fout_predPC[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fout_predPC[30] <= Fout_predPC[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Fout_predPC[31] <= Fout_predPC[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|y86_cpu|y86_regD:regD
clk => Dout_ifun[0]~reg0.CLK
clk => Dout_ifun[1]~reg0.CLK
clk => Dout_ifun[2]~reg0.CLK
clk => Dout_ifun[3]~reg0.CLK
clk => Dout_valP[0]~reg0.CLK
clk => Dout_valP[1]~reg0.CLK
clk => Dout_valP[2]~reg0.CLK
clk => Dout_valP[3]~reg0.CLK
clk => Dout_valP[4]~reg0.CLK
clk => Dout_valP[5]~reg0.CLK
clk => Dout_valP[6]~reg0.CLK
clk => Dout_valP[7]~reg0.CLK
clk => Dout_valP[8]~reg0.CLK
clk => Dout_valP[9]~reg0.CLK
clk => Dout_valP[10]~reg0.CLK
clk => Dout_valP[11]~reg0.CLK
clk => Dout_valP[12]~reg0.CLK
clk => Dout_valP[13]~reg0.CLK
clk => Dout_valP[14]~reg0.CLK
clk => Dout_valP[15]~reg0.CLK
clk => Dout_valP[16]~reg0.CLK
clk => Dout_valP[17]~reg0.CLK
clk => Dout_valP[18]~reg0.CLK
clk => Dout_valP[19]~reg0.CLK
clk => Dout_valP[20]~reg0.CLK
clk => Dout_valP[21]~reg0.CLK
clk => Dout_valP[22]~reg0.CLK
clk => Dout_valP[23]~reg0.CLK
clk => Dout_valP[24]~reg0.CLK
clk => Dout_valP[25]~reg0.CLK
clk => Dout_valP[26]~reg0.CLK
clk => Dout_valP[27]~reg0.CLK
clk => Dout_valP[28]~reg0.CLK
clk => Dout_valP[29]~reg0.CLK
clk => Dout_valP[30]~reg0.CLK
clk => Dout_valP[31]~reg0.CLK
clk => Dout_valC[0]~reg0.CLK
clk => Dout_valC[1]~reg0.CLK
clk => Dout_valC[2]~reg0.CLK
clk => Dout_valC[3]~reg0.CLK
clk => Dout_valC[4]~reg0.CLK
clk => Dout_valC[5]~reg0.CLK
clk => Dout_valC[6]~reg0.CLK
clk => Dout_valC[7]~reg0.CLK
clk => Dout_valC[8]~reg0.CLK
clk => Dout_valC[9]~reg0.CLK
clk => Dout_valC[10]~reg0.CLK
clk => Dout_valC[11]~reg0.CLK
clk => Dout_valC[12]~reg0.CLK
clk => Dout_valC[13]~reg0.CLK
clk => Dout_valC[14]~reg0.CLK
clk => Dout_valC[15]~reg0.CLK
clk => Dout_valC[16]~reg0.CLK
clk => Dout_valC[17]~reg0.CLK
clk => Dout_valC[18]~reg0.CLK
clk => Dout_valC[19]~reg0.CLK
clk => Dout_valC[20]~reg0.CLK
clk => Dout_valC[21]~reg0.CLK
clk => Dout_valC[22]~reg0.CLK
clk => Dout_valC[23]~reg0.CLK
clk => Dout_valC[24]~reg0.CLK
clk => Dout_valC[25]~reg0.CLK
clk => Dout_valC[26]~reg0.CLK
clk => Dout_valC[27]~reg0.CLK
clk => Dout_valC[28]~reg0.CLK
clk => Dout_valC[29]~reg0.CLK
clk => Dout_valC[30]~reg0.CLK
clk => Dout_valC[31]~reg0.CLK
clk => Dout_rB[0]~reg0.CLK
clk => Dout_rB[1]~reg0.CLK
clk => Dout_rB[2]~reg0.CLK
clk => Dout_rB[3]~reg0.CLK
clk => Dout_rA[0]~reg0.CLK
clk => Dout_rA[1]~reg0.CLK
clk => Dout_rA[2]~reg0.CLK
clk => Dout_rA[3]~reg0.CLK
clk => Dout_icode[0]~reg0.CLK
clk => Dout_icode[1]~reg0.CLK
clk => Dout_icode[2]~reg0.CLK
clk => Dout_icode[3]~reg0.CLK
clk => Dout_stat[0]~reg0.CLK
clk => Dout_stat[1]~reg0.CLK
clk => Dout_stat[2]~reg0.CLK
clk => Dout_stat[3]~reg0.CLK
reset => Dout_valP[0]~reg0.ACLR
reset => Dout_valP[1]~reg0.ACLR
reset => Dout_valP[2]~reg0.ACLR
reset => Dout_valP[3]~reg0.ACLR
reset => Dout_valP[4]~reg0.ACLR
reset => Dout_valP[5]~reg0.ACLR
reset => Dout_valP[6]~reg0.ACLR
reset => Dout_valP[7]~reg0.ACLR
reset => Dout_valP[8]~reg0.ACLR
reset => Dout_valP[9]~reg0.ACLR
reset => Dout_valP[10]~reg0.ACLR
reset => Dout_valP[11]~reg0.ACLR
reset => Dout_valP[12]~reg0.ACLR
reset => Dout_valP[13]~reg0.ACLR
reset => Dout_valP[14]~reg0.ACLR
reset => Dout_valP[15]~reg0.ACLR
reset => Dout_valP[16]~reg0.ACLR
reset => Dout_valP[17]~reg0.ACLR
reset => Dout_valP[18]~reg0.ACLR
reset => Dout_valP[19]~reg0.ACLR
reset => Dout_valP[20]~reg0.ACLR
reset => Dout_valP[21]~reg0.ACLR
reset => Dout_valP[22]~reg0.ACLR
reset => Dout_valP[23]~reg0.ACLR
reset => Dout_valP[24]~reg0.ACLR
reset => Dout_valP[25]~reg0.ACLR
reset => Dout_valP[26]~reg0.ACLR
reset => Dout_valP[27]~reg0.ACLR
reset => Dout_valP[28]~reg0.ACLR
reset => Dout_valP[29]~reg0.ACLR
reset => Dout_valP[30]~reg0.ACLR
reset => Dout_valP[31]~reg0.ACLR
reset => Dout_valC[0]~reg0.ACLR
reset => Dout_valC[1]~reg0.ACLR
reset => Dout_valC[2]~reg0.ACLR
reset => Dout_valC[3]~reg0.ACLR
reset => Dout_valC[4]~reg0.ACLR
reset => Dout_valC[5]~reg0.ACLR
reset => Dout_valC[6]~reg0.ACLR
reset => Dout_valC[7]~reg0.ACLR
reset => Dout_valC[8]~reg0.ACLR
reset => Dout_valC[9]~reg0.ACLR
reset => Dout_valC[10]~reg0.ACLR
reset => Dout_valC[11]~reg0.ACLR
reset => Dout_valC[12]~reg0.ACLR
reset => Dout_valC[13]~reg0.ACLR
reset => Dout_valC[14]~reg0.ACLR
reset => Dout_valC[15]~reg0.ACLR
reset => Dout_valC[16]~reg0.ACLR
reset => Dout_valC[17]~reg0.ACLR
reset => Dout_valC[18]~reg0.ACLR
reset => Dout_valC[19]~reg0.ACLR
reset => Dout_valC[20]~reg0.ACLR
reset => Dout_valC[21]~reg0.ACLR
reset => Dout_valC[22]~reg0.ACLR
reset => Dout_valC[23]~reg0.ACLR
reset => Dout_valC[24]~reg0.ACLR
reset => Dout_valC[25]~reg0.ACLR
reset => Dout_valC[26]~reg0.ACLR
reset => Dout_valC[27]~reg0.ACLR
reset => Dout_valC[28]~reg0.ACLR
reset => Dout_valC[29]~reg0.ACLR
reset => Dout_valC[30]~reg0.ACLR
reset => Dout_valC[31]~reg0.ACLR
reset => Dout_rB[0]~reg0.PRESET
reset => Dout_rB[1]~reg0.PRESET
reset => Dout_rB[2]~reg0.PRESET
reset => Dout_rB[3]~reg0.PRESET
reset => Dout_rA[0]~reg0.PRESET
reset => Dout_rA[1]~reg0.PRESET
reset => Dout_rA[2]~reg0.PRESET
reset => Dout_rA[3]~reg0.PRESET
reset => Dout_icode[0]~reg0.PRESET
reset => Dout_icode[1]~reg0.ACLR
reset => Dout_icode[2]~reg0.ACLR
reset => Dout_icode[3]~reg0.ACLR
reset => Dout_stat[0]~reg0.ACLR
reset => Dout_stat[1]~reg0.ACLR
reset => Dout_stat[2]~reg0.ACLR
reset => Dout_stat[3]~reg0.ACLR
reset => Dout_ifun[0]~reg0.ENA
reset => Dout_ifun[3]~reg0.ENA
reset => Dout_ifun[2]~reg0.ENA
reset => Dout_ifun[1]~reg0.ENA
D_stall => Dout_stat.OUTPUTSELECT
D_stall => Dout_stat.OUTPUTSELECT
D_stall => Dout_stat.OUTPUTSELECT
D_stall => Dout_stat.OUTPUTSELECT
D_stall => Dout_icode.OUTPUTSELECT
D_stall => Dout_icode.OUTPUTSELECT
D_stall => Dout_icode.OUTPUTSELECT
D_stall => Dout_icode.OUTPUTSELECT
D_stall => Dout_ifun.OUTPUTSELECT
D_stall => Dout_ifun.OUTPUTSELECT
D_stall => Dout_ifun.OUTPUTSELECT
D_stall => Dout_ifun.OUTPUTSELECT
D_stall => Dout_rA.OUTPUTSELECT
D_stall => Dout_rA.OUTPUTSELECT
D_stall => Dout_rA.OUTPUTSELECT
D_stall => Dout_rA.OUTPUTSELECT
D_stall => Dout_rB.OUTPUTSELECT
D_stall => Dout_rB.OUTPUTSELECT
D_stall => Dout_rB.OUTPUTSELECT
D_stall => Dout_rB.OUTPUTSELECT
D_stall => Dout_valC.OUTPUTSELECT
D_stall => Dout_valC.OUTPUTSELECT
D_stall => Dout_valC.OUTPUTSELECT
D_stall => Dout_valC.OUTPUTSELECT
D_stall => Dout_valC.OUTPUTSELECT
D_stall => Dout_valC.OUTPUTSELECT
D_stall => Dout_valC.OUTPUTSELECT
D_stall => Dout_valC.OUTPUTSELECT
D_stall => Dout_valC.OUTPUTSELECT
D_stall => Dout_valC.OUTPUTSELECT
D_stall => Dout_valC.OUTPUTSELECT
D_stall => Dout_valC.OUTPUTSELECT
D_stall => Dout_valC.OUTPUTSELECT
D_stall => Dout_valC.OUTPUTSELECT
D_stall => Dout_valC.OUTPUTSELECT
D_stall => Dout_valC.OUTPUTSELECT
D_stall => Dout_valC.OUTPUTSELECT
D_stall => Dout_valC.OUTPUTSELECT
D_stall => Dout_valC.OUTPUTSELECT
D_stall => Dout_valC.OUTPUTSELECT
D_stall => Dout_valC.OUTPUTSELECT
D_stall => Dout_valC.OUTPUTSELECT
D_stall => Dout_valC.OUTPUTSELECT
D_stall => Dout_valC.OUTPUTSELECT
D_stall => Dout_valC.OUTPUTSELECT
D_stall => Dout_valC.OUTPUTSELECT
D_stall => Dout_valC.OUTPUTSELECT
D_stall => Dout_valC.OUTPUTSELECT
D_stall => Dout_valC.OUTPUTSELECT
D_stall => Dout_valC.OUTPUTSELECT
D_stall => Dout_valC.OUTPUTSELECT
D_stall => Dout_valC.OUTPUTSELECT
D_stall => Dout_valP.OUTPUTSELECT
D_stall => Dout_valP.OUTPUTSELECT
D_stall => Dout_valP.OUTPUTSELECT
D_stall => Dout_valP.OUTPUTSELECT
D_stall => Dout_valP.OUTPUTSELECT
D_stall => Dout_valP.OUTPUTSELECT
D_stall => Dout_valP.OUTPUTSELECT
D_stall => Dout_valP.OUTPUTSELECT
D_stall => Dout_valP.OUTPUTSELECT
D_stall => Dout_valP.OUTPUTSELECT
D_stall => Dout_valP.OUTPUTSELECT
D_stall => Dout_valP.OUTPUTSELECT
D_stall => Dout_valP.OUTPUTSELECT
D_stall => Dout_valP.OUTPUTSELECT
D_stall => Dout_valP.OUTPUTSELECT
D_stall => Dout_valP.OUTPUTSELECT
D_stall => Dout_valP.OUTPUTSELECT
D_stall => Dout_valP.OUTPUTSELECT
D_stall => Dout_valP.OUTPUTSELECT
D_stall => Dout_valP.OUTPUTSELECT
D_stall => Dout_valP.OUTPUTSELECT
D_stall => Dout_valP.OUTPUTSELECT
D_stall => Dout_valP.OUTPUTSELECT
D_stall => Dout_valP.OUTPUTSELECT
D_stall => Dout_valP.OUTPUTSELECT
D_stall => Dout_valP.OUTPUTSELECT
D_stall => Dout_valP.OUTPUTSELECT
D_stall => Dout_valP.OUTPUTSELECT
D_stall => Dout_valP.OUTPUTSELECT
D_stall => Dout_valP.OUTPUTSELECT
D_stall => Dout_valP.OUTPUTSELECT
D_stall => Dout_valP.OUTPUTSELECT
D_bubble => Dout_stat.OUTPUTSELECT
D_bubble => Dout_stat.OUTPUTSELECT
D_bubble => Dout_stat.OUTPUTSELECT
D_bubble => Dout_stat.OUTPUTSELECT
D_bubble => Dout_icode.OUTPUTSELECT
D_bubble => Dout_icode.OUTPUTSELECT
D_bubble => Dout_icode.OUTPUTSELECT
D_bubble => Dout_icode.OUTPUTSELECT
D_bubble => Dout_ifun.OUTPUTSELECT
D_bubble => Dout_ifun.OUTPUTSELECT
D_bubble => Dout_ifun.OUTPUTSELECT
D_bubble => Dout_ifun.OUTPUTSELECT
D_bubble => Dout_rA.OUTPUTSELECT
D_bubble => Dout_rA.OUTPUTSELECT
D_bubble => Dout_rA.OUTPUTSELECT
D_bubble => Dout_rA.OUTPUTSELECT
D_bubble => Dout_rB.OUTPUTSELECT
D_bubble => Dout_rB.OUTPUTSELECT
D_bubble => Dout_rB.OUTPUTSELECT
D_bubble => Dout_rB.OUTPUTSELECT
D_bubble => Dout_valC.OUTPUTSELECT
D_bubble => Dout_valC.OUTPUTSELECT
D_bubble => Dout_valC.OUTPUTSELECT
D_bubble => Dout_valC.OUTPUTSELECT
D_bubble => Dout_valC.OUTPUTSELECT
D_bubble => Dout_valC.OUTPUTSELECT
D_bubble => Dout_valC.OUTPUTSELECT
D_bubble => Dout_valC.OUTPUTSELECT
D_bubble => Dout_valC.OUTPUTSELECT
D_bubble => Dout_valC.OUTPUTSELECT
D_bubble => Dout_valC.OUTPUTSELECT
D_bubble => Dout_valC.OUTPUTSELECT
D_bubble => Dout_valC.OUTPUTSELECT
D_bubble => Dout_valC.OUTPUTSELECT
D_bubble => Dout_valC.OUTPUTSELECT
D_bubble => Dout_valC.OUTPUTSELECT
D_bubble => Dout_valC.OUTPUTSELECT
D_bubble => Dout_valC.OUTPUTSELECT
D_bubble => Dout_valC.OUTPUTSELECT
D_bubble => Dout_valC.OUTPUTSELECT
D_bubble => Dout_valC.OUTPUTSELECT
D_bubble => Dout_valC.OUTPUTSELECT
D_bubble => Dout_valC.OUTPUTSELECT
D_bubble => Dout_valC.OUTPUTSELECT
D_bubble => Dout_valC.OUTPUTSELECT
D_bubble => Dout_valC.OUTPUTSELECT
D_bubble => Dout_valC.OUTPUTSELECT
D_bubble => Dout_valC.OUTPUTSELECT
D_bubble => Dout_valC.OUTPUTSELECT
D_bubble => Dout_valC.OUTPUTSELECT
D_bubble => Dout_valC.OUTPUTSELECT
D_bubble => Dout_valC.OUTPUTSELECT
D_bubble => Dout_valP.OUTPUTSELECT
D_bubble => Dout_valP.OUTPUTSELECT
D_bubble => Dout_valP.OUTPUTSELECT
D_bubble => Dout_valP.OUTPUTSELECT
D_bubble => Dout_valP.OUTPUTSELECT
D_bubble => Dout_valP.OUTPUTSELECT
D_bubble => Dout_valP.OUTPUTSELECT
D_bubble => Dout_valP.OUTPUTSELECT
D_bubble => Dout_valP.OUTPUTSELECT
D_bubble => Dout_valP.OUTPUTSELECT
D_bubble => Dout_valP.OUTPUTSELECT
D_bubble => Dout_valP.OUTPUTSELECT
D_bubble => Dout_valP.OUTPUTSELECT
D_bubble => Dout_valP.OUTPUTSELECT
D_bubble => Dout_valP.OUTPUTSELECT
D_bubble => Dout_valP.OUTPUTSELECT
D_bubble => Dout_valP.OUTPUTSELECT
D_bubble => Dout_valP.OUTPUTSELECT
D_bubble => Dout_valP.OUTPUTSELECT
D_bubble => Dout_valP.OUTPUTSELECT
D_bubble => Dout_valP.OUTPUTSELECT
D_bubble => Dout_valP.OUTPUTSELECT
D_bubble => Dout_valP.OUTPUTSELECT
D_bubble => Dout_valP.OUTPUTSELECT
D_bubble => Dout_valP.OUTPUTSELECT
D_bubble => Dout_valP.OUTPUTSELECT
D_bubble => Dout_valP.OUTPUTSELECT
D_bubble => Dout_valP.OUTPUTSELECT
D_bubble => Dout_valP.OUTPUTSELECT
D_bubble => Dout_valP.OUTPUTSELECT
D_bubble => Dout_valP.OUTPUTSELECT
D_bubble => Dout_valP.OUTPUTSELECT
Din_stat[0] => Dout_stat.DATAB
Din_stat[1] => Dout_stat.DATAB
Din_stat[2] => Dout_stat.DATAB
Din_stat[3] => Dout_stat.DATAB
Din_icode[0] => Dout_icode.DATAB
Din_icode[1] => Dout_icode.DATAB
Din_icode[2] => Dout_icode.DATAB
Din_icode[3] => Dout_icode.DATAB
Din_ifun[0] => Dout_ifun.DATAB
Din_ifun[1] => Dout_ifun.DATAB
Din_ifun[2] => Dout_ifun.DATAB
Din_ifun[3] => Dout_ifun.DATAB
Din_rA[0] => Dout_rA.DATAB
Din_rA[1] => Dout_rA.DATAB
Din_rA[2] => Dout_rA.DATAB
Din_rA[3] => Dout_rA.DATAB
Din_rB[0] => Dout_rB.DATAB
Din_rB[1] => Dout_rB.DATAB
Din_rB[2] => Dout_rB.DATAB
Din_rB[3] => Dout_rB.DATAB
Din_valC[0] => Dout_valC.DATAB
Din_valC[1] => Dout_valC.DATAB
Din_valC[2] => Dout_valC.DATAB
Din_valC[3] => Dout_valC.DATAB
Din_valC[4] => Dout_valC.DATAB
Din_valC[5] => Dout_valC.DATAB
Din_valC[6] => Dout_valC.DATAB
Din_valC[7] => Dout_valC.DATAB
Din_valC[8] => Dout_valC.DATAB
Din_valC[9] => Dout_valC.DATAB
Din_valC[10] => Dout_valC.DATAB
Din_valC[11] => Dout_valC.DATAB
Din_valC[12] => Dout_valC.DATAB
Din_valC[13] => Dout_valC.DATAB
Din_valC[14] => Dout_valC.DATAB
Din_valC[15] => Dout_valC.DATAB
Din_valC[16] => Dout_valC.DATAB
Din_valC[17] => Dout_valC.DATAB
Din_valC[18] => Dout_valC.DATAB
Din_valC[19] => Dout_valC.DATAB
Din_valC[20] => Dout_valC.DATAB
Din_valC[21] => Dout_valC.DATAB
Din_valC[22] => Dout_valC.DATAB
Din_valC[23] => Dout_valC.DATAB
Din_valC[24] => Dout_valC.DATAB
Din_valC[25] => Dout_valC.DATAB
Din_valC[26] => Dout_valC.DATAB
Din_valC[27] => Dout_valC.DATAB
Din_valC[28] => Dout_valC.DATAB
Din_valC[29] => Dout_valC.DATAB
Din_valC[30] => Dout_valC.DATAB
Din_valC[31] => Dout_valC.DATAB
Din_valP[0] => Dout_valP.DATAB
Din_valP[1] => Dout_valP.DATAB
Din_valP[2] => Dout_valP.DATAB
Din_valP[3] => Dout_valP.DATAB
Din_valP[4] => Dout_valP.DATAB
Din_valP[5] => Dout_valP.DATAB
Din_valP[6] => Dout_valP.DATAB
Din_valP[7] => Dout_valP.DATAB
Din_valP[8] => Dout_valP.DATAB
Din_valP[9] => Dout_valP.DATAB
Din_valP[10] => Dout_valP.DATAB
Din_valP[11] => Dout_valP.DATAB
Din_valP[12] => Dout_valP.DATAB
Din_valP[13] => Dout_valP.DATAB
Din_valP[14] => Dout_valP.DATAB
Din_valP[15] => Dout_valP.DATAB
Din_valP[16] => Dout_valP.DATAB
Din_valP[17] => Dout_valP.DATAB
Din_valP[18] => Dout_valP.DATAB
Din_valP[19] => Dout_valP.DATAB
Din_valP[20] => Dout_valP.DATAB
Din_valP[21] => Dout_valP.DATAB
Din_valP[22] => Dout_valP.DATAB
Din_valP[23] => Dout_valP.DATAB
Din_valP[24] => Dout_valP.DATAB
Din_valP[25] => Dout_valP.DATAB
Din_valP[26] => Dout_valP.DATAB
Din_valP[27] => Dout_valP.DATAB
Din_valP[28] => Dout_valP.DATAB
Din_valP[29] => Dout_valP.DATAB
Din_valP[30] => Dout_valP.DATAB
Din_valP[31] => Dout_valP.DATAB
Dout_stat[0] <= Dout_stat[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_stat[1] <= Dout_stat[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_stat[2] <= Dout_stat[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_stat[3] <= Dout_stat[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_icode[0] <= Dout_icode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_icode[1] <= Dout_icode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_icode[2] <= Dout_icode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_icode[3] <= Dout_icode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_ifun[0] <= Dout_ifun[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_ifun[1] <= Dout_ifun[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_ifun[2] <= Dout_ifun[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_ifun[3] <= Dout_ifun[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_rA[0] <= Dout_rA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_rA[1] <= Dout_rA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_rA[2] <= Dout_rA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_rA[3] <= Dout_rA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_rB[0] <= Dout_rB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_rB[1] <= Dout_rB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_rB[2] <= Dout_rB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_rB[3] <= Dout_rB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valC[0] <= Dout_valC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valC[1] <= Dout_valC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valC[2] <= Dout_valC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valC[3] <= Dout_valC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valC[4] <= Dout_valC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valC[5] <= Dout_valC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valC[6] <= Dout_valC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valC[7] <= Dout_valC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valC[8] <= Dout_valC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valC[9] <= Dout_valC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valC[10] <= Dout_valC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valC[11] <= Dout_valC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valC[12] <= Dout_valC[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valC[13] <= Dout_valC[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valC[14] <= Dout_valC[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valC[15] <= Dout_valC[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valC[16] <= Dout_valC[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valC[17] <= Dout_valC[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valC[18] <= Dout_valC[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valC[19] <= Dout_valC[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valC[20] <= Dout_valC[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valC[21] <= Dout_valC[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valC[22] <= Dout_valC[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valC[23] <= Dout_valC[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valC[24] <= Dout_valC[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valC[25] <= Dout_valC[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valC[26] <= Dout_valC[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valC[27] <= Dout_valC[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valC[28] <= Dout_valC[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valC[29] <= Dout_valC[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valC[30] <= Dout_valC[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valC[31] <= Dout_valC[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valP[0] <= Dout_valP[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valP[1] <= Dout_valP[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valP[2] <= Dout_valP[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valP[3] <= Dout_valP[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valP[4] <= Dout_valP[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valP[5] <= Dout_valP[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valP[6] <= Dout_valP[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valP[7] <= Dout_valP[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valP[8] <= Dout_valP[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valP[9] <= Dout_valP[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valP[10] <= Dout_valP[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valP[11] <= Dout_valP[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valP[12] <= Dout_valP[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valP[13] <= Dout_valP[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valP[14] <= Dout_valP[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valP[15] <= Dout_valP[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valP[16] <= Dout_valP[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valP[17] <= Dout_valP[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valP[18] <= Dout_valP[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valP[19] <= Dout_valP[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valP[20] <= Dout_valP[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valP[21] <= Dout_valP[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valP[22] <= Dout_valP[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valP[23] <= Dout_valP[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valP[24] <= Dout_valP[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valP[25] <= Dout_valP[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valP[26] <= Dout_valP[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valP[27] <= Dout_valP[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valP[28] <= Dout_valP[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valP[29] <= Dout_valP[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valP[30] <= Dout_valP[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Dout_valP[31] <= Dout_valP[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|y86_cpu|y86_regE:regE
clk => Eout_valB[0]~reg0.CLK
clk => Eout_valB[1]~reg0.CLK
clk => Eout_valB[2]~reg0.CLK
clk => Eout_valB[3]~reg0.CLK
clk => Eout_valB[4]~reg0.CLK
clk => Eout_valB[5]~reg0.CLK
clk => Eout_valB[6]~reg0.CLK
clk => Eout_valB[7]~reg0.CLK
clk => Eout_valB[8]~reg0.CLK
clk => Eout_valB[9]~reg0.CLK
clk => Eout_valB[10]~reg0.CLK
clk => Eout_valB[11]~reg0.CLK
clk => Eout_valB[12]~reg0.CLK
clk => Eout_valB[13]~reg0.CLK
clk => Eout_valB[14]~reg0.CLK
clk => Eout_valB[15]~reg0.CLK
clk => Eout_valB[16]~reg0.CLK
clk => Eout_valB[17]~reg0.CLK
clk => Eout_valB[18]~reg0.CLK
clk => Eout_valB[19]~reg0.CLK
clk => Eout_valB[20]~reg0.CLK
clk => Eout_valB[21]~reg0.CLK
clk => Eout_valB[22]~reg0.CLK
clk => Eout_valB[23]~reg0.CLK
clk => Eout_valB[24]~reg0.CLK
clk => Eout_valB[25]~reg0.CLK
clk => Eout_valB[26]~reg0.CLK
clk => Eout_valB[27]~reg0.CLK
clk => Eout_valB[28]~reg0.CLK
clk => Eout_valB[29]~reg0.CLK
clk => Eout_valB[30]~reg0.CLK
clk => Eout_valB[31]~reg0.CLK
clk => Eout_valA[0]~reg0.CLK
clk => Eout_valA[1]~reg0.CLK
clk => Eout_valA[2]~reg0.CLK
clk => Eout_valA[3]~reg0.CLK
clk => Eout_valA[4]~reg0.CLK
clk => Eout_valA[5]~reg0.CLK
clk => Eout_valA[6]~reg0.CLK
clk => Eout_valA[7]~reg0.CLK
clk => Eout_valA[8]~reg0.CLK
clk => Eout_valA[9]~reg0.CLK
clk => Eout_valA[10]~reg0.CLK
clk => Eout_valA[11]~reg0.CLK
clk => Eout_valA[12]~reg0.CLK
clk => Eout_valA[13]~reg0.CLK
clk => Eout_valA[14]~reg0.CLK
clk => Eout_valA[15]~reg0.CLK
clk => Eout_valA[16]~reg0.CLK
clk => Eout_valA[17]~reg0.CLK
clk => Eout_valA[18]~reg0.CLK
clk => Eout_valA[19]~reg0.CLK
clk => Eout_valA[20]~reg0.CLK
clk => Eout_valA[21]~reg0.CLK
clk => Eout_valA[22]~reg0.CLK
clk => Eout_valA[23]~reg0.CLK
clk => Eout_valA[24]~reg0.CLK
clk => Eout_valA[25]~reg0.CLK
clk => Eout_valA[26]~reg0.CLK
clk => Eout_valA[27]~reg0.CLK
clk => Eout_valA[28]~reg0.CLK
clk => Eout_valA[29]~reg0.CLK
clk => Eout_valA[30]~reg0.CLK
clk => Eout_valA[31]~reg0.CLK
clk => Eout_valC[0]~reg0.CLK
clk => Eout_valC[1]~reg0.CLK
clk => Eout_valC[2]~reg0.CLK
clk => Eout_valC[3]~reg0.CLK
clk => Eout_valC[4]~reg0.CLK
clk => Eout_valC[5]~reg0.CLK
clk => Eout_valC[6]~reg0.CLK
clk => Eout_valC[7]~reg0.CLK
clk => Eout_valC[8]~reg0.CLK
clk => Eout_valC[9]~reg0.CLK
clk => Eout_valC[10]~reg0.CLK
clk => Eout_valC[11]~reg0.CLK
clk => Eout_valC[12]~reg0.CLK
clk => Eout_valC[13]~reg0.CLK
clk => Eout_valC[14]~reg0.CLK
clk => Eout_valC[15]~reg0.CLK
clk => Eout_valC[16]~reg0.CLK
clk => Eout_valC[17]~reg0.CLK
clk => Eout_valC[18]~reg0.CLK
clk => Eout_valC[19]~reg0.CLK
clk => Eout_valC[20]~reg0.CLK
clk => Eout_valC[21]~reg0.CLK
clk => Eout_valC[22]~reg0.CLK
clk => Eout_valC[23]~reg0.CLK
clk => Eout_valC[24]~reg0.CLK
clk => Eout_valC[25]~reg0.CLK
clk => Eout_valC[26]~reg0.CLK
clk => Eout_valC[27]~reg0.CLK
clk => Eout_valC[28]~reg0.CLK
clk => Eout_valC[29]~reg0.CLK
clk => Eout_valC[30]~reg0.CLK
clk => Eout_valC[31]~reg0.CLK
clk => Eout_ifun[0]~reg0.CLK
clk => Eout_ifun[1]~reg0.CLK
clk => Eout_ifun[2]~reg0.CLK
clk => Eout_ifun[3]~reg0.CLK
clk => Eout_srcB[0]~reg0.CLK
clk => Eout_srcB[1]~reg0.CLK
clk => Eout_srcB[2]~reg0.CLK
clk => Eout_srcB[3]~reg0.CLK
clk => Eout_srcA[0]~reg0.CLK
clk => Eout_srcA[1]~reg0.CLK
clk => Eout_srcA[2]~reg0.CLK
clk => Eout_srcA[3]~reg0.CLK
clk => Eout_dstM[0]~reg0.CLK
clk => Eout_dstM[1]~reg0.CLK
clk => Eout_dstM[2]~reg0.CLK
clk => Eout_dstM[3]~reg0.CLK
clk => Eout_dstE[0]~reg0.CLK
clk => Eout_dstE[1]~reg0.CLK
clk => Eout_dstE[2]~reg0.CLK
clk => Eout_dstE[3]~reg0.CLK
clk => Eout_stat[0]~reg0.CLK
clk => Eout_stat[1]~reg0.CLK
clk => Eout_stat[2]~reg0.CLK
clk => Eout_stat[3]~reg0.CLK
clk => Eout_icode[0]~reg0.CLK
clk => Eout_icode[1]~reg0.CLK
clk => Eout_icode[2]~reg0.CLK
clk => Eout_icode[3]~reg0.CLK
reset => Eout_srcB[0]~reg0.PRESET
reset => Eout_srcB[1]~reg0.PRESET
reset => Eout_srcB[2]~reg0.PRESET
reset => Eout_srcB[3]~reg0.PRESET
reset => Eout_srcA[0]~reg0.PRESET
reset => Eout_srcA[1]~reg0.PRESET
reset => Eout_srcA[2]~reg0.PRESET
reset => Eout_srcA[3]~reg0.PRESET
reset => Eout_dstM[0]~reg0.PRESET
reset => Eout_dstM[1]~reg0.PRESET
reset => Eout_dstM[2]~reg0.PRESET
reset => Eout_dstM[3]~reg0.PRESET
reset => Eout_dstE[0]~reg0.PRESET
reset => Eout_dstE[1]~reg0.PRESET
reset => Eout_dstE[2]~reg0.PRESET
reset => Eout_dstE[3]~reg0.PRESET
reset => Eout_stat[0]~reg0.ACLR
reset => Eout_stat[1]~reg0.ACLR
reset => Eout_stat[2]~reg0.ACLR
reset => Eout_stat[3]~reg0.ACLR
reset => Eout_icode[0]~reg0.PRESET
reset => Eout_icode[1]~reg0.ACLR
reset => Eout_icode[2]~reg0.ACLR
reset => Eout_icode[3]~reg0.ACLR
reset => Eout_valB[0]~reg0.ENA
reset => Eout_ifun[3]~reg0.ENA
reset => Eout_ifun[2]~reg0.ENA
reset => Eout_ifun[1]~reg0.ENA
reset => Eout_ifun[0]~reg0.ENA
reset => Eout_valC[31]~reg0.ENA
reset => Eout_valC[30]~reg0.ENA
reset => Eout_valC[29]~reg0.ENA
reset => Eout_valC[28]~reg0.ENA
reset => Eout_valC[27]~reg0.ENA
reset => Eout_valC[26]~reg0.ENA
reset => Eout_valC[25]~reg0.ENA
reset => Eout_valC[24]~reg0.ENA
reset => Eout_valC[23]~reg0.ENA
reset => Eout_valC[22]~reg0.ENA
reset => Eout_valC[21]~reg0.ENA
reset => Eout_valC[20]~reg0.ENA
reset => Eout_valC[19]~reg0.ENA
reset => Eout_valC[18]~reg0.ENA
reset => Eout_valC[17]~reg0.ENA
reset => Eout_valC[16]~reg0.ENA
reset => Eout_valC[15]~reg0.ENA
reset => Eout_valC[14]~reg0.ENA
reset => Eout_valC[13]~reg0.ENA
reset => Eout_valC[12]~reg0.ENA
reset => Eout_valC[11]~reg0.ENA
reset => Eout_valC[10]~reg0.ENA
reset => Eout_valC[9]~reg0.ENA
reset => Eout_valC[8]~reg0.ENA
reset => Eout_valC[7]~reg0.ENA
reset => Eout_valC[6]~reg0.ENA
reset => Eout_valC[5]~reg0.ENA
reset => Eout_valC[4]~reg0.ENA
reset => Eout_valC[3]~reg0.ENA
reset => Eout_valC[2]~reg0.ENA
reset => Eout_valC[1]~reg0.ENA
reset => Eout_valC[0]~reg0.ENA
reset => Eout_valA[31]~reg0.ENA
reset => Eout_valA[30]~reg0.ENA
reset => Eout_valA[29]~reg0.ENA
reset => Eout_valA[28]~reg0.ENA
reset => Eout_valA[27]~reg0.ENA
reset => Eout_valA[26]~reg0.ENA
reset => Eout_valA[25]~reg0.ENA
reset => Eout_valA[24]~reg0.ENA
reset => Eout_valA[23]~reg0.ENA
reset => Eout_valA[22]~reg0.ENA
reset => Eout_valA[21]~reg0.ENA
reset => Eout_valA[20]~reg0.ENA
reset => Eout_valA[19]~reg0.ENA
reset => Eout_valA[18]~reg0.ENA
reset => Eout_valA[17]~reg0.ENA
reset => Eout_valA[16]~reg0.ENA
reset => Eout_valA[15]~reg0.ENA
reset => Eout_valA[14]~reg0.ENA
reset => Eout_valA[13]~reg0.ENA
reset => Eout_valA[12]~reg0.ENA
reset => Eout_valA[11]~reg0.ENA
reset => Eout_valA[10]~reg0.ENA
reset => Eout_valA[9]~reg0.ENA
reset => Eout_valA[8]~reg0.ENA
reset => Eout_valA[7]~reg0.ENA
reset => Eout_valA[6]~reg0.ENA
reset => Eout_valA[5]~reg0.ENA
reset => Eout_valA[4]~reg0.ENA
reset => Eout_valA[3]~reg0.ENA
reset => Eout_valA[2]~reg0.ENA
reset => Eout_valA[1]~reg0.ENA
reset => Eout_valA[0]~reg0.ENA
reset => Eout_valB[31]~reg0.ENA
reset => Eout_valB[30]~reg0.ENA
reset => Eout_valB[29]~reg0.ENA
reset => Eout_valB[28]~reg0.ENA
reset => Eout_valB[27]~reg0.ENA
reset => Eout_valB[26]~reg0.ENA
reset => Eout_valB[25]~reg0.ENA
reset => Eout_valB[24]~reg0.ENA
reset => Eout_valB[23]~reg0.ENA
reset => Eout_valB[22]~reg0.ENA
reset => Eout_valB[21]~reg0.ENA
reset => Eout_valB[20]~reg0.ENA
reset => Eout_valB[19]~reg0.ENA
reset => Eout_valB[18]~reg0.ENA
reset => Eout_valB[17]~reg0.ENA
reset => Eout_valB[16]~reg0.ENA
reset => Eout_valB[15]~reg0.ENA
reset => Eout_valB[14]~reg0.ENA
reset => Eout_valB[13]~reg0.ENA
reset => Eout_valB[12]~reg0.ENA
reset => Eout_valB[11]~reg0.ENA
reset => Eout_valB[10]~reg0.ENA
reset => Eout_valB[9]~reg0.ENA
reset => Eout_valB[8]~reg0.ENA
reset => Eout_valB[7]~reg0.ENA
reset => Eout_valB[6]~reg0.ENA
reset => Eout_valB[5]~reg0.ENA
reset => Eout_valB[4]~reg0.ENA
reset => Eout_valB[3]~reg0.ENA
reset => Eout_valB[2]~reg0.ENA
reset => Eout_valB[1]~reg0.ENA
E_stall => Eout_stat.OUTPUTSELECT
E_stall => Eout_stat.OUTPUTSELECT
E_stall => Eout_stat.OUTPUTSELECT
E_stall => Eout_stat.OUTPUTSELECT
E_stall => Eout_icode.OUTPUTSELECT
E_stall => Eout_icode.OUTPUTSELECT
E_stall => Eout_icode.OUTPUTSELECT
E_stall => Eout_icode.OUTPUTSELECT
E_stall => Eout_ifun.OUTPUTSELECT
E_stall => Eout_ifun.OUTPUTSELECT
E_stall => Eout_ifun.OUTPUTSELECT
E_stall => Eout_ifun.OUTPUTSELECT
E_stall => Eout_valC.OUTPUTSELECT
E_stall => Eout_valC.OUTPUTSELECT
E_stall => Eout_valC.OUTPUTSELECT
E_stall => Eout_valC.OUTPUTSELECT
E_stall => Eout_valC.OUTPUTSELECT
E_stall => Eout_valC.OUTPUTSELECT
E_stall => Eout_valC.OUTPUTSELECT
E_stall => Eout_valC.OUTPUTSELECT
E_stall => Eout_valC.OUTPUTSELECT
E_stall => Eout_valC.OUTPUTSELECT
E_stall => Eout_valC.OUTPUTSELECT
E_stall => Eout_valC.OUTPUTSELECT
E_stall => Eout_valC.OUTPUTSELECT
E_stall => Eout_valC.OUTPUTSELECT
E_stall => Eout_valC.OUTPUTSELECT
E_stall => Eout_valC.OUTPUTSELECT
E_stall => Eout_valC.OUTPUTSELECT
E_stall => Eout_valC.OUTPUTSELECT
E_stall => Eout_valC.OUTPUTSELECT
E_stall => Eout_valC.OUTPUTSELECT
E_stall => Eout_valC.OUTPUTSELECT
E_stall => Eout_valC.OUTPUTSELECT
E_stall => Eout_valC.OUTPUTSELECT
E_stall => Eout_valC.OUTPUTSELECT
E_stall => Eout_valC.OUTPUTSELECT
E_stall => Eout_valC.OUTPUTSELECT
E_stall => Eout_valC.OUTPUTSELECT
E_stall => Eout_valC.OUTPUTSELECT
E_stall => Eout_valC.OUTPUTSELECT
E_stall => Eout_valC.OUTPUTSELECT
E_stall => Eout_valC.OUTPUTSELECT
E_stall => Eout_valC.OUTPUTSELECT
E_stall => Eout_valA.OUTPUTSELECT
E_stall => Eout_valA.OUTPUTSELECT
E_stall => Eout_valA.OUTPUTSELECT
E_stall => Eout_valA.OUTPUTSELECT
E_stall => Eout_valA.OUTPUTSELECT
E_stall => Eout_valA.OUTPUTSELECT
E_stall => Eout_valA.OUTPUTSELECT
E_stall => Eout_valA.OUTPUTSELECT
E_stall => Eout_valA.OUTPUTSELECT
E_stall => Eout_valA.OUTPUTSELECT
E_stall => Eout_valA.OUTPUTSELECT
E_stall => Eout_valA.OUTPUTSELECT
E_stall => Eout_valA.OUTPUTSELECT
E_stall => Eout_valA.OUTPUTSELECT
E_stall => Eout_valA.OUTPUTSELECT
E_stall => Eout_valA.OUTPUTSELECT
E_stall => Eout_valA.OUTPUTSELECT
E_stall => Eout_valA.OUTPUTSELECT
E_stall => Eout_valA.OUTPUTSELECT
E_stall => Eout_valA.OUTPUTSELECT
E_stall => Eout_valA.OUTPUTSELECT
E_stall => Eout_valA.OUTPUTSELECT
E_stall => Eout_valA.OUTPUTSELECT
E_stall => Eout_valA.OUTPUTSELECT
E_stall => Eout_valA.OUTPUTSELECT
E_stall => Eout_valA.OUTPUTSELECT
E_stall => Eout_valA.OUTPUTSELECT
E_stall => Eout_valA.OUTPUTSELECT
E_stall => Eout_valA.OUTPUTSELECT
E_stall => Eout_valA.OUTPUTSELECT
E_stall => Eout_valA.OUTPUTSELECT
E_stall => Eout_valA.OUTPUTSELECT
E_stall => Eout_valB.OUTPUTSELECT
E_stall => Eout_valB.OUTPUTSELECT
E_stall => Eout_valB.OUTPUTSELECT
E_stall => Eout_valB.OUTPUTSELECT
E_stall => Eout_valB.OUTPUTSELECT
E_stall => Eout_valB.OUTPUTSELECT
E_stall => Eout_valB.OUTPUTSELECT
E_stall => Eout_valB.OUTPUTSELECT
E_stall => Eout_valB.OUTPUTSELECT
E_stall => Eout_valB.OUTPUTSELECT
E_stall => Eout_valB.OUTPUTSELECT
E_stall => Eout_valB.OUTPUTSELECT
E_stall => Eout_valB.OUTPUTSELECT
E_stall => Eout_valB.OUTPUTSELECT
E_stall => Eout_valB.OUTPUTSELECT
E_stall => Eout_valB.OUTPUTSELECT
E_stall => Eout_valB.OUTPUTSELECT
E_stall => Eout_valB.OUTPUTSELECT
E_stall => Eout_valB.OUTPUTSELECT
E_stall => Eout_valB.OUTPUTSELECT
E_stall => Eout_valB.OUTPUTSELECT
E_stall => Eout_valB.OUTPUTSELECT
E_stall => Eout_valB.OUTPUTSELECT
E_stall => Eout_valB.OUTPUTSELECT
E_stall => Eout_valB.OUTPUTSELECT
E_stall => Eout_valB.OUTPUTSELECT
E_stall => Eout_valB.OUTPUTSELECT
E_stall => Eout_valB.OUTPUTSELECT
E_stall => Eout_valB.OUTPUTSELECT
E_stall => Eout_valB.OUTPUTSELECT
E_stall => Eout_valB.OUTPUTSELECT
E_stall => Eout_valB.OUTPUTSELECT
E_stall => Eout_dstE.OUTPUTSELECT
E_stall => Eout_dstE.OUTPUTSELECT
E_stall => Eout_dstE.OUTPUTSELECT
E_stall => Eout_dstE.OUTPUTSELECT
E_stall => Eout_dstM.OUTPUTSELECT
E_stall => Eout_dstM.OUTPUTSELECT
E_stall => Eout_dstM.OUTPUTSELECT
E_stall => Eout_dstM.OUTPUTSELECT
E_stall => Eout_srcA.OUTPUTSELECT
E_stall => Eout_srcA.OUTPUTSELECT
E_stall => Eout_srcA.OUTPUTSELECT
E_stall => Eout_srcA.OUTPUTSELECT
E_stall => Eout_srcB.OUTPUTSELECT
E_stall => Eout_srcB.OUTPUTSELECT
E_stall => Eout_srcB.OUTPUTSELECT
E_stall => Eout_srcB.OUTPUTSELECT
E_bubble => Eout_stat.OUTPUTSELECT
E_bubble => Eout_stat.OUTPUTSELECT
E_bubble => Eout_stat.OUTPUTSELECT
E_bubble => Eout_stat.OUTPUTSELECT
E_bubble => Eout_icode.OUTPUTSELECT
E_bubble => Eout_icode.OUTPUTSELECT
E_bubble => Eout_icode.OUTPUTSELECT
E_bubble => Eout_icode.OUTPUTSELECT
E_bubble => Eout_ifun.OUTPUTSELECT
E_bubble => Eout_ifun.OUTPUTSELECT
E_bubble => Eout_ifun.OUTPUTSELECT
E_bubble => Eout_ifun.OUTPUTSELECT
E_bubble => Eout_valC.OUTPUTSELECT
E_bubble => Eout_valC.OUTPUTSELECT
E_bubble => Eout_valC.OUTPUTSELECT
E_bubble => Eout_valC.OUTPUTSELECT
E_bubble => Eout_valC.OUTPUTSELECT
E_bubble => Eout_valC.OUTPUTSELECT
E_bubble => Eout_valC.OUTPUTSELECT
E_bubble => Eout_valC.OUTPUTSELECT
E_bubble => Eout_valC.OUTPUTSELECT
E_bubble => Eout_valC.OUTPUTSELECT
E_bubble => Eout_valC.OUTPUTSELECT
E_bubble => Eout_valC.OUTPUTSELECT
E_bubble => Eout_valC.OUTPUTSELECT
E_bubble => Eout_valC.OUTPUTSELECT
E_bubble => Eout_valC.OUTPUTSELECT
E_bubble => Eout_valC.OUTPUTSELECT
E_bubble => Eout_valC.OUTPUTSELECT
E_bubble => Eout_valC.OUTPUTSELECT
E_bubble => Eout_valC.OUTPUTSELECT
E_bubble => Eout_valC.OUTPUTSELECT
E_bubble => Eout_valC.OUTPUTSELECT
E_bubble => Eout_valC.OUTPUTSELECT
E_bubble => Eout_valC.OUTPUTSELECT
E_bubble => Eout_valC.OUTPUTSELECT
E_bubble => Eout_valC.OUTPUTSELECT
E_bubble => Eout_valC.OUTPUTSELECT
E_bubble => Eout_valC.OUTPUTSELECT
E_bubble => Eout_valC.OUTPUTSELECT
E_bubble => Eout_valC.OUTPUTSELECT
E_bubble => Eout_valC.OUTPUTSELECT
E_bubble => Eout_valC.OUTPUTSELECT
E_bubble => Eout_valC.OUTPUTSELECT
E_bubble => Eout_valA.OUTPUTSELECT
E_bubble => Eout_valA.OUTPUTSELECT
E_bubble => Eout_valA.OUTPUTSELECT
E_bubble => Eout_valA.OUTPUTSELECT
E_bubble => Eout_valA.OUTPUTSELECT
E_bubble => Eout_valA.OUTPUTSELECT
E_bubble => Eout_valA.OUTPUTSELECT
E_bubble => Eout_valA.OUTPUTSELECT
E_bubble => Eout_valA.OUTPUTSELECT
E_bubble => Eout_valA.OUTPUTSELECT
E_bubble => Eout_valA.OUTPUTSELECT
E_bubble => Eout_valA.OUTPUTSELECT
E_bubble => Eout_valA.OUTPUTSELECT
E_bubble => Eout_valA.OUTPUTSELECT
E_bubble => Eout_valA.OUTPUTSELECT
E_bubble => Eout_valA.OUTPUTSELECT
E_bubble => Eout_valA.OUTPUTSELECT
E_bubble => Eout_valA.OUTPUTSELECT
E_bubble => Eout_valA.OUTPUTSELECT
E_bubble => Eout_valA.OUTPUTSELECT
E_bubble => Eout_valA.OUTPUTSELECT
E_bubble => Eout_valA.OUTPUTSELECT
E_bubble => Eout_valA.OUTPUTSELECT
E_bubble => Eout_valA.OUTPUTSELECT
E_bubble => Eout_valA.OUTPUTSELECT
E_bubble => Eout_valA.OUTPUTSELECT
E_bubble => Eout_valA.OUTPUTSELECT
E_bubble => Eout_valA.OUTPUTSELECT
E_bubble => Eout_valA.OUTPUTSELECT
E_bubble => Eout_valA.OUTPUTSELECT
E_bubble => Eout_valA.OUTPUTSELECT
E_bubble => Eout_valA.OUTPUTSELECT
E_bubble => Eout_valB.OUTPUTSELECT
E_bubble => Eout_valB.OUTPUTSELECT
E_bubble => Eout_valB.OUTPUTSELECT
E_bubble => Eout_valB.OUTPUTSELECT
E_bubble => Eout_valB.OUTPUTSELECT
E_bubble => Eout_valB.OUTPUTSELECT
E_bubble => Eout_valB.OUTPUTSELECT
E_bubble => Eout_valB.OUTPUTSELECT
E_bubble => Eout_valB.OUTPUTSELECT
E_bubble => Eout_valB.OUTPUTSELECT
E_bubble => Eout_valB.OUTPUTSELECT
E_bubble => Eout_valB.OUTPUTSELECT
E_bubble => Eout_valB.OUTPUTSELECT
E_bubble => Eout_valB.OUTPUTSELECT
E_bubble => Eout_valB.OUTPUTSELECT
E_bubble => Eout_valB.OUTPUTSELECT
E_bubble => Eout_valB.OUTPUTSELECT
E_bubble => Eout_valB.OUTPUTSELECT
E_bubble => Eout_valB.OUTPUTSELECT
E_bubble => Eout_valB.OUTPUTSELECT
E_bubble => Eout_valB.OUTPUTSELECT
E_bubble => Eout_valB.OUTPUTSELECT
E_bubble => Eout_valB.OUTPUTSELECT
E_bubble => Eout_valB.OUTPUTSELECT
E_bubble => Eout_valB.OUTPUTSELECT
E_bubble => Eout_valB.OUTPUTSELECT
E_bubble => Eout_valB.OUTPUTSELECT
E_bubble => Eout_valB.OUTPUTSELECT
E_bubble => Eout_valB.OUTPUTSELECT
E_bubble => Eout_valB.OUTPUTSELECT
E_bubble => Eout_valB.OUTPUTSELECT
E_bubble => Eout_valB.OUTPUTSELECT
E_bubble => Eout_dstE.OUTPUTSELECT
E_bubble => Eout_dstE.OUTPUTSELECT
E_bubble => Eout_dstE.OUTPUTSELECT
E_bubble => Eout_dstE.OUTPUTSELECT
E_bubble => Eout_dstM.OUTPUTSELECT
E_bubble => Eout_dstM.OUTPUTSELECT
E_bubble => Eout_dstM.OUTPUTSELECT
E_bubble => Eout_dstM.OUTPUTSELECT
E_bubble => Eout_srcA.OUTPUTSELECT
E_bubble => Eout_srcA.OUTPUTSELECT
E_bubble => Eout_srcA.OUTPUTSELECT
E_bubble => Eout_srcA.OUTPUTSELECT
E_bubble => Eout_srcB.OUTPUTSELECT
E_bubble => Eout_srcB.OUTPUTSELECT
E_bubble => Eout_srcB.OUTPUTSELECT
E_bubble => Eout_srcB.OUTPUTSELECT
Ein_stat[0] => Eout_stat.DATAB
Ein_stat[1] => Eout_stat.DATAB
Ein_stat[2] => Eout_stat.DATAB
Ein_stat[3] => Eout_stat.DATAB
Ein_icode[0] => Eout_icode.DATAB
Ein_icode[1] => Eout_icode.DATAB
Ein_icode[2] => Eout_icode.DATAB
Ein_icode[3] => Eout_icode.DATAB
Ein_ifun[0] => Eout_ifun.DATAB
Ein_ifun[1] => Eout_ifun.DATAB
Ein_ifun[2] => Eout_ifun.DATAB
Ein_ifun[3] => Eout_ifun.DATAB
Ein_valC[0] => Eout_valC.DATAB
Ein_valC[1] => Eout_valC.DATAB
Ein_valC[2] => Eout_valC.DATAB
Ein_valC[3] => Eout_valC.DATAB
Ein_valC[4] => Eout_valC.DATAB
Ein_valC[5] => Eout_valC.DATAB
Ein_valC[6] => Eout_valC.DATAB
Ein_valC[7] => Eout_valC.DATAB
Ein_valC[8] => Eout_valC.DATAB
Ein_valC[9] => Eout_valC.DATAB
Ein_valC[10] => Eout_valC.DATAB
Ein_valC[11] => Eout_valC.DATAB
Ein_valC[12] => Eout_valC.DATAB
Ein_valC[13] => Eout_valC.DATAB
Ein_valC[14] => Eout_valC.DATAB
Ein_valC[15] => Eout_valC.DATAB
Ein_valC[16] => Eout_valC.DATAB
Ein_valC[17] => Eout_valC.DATAB
Ein_valC[18] => Eout_valC.DATAB
Ein_valC[19] => Eout_valC.DATAB
Ein_valC[20] => Eout_valC.DATAB
Ein_valC[21] => Eout_valC.DATAB
Ein_valC[22] => Eout_valC.DATAB
Ein_valC[23] => Eout_valC.DATAB
Ein_valC[24] => Eout_valC.DATAB
Ein_valC[25] => Eout_valC.DATAB
Ein_valC[26] => Eout_valC.DATAB
Ein_valC[27] => Eout_valC.DATAB
Ein_valC[28] => Eout_valC.DATAB
Ein_valC[29] => Eout_valC.DATAB
Ein_valC[30] => Eout_valC.DATAB
Ein_valC[31] => Eout_valC.DATAB
Ein_valA[0] => Eout_valA.DATAB
Ein_valA[1] => Eout_valA.DATAB
Ein_valA[2] => Eout_valA.DATAB
Ein_valA[3] => Eout_valA.DATAB
Ein_valA[4] => Eout_valA.DATAB
Ein_valA[5] => Eout_valA.DATAB
Ein_valA[6] => Eout_valA.DATAB
Ein_valA[7] => Eout_valA.DATAB
Ein_valA[8] => Eout_valA.DATAB
Ein_valA[9] => Eout_valA.DATAB
Ein_valA[10] => Eout_valA.DATAB
Ein_valA[11] => Eout_valA.DATAB
Ein_valA[12] => Eout_valA.DATAB
Ein_valA[13] => Eout_valA.DATAB
Ein_valA[14] => Eout_valA.DATAB
Ein_valA[15] => Eout_valA.DATAB
Ein_valA[16] => Eout_valA.DATAB
Ein_valA[17] => Eout_valA.DATAB
Ein_valA[18] => Eout_valA.DATAB
Ein_valA[19] => Eout_valA.DATAB
Ein_valA[20] => Eout_valA.DATAB
Ein_valA[21] => Eout_valA.DATAB
Ein_valA[22] => Eout_valA.DATAB
Ein_valA[23] => Eout_valA.DATAB
Ein_valA[24] => Eout_valA.DATAB
Ein_valA[25] => Eout_valA.DATAB
Ein_valA[26] => Eout_valA.DATAB
Ein_valA[27] => Eout_valA.DATAB
Ein_valA[28] => Eout_valA.DATAB
Ein_valA[29] => Eout_valA.DATAB
Ein_valA[30] => Eout_valA.DATAB
Ein_valA[31] => Eout_valA.DATAB
Ein_valB[0] => Eout_valB.DATAB
Ein_valB[1] => Eout_valB.DATAB
Ein_valB[2] => Eout_valB.DATAB
Ein_valB[3] => Eout_valB.DATAB
Ein_valB[4] => Eout_valB.DATAB
Ein_valB[5] => Eout_valB.DATAB
Ein_valB[6] => Eout_valB.DATAB
Ein_valB[7] => Eout_valB.DATAB
Ein_valB[8] => Eout_valB.DATAB
Ein_valB[9] => Eout_valB.DATAB
Ein_valB[10] => Eout_valB.DATAB
Ein_valB[11] => Eout_valB.DATAB
Ein_valB[12] => Eout_valB.DATAB
Ein_valB[13] => Eout_valB.DATAB
Ein_valB[14] => Eout_valB.DATAB
Ein_valB[15] => Eout_valB.DATAB
Ein_valB[16] => Eout_valB.DATAB
Ein_valB[17] => Eout_valB.DATAB
Ein_valB[18] => Eout_valB.DATAB
Ein_valB[19] => Eout_valB.DATAB
Ein_valB[20] => Eout_valB.DATAB
Ein_valB[21] => Eout_valB.DATAB
Ein_valB[22] => Eout_valB.DATAB
Ein_valB[23] => Eout_valB.DATAB
Ein_valB[24] => Eout_valB.DATAB
Ein_valB[25] => Eout_valB.DATAB
Ein_valB[26] => Eout_valB.DATAB
Ein_valB[27] => Eout_valB.DATAB
Ein_valB[28] => Eout_valB.DATAB
Ein_valB[29] => Eout_valB.DATAB
Ein_valB[30] => Eout_valB.DATAB
Ein_valB[31] => Eout_valB.DATAB
Ein_dstE[0] => Eout_dstE.DATAB
Ein_dstE[1] => Eout_dstE.DATAB
Ein_dstE[2] => Eout_dstE.DATAB
Ein_dstE[3] => Eout_dstE.DATAB
Ein_dstM[0] => Eout_dstM.DATAB
Ein_dstM[1] => Eout_dstM.DATAB
Ein_dstM[2] => Eout_dstM.DATAB
Ein_dstM[3] => Eout_dstM.DATAB
Ein_srcA[0] => Eout_srcA.DATAB
Ein_srcA[1] => Eout_srcA.DATAB
Ein_srcA[2] => Eout_srcA.DATAB
Ein_srcA[3] => Eout_srcA.DATAB
Ein_srcB[0] => Eout_srcB.DATAB
Ein_srcB[1] => Eout_srcB.DATAB
Ein_srcB[2] => Eout_srcB.DATAB
Ein_srcB[3] => Eout_srcB.DATAB
Eout_stat[0] <= Eout_stat[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_stat[1] <= Eout_stat[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_stat[2] <= Eout_stat[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_stat[3] <= Eout_stat[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_icode[0] <= Eout_icode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_icode[1] <= Eout_icode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_icode[2] <= Eout_icode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_icode[3] <= Eout_icode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_ifun[0] <= Eout_ifun[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_ifun[1] <= Eout_ifun[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_ifun[2] <= Eout_ifun[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_ifun[3] <= Eout_ifun[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valC[0] <= Eout_valC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valC[1] <= Eout_valC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valC[2] <= Eout_valC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valC[3] <= Eout_valC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valC[4] <= Eout_valC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valC[5] <= Eout_valC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valC[6] <= Eout_valC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valC[7] <= Eout_valC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valC[8] <= Eout_valC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valC[9] <= Eout_valC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valC[10] <= Eout_valC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valC[11] <= Eout_valC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valC[12] <= Eout_valC[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valC[13] <= Eout_valC[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valC[14] <= Eout_valC[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valC[15] <= Eout_valC[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valC[16] <= Eout_valC[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valC[17] <= Eout_valC[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valC[18] <= Eout_valC[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valC[19] <= Eout_valC[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valC[20] <= Eout_valC[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valC[21] <= Eout_valC[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valC[22] <= Eout_valC[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valC[23] <= Eout_valC[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valC[24] <= Eout_valC[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valC[25] <= Eout_valC[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valC[26] <= Eout_valC[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valC[27] <= Eout_valC[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valC[28] <= Eout_valC[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valC[29] <= Eout_valC[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valC[30] <= Eout_valC[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valC[31] <= Eout_valC[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valA[0] <= Eout_valA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valA[1] <= Eout_valA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valA[2] <= Eout_valA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valA[3] <= Eout_valA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valA[4] <= Eout_valA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valA[5] <= Eout_valA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valA[6] <= Eout_valA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valA[7] <= Eout_valA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valA[8] <= Eout_valA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valA[9] <= Eout_valA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valA[10] <= Eout_valA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valA[11] <= Eout_valA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valA[12] <= Eout_valA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valA[13] <= Eout_valA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valA[14] <= Eout_valA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valA[15] <= Eout_valA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valA[16] <= Eout_valA[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valA[17] <= Eout_valA[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valA[18] <= Eout_valA[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valA[19] <= Eout_valA[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valA[20] <= Eout_valA[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valA[21] <= Eout_valA[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valA[22] <= Eout_valA[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valA[23] <= Eout_valA[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valA[24] <= Eout_valA[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valA[25] <= Eout_valA[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valA[26] <= Eout_valA[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valA[27] <= Eout_valA[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valA[28] <= Eout_valA[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valA[29] <= Eout_valA[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valA[30] <= Eout_valA[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valA[31] <= Eout_valA[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valB[0] <= Eout_valB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valB[1] <= Eout_valB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valB[2] <= Eout_valB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valB[3] <= Eout_valB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valB[4] <= Eout_valB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valB[5] <= Eout_valB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valB[6] <= Eout_valB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valB[7] <= Eout_valB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valB[8] <= Eout_valB[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valB[9] <= Eout_valB[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valB[10] <= Eout_valB[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valB[11] <= Eout_valB[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valB[12] <= Eout_valB[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valB[13] <= Eout_valB[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valB[14] <= Eout_valB[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valB[15] <= Eout_valB[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valB[16] <= Eout_valB[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valB[17] <= Eout_valB[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valB[18] <= Eout_valB[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valB[19] <= Eout_valB[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valB[20] <= Eout_valB[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valB[21] <= Eout_valB[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valB[22] <= Eout_valB[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valB[23] <= Eout_valB[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valB[24] <= Eout_valB[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valB[25] <= Eout_valB[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valB[26] <= Eout_valB[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valB[27] <= Eout_valB[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valB[28] <= Eout_valB[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valB[29] <= Eout_valB[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valB[30] <= Eout_valB[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_valB[31] <= Eout_valB[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_dstE[0] <= Eout_dstE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_dstE[1] <= Eout_dstE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_dstE[2] <= Eout_dstE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_dstE[3] <= Eout_dstE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_dstM[0] <= Eout_dstM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_dstM[1] <= Eout_dstM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_dstM[2] <= Eout_dstM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_dstM[3] <= Eout_dstM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_srcA[0] <= Eout_srcA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_srcA[1] <= Eout_srcA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_srcA[2] <= Eout_srcA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_srcA[3] <= Eout_srcA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_srcB[0] <= Eout_srcB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_srcB[1] <= Eout_srcB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_srcB[2] <= Eout_srcB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Eout_srcB[3] <= Eout_srcB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|y86_cpu|y86_regM:regM
clk => Mout_valA[0]~reg0.CLK
clk => Mout_valA[1]~reg0.CLK
clk => Mout_valA[2]~reg0.CLK
clk => Mout_valA[3]~reg0.CLK
clk => Mout_valA[4]~reg0.CLK
clk => Mout_valA[5]~reg0.CLK
clk => Mout_valA[6]~reg0.CLK
clk => Mout_valA[7]~reg0.CLK
clk => Mout_valA[8]~reg0.CLK
clk => Mout_valA[9]~reg0.CLK
clk => Mout_valA[10]~reg0.CLK
clk => Mout_valA[11]~reg0.CLK
clk => Mout_valA[12]~reg0.CLK
clk => Mout_valA[13]~reg0.CLK
clk => Mout_valA[14]~reg0.CLK
clk => Mout_valA[15]~reg0.CLK
clk => Mout_valA[16]~reg0.CLK
clk => Mout_valA[17]~reg0.CLK
clk => Mout_valA[18]~reg0.CLK
clk => Mout_valA[19]~reg0.CLK
clk => Mout_valA[20]~reg0.CLK
clk => Mout_valA[21]~reg0.CLK
clk => Mout_valA[22]~reg0.CLK
clk => Mout_valA[23]~reg0.CLK
clk => Mout_valA[24]~reg0.CLK
clk => Mout_valA[25]~reg0.CLK
clk => Mout_valA[26]~reg0.CLK
clk => Mout_valA[27]~reg0.CLK
clk => Mout_valA[28]~reg0.CLK
clk => Mout_valA[29]~reg0.CLK
clk => Mout_valA[30]~reg0.CLK
clk => Mout_valA[31]~reg0.CLK
clk => Mout_valE[0]~reg0.CLK
clk => Mout_valE[1]~reg0.CLK
clk => Mout_valE[2]~reg0.CLK
clk => Mout_valE[3]~reg0.CLK
clk => Mout_valE[4]~reg0.CLK
clk => Mout_valE[5]~reg0.CLK
clk => Mout_valE[6]~reg0.CLK
clk => Mout_valE[7]~reg0.CLK
clk => Mout_valE[8]~reg0.CLK
clk => Mout_valE[9]~reg0.CLK
clk => Mout_valE[10]~reg0.CLK
clk => Mout_valE[11]~reg0.CLK
clk => Mout_valE[12]~reg0.CLK
clk => Mout_valE[13]~reg0.CLK
clk => Mout_valE[14]~reg0.CLK
clk => Mout_valE[15]~reg0.CLK
clk => Mout_valE[16]~reg0.CLK
clk => Mout_valE[17]~reg0.CLK
clk => Mout_valE[18]~reg0.CLK
clk => Mout_valE[19]~reg0.CLK
clk => Mout_valE[20]~reg0.CLK
clk => Mout_valE[21]~reg0.CLK
clk => Mout_valE[22]~reg0.CLK
clk => Mout_valE[23]~reg0.CLK
clk => Mout_valE[24]~reg0.CLK
clk => Mout_valE[25]~reg0.CLK
clk => Mout_valE[26]~reg0.CLK
clk => Mout_valE[27]~reg0.CLK
clk => Mout_valE[28]~reg0.CLK
clk => Mout_valE[29]~reg0.CLK
clk => Mout_valE[30]~reg0.CLK
clk => Mout_valE[31]~reg0.CLK
clk => Mout_Cnd~reg0.CLK
clk => Mout_dstM[0]~reg0.CLK
clk => Mout_dstM[1]~reg0.CLK
clk => Mout_dstM[2]~reg0.CLK
clk => Mout_dstM[3]~reg0.CLK
clk => Mout_dstE[0]~reg0.CLK
clk => Mout_dstE[1]~reg0.CLK
clk => Mout_dstE[2]~reg0.CLK
clk => Mout_dstE[3]~reg0.CLK
clk => Mout_stat[0]~reg0.CLK
clk => Mout_stat[1]~reg0.CLK
clk => Mout_stat[2]~reg0.CLK
clk => Mout_stat[3]~reg0.CLK
clk => Mout_icode[0]~reg0.CLK
clk => Mout_icode[1]~reg0.CLK
clk => Mout_icode[2]~reg0.CLK
clk => Mout_icode[3]~reg0.CLK
reset => Mout_dstM[0]~reg0.PRESET
reset => Mout_dstM[1]~reg0.PRESET
reset => Mout_dstM[2]~reg0.PRESET
reset => Mout_dstM[3]~reg0.PRESET
reset => Mout_dstE[0]~reg0.PRESET
reset => Mout_dstE[1]~reg0.PRESET
reset => Mout_dstE[2]~reg0.PRESET
reset => Mout_dstE[3]~reg0.PRESET
reset => Mout_stat[0]~reg0.ACLR
reset => Mout_stat[1]~reg0.ACLR
reset => Mout_stat[2]~reg0.ACLR
reset => Mout_stat[3]~reg0.ACLR
reset => Mout_icode[0]~reg0.PRESET
reset => Mout_icode[1]~reg0.ACLR
reset => Mout_icode[2]~reg0.ACLR
reset => Mout_icode[3]~reg0.ACLR
reset => Mout_valA[0]~reg0.ENA
reset => Mout_Cnd~reg0.ENA
reset => Mout_valE[31]~reg0.ENA
reset => Mout_valE[30]~reg0.ENA
reset => Mout_valE[29]~reg0.ENA
reset => Mout_valE[28]~reg0.ENA
reset => Mout_valE[27]~reg0.ENA
reset => Mout_valE[26]~reg0.ENA
reset => Mout_valE[25]~reg0.ENA
reset => Mout_valE[24]~reg0.ENA
reset => Mout_valE[23]~reg0.ENA
reset => Mout_valE[22]~reg0.ENA
reset => Mout_valE[21]~reg0.ENA
reset => Mout_valE[20]~reg0.ENA
reset => Mout_valE[19]~reg0.ENA
reset => Mout_valE[18]~reg0.ENA
reset => Mout_valE[17]~reg0.ENA
reset => Mout_valE[16]~reg0.ENA
reset => Mout_valE[15]~reg0.ENA
reset => Mout_valE[14]~reg0.ENA
reset => Mout_valE[13]~reg0.ENA
reset => Mout_valE[12]~reg0.ENA
reset => Mout_valE[11]~reg0.ENA
reset => Mout_valE[10]~reg0.ENA
reset => Mout_valE[9]~reg0.ENA
reset => Mout_valE[8]~reg0.ENA
reset => Mout_valE[7]~reg0.ENA
reset => Mout_valE[6]~reg0.ENA
reset => Mout_valE[5]~reg0.ENA
reset => Mout_valE[4]~reg0.ENA
reset => Mout_valE[3]~reg0.ENA
reset => Mout_valE[2]~reg0.ENA
reset => Mout_valE[1]~reg0.ENA
reset => Mout_valE[0]~reg0.ENA
reset => Mout_valA[31]~reg0.ENA
reset => Mout_valA[30]~reg0.ENA
reset => Mout_valA[29]~reg0.ENA
reset => Mout_valA[28]~reg0.ENA
reset => Mout_valA[27]~reg0.ENA
reset => Mout_valA[26]~reg0.ENA
reset => Mout_valA[25]~reg0.ENA
reset => Mout_valA[24]~reg0.ENA
reset => Mout_valA[23]~reg0.ENA
reset => Mout_valA[22]~reg0.ENA
reset => Mout_valA[21]~reg0.ENA
reset => Mout_valA[20]~reg0.ENA
reset => Mout_valA[19]~reg0.ENA
reset => Mout_valA[18]~reg0.ENA
reset => Mout_valA[17]~reg0.ENA
reset => Mout_valA[16]~reg0.ENA
reset => Mout_valA[15]~reg0.ENA
reset => Mout_valA[14]~reg0.ENA
reset => Mout_valA[13]~reg0.ENA
reset => Mout_valA[12]~reg0.ENA
reset => Mout_valA[11]~reg0.ENA
reset => Mout_valA[10]~reg0.ENA
reset => Mout_valA[9]~reg0.ENA
reset => Mout_valA[8]~reg0.ENA
reset => Mout_valA[7]~reg0.ENA
reset => Mout_valA[6]~reg0.ENA
reset => Mout_valA[5]~reg0.ENA
reset => Mout_valA[4]~reg0.ENA
reset => Mout_valA[3]~reg0.ENA
reset => Mout_valA[2]~reg0.ENA
reset => Mout_valA[1]~reg0.ENA
M_stall => Mout_stat.OUTPUTSELECT
M_stall => Mout_stat.OUTPUTSELECT
M_stall => Mout_stat.OUTPUTSELECT
M_stall => Mout_stat.OUTPUTSELECT
M_stall => Mout_icode.OUTPUTSELECT
M_stall => Mout_icode.OUTPUTSELECT
M_stall => Mout_icode.OUTPUTSELECT
M_stall => Mout_icode.OUTPUTSELECT
M_stall => Mout_Cnd.OUTPUTSELECT
M_stall => Mout_valE.OUTPUTSELECT
M_stall => Mout_valE.OUTPUTSELECT
M_stall => Mout_valE.OUTPUTSELECT
M_stall => Mout_valE.OUTPUTSELECT
M_stall => Mout_valE.OUTPUTSELECT
M_stall => Mout_valE.OUTPUTSELECT
M_stall => Mout_valE.OUTPUTSELECT
M_stall => Mout_valE.OUTPUTSELECT
M_stall => Mout_valE.OUTPUTSELECT
M_stall => Mout_valE.OUTPUTSELECT
M_stall => Mout_valE.OUTPUTSELECT
M_stall => Mout_valE.OUTPUTSELECT
M_stall => Mout_valE.OUTPUTSELECT
M_stall => Mout_valE.OUTPUTSELECT
M_stall => Mout_valE.OUTPUTSELECT
M_stall => Mout_valE.OUTPUTSELECT
M_stall => Mout_valE.OUTPUTSELECT
M_stall => Mout_valE.OUTPUTSELECT
M_stall => Mout_valE.OUTPUTSELECT
M_stall => Mout_valE.OUTPUTSELECT
M_stall => Mout_valE.OUTPUTSELECT
M_stall => Mout_valE.OUTPUTSELECT
M_stall => Mout_valE.OUTPUTSELECT
M_stall => Mout_valE.OUTPUTSELECT
M_stall => Mout_valE.OUTPUTSELECT
M_stall => Mout_valE.OUTPUTSELECT
M_stall => Mout_valE.OUTPUTSELECT
M_stall => Mout_valE.OUTPUTSELECT
M_stall => Mout_valE.OUTPUTSELECT
M_stall => Mout_valE.OUTPUTSELECT
M_stall => Mout_valE.OUTPUTSELECT
M_stall => Mout_valE.OUTPUTSELECT
M_stall => Mout_valA.OUTPUTSELECT
M_stall => Mout_valA.OUTPUTSELECT
M_stall => Mout_valA.OUTPUTSELECT
M_stall => Mout_valA.OUTPUTSELECT
M_stall => Mout_valA.OUTPUTSELECT
M_stall => Mout_valA.OUTPUTSELECT
M_stall => Mout_valA.OUTPUTSELECT
M_stall => Mout_valA.OUTPUTSELECT
M_stall => Mout_valA.OUTPUTSELECT
M_stall => Mout_valA.OUTPUTSELECT
M_stall => Mout_valA.OUTPUTSELECT
M_stall => Mout_valA.OUTPUTSELECT
M_stall => Mout_valA.OUTPUTSELECT
M_stall => Mout_valA.OUTPUTSELECT
M_stall => Mout_valA.OUTPUTSELECT
M_stall => Mout_valA.OUTPUTSELECT
M_stall => Mout_valA.OUTPUTSELECT
M_stall => Mout_valA.OUTPUTSELECT
M_stall => Mout_valA.OUTPUTSELECT
M_stall => Mout_valA.OUTPUTSELECT
M_stall => Mout_valA.OUTPUTSELECT
M_stall => Mout_valA.OUTPUTSELECT
M_stall => Mout_valA.OUTPUTSELECT
M_stall => Mout_valA.OUTPUTSELECT
M_stall => Mout_valA.OUTPUTSELECT
M_stall => Mout_valA.OUTPUTSELECT
M_stall => Mout_valA.OUTPUTSELECT
M_stall => Mout_valA.OUTPUTSELECT
M_stall => Mout_valA.OUTPUTSELECT
M_stall => Mout_valA.OUTPUTSELECT
M_stall => Mout_valA.OUTPUTSELECT
M_stall => Mout_valA.OUTPUTSELECT
M_stall => Mout_dstE.OUTPUTSELECT
M_stall => Mout_dstE.OUTPUTSELECT
M_stall => Mout_dstE.OUTPUTSELECT
M_stall => Mout_dstE.OUTPUTSELECT
M_stall => Mout_dstM.OUTPUTSELECT
M_stall => Mout_dstM.OUTPUTSELECT
M_stall => Mout_dstM.OUTPUTSELECT
M_stall => Mout_dstM.OUTPUTSELECT
M_bubble => Mout_icode.OUTPUTSELECT
M_bubble => Mout_icode.OUTPUTSELECT
M_bubble => Mout_icode.OUTPUTSELECT
M_bubble => Mout_icode.OUTPUTSELECT
M_bubble => Mout_stat.OUTPUTSELECT
M_bubble => Mout_stat.OUTPUTSELECT
M_bubble => Mout_stat.OUTPUTSELECT
M_bubble => Mout_stat.OUTPUTSELECT
M_bubble => Mout_Cnd.OUTPUTSELECT
M_bubble => Mout_valE.OUTPUTSELECT
M_bubble => Mout_valE.OUTPUTSELECT
M_bubble => Mout_valE.OUTPUTSELECT
M_bubble => Mout_valE.OUTPUTSELECT
M_bubble => Mout_valE.OUTPUTSELECT
M_bubble => Mout_valE.OUTPUTSELECT
M_bubble => Mout_valE.OUTPUTSELECT
M_bubble => Mout_valE.OUTPUTSELECT
M_bubble => Mout_valE.OUTPUTSELECT
M_bubble => Mout_valE.OUTPUTSELECT
M_bubble => Mout_valE.OUTPUTSELECT
M_bubble => Mout_valE.OUTPUTSELECT
M_bubble => Mout_valE.OUTPUTSELECT
M_bubble => Mout_valE.OUTPUTSELECT
M_bubble => Mout_valE.OUTPUTSELECT
M_bubble => Mout_valE.OUTPUTSELECT
M_bubble => Mout_valE.OUTPUTSELECT
M_bubble => Mout_valE.OUTPUTSELECT
M_bubble => Mout_valE.OUTPUTSELECT
M_bubble => Mout_valE.OUTPUTSELECT
M_bubble => Mout_valE.OUTPUTSELECT
M_bubble => Mout_valE.OUTPUTSELECT
M_bubble => Mout_valE.OUTPUTSELECT
M_bubble => Mout_valE.OUTPUTSELECT
M_bubble => Mout_valE.OUTPUTSELECT
M_bubble => Mout_valE.OUTPUTSELECT
M_bubble => Mout_valE.OUTPUTSELECT
M_bubble => Mout_valE.OUTPUTSELECT
M_bubble => Mout_valE.OUTPUTSELECT
M_bubble => Mout_valE.OUTPUTSELECT
M_bubble => Mout_valE.OUTPUTSELECT
M_bubble => Mout_valE.OUTPUTSELECT
M_bubble => Mout_valA.OUTPUTSELECT
M_bubble => Mout_valA.OUTPUTSELECT
M_bubble => Mout_valA.OUTPUTSELECT
M_bubble => Mout_valA.OUTPUTSELECT
M_bubble => Mout_valA.OUTPUTSELECT
M_bubble => Mout_valA.OUTPUTSELECT
M_bubble => Mout_valA.OUTPUTSELECT
M_bubble => Mout_valA.OUTPUTSELECT
M_bubble => Mout_valA.OUTPUTSELECT
M_bubble => Mout_valA.OUTPUTSELECT
M_bubble => Mout_valA.OUTPUTSELECT
M_bubble => Mout_valA.OUTPUTSELECT
M_bubble => Mout_valA.OUTPUTSELECT
M_bubble => Mout_valA.OUTPUTSELECT
M_bubble => Mout_valA.OUTPUTSELECT
M_bubble => Mout_valA.OUTPUTSELECT
M_bubble => Mout_valA.OUTPUTSELECT
M_bubble => Mout_valA.OUTPUTSELECT
M_bubble => Mout_valA.OUTPUTSELECT
M_bubble => Mout_valA.OUTPUTSELECT
M_bubble => Mout_valA.OUTPUTSELECT
M_bubble => Mout_valA.OUTPUTSELECT
M_bubble => Mout_valA.OUTPUTSELECT
M_bubble => Mout_valA.OUTPUTSELECT
M_bubble => Mout_valA.OUTPUTSELECT
M_bubble => Mout_valA.OUTPUTSELECT
M_bubble => Mout_valA.OUTPUTSELECT
M_bubble => Mout_valA.OUTPUTSELECT
M_bubble => Mout_valA.OUTPUTSELECT
M_bubble => Mout_valA.OUTPUTSELECT
M_bubble => Mout_valA.OUTPUTSELECT
M_bubble => Mout_valA.OUTPUTSELECT
M_bubble => Mout_dstE.OUTPUTSELECT
M_bubble => Mout_dstE.OUTPUTSELECT
M_bubble => Mout_dstE.OUTPUTSELECT
M_bubble => Mout_dstE.OUTPUTSELECT
M_bubble => Mout_dstM.OUTPUTSELECT
M_bubble => Mout_dstM.OUTPUTSELECT
M_bubble => Mout_dstM.OUTPUTSELECT
M_bubble => Mout_dstM.OUTPUTSELECT
Min_stat[0] => Mout_stat.DATAB
Min_stat[1] => Mout_stat.DATAB
Min_stat[2] => Mout_stat.DATAB
Min_stat[3] => Mout_stat.DATAB
Min_icode[0] => Mout_icode.DATAB
Min_icode[1] => Mout_icode.DATAB
Min_icode[2] => Mout_icode.DATAB
Min_icode[3] => Mout_icode.DATAB
Min_Cnd => Mout_Cnd.DATAB
Min_valE[0] => Mout_valE.DATAB
Min_valE[1] => Mout_valE.DATAB
Min_valE[2] => Mout_valE.DATAB
Min_valE[3] => Mout_valE.DATAB
Min_valE[4] => Mout_valE.DATAB
Min_valE[5] => Mout_valE.DATAB
Min_valE[6] => Mout_valE.DATAB
Min_valE[7] => Mout_valE.DATAB
Min_valE[8] => Mout_valE.DATAB
Min_valE[9] => Mout_valE.DATAB
Min_valE[10] => Mout_valE.DATAB
Min_valE[11] => Mout_valE.DATAB
Min_valE[12] => Mout_valE.DATAB
Min_valE[13] => Mout_valE.DATAB
Min_valE[14] => Mout_valE.DATAB
Min_valE[15] => Mout_valE.DATAB
Min_valE[16] => Mout_valE.DATAB
Min_valE[17] => Mout_valE.DATAB
Min_valE[18] => Mout_valE.DATAB
Min_valE[19] => Mout_valE.DATAB
Min_valE[20] => Mout_valE.DATAB
Min_valE[21] => Mout_valE.DATAB
Min_valE[22] => Mout_valE.DATAB
Min_valE[23] => Mout_valE.DATAB
Min_valE[24] => Mout_valE.DATAB
Min_valE[25] => Mout_valE.DATAB
Min_valE[26] => Mout_valE.DATAB
Min_valE[27] => Mout_valE.DATAB
Min_valE[28] => Mout_valE.DATAB
Min_valE[29] => Mout_valE.DATAB
Min_valE[30] => Mout_valE.DATAB
Min_valE[31] => Mout_valE.DATAB
Min_valA[0] => Mout_valA.DATAB
Min_valA[1] => Mout_valA.DATAB
Min_valA[2] => Mout_valA.DATAB
Min_valA[3] => Mout_valA.DATAB
Min_valA[4] => Mout_valA.DATAB
Min_valA[5] => Mout_valA.DATAB
Min_valA[6] => Mout_valA.DATAB
Min_valA[7] => Mout_valA.DATAB
Min_valA[8] => Mout_valA.DATAB
Min_valA[9] => Mout_valA.DATAB
Min_valA[10] => Mout_valA.DATAB
Min_valA[11] => Mout_valA.DATAB
Min_valA[12] => Mout_valA.DATAB
Min_valA[13] => Mout_valA.DATAB
Min_valA[14] => Mout_valA.DATAB
Min_valA[15] => Mout_valA.DATAB
Min_valA[16] => Mout_valA.DATAB
Min_valA[17] => Mout_valA.DATAB
Min_valA[18] => Mout_valA.DATAB
Min_valA[19] => Mout_valA.DATAB
Min_valA[20] => Mout_valA.DATAB
Min_valA[21] => Mout_valA.DATAB
Min_valA[22] => Mout_valA.DATAB
Min_valA[23] => Mout_valA.DATAB
Min_valA[24] => Mout_valA.DATAB
Min_valA[25] => Mout_valA.DATAB
Min_valA[26] => Mout_valA.DATAB
Min_valA[27] => Mout_valA.DATAB
Min_valA[28] => Mout_valA.DATAB
Min_valA[29] => Mout_valA.DATAB
Min_valA[30] => Mout_valA.DATAB
Min_valA[31] => Mout_valA.DATAB
Min_dstE[0] => Mout_dstE.DATAB
Min_dstE[1] => Mout_dstE.DATAB
Min_dstE[2] => Mout_dstE.DATAB
Min_dstE[3] => Mout_dstE.DATAB
Min_dstM[0] => Mout_dstM.DATAB
Min_dstM[1] => Mout_dstM.DATAB
Min_dstM[2] => Mout_dstM.DATAB
Min_dstM[3] => Mout_dstM.DATAB
Mout_stat[0] <= Mout_stat[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_stat[1] <= Mout_stat[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_stat[2] <= Mout_stat[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_stat[3] <= Mout_stat[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_icode[0] <= Mout_icode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_icode[1] <= Mout_icode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_icode[2] <= Mout_icode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_icode[3] <= Mout_icode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_Cnd <= Mout_Cnd~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valE[0] <= Mout_valE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valE[1] <= Mout_valE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valE[2] <= Mout_valE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valE[3] <= Mout_valE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valE[4] <= Mout_valE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valE[5] <= Mout_valE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valE[6] <= Mout_valE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valE[7] <= Mout_valE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valE[8] <= Mout_valE[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valE[9] <= Mout_valE[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valE[10] <= Mout_valE[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valE[11] <= Mout_valE[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valE[12] <= Mout_valE[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valE[13] <= Mout_valE[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valE[14] <= Mout_valE[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valE[15] <= Mout_valE[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valE[16] <= Mout_valE[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valE[17] <= Mout_valE[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valE[18] <= Mout_valE[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valE[19] <= Mout_valE[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valE[20] <= Mout_valE[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valE[21] <= Mout_valE[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valE[22] <= Mout_valE[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valE[23] <= Mout_valE[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valE[24] <= Mout_valE[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valE[25] <= Mout_valE[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valE[26] <= Mout_valE[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valE[27] <= Mout_valE[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valE[28] <= Mout_valE[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valE[29] <= Mout_valE[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valE[30] <= Mout_valE[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valE[31] <= Mout_valE[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valA[0] <= Mout_valA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valA[1] <= Mout_valA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valA[2] <= Mout_valA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valA[3] <= Mout_valA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valA[4] <= Mout_valA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valA[5] <= Mout_valA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valA[6] <= Mout_valA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valA[7] <= Mout_valA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valA[8] <= Mout_valA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valA[9] <= Mout_valA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valA[10] <= Mout_valA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valA[11] <= Mout_valA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valA[12] <= Mout_valA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valA[13] <= Mout_valA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valA[14] <= Mout_valA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valA[15] <= Mout_valA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valA[16] <= Mout_valA[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valA[17] <= Mout_valA[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valA[18] <= Mout_valA[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valA[19] <= Mout_valA[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valA[20] <= Mout_valA[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valA[21] <= Mout_valA[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valA[22] <= Mout_valA[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valA[23] <= Mout_valA[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valA[24] <= Mout_valA[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valA[25] <= Mout_valA[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valA[26] <= Mout_valA[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valA[27] <= Mout_valA[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valA[28] <= Mout_valA[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valA[29] <= Mout_valA[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valA[30] <= Mout_valA[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_valA[31] <= Mout_valA[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_dstE[0] <= Mout_dstE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_dstE[1] <= Mout_dstE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_dstE[2] <= Mout_dstE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_dstE[3] <= Mout_dstE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_dstM[0] <= Mout_dstM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_dstM[1] <= Mout_dstM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_dstM[2] <= Mout_dstM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Mout_dstM[3] <= Mout_dstM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|y86_cpu|y86_regW:regW
clk => Wout_Cnd~reg0.CLK
clk => Wout_valM[0]~reg0.CLK
clk => Wout_valM[1]~reg0.CLK
clk => Wout_valM[2]~reg0.CLK
clk => Wout_valM[3]~reg0.CLK
clk => Wout_valM[4]~reg0.CLK
clk => Wout_valM[5]~reg0.CLK
clk => Wout_valM[6]~reg0.CLK
clk => Wout_valM[7]~reg0.CLK
clk => Wout_valM[8]~reg0.CLK
clk => Wout_valM[9]~reg0.CLK
clk => Wout_valM[10]~reg0.CLK
clk => Wout_valM[11]~reg0.CLK
clk => Wout_valM[12]~reg0.CLK
clk => Wout_valM[13]~reg0.CLK
clk => Wout_valM[14]~reg0.CLK
clk => Wout_valM[15]~reg0.CLK
clk => Wout_valM[16]~reg0.CLK
clk => Wout_valM[17]~reg0.CLK
clk => Wout_valM[18]~reg0.CLK
clk => Wout_valM[19]~reg0.CLK
clk => Wout_valM[20]~reg0.CLK
clk => Wout_valM[21]~reg0.CLK
clk => Wout_valM[22]~reg0.CLK
clk => Wout_valM[23]~reg0.CLK
clk => Wout_valM[24]~reg0.CLK
clk => Wout_valM[25]~reg0.CLK
clk => Wout_valM[26]~reg0.CLK
clk => Wout_valM[27]~reg0.CLK
clk => Wout_valM[28]~reg0.CLK
clk => Wout_valM[29]~reg0.CLK
clk => Wout_valM[30]~reg0.CLK
clk => Wout_valM[31]~reg0.CLK
clk => Wout_valE[0]~reg0.CLK
clk => Wout_valE[1]~reg0.CLK
clk => Wout_valE[2]~reg0.CLK
clk => Wout_valE[3]~reg0.CLK
clk => Wout_valE[4]~reg0.CLK
clk => Wout_valE[5]~reg0.CLK
clk => Wout_valE[6]~reg0.CLK
clk => Wout_valE[7]~reg0.CLK
clk => Wout_valE[8]~reg0.CLK
clk => Wout_valE[9]~reg0.CLK
clk => Wout_valE[10]~reg0.CLK
clk => Wout_valE[11]~reg0.CLK
clk => Wout_valE[12]~reg0.CLK
clk => Wout_valE[13]~reg0.CLK
clk => Wout_valE[14]~reg0.CLK
clk => Wout_valE[15]~reg0.CLK
clk => Wout_valE[16]~reg0.CLK
clk => Wout_valE[17]~reg0.CLK
clk => Wout_valE[18]~reg0.CLK
clk => Wout_valE[19]~reg0.CLK
clk => Wout_valE[20]~reg0.CLK
clk => Wout_valE[21]~reg0.CLK
clk => Wout_valE[22]~reg0.CLK
clk => Wout_valE[23]~reg0.CLK
clk => Wout_valE[24]~reg0.CLK
clk => Wout_valE[25]~reg0.CLK
clk => Wout_valE[26]~reg0.CLK
clk => Wout_valE[27]~reg0.CLK
clk => Wout_valE[28]~reg0.CLK
clk => Wout_valE[29]~reg0.CLK
clk => Wout_valE[30]~reg0.CLK
clk => Wout_valE[31]~reg0.CLK
clk => Wout_dstM[0]~reg0.CLK
clk => Wout_dstM[1]~reg0.CLK
clk => Wout_dstM[2]~reg0.CLK
clk => Wout_dstM[3]~reg0.CLK
clk => Wout_dstE[0]~reg0.CLK
clk => Wout_dstE[1]~reg0.CLK
clk => Wout_dstE[2]~reg0.CLK
clk => Wout_dstE[3]~reg0.CLK
clk => Wout_stat[0]~reg0.CLK
clk => Wout_stat[1]~reg0.CLK
clk => Wout_stat[2]~reg0.CLK
clk => Wout_stat[3]~reg0.CLK
clk => Wout_icode[0]~reg0.CLK
clk => Wout_icode[1]~reg0.CLK
clk => Wout_icode[2]~reg0.CLK
clk => Wout_icode[3]~reg0.CLK
reset => Wout_dstM[0]~reg0.PRESET
reset => Wout_dstM[1]~reg0.PRESET
reset => Wout_dstM[2]~reg0.PRESET
reset => Wout_dstM[3]~reg0.PRESET
reset => Wout_dstE[0]~reg0.PRESET
reset => Wout_dstE[1]~reg0.PRESET
reset => Wout_dstE[2]~reg0.PRESET
reset => Wout_dstE[3]~reg0.PRESET
reset => Wout_stat[0]~reg0.ACLR
reset => Wout_stat[1]~reg0.ACLR
reset => Wout_stat[2]~reg0.ACLR
reset => Wout_stat[3]~reg0.ACLR
reset => Wout_icode[0]~reg0.PRESET
reset => Wout_icode[1]~reg0.ACLR
reset => Wout_icode[2]~reg0.ACLR
reset => Wout_icode[3]~reg0.ACLR
reset => Wout_Cnd~reg0.ENA
reset => Wout_valE[31]~reg0.ENA
reset => Wout_valE[30]~reg0.ENA
reset => Wout_valE[29]~reg0.ENA
reset => Wout_valE[28]~reg0.ENA
reset => Wout_valE[27]~reg0.ENA
reset => Wout_valE[26]~reg0.ENA
reset => Wout_valE[25]~reg0.ENA
reset => Wout_valE[24]~reg0.ENA
reset => Wout_valE[23]~reg0.ENA
reset => Wout_valE[22]~reg0.ENA
reset => Wout_valE[21]~reg0.ENA
reset => Wout_valE[20]~reg0.ENA
reset => Wout_valE[19]~reg0.ENA
reset => Wout_valE[18]~reg0.ENA
reset => Wout_valE[17]~reg0.ENA
reset => Wout_valE[16]~reg0.ENA
reset => Wout_valE[15]~reg0.ENA
reset => Wout_valE[14]~reg0.ENA
reset => Wout_valE[13]~reg0.ENA
reset => Wout_valE[12]~reg0.ENA
reset => Wout_valE[11]~reg0.ENA
reset => Wout_valE[10]~reg0.ENA
reset => Wout_valE[9]~reg0.ENA
reset => Wout_valE[8]~reg0.ENA
reset => Wout_valE[7]~reg0.ENA
reset => Wout_valE[6]~reg0.ENA
reset => Wout_valE[5]~reg0.ENA
reset => Wout_valE[4]~reg0.ENA
reset => Wout_valE[3]~reg0.ENA
reset => Wout_valE[2]~reg0.ENA
reset => Wout_valE[1]~reg0.ENA
reset => Wout_valE[0]~reg0.ENA
reset => Wout_valM[31]~reg0.ENA
reset => Wout_valM[30]~reg0.ENA
reset => Wout_valM[29]~reg0.ENA
reset => Wout_valM[28]~reg0.ENA
reset => Wout_valM[27]~reg0.ENA
reset => Wout_valM[26]~reg0.ENA
reset => Wout_valM[25]~reg0.ENA
reset => Wout_valM[24]~reg0.ENA
reset => Wout_valM[23]~reg0.ENA
reset => Wout_valM[22]~reg0.ENA
reset => Wout_valM[21]~reg0.ENA
reset => Wout_valM[20]~reg0.ENA
reset => Wout_valM[19]~reg0.ENA
reset => Wout_valM[18]~reg0.ENA
reset => Wout_valM[17]~reg0.ENA
reset => Wout_valM[16]~reg0.ENA
reset => Wout_valM[15]~reg0.ENA
reset => Wout_valM[14]~reg0.ENA
reset => Wout_valM[13]~reg0.ENA
reset => Wout_valM[12]~reg0.ENA
reset => Wout_valM[11]~reg0.ENA
reset => Wout_valM[10]~reg0.ENA
reset => Wout_valM[9]~reg0.ENA
reset => Wout_valM[8]~reg0.ENA
reset => Wout_valM[7]~reg0.ENA
reset => Wout_valM[6]~reg0.ENA
reset => Wout_valM[5]~reg0.ENA
reset => Wout_valM[4]~reg0.ENA
reset => Wout_valM[3]~reg0.ENA
reset => Wout_valM[2]~reg0.ENA
reset => Wout_valM[1]~reg0.ENA
reset => Wout_valM[0]~reg0.ENA
W_stall => Wout_stat.OUTPUTSELECT
W_stall => Wout_stat.OUTPUTSELECT
W_stall => Wout_stat.OUTPUTSELECT
W_stall => Wout_stat.OUTPUTSELECT
W_stall => Wout_icode.OUTPUTSELECT
W_stall => Wout_icode.OUTPUTSELECT
W_stall => Wout_icode.OUTPUTSELECT
W_stall => Wout_icode.OUTPUTSELECT
W_stall => Wout_valE.OUTPUTSELECT
W_stall => Wout_valE.OUTPUTSELECT
W_stall => Wout_valE.OUTPUTSELECT
W_stall => Wout_valE.OUTPUTSELECT
W_stall => Wout_valE.OUTPUTSELECT
W_stall => Wout_valE.OUTPUTSELECT
W_stall => Wout_valE.OUTPUTSELECT
W_stall => Wout_valE.OUTPUTSELECT
W_stall => Wout_valE.OUTPUTSELECT
W_stall => Wout_valE.OUTPUTSELECT
W_stall => Wout_valE.OUTPUTSELECT
W_stall => Wout_valE.OUTPUTSELECT
W_stall => Wout_valE.OUTPUTSELECT
W_stall => Wout_valE.OUTPUTSELECT
W_stall => Wout_valE.OUTPUTSELECT
W_stall => Wout_valE.OUTPUTSELECT
W_stall => Wout_valE.OUTPUTSELECT
W_stall => Wout_valE.OUTPUTSELECT
W_stall => Wout_valE.OUTPUTSELECT
W_stall => Wout_valE.OUTPUTSELECT
W_stall => Wout_valE.OUTPUTSELECT
W_stall => Wout_valE.OUTPUTSELECT
W_stall => Wout_valE.OUTPUTSELECT
W_stall => Wout_valE.OUTPUTSELECT
W_stall => Wout_valE.OUTPUTSELECT
W_stall => Wout_valE.OUTPUTSELECT
W_stall => Wout_valE.OUTPUTSELECT
W_stall => Wout_valE.OUTPUTSELECT
W_stall => Wout_valE.OUTPUTSELECT
W_stall => Wout_valE.OUTPUTSELECT
W_stall => Wout_valE.OUTPUTSELECT
W_stall => Wout_valE.OUTPUTSELECT
W_stall => Wout_valM.OUTPUTSELECT
W_stall => Wout_valM.OUTPUTSELECT
W_stall => Wout_valM.OUTPUTSELECT
W_stall => Wout_valM.OUTPUTSELECT
W_stall => Wout_valM.OUTPUTSELECT
W_stall => Wout_valM.OUTPUTSELECT
W_stall => Wout_valM.OUTPUTSELECT
W_stall => Wout_valM.OUTPUTSELECT
W_stall => Wout_valM.OUTPUTSELECT
W_stall => Wout_valM.OUTPUTSELECT
W_stall => Wout_valM.OUTPUTSELECT
W_stall => Wout_valM.OUTPUTSELECT
W_stall => Wout_valM.OUTPUTSELECT
W_stall => Wout_valM.OUTPUTSELECT
W_stall => Wout_valM.OUTPUTSELECT
W_stall => Wout_valM.OUTPUTSELECT
W_stall => Wout_valM.OUTPUTSELECT
W_stall => Wout_valM.OUTPUTSELECT
W_stall => Wout_valM.OUTPUTSELECT
W_stall => Wout_valM.OUTPUTSELECT
W_stall => Wout_valM.OUTPUTSELECT
W_stall => Wout_valM.OUTPUTSELECT
W_stall => Wout_valM.OUTPUTSELECT
W_stall => Wout_valM.OUTPUTSELECT
W_stall => Wout_valM.OUTPUTSELECT
W_stall => Wout_valM.OUTPUTSELECT
W_stall => Wout_valM.OUTPUTSELECT
W_stall => Wout_valM.OUTPUTSELECT
W_stall => Wout_valM.OUTPUTSELECT
W_stall => Wout_valM.OUTPUTSELECT
W_stall => Wout_valM.OUTPUTSELECT
W_stall => Wout_valM.OUTPUTSELECT
W_stall => Wout_dstE.OUTPUTSELECT
W_stall => Wout_dstE.OUTPUTSELECT
W_stall => Wout_dstE.OUTPUTSELECT
W_stall => Wout_dstE.OUTPUTSELECT
W_stall => Wout_dstM.OUTPUTSELECT
W_stall => Wout_dstM.OUTPUTSELECT
W_stall => Wout_dstM.OUTPUTSELECT
W_stall => Wout_dstM.OUTPUTSELECT
W_stall => Wout_Cnd.OUTPUTSELECT
W_bubble => Wout_icode.OUTPUTSELECT
W_bubble => Wout_icode.OUTPUTSELECT
W_bubble => Wout_icode.OUTPUTSELECT
W_bubble => Wout_icode.OUTPUTSELECT
W_bubble => Wout_stat.OUTPUTSELECT
W_bubble => Wout_stat.OUTPUTSELECT
W_bubble => Wout_stat.OUTPUTSELECT
W_bubble => Wout_stat.OUTPUTSELECT
W_bubble => Wout_valE.OUTPUTSELECT
W_bubble => Wout_valE.OUTPUTSELECT
W_bubble => Wout_valE.OUTPUTSELECT
W_bubble => Wout_valE.OUTPUTSELECT
W_bubble => Wout_valE.OUTPUTSELECT
W_bubble => Wout_valE.OUTPUTSELECT
W_bubble => Wout_valE.OUTPUTSELECT
W_bubble => Wout_valE.OUTPUTSELECT
W_bubble => Wout_valE.OUTPUTSELECT
W_bubble => Wout_valE.OUTPUTSELECT
W_bubble => Wout_valE.OUTPUTSELECT
W_bubble => Wout_valE.OUTPUTSELECT
W_bubble => Wout_valE.OUTPUTSELECT
W_bubble => Wout_valE.OUTPUTSELECT
W_bubble => Wout_valE.OUTPUTSELECT
W_bubble => Wout_valE.OUTPUTSELECT
W_bubble => Wout_valE.OUTPUTSELECT
W_bubble => Wout_valE.OUTPUTSELECT
W_bubble => Wout_valE.OUTPUTSELECT
W_bubble => Wout_valE.OUTPUTSELECT
W_bubble => Wout_valE.OUTPUTSELECT
W_bubble => Wout_valE.OUTPUTSELECT
W_bubble => Wout_valE.OUTPUTSELECT
W_bubble => Wout_valE.OUTPUTSELECT
W_bubble => Wout_valE.OUTPUTSELECT
W_bubble => Wout_valE.OUTPUTSELECT
W_bubble => Wout_valE.OUTPUTSELECT
W_bubble => Wout_valE.OUTPUTSELECT
W_bubble => Wout_valE.OUTPUTSELECT
W_bubble => Wout_valE.OUTPUTSELECT
W_bubble => Wout_valE.OUTPUTSELECT
W_bubble => Wout_valE.OUTPUTSELECT
W_bubble => Wout_valM.OUTPUTSELECT
W_bubble => Wout_valM.OUTPUTSELECT
W_bubble => Wout_valM.OUTPUTSELECT
W_bubble => Wout_valM.OUTPUTSELECT
W_bubble => Wout_valM.OUTPUTSELECT
W_bubble => Wout_valM.OUTPUTSELECT
W_bubble => Wout_valM.OUTPUTSELECT
W_bubble => Wout_valM.OUTPUTSELECT
W_bubble => Wout_valM.OUTPUTSELECT
W_bubble => Wout_valM.OUTPUTSELECT
W_bubble => Wout_valM.OUTPUTSELECT
W_bubble => Wout_valM.OUTPUTSELECT
W_bubble => Wout_valM.OUTPUTSELECT
W_bubble => Wout_valM.OUTPUTSELECT
W_bubble => Wout_valM.OUTPUTSELECT
W_bubble => Wout_valM.OUTPUTSELECT
W_bubble => Wout_valM.OUTPUTSELECT
W_bubble => Wout_valM.OUTPUTSELECT
W_bubble => Wout_valM.OUTPUTSELECT
W_bubble => Wout_valM.OUTPUTSELECT
W_bubble => Wout_valM.OUTPUTSELECT
W_bubble => Wout_valM.OUTPUTSELECT
W_bubble => Wout_valM.OUTPUTSELECT
W_bubble => Wout_valM.OUTPUTSELECT
W_bubble => Wout_valM.OUTPUTSELECT
W_bubble => Wout_valM.OUTPUTSELECT
W_bubble => Wout_valM.OUTPUTSELECT
W_bubble => Wout_valM.OUTPUTSELECT
W_bubble => Wout_valM.OUTPUTSELECT
W_bubble => Wout_valM.OUTPUTSELECT
W_bubble => Wout_valM.OUTPUTSELECT
W_bubble => Wout_valM.OUTPUTSELECT
W_bubble => Wout_dstE.OUTPUTSELECT
W_bubble => Wout_dstE.OUTPUTSELECT
W_bubble => Wout_dstE.OUTPUTSELECT
W_bubble => Wout_dstE.OUTPUTSELECT
W_bubble => Wout_dstM.OUTPUTSELECT
W_bubble => Wout_dstM.OUTPUTSELECT
W_bubble => Wout_dstM.OUTPUTSELECT
W_bubble => Wout_dstM.OUTPUTSELECT
W_bubble => Wout_Cnd.OUTPUTSELECT
Win_stat[0] => Wout_stat.DATAB
Win_stat[1] => Wout_stat.DATAB
Win_stat[2] => Wout_stat.DATAB
Win_stat[3] => Wout_stat.DATAB
Win_icode[0] => Wout_icode.DATAB
Win_icode[1] => Wout_icode.DATAB
Win_icode[2] => Wout_icode.DATAB
Win_icode[3] => Wout_icode.DATAB
Win_valE[0] => Wout_valE.DATAB
Win_valE[1] => Wout_valE.DATAB
Win_valE[2] => Wout_valE.DATAB
Win_valE[3] => Wout_valE.DATAB
Win_valE[4] => Wout_valE.DATAB
Win_valE[5] => Wout_valE.DATAB
Win_valE[6] => Wout_valE.DATAB
Win_valE[7] => Wout_valE.DATAB
Win_valE[8] => Wout_valE.DATAB
Win_valE[9] => Wout_valE.DATAB
Win_valE[10] => Wout_valE.DATAB
Win_valE[11] => Wout_valE.DATAB
Win_valE[12] => Wout_valE.DATAB
Win_valE[13] => Wout_valE.DATAB
Win_valE[14] => Wout_valE.DATAB
Win_valE[15] => Wout_valE.DATAB
Win_valE[16] => Wout_valE.DATAB
Win_valE[17] => Wout_valE.DATAB
Win_valE[18] => Wout_valE.DATAB
Win_valE[19] => Wout_valE.DATAB
Win_valE[20] => Wout_valE.DATAB
Win_valE[21] => Wout_valE.DATAB
Win_valE[22] => Wout_valE.DATAB
Win_valE[23] => Wout_valE.DATAB
Win_valE[24] => Wout_valE.DATAB
Win_valE[25] => Wout_valE.DATAB
Win_valE[26] => Wout_valE.DATAB
Win_valE[27] => Wout_valE.DATAB
Win_valE[28] => Wout_valE.DATAB
Win_valE[29] => Wout_valE.DATAB
Win_valE[30] => Wout_valE.DATAB
Win_valE[31] => Wout_valE.DATAB
Win_valM[0] => Wout_valM.DATAB
Win_valM[1] => Wout_valM.DATAB
Win_valM[2] => Wout_valM.DATAB
Win_valM[3] => Wout_valM.DATAB
Win_valM[4] => Wout_valM.DATAB
Win_valM[5] => Wout_valM.DATAB
Win_valM[6] => Wout_valM.DATAB
Win_valM[7] => Wout_valM.DATAB
Win_valM[8] => Wout_valM.DATAB
Win_valM[9] => Wout_valM.DATAB
Win_valM[10] => Wout_valM.DATAB
Win_valM[11] => Wout_valM.DATAB
Win_valM[12] => Wout_valM.DATAB
Win_valM[13] => Wout_valM.DATAB
Win_valM[14] => Wout_valM.DATAB
Win_valM[15] => Wout_valM.DATAB
Win_valM[16] => Wout_valM.DATAB
Win_valM[17] => Wout_valM.DATAB
Win_valM[18] => Wout_valM.DATAB
Win_valM[19] => Wout_valM.DATAB
Win_valM[20] => Wout_valM.DATAB
Win_valM[21] => Wout_valM.DATAB
Win_valM[22] => Wout_valM.DATAB
Win_valM[23] => Wout_valM.DATAB
Win_valM[24] => Wout_valM.DATAB
Win_valM[25] => Wout_valM.DATAB
Win_valM[26] => Wout_valM.DATAB
Win_valM[27] => Wout_valM.DATAB
Win_valM[28] => Wout_valM.DATAB
Win_valM[29] => Wout_valM.DATAB
Win_valM[30] => Wout_valM.DATAB
Win_valM[31] => Wout_valM.DATAB
Win_dstE[0] => Wout_dstE.DATAB
Win_dstE[1] => Wout_dstE.DATAB
Win_dstE[2] => Wout_dstE.DATAB
Win_dstE[3] => Wout_dstE.DATAB
Win_dstM[0] => Wout_dstM.DATAB
Win_dstM[1] => Wout_dstM.DATAB
Win_dstM[2] => Wout_dstM.DATAB
Win_dstM[3] => Wout_dstM.DATAB
Win_Cnd => Wout_Cnd.DATAB
Wout_stat[0] <= Wout_stat[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_stat[1] <= Wout_stat[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_stat[2] <= Wout_stat[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_stat[3] <= Wout_stat[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_icode[0] <= Wout_icode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_icode[1] <= Wout_icode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_icode[2] <= Wout_icode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_icode[3] <= Wout_icode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valE[0] <= Wout_valE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valE[1] <= Wout_valE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valE[2] <= Wout_valE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valE[3] <= Wout_valE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valE[4] <= Wout_valE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valE[5] <= Wout_valE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valE[6] <= Wout_valE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valE[7] <= Wout_valE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valE[8] <= Wout_valE[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valE[9] <= Wout_valE[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valE[10] <= Wout_valE[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valE[11] <= Wout_valE[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valE[12] <= Wout_valE[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valE[13] <= Wout_valE[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valE[14] <= Wout_valE[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valE[15] <= Wout_valE[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valE[16] <= Wout_valE[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valE[17] <= Wout_valE[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valE[18] <= Wout_valE[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valE[19] <= Wout_valE[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valE[20] <= Wout_valE[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valE[21] <= Wout_valE[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valE[22] <= Wout_valE[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valE[23] <= Wout_valE[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valE[24] <= Wout_valE[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valE[25] <= Wout_valE[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valE[26] <= Wout_valE[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valE[27] <= Wout_valE[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valE[28] <= Wout_valE[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valE[29] <= Wout_valE[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valE[30] <= Wout_valE[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valE[31] <= Wout_valE[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valM[0] <= Wout_valM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valM[1] <= Wout_valM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valM[2] <= Wout_valM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valM[3] <= Wout_valM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valM[4] <= Wout_valM[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valM[5] <= Wout_valM[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valM[6] <= Wout_valM[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valM[7] <= Wout_valM[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valM[8] <= Wout_valM[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valM[9] <= Wout_valM[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valM[10] <= Wout_valM[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valM[11] <= Wout_valM[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valM[12] <= Wout_valM[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valM[13] <= Wout_valM[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valM[14] <= Wout_valM[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valM[15] <= Wout_valM[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valM[16] <= Wout_valM[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valM[17] <= Wout_valM[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valM[18] <= Wout_valM[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valM[19] <= Wout_valM[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valM[20] <= Wout_valM[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valM[21] <= Wout_valM[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valM[22] <= Wout_valM[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valM[23] <= Wout_valM[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valM[24] <= Wout_valM[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valM[25] <= Wout_valM[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valM[26] <= Wout_valM[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valM[27] <= Wout_valM[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valM[28] <= Wout_valM[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valM[29] <= Wout_valM[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valM[30] <= Wout_valM[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_valM[31] <= Wout_valM[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_dstE[0] <= Wout_dstE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_dstE[1] <= Wout_dstE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_dstE[2] <= Wout_dstE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_dstE[3] <= Wout_dstE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_dstM[0] <= Wout_dstM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_dstM[1] <= Wout_dstM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_dstM[2] <= Wout_dstM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_dstM[3] <= Wout_dstM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Wout_Cnd <= Wout_Cnd~reg0.DB_MAX_OUTPUT_PORT_TYPE


|y86_cpu|y86_fetch:fetch
half_mem_clk => half_mem_clk.IN1
mem_clk => mem_clk.IN1
clk => clk.IN1
reset => reset.IN1
Fout_predPC[0] => comb.DATAA
Fout_predPC[1] => comb.DATAA
Fout_predPC[2] => comb.DATAA
Fout_predPC[3] => comb.DATAA
Fout_predPC[4] => comb.DATAA
Fout_predPC[5] => comb.DATAA
Fout_predPC[6] => comb.DATAA
Fout_predPC[7] => comb.DATAA
Fout_predPC[8] => comb.DATAA
Fout_predPC[9] => comb.DATAA
Fout_predPC[10] => comb.DATAA
Fout_predPC[11] => comb.DATAA
Fout_predPC[12] => comb.DATAA
Fout_predPC[13] => comb.DATAA
Fout_predPC[14] => comb.DATAA
Fout_predPC[15] => comb.DATAA
Fout_predPC[16] => comb.DATAA
Fout_predPC[17] => comb.DATAA
Fout_predPC[18] => comb.DATAA
Fout_predPC[19] => comb.DATAA
Fout_predPC[20] => comb.DATAA
Fout_predPC[21] => comb.DATAA
Fout_predPC[22] => comb.DATAA
Fout_predPC[23] => comb.DATAA
Fout_predPC[24] => comb.DATAA
Fout_predPC[25] => comb.DATAA
Fout_predPC[26] => comb.DATAA
Fout_predPC[27] => comb.DATAA
Fout_predPC[28] => comb.DATAA
Fout_predPC[29] => comb.DATAA
Fout_predPC[30] => comb.DATAA
Fout_predPC[31] => comb.DATAA
Mout_icode[0] => Equal0.IN2
Mout_icode[1] => Equal0.IN1
Mout_icode[2] => Equal0.IN0
Mout_icode[3] => Equal0.IN3
Mout_Cnd => comb.IN1
Mout_valA[0] => comb.DATAB
Mout_valA[1] => comb.DATAB
Mout_valA[2] => comb.DATAB
Mout_valA[3] => comb.DATAB
Mout_valA[4] => comb.DATAB
Mout_valA[5] => comb.DATAB
Mout_valA[6] => comb.DATAB
Mout_valA[7] => comb.DATAB
Mout_valA[8] => comb.DATAB
Mout_valA[9] => comb.DATAB
Mout_valA[10] => comb.DATAB
Mout_valA[11] => comb.DATAB
Mout_valA[12] => comb.DATAB
Mout_valA[13] => comb.DATAB
Mout_valA[14] => comb.DATAB
Mout_valA[15] => comb.DATAB
Mout_valA[16] => comb.DATAB
Mout_valA[17] => comb.DATAB
Mout_valA[18] => comb.DATAB
Mout_valA[19] => comb.DATAB
Mout_valA[20] => comb.DATAB
Mout_valA[21] => comb.DATAB
Mout_valA[22] => comb.DATAB
Mout_valA[23] => comb.DATAB
Mout_valA[24] => comb.DATAB
Mout_valA[25] => comb.DATAB
Mout_valA[26] => comb.DATAB
Mout_valA[27] => comb.DATAB
Mout_valA[28] => comb.DATAB
Mout_valA[29] => comb.DATAB
Mout_valA[30] => comb.DATAB
Mout_valA[31] => comb.DATAB
Wout_icode[0] => Equal1.IN1
Wout_icode[1] => Equal1.IN3
Wout_icode[2] => Equal1.IN2
Wout_icode[3] => Equal1.IN0
Wout_valM[0] => comb.DATAB
Wout_valM[1] => comb.DATAB
Wout_valM[2] => comb.DATAB
Wout_valM[3] => comb.DATAB
Wout_valM[4] => comb.DATAB
Wout_valM[5] => comb.DATAB
Wout_valM[6] => comb.DATAB
Wout_valM[7] => comb.DATAB
Wout_valM[8] => comb.DATAB
Wout_valM[9] => comb.DATAB
Wout_valM[10] => comb.DATAB
Wout_valM[11] => comb.DATAB
Wout_valM[12] => comb.DATAB
Wout_valM[13] => comb.DATAB
Wout_valM[14] => comb.DATAB
Wout_valM[15] => comb.DATAB
Wout_valM[16] => comb.DATAB
Wout_valM[17] => comb.DATAB
Wout_valM[18] => comb.DATAB
Wout_valM[19] => comb.DATAB
Wout_valM[20] => comb.DATAB
Wout_valM[21] => comb.DATAB
Wout_valM[22] => comb.DATAB
Wout_valM[23] => comb.DATAB
Wout_valM[24] => comb.DATAB
Wout_valM[25] => comb.DATAB
Wout_valM[26] => comb.DATAB
Wout_valM[27] => comb.DATAB
Wout_valM[28] => comb.DATAB
Wout_valM[29] => comb.DATAB
Wout_valM[30] => comb.DATAB
Wout_valM[31] => comb.DATAB
Fin_predPC[0] <= Fin_predPC.DB_MAX_OUTPUT_PORT_TYPE
Fin_predPC[1] <= Fin_predPC.DB_MAX_OUTPUT_PORT_TYPE
Fin_predPC[2] <= Fin_predPC.DB_MAX_OUTPUT_PORT_TYPE
Fin_predPC[3] <= Fin_predPC.DB_MAX_OUTPUT_PORT_TYPE
Fin_predPC[4] <= Fin_predPC.DB_MAX_OUTPUT_PORT_TYPE
Fin_predPC[5] <= Fin_predPC.DB_MAX_OUTPUT_PORT_TYPE
Fin_predPC[6] <= Fin_predPC.DB_MAX_OUTPUT_PORT_TYPE
Fin_predPC[7] <= Fin_predPC.DB_MAX_OUTPUT_PORT_TYPE
Fin_predPC[8] <= Fin_predPC.DB_MAX_OUTPUT_PORT_TYPE
Fin_predPC[9] <= Fin_predPC.DB_MAX_OUTPUT_PORT_TYPE
Fin_predPC[10] <= Fin_predPC.DB_MAX_OUTPUT_PORT_TYPE
Fin_predPC[11] <= Fin_predPC.DB_MAX_OUTPUT_PORT_TYPE
Fin_predPC[12] <= Fin_predPC.DB_MAX_OUTPUT_PORT_TYPE
Fin_predPC[13] <= Fin_predPC.DB_MAX_OUTPUT_PORT_TYPE
Fin_predPC[14] <= Fin_predPC.DB_MAX_OUTPUT_PORT_TYPE
Fin_predPC[15] <= Fin_predPC.DB_MAX_OUTPUT_PORT_TYPE
Fin_predPC[16] <= Fin_predPC.DB_MAX_OUTPUT_PORT_TYPE
Fin_predPC[17] <= Fin_predPC.DB_MAX_OUTPUT_PORT_TYPE
Fin_predPC[18] <= Fin_predPC.DB_MAX_OUTPUT_PORT_TYPE
Fin_predPC[19] <= Fin_predPC.DB_MAX_OUTPUT_PORT_TYPE
Fin_predPC[20] <= Fin_predPC.DB_MAX_OUTPUT_PORT_TYPE
Fin_predPC[21] <= Fin_predPC.DB_MAX_OUTPUT_PORT_TYPE
Fin_predPC[22] <= Fin_predPC.DB_MAX_OUTPUT_PORT_TYPE
Fin_predPC[23] <= Fin_predPC.DB_MAX_OUTPUT_PORT_TYPE
Fin_predPC[24] <= Fin_predPC.DB_MAX_OUTPUT_PORT_TYPE
Fin_predPC[25] <= Fin_predPC.DB_MAX_OUTPUT_PORT_TYPE
Fin_predPC[26] <= Fin_predPC.DB_MAX_OUTPUT_PORT_TYPE
Fin_predPC[27] <= Fin_predPC.DB_MAX_OUTPUT_PORT_TYPE
Fin_predPC[28] <= Fin_predPC.DB_MAX_OUTPUT_PORT_TYPE
Fin_predPC[29] <= Fin_predPC.DB_MAX_OUTPUT_PORT_TYPE
Fin_predPC[30] <= Fin_predPC.DB_MAX_OUTPUT_PORT_TYPE
Fin_predPC[31] <= Fin_predPC.DB_MAX_OUTPUT_PORT_TYPE
Din_stat[0] <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
Din_stat[1] <= Din_stat.DB_MAX_OUTPUT_PORT_TYPE
Din_stat[2] <= <GND>
Din_stat[3] <= <GND>
Din_icode[0] <= y86_instmem:instruction_memory.port5
Din_icode[1] <= y86_instmem:instruction_memory.port5
Din_icode[2] <= y86_instmem:instruction_memory.port5
Din_icode[3] <= y86_instmem:instruction_memory.port5
Din_ifun[0] <= y86_instmem:instruction_memory.port5
Din_ifun[1] <= y86_instmem:instruction_memory.port5
Din_ifun[2] <= y86_instmem:instruction_memory.port5
Din_ifun[3] <= y86_instmem:instruction_memory.port5
Din_rA[0] <= y86_instmem:instruction_memory.port5
Din_rA[1] <= y86_instmem:instruction_memory.port5
Din_rA[2] <= y86_instmem:instruction_memory.port5
Din_rA[3] <= y86_instmem:instruction_memory.port5
Din_rB[0] <= y86_instmem:instruction_memory.port5
Din_rB[1] <= y86_instmem:instruction_memory.port5
Din_rB[2] <= y86_instmem:instruction_memory.port5
Din_rB[3] <= y86_instmem:instruction_memory.port5
Din_valC[0] <= imm[24].DB_MAX_OUTPUT_PORT_TYPE
Din_valC[1] <= imm[25].DB_MAX_OUTPUT_PORT_TYPE
Din_valC[2] <= imm[26].DB_MAX_OUTPUT_PORT_TYPE
Din_valC[3] <= imm[27].DB_MAX_OUTPUT_PORT_TYPE
Din_valC[4] <= imm[28].DB_MAX_OUTPUT_PORT_TYPE
Din_valC[5] <= imm[29].DB_MAX_OUTPUT_PORT_TYPE
Din_valC[6] <= imm[30].DB_MAX_OUTPUT_PORT_TYPE
Din_valC[7] <= imm[31].DB_MAX_OUTPUT_PORT_TYPE
Din_valC[8] <= imm[16].DB_MAX_OUTPUT_PORT_TYPE
Din_valC[9] <= imm[17].DB_MAX_OUTPUT_PORT_TYPE
Din_valC[10] <= imm[18].DB_MAX_OUTPUT_PORT_TYPE
Din_valC[11] <= imm[19].DB_MAX_OUTPUT_PORT_TYPE
Din_valC[12] <= imm[20].DB_MAX_OUTPUT_PORT_TYPE
Din_valC[13] <= imm[21].DB_MAX_OUTPUT_PORT_TYPE
Din_valC[14] <= imm[22].DB_MAX_OUTPUT_PORT_TYPE
Din_valC[15] <= imm[23].DB_MAX_OUTPUT_PORT_TYPE
Din_valC[16] <= imm[8].DB_MAX_OUTPUT_PORT_TYPE
Din_valC[17] <= imm[9].DB_MAX_OUTPUT_PORT_TYPE
Din_valC[18] <= imm[10].DB_MAX_OUTPUT_PORT_TYPE
Din_valC[19] <= imm[11].DB_MAX_OUTPUT_PORT_TYPE
Din_valC[20] <= imm[12].DB_MAX_OUTPUT_PORT_TYPE
Din_valC[21] <= imm[13].DB_MAX_OUTPUT_PORT_TYPE
Din_valC[22] <= imm[14].DB_MAX_OUTPUT_PORT_TYPE
Din_valC[23] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
Din_valC[24] <= imm[0].DB_MAX_OUTPUT_PORT_TYPE
Din_valC[25] <= imm[1].DB_MAX_OUTPUT_PORT_TYPE
Din_valC[26] <= imm[2].DB_MAX_OUTPUT_PORT_TYPE
Din_valC[27] <= imm[3].DB_MAX_OUTPUT_PORT_TYPE
Din_valC[28] <= imm[4].DB_MAX_OUTPUT_PORT_TYPE
Din_valC[29] <= imm[5].DB_MAX_OUTPUT_PORT_TYPE
Din_valC[30] <= imm[6].DB_MAX_OUTPUT_PORT_TYPE
Din_valC[31] <= imm[7].DB_MAX_OUTPUT_PORT_TYPE
Din_valP[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Din_valP[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
Din_valP[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Din_valP[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Din_valP[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Din_valP[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Din_valP[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Din_valP[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Din_valP[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Din_valP[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Din_valP[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Din_valP[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Din_valP[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Din_valP[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Din_valP[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Din_valP[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Din_valP[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Din_valP[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Din_valP[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Din_valP[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Din_valP[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Din_valP[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Din_valP[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Din_valP[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Din_valP[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Din_valP[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Din_valP[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Din_valP[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Din_valP[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Din_valP[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Din_valP[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
Din_valP[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory
half_mem_clk => post_imem_clk.IN0
mem_clk => comb.IN0
clk => comb.IN1
reset => ~NO_FANOUT~
f_pc[0] => Mux0.IN2
f_pc[0] => Mux1.IN2
f_pc[0] => Mux2.IN2
f_pc[0] => Mux3.IN2
f_pc[0] => Mux4.IN2
f_pc[0] => Mux5.IN2
f_pc[0] => Mux6.IN2
f_pc[0] => Mux7.IN2
f_pc[0] => Mux8.IN2
f_pc[0] => Mux9.IN2
f_pc[0] => Mux10.IN2
f_pc[0] => Mux11.IN2
f_pc[0] => Mux12.IN2
f_pc[0] => Mux13.IN2
f_pc[0] => Mux14.IN2
f_pc[0] => Mux15.IN2
f_pc[0] => Mux16.IN2
f_pc[0] => Mux17.IN2
f_pc[0] => Mux18.IN2
f_pc[0] => Mux19.IN2
f_pc[0] => Mux20.IN2
f_pc[0] => Mux21.IN2
f_pc[0] => Mux22.IN2
f_pc[0] => Mux23.IN2
f_pc[0] => Mux24.IN2
f_pc[0] => Mux25.IN2
f_pc[0] => Mux26.IN2
f_pc[0] => Mux27.IN2
f_pc[0] => Mux28.IN2
f_pc[0] => Mux29.IN2
f_pc[0] => Mux30.IN2
f_pc[0] => Mux31.IN2
f_pc[0] => Mux32.IN2
f_pc[0] => Mux33.IN2
f_pc[0] => Mux34.IN2
f_pc[0] => Mux35.IN2
f_pc[0] => Mux36.IN2
f_pc[0] => Mux37.IN2
f_pc[0] => Mux38.IN2
f_pc[0] => Mux39.IN2
f_pc[0] => Mux40.IN2
f_pc[0] => Mux41.IN2
f_pc[0] => Mux42.IN2
f_pc[0] => Mux43.IN2
f_pc[0] => Mux44.IN2
f_pc[0] => Mux45.IN2
f_pc[0] => Mux46.IN2
f_pc[0] => Mux47.IN2
f_pc[1] => Mux0.IN1
f_pc[1] => Mux1.IN1
f_pc[1] => Mux2.IN1
f_pc[1] => Mux3.IN1
f_pc[1] => Mux4.IN1
f_pc[1] => Mux5.IN1
f_pc[1] => Mux6.IN1
f_pc[1] => Mux7.IN1
f_pc[1] => Mux8.IN1
f_pc[1] => Mux9.IN1
f_pc[1] => Mux10.IN1
f_pc[1] => Mux11.IN1
f_pc[1] => Mux12.IN1
f_pc[1] => Mux13.IN1
f_pc[1] => Mux14.IN1
f_pc[1] => Mux15.IN1
f_pc[1] => Mux16.IN1
f_pc[1] => Mux17.IN1
f_pc[1] => Mux18.IN1
f_pc[1] => Mux19.IN1
f_pc[1] => Mux20.IN1
f_pc[1] => Mux21.IN1
f_pc[1] => Mux22.IN1
f_pc[1] => Mux23.IN1
f_pc[1] => Mux24.IN1
f_pc[1] => Mux25.IN1
f_pc[1] => Mux26.IN1
f_pc[1] => Mux27.IN1
f_pc[1] => Mux28.IN1
f_pc[1] => Mux29.IN1
f_pc[1] => Mux30.IN1
f_pc[1] => Mux31.IN1
f_pc[1] => Mux32.IN1
f_pc[1] => Mux33.IN1
f_pc[1] => Mux34.IN1
f_pc[1] => Mux35.IN1
f_pc[1] => Mux36.IN1
f_pc[1] => Mux37.IN1
f_pc[1] => Mux38.IN1
f_pc[1] => Mux39.IN1
f_pc[1] => Mux40.IN1
f_pc[1] => Mux41.IN1
f_pc[1] => Mux42.IN1
f_pc[1] => Mux43.IN1
f_pc[1] => Mux44.IN1
f_pc[1] => Mux45.IN1
f_pc[1] => Mux46.IN1
f_pc[1] => Mux47.IN1
f_pc[2] => Mux0.IN0
f_pc[2] => Mux1.IN0
f_pc[2] => Mux2.IN0
f_pc[2] => Mux3.IN0
f_pc[2] => Mux4.IN0
f_pc[2] => Mux5.IN0
f_pc[2] => Mux6.IN0
f_pc[2] => Mux7.IN0
f_pc[2] => Mux8.IN0
f_pc[2] => Mux9.IN0
f_pc[2] => Mux10.IN0
f_pc[2] => Mux11.IN0
f_pc[2] => Mux12.IN0
f_pc[2] => Mux13.IN0
f_pc[2] => Mux14.IN0
f_pc[2] => Mux15.IN0
f_pc[2] => Mux16.IN0
f_pc[2] => Mux17.IN0
f_pc[2] => Mux18.IN0
f_pc[2] => Mux19.IN0
f_pc[2] => Mux20.IN0
f_pc[2] => Mux21.IN0
f_pc[2] => Mux22.IN0
f_pc[2] => Mux23.IN0
f_pc[2] => Mux24.IN0
f_pc[2] => Mux25.IN0
f_pc[2] => Mux26.IN0
f_pc[2] => Mux27.IN0
f_pc[2] => Mux28.IN0
f_pc[2] => Mux29.IN0
f_pc[2] => Mux30.IN0
f_pc[2] => Mux31.IN0
f_pc[2] => Mux32.IN0
f_pc[2] => Mux33.IN0
f_pc[2] => Mux34.IN0
f_pc[2] => Mux35.IN0
f_pc[2] => Mux36.IN0
f_pc[2] => Mux37.IN0
f_pc[2] => Mux38.IN0
f_pc[2] => Mux39.IN0
f_pc[2] => Mux40.IN0
f_pc[2] => Mux41.IN0
f_pc[2] => Mux42.IN0
f_pc[2] => Mux43.IN0
f_pc[2] => Mux44.IN0
f_pc[2] => Mux45.IN0
f_pc[2] => Mux46.IN0
f_pc[2] => Mux47.IN0
f_pc[3] => f_pc[3].IN1
f_pc[4] => f_pc[4].IN1
f_pc[5] => f_pc[5].IN1
f_pc[6] => f_pc[6].IN1
f_pc[7] => f_pc[7].IN1
f_pc[8] => f_pc[8].IN1
f_pc[9] => f_pc[9].IN1
f_pc[10] => f_pc[10].IN1
f_pc[11] => ~NO_FANOUT~
f_pc[12] => ~NO_FANOUT~
f_pc[13] => ~NO_FANOUT~
f_pc[14] => ~NO_FANOUT~
f_pc[15] => ~NO_FANOUT~
f_pc[16] => ~NO_FANOUT~
f_pc[17] => ~NO_FANOUT~
f_pc[18] => ~NO_FANOUT~
f_pc[19] => ~NO_FANOUT~
f_pc[20] => ~NO_FANOUT~
f_pc[21] => ~NO_FANOUT~
f_pc[22] => ~NO_FANOUT~
f_pc[23] => ~NO_FANOUT~
f_pc[24] => ~NO_FANOUT~
f_pc[25] => ~NO_FANOUT~
f_pc[26] => ~NO_FANOUT~
f_pc[27] => ~NO_FANOUT~
f_pc[28] => ~NO_FANOUT~
f_pc[29] => ~NO_FANOUT~
f_pc[30] => ~NO_FANOUT~
f_pc[31] => ~NO_FANOUT~
inst[0] <= inst[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[1] <= inst[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[2] <= inst[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[3] <= inst[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[4] <= inst[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[5] <= inst[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[6] <= inst[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[7] <= inst[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[8] <= inst[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[9] <= inst[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[10] <= inst[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[11] <= inst[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[12] <= inst[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[13] <= inst[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[14] <= inst[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[15] <= inst[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[16] <= inst[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[17] <= inst[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[18] <= inst[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[19] <= inst[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[20] <= inst[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[21] <= inst[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[22] <= inst[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[23] <= inst[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[24] <= inst[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[25] <= inst[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[26] <= inst[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[27] <= inst[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[28] <= inst[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[29] <= inst[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[30] <= inst[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[31] <= inst[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[32] <= inst[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[33] <= inst[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[34] <= inst[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[35] <= inst[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[36] <= inst[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[37] <= inst[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[38] <= inst[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[39] <= inst[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[40] <= inst[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[41] <= inst[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[42] <= inst[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[43] <= inst[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[44] <= inst[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[45] <= inst[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[46] <= inst[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst[47] <= inst[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
clock => clock.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_a[32] <= altsyncram:altsyncram_component.q_a
q_a[33] <= altsyncram:altsyncram_component.q_a
q_a[34] <= altsyncram:altsyncram_component.q_a
q_a[35] <= altsyncram:altsyncram_component.q_a
q_a[36] <= altsyncram:altsyncram_component.q_a
q_a[37] <= altsyncram:altsyncram_component.q_a
q_a[38] <= altsyncram:altsyncram_component.q_a
q_a[39] <= altsyncram:altsyncram_component.q_a
q_a[40] <= altsyncram:altsyncram_component.q_a
q_a[41] <= altsyncram:altsyncram_component.q_a
q_a[42] <= altsyncram:altsyncram_component.q_a
q_a[43] <= altsyncram:altsyncram_component.q_a
q_a[44] <= altsyncram:altsyncram_component.q_a
q_a[45] <= altsyncram:altsyncram_component.q_a
q_a[46] <= altsyncram:altsyncram_component.q_a
q_a[47] <= altsyncram:altsyncram_component.q_a
q_a[48] <= altsyncram:altsyncram_component.q_a
q_a[49] <= altsyncram:altsyncram_component.q_a
q_a[50] <= altsyncram:altsyncram_component.q_a
q_a[51] <= altsyncram:altsyncram_component.q_a
q_a[52] <= altsyncram:altsyncram_component.q_a
q_a[53] <= altsyncram:altsyncram_component.q_a
q_a[54] <= altsyncram:altsyncram_component.q_a
q_a[55] <= altsyncram:altsyncram_component.q_a
q_a[56] <= altsyncram:altsyncram_component.q_a
q_a[57] <= altsyncram:altsyncram_component.q_a
q_a[58] <= altsyncram:altsyncram_component.q_a
q_a[59] <= altsyncram:altsyncram_component.q_a
q_a[60] <= altsyncram:altsyncram_component.q_a
q_a[61] <= altsyncram:altsyncram_component.q_a
q_a[62] <= altsyncram:altsyncram_component.q_a
q_a[63] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b
q_b[32] <= altsyncram:altsyncram_component.q_b
q_b[33] <= altsyncram:altsyncram_component.q_b
q_b[34] <= altsyncram:altsyncram_component.q_b
q_b[35] <= altsyncram:altsyncram_component.q_b
q_b[36] <= altsyncram:altsyncram_component.q_b
q_b[37] <= altsyncram:altsyncram_component.q_b
q_b[38] <= altsyncram:altsyncram_component.q_b
q_b[39] <= altsyncram:altsyncram_component.q_b
q_b[40] <= altsyncram:altsyncram_component.q_b
q_b[41] <= altsyncram:altsyncram_component.q_b
q_b[42] <= altsyncram:altsyncram_component.q_b
q_b[43] <= altsyncram:altsyncram_component.q_b
q_b[44] <= altsyncram:altsyncram_component.q_b
q_b[45] <= altsyncram:altsyncram_component.q_b
q_b[46] <= altsyncram:altsyncram_component.q_b
q_b[47] <= altsyncram:altsyncram_component.q_b
q_b[48] <= altsyncram:altsyncram_component.q_b
q_b[49] <= altsyncram:altsyncram_component.q_b
q_b[50] <= altsyncram:altsyncram_component.q_b
q_b[51] <= altsyncram:altsyncram_component.q_b
q_b[52] <= altsyncram:altsyncram_component.q_b
q_b[53] <= altsyncram:altsyncram_component.q_b
q_b[54] <= altsyncram:altsyncram_component.q_b
q_b[55] <= altsyncram:altsyncram_component.q_b
q_b[56] <= altsyncram:altsyncram_component.q_b
q_b[57] <= altsyncram:altsyncram_component.q_b
q_b[58] <= altsyncram:altsyncram_component.q_b
q_b[59] <= altsyncram:altsyncram_component.q_b
q_b[60] <= altsyncram:altsyncram_component.q_b
q_b[61] <= altsyncram:altsyncram_component.q_b
q_b[62] <= altsyncram:altsyncram_component.q_b
q_b[63] <= altsyncram:altsyncram_component.q_b


|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_5na2:auto_generated.data_a[0]
data_a[1] => altsyncram_5na2:auto_generated.data_a[1]
data_a[2] => altsyncram_5na2:auto_generated.data_a[2]
data_a[3] => altsyncram_5na2:auto_generated.data_a[3]
data_a[4] => altsyncram_5na2:auto_generated.data_a[4]
data_a[5] => altsyncram_5na2:auto_generated.data_a[5]
data_a[6] => altsyncram_5na2:auto_generated.data_a[6]
data_a[7] => altsyncram_5na2:auto_generated.data_a[7]
data_a[8] => altsyncram_5na2:auto_generated.data_a[8]
data_a[9] => altsyncram_5na2:auto_generated.data_a[9]
data_a[10] => altsyncram_5na2:auto_generated.data_a[10]
data_a[11] => altsyncram_5na2:auto_generated.data_a[11]
data_a[12] => altsyncram_5na2:auto_generated.data_a[12]
data_a[13] => altsyncram_5na2:auto_generated.data_a[13]
data_a[14] => altsyncram_5na2:auto_generated.data_a[14]
data_a[15] => altsyncram_5na2:auto_generated.data_a[15]
data_a[16] => altsyncram_5na2:auto_generated.data_a[16]
data_a[17] => altsyncram_5na2:auto_generated.data_a[17]
data_a[18] => altsyncram_5na2:auto_generated.data_a[18]
data_a[19] => altsyncram_5na2:auto_generated.data_a[19]
data_a[20] => altsyncram_5na2:auto_generated.data_a[20]
data_a[21] => altsyncram_5na2:auto_generated.data_a[21]
data_a[22] => altsyncram_5na2:auto_generated.data_a[22]
data_a[23] => altsyncram_5na2:auto_generated.data_a[23]
data_a[24] => altsyncram_5na2:auto_generated.data_a[24]
data_a[25] => altsyncram_5na2:auto_generated.data_a[25]
data_a[26] => altsyncram_5na2:auto_generated.data_a[26]
data_a[27] => altsyncram_5na2:auto_generated.data_a[27]
data_a[28] => altsyncram_5na2:auto_generated.data_a[28]
data_a[29] => altsyncram_5na2:auto_generated.data_a[29]
data_a[30] => altsyncram_5na2:auto_generated.data_a[30]
data_a[31] => altsyncram_5na2:auto_generated.data_a[31]
data_a[32] => altsyncram_5na2:auto_generated.data_a[32]
data_a[33] => altsyncram_5na2:auto_generated.data_a[33]
data_a[34] => altsyncram_5na2:auto_generated.data_a[34]
data_a[35] => altsyncram_5na2:auto_generated.data_a[35]
data_a[36] => altsyncram_5na2:auto_generated.data_a[36]
data_a[37] => altsyncram_5na2:auto_generated.data_a[37]
data_a[38] => altsyncram_5na2:auto_generated.data_a[38]
data_a[39] => altsyncram_5na2:auto_generated.data_a[39]
data_a[40] => altsyncram_5na2:auto_generated.data_a[40]
data_a[41] => altsyncram_5na2:auto_generated.data_a[41]
data_a[42] => altsyncram_5na2:auto_generated.data_a[42]
data_a[43] => altsyncram_5na2:auto_generated.data_a[43]
data_a[44] => altsyncram_5na2:auto_generated.data_a[44]
data_a[45] => altsyncram_5na2:auto_generated.data_a[45]
data_a[46] => altsyncram_5na2:auto_generated.data_a[46]
data_a[47] => altsyncram_5na2:auto_generated.data_a[47]
data_a[48] => altsyncram_5na2:auto_generated.data_a[48]
data_a[49] => altsyncram_5na2:auto_generated.data_a[49]
data_a[50] => altsyncram_5na2:auto_generated.data_a[50]
data_a[51] => altsyncram_5na2:auto_generated.data_a[51]
data_a[52] => altsyncram_5na2:auto_generated.data_a[52]
data_a[53] => altsyncram_5na2:auto_generated.data_a[53]
data_a[54] => altsyncram_5na2:auto_generated.data_a[54]
data_a[55] => altsyncram_5na2:auto_generated.data_a[55]
data_a[56] => altsyncram_5na2:auto_generated.data_a[56]
data_a[57] => altsyncram_5na2:auto_generated.data_a[57]
data_a[58] => altsyncram_5na2:auto_generated.data_a[58]
data_a[59] => altsyncram_5na2:auto_generated.data_a[59]
data_a[60] => altsyncram_5na2:auto_generated.data_a[60]
data_a[61] => altsyncram_5na2:auto_generated.data_a[61]
data_a[62] => altsyncram_5na2:auto_generated.data_a[62]
data_a[63] => altsyncram_5na2:auto_generated.data_a[63]
data_b[0] => altsyncram_5na2:auto_generated.data_b[0]
data_b[1] => altsyncram_5na2:auto_generated.data_b[1]
data_b[2] => altsyncram_5na2:auto_generated.data_b[2]
data_b[3] => altsyncram_5na2:auto_generated.data_b[3]
data_b[4] => altsyncram_5na2:auto_generated.data_b[4]
data_b[5] => altsyncram_5na2:auto_generated.data_b[5]
data_b[6] => altsyncram_5na2:auto_generated.data_b[6]
data_b[7] => altsyncram_5na2:auto_generated.data_b[7]
data_b[8] => altsyncram_5na2:auto_generated.data_b[8]
data_b[9] => altsyncram_5na2:auto_generated.data_b[9]
data_b[10] => altsyncram_5na2:auto_generated.data_b[10]
data_b[11] => altsyncram_5na2:auto_generated.data_b[11]
data_b[12] => altsyncram_5na2:auto_generated.data_b[12]
data_b[13] => altsyncram_5na2:auto_generated.data_b[13]
data_b[14] => altsyncram_5na2:auto_generated.data_b[14]
data_b[15] => altsyncram_5na2:auto_generated.data_b[15]
data_b[16] => altsyncram_5na2:auto_generated.data_b[16]
data_b[17] => altsyncram_5na2:auto_generated.data_b[17]
data_b[18] => altsyncram_5na2:auto_generated.data_b[18]
data_b[19] => altsyncram_5na2:auto_generated.data_b[19]
data_b[20] => altsyncram_5na2:auto_generated.data_b[20]
data_b[21] => altsyncram_5na2:auto_generated.data_b[21]
data_b[22] => altsyncram_5na2:auto_generated.data_b[22]
data_b[23] => altsyncram_5na2:auto_generated.data_b[23]
data_b[24] => altsyncram_5na2:auto_generated.data_b[24]
data_b[25] => altsyncram_5na2:auto_generated.data_b[25]
data_b[26] => altsyncram_5na2:auto_generated.data_b[26]
data_b[27] => altsyncram_5na2:auto_generated.data_b[27]
data_b[28] => altsyncram_5na2:auto_generated.data_b[28]
data_b[29] => altsyncram_5na2:auto_generated.data_b[29]
data_b[30] => altsyncram_5na2:auto_generated.data_b[30]
data_b[31] => altsyncram_5na2:auto_generated.data_b[31]
data_b[32] => altsyncram_5na2:auto_generated.data_b[32]
data_b[33] => altsyncram_5na2:auto_generated.data_b[33]
data_b[34] => altsyncram_5na2:auto_generated.data_b[34]
data_b[35] => altsyncram_5na2:auto_generated.data_b[35]
data_b[36] => altsyncram_5na2:auto_generated.data_b[36]
data_b[37] => altsyncram_5na2:auto_generated.data_b[37]
data_b[38] => altsyncram_5na2:auto_generated.data_b[38]
data_b[39] => altsyncram_5na2:auto_generated.data_b[39]
data_b[40] => altsyncram_5na2:auto_generated.data_b[40]
data_b[41] => altsyncram_5na2:auto_generated.data_b[41]
data_b[42] => altsyncram_5na2:auto_generated.data_b[42]
data_b[43] => altsyncram_5na2:auto_generated.data_b[43]
data_b[44] => altsyncram_5na2:auto_generated.data_b[44]
data_b[45] => altsyncram_5na2:auto_generated.data_b[45]
data_b[46] => altsyncram_5na2:auto_generated.data_b[46]
data_b[47] => altsyncram_5na2:auto_generated.data_b[47]
data_b[48] => altsyncram_5na2:auto_generated.data_b[48]
data_b[49] => altsyncram_5na2:auto_generated.data_b[49]
data_b[50] => altsyncram_5na2:auto_generated.data_b[50]
data_b[51] => altsyncram_5na2:auto_generated.data_b[51]
data_b[52] => altsyncram_5na2:auto_generated.data_b[52]
data_b[53] => altsyncram_5na2:auto_generated.data_b[53]
data_b[54] => altsyncram_5na2:auto_generated.data_b[54]
data_b[55] => altsyncram_5na2:auto_generated.data_b[55]
data_b[56] => altsyncram_5na2:auto_generated.data_b[56]
data_b[57] => altsyncram_5na2:auto_generated.data_b[57]
data_b[58] => altsyncram_5na2:auto_generated.data_b[58]
data_b[59] => altsyncram_5na2:auto_generated.data_b[59]
data_b[60] => altsyncram_5na2:auto_generated.data_b[60]
data_b[61] => altsyncram_5na2:auto_generated.data_b[61]
data_b[62] => altsyncram_5na2:auto_generated.data_b[62]
data_b[63] => altsyncram_5na2:auto_generated.data_b[63]
address_a[0] => altsyncram_5na2:auto_generated.address_a[0]
address_a[1] => altsyncram_5na2:auto_generated.address_a[1]
address_a[2] => altsyncram_5na2:auto_generated.address_a[2]
address_a[3] => altsyncram_5na2:auto_generated.address_a[3]
address_a[4] => altsyncram_5na2:auto_generated.address_a[4]
address_a[5] => altsyncram_5na2:auto_generated.address_a[5]
address_a[6] => altsyncram_5na2:auto_generated.address_a[6]
address_a[7] => altsyncram_5na2:auto_generated.address_a[7]
address_b[0] => altsyncram_5na2:auto_generated.address_b[0]
address_b[1] => altsyncram_5na2:auto_generated.address_b[1]
address_b[2] => altsyncram_5na2:auto_generated.address_b[2]
address_b[3] => altsyncram_5na2:auto_generated.address_b[3]
address_b[4] => altsyncram_5na2:auto_generated.address_b[4]
address_b[5] => altsyncram_5na2:auto_generated.address_b[5]
address_b[6] => altsyncram_5na2:auto_generated.address_b[6]
address_b[7] => altsyncram_5na2:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_5na2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_5na2:auto_generated.q_a[0]
q_a[1] <= altsyncram_5na2:auto_generated.q_a[1]
q_a[2] <= altsyncram_5na2:auto_generated.q_a[2]
q_a[3] <= altsyncram_5na2:auto_generated.q_a[3]
q_a[4] <= altsyncram_5na2:auto_generated.q_a[4]
q_a[5] <= altsyncram_5na2:auto_generated.q_a[5]
q_a[6] <= altsyncram_5na2:auto_generated.q_a[6]
q_a[7] <= altsyncram_5na2:auto_generated.q_a[7]
q_a[8] <= altsyncram_5na2:auto_generated.q_a[8]
q_a[9] <= altsyncram_5na2:auto_generated.q_a[9]
q_a[10] <= altsyncram_5na2:auto_generated.q_a[10]
q_a[11] <= altsyncram_5na2:auto_generated.q_a[11]
q_a[12] <= altsyncram_5na2:auto_generated.q_a[12]
q_a[13] <= altsyncram_5na2:auto_generated.q_a[13]
q_a[14] <= altsyncram_5na2:auto_generated.q_a[14]
q_a[15] <= altsyncram_5na2:auto_generated.q_a[15]
q_a[16] <= altsyncram_5na2:auto_generated.q_a[16]
q_a[17] <= altsyncram_5na2:auto_generated.q_a[17]
q_a[18] <= altsyncram_5na2:auto_generated.q_a[18]
q_a[19] <= altsyncram_5na2:auto_generated.q_a[19]
q_a[20] <= altsyncram_5na2:auto_generated.q_a[20]
q_a[21] <= altsyncram_5na2:auto_generated.q_a[21]
q_a[22] <= altsyncram_5na2:auto_generated.q_a[22]
q_a[23] <= altsyncram_5na2:auto_generated.q_a[23]
q_a[24] <= altsyncram_5na2:auto_generated.q_a[24]
q_a[25] <= altsyncram_5na2:auto_generated.q_a[25]
q_a[26] <= altsyncram_5na2:auto_generated.q_a[26]
q_a[27] <= altsyncram_5na2:auto_generated.q_a[27]
q_a[28] <= altsyncram_5na2:auto_generated.q_a[28]
q_a[29] <= altsyncram_5na2:auto_generated.q_a[29]
q_a[30] <= altsyncram_5na2:auto_generated.q_a[30]
q_a[31] <= altsyncram_5na2:auto_generated.q_a[31]
q_a[32] <= altsyncram_5na2:auto_generated.q_a[32]
q_a[33] <= altsyncram_5na2:auto_generated.q_a[33]
q_a[34] <= altsyncram_5na2:auto_generated.q_a[34]
q_a[35] <= altsyncram_5na2:auto_generated.q_a[35]
q_a[36] <= altsyncram_5na2:auto_generated.q_a[36]
q_a[37] <= altsyncram_5na2:auto_generated.q_a[37]
q_a[38] <= altsyncram_5na2:auto_generated.q_a[38]
q_a[39] <= altsyncram_5na2:auto_generated.q_a[39]
q_a[40] <= altsyncram_5na2:auto_generated.q_a[40]
q_a[41] <= altsyncram_5na2:auto_generated.q_a[41]
q_a[42] <= altsyncram_5na2:auto_generated.q_a[42]
q_a[43] <= altsyncram_5na2:auto_generated.q_a[43]
q_a[44] <= altsyncram_5na2:auto_generated.q_a[44]
q_a[45] <= altsyncram_5na2:auto_generated.q_a[45]
q_a[46] <= altsyncram_5na2:auto_generated.q_a[46]
q_a[47] <= altsyncram_5na2:auto_generated.q_a[47]
q_a[48] <= altsyncram_5na2:auto_generated.q_a[48]
q_a[49] <= altsyncram_5na2:auto_generated.q_a[49]
q_a[50] <= altsyncram_5na2:auto_generated.q_a[50]
q_a[51] <= altsyncram_5na2:auto_generated.q_a[51]
q_a[52] <= altsyncram_5na2:auto_generated.q_a[52]
q_a[53] <= altsyncram_5na2:auto_generated.q_a[53]
q_a[54] <= altsyncram_5na2:auto_generated.q_a[54]
q_a[55] <= altsyncram_5na2:auto_generated.q_a[55]
q_a[56] <= altsyncram_5na2:auto_generated.q_a[56]
q_a[57] <= altsyncram_5na2:auto_generated.q_a[57]
q_a[58] <= altsyncram_5na2:auto_generated.q_a[58]
q_a[59] <= altsyncram_5na2:auto_generated.q_a[59]
q_a[60] <= altsyncram_5na2:auto_generated.q_a[60]
q_a[61] <= altsyncram_5na2:auto_generated.q_a[61]
q_a[62] <= altsyncram_5na2:auto_generated.q_a[62]
q_a[63] <= altsyncram_5na2:auto_generated.q_a[63]
q_b[0] <= altsyncram_5na2:auto_generated.q_b[0]
q_b[1] <= altsyncram_5na2:auto_generated.q_b[1]
q_b[2] <= altsyncram_5na2:auto_generated.q_b[2]
q_b[3] <= altsyncram_5na2:auto_generated.q_b[3]
q_b[4] <= altsyncram_5na2:auto_generated.q_b[4]
q_b[5] <= altsyncram_5na2:auto_generated.q_b[5]
q_b[6] <= altsyncram_5na2:auto_generated.q_b[6]
q_b[7] <= altsyncram_5na2:auto_generated.q_b[7]
q_b[8] <= altsyncram_5na2:auto_generated.q_b[8]
q_b[9] <= altsyncram_5na2:auto_generated.q_b[9]
q_b[10] <= altsyncram_5na2:auto_generated.q_b[10]
q_b[11] <= altsyncram_5na2:auto_generated.q_b[11]
q_b[12] <= altsyncram_5na2:auto_generated.q_b[12]
q_b[13] <= altsyncram_5na2:auto_generated.q_b[13]
q_b[14] <= altsyncram_5na2:auto_generated.q_b[14]
q_b[15] <= altsyncram_5na2:auto_generated.q_b[15]
q_b[16] <= altsyncram_5na2:auto_generated.q_b[16]
q_b[17] <= altsyncram_5na2:auto_generated.q_b[17]
q_b[18] <= altsyncram_5na2:auto_generated.q_b[18]
q_b[19] <= altsyncram_5na2:auto_generated.q_b[19]
q_b[20] <= altsyncram_5na2:auto_generated.q_b[20]
q_b[21] <= altsyncram_5na2:auto_generated.q_b[21]
q_b[22] <= altsyncram_5na2:auto_generated.q_b[22]
q_b[23] <= altsyncram_5na2:auto_generated.q_b[23]
q_b[24] <= altsyncram_5na2:auto_generated.q_b[24]
q_b[25] <= altsyncram_5na2:auto_generated.q_b[25]
q_b[26] <= altsyncram_5na2:auto_generated.q_b[26]
q_b[27] <= altsyncram_5na2:auto_generated.q_b[27]
q_b[28] <= altsyncram_5na2:auto_generated.q_b[28]
q_b[29] <= altsyncram_5na2:auto_generated.q_b[29]
q_b[30] <= altsyncram_5na2:auto_generated.q_b[30]
q_b[31] <= altsyncram_5na2:auto_generated.q_b[31]
q_b[32] <= altsyncram_5na2:auto_generated.q_b[32]
q_b[33] <= altsyncram_5na2:auto_generated.q_b[33]
q_b[34] <= altsyncram_5na2:auto_generated.q_b[34]
q_b[35] <= altsyncram_5na2:auto_generated.q_b[35]
q_b[36] <= altsyncram_5na2:auto_generated.q_b[36]
q_b[37] <= altsyncram_5na2:auto_generated.q_b[37]
q_b[38] <= altsyncram_5na2:auto_generated.q_b[38]
q_b[39] <= altsyncram_5na2:auto_generated.q_b[39]
q_b[40] <= altsyncram_5na2:auto_generated.q_b[40]
q_b[41] <= altsyncram_5na2:auto_generated.q_b[41]
q_b[42] <= altsyncram_5na2:auto_generated.q_b[42]
q_b[43] <= altsyncram_5na2:auto_generated.q_b[43]
q_b[44] <= altsyncram_5na2:auto_generated.q_b[44]
q_b[45] <= altsyncram_5na2:auto_generated.q_b[45]
q_b[46] <= altsyncram_5na2:auto_generated.q_b[46]
q_b[47] <= altsyncram_5na2:auto_generated.q_b[47]
q_b[48] <= altsyncram_5na2:auto_generated.q_b[48]
q_b[49] <= altsyncram_5na2:auto_generated.q_b[49]
q_b[50] <= altsyncram_5na2:auto_generated.q_b[50]
q_b[51] <= altsyncram_5na2:auto_generated.q_b[51]
q_b[52] <= altsyncram_5na2:auto_generated.q_b[52]
q_b[53] <= altsyncram_5na2:auto_generated.q_b[53]
q_b[54] <= altsyncram_5na2:auto_generated.q_b[54]
q_b[55] <= altsyncram_5na2:auto_generated.q_b[55]
q_b[56] <= altsyncram_5na2:auto_generated.q_b[56]
q_b[57] <= altsyncram_5na2:auto_generated.q_b[57]
q_b[58] <= altsyncram_5na2:auto_generated.q_b[58]
q_b[59] <= altsyncram_5na2:auto_generated.q_b[59]
q_b[60] <= altsyncram_5na2:auto_generated.q_b[60]
q_b[61] <= altsyncram_5na2:auto_generated.q_b[61]
q_b[62] <= altsyncram_5na2:auto_generated.q_b[62]
q_b[63] <= altsyncram_5na2:auto_generated.q_b[63]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|y86_cpu|y86_fetch:fetch|y86_instmem:instruction_memory|y86_rom:irom|altsyncram:altsyncram_component|altsyncram_5na2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[5] => ram_block1a60.PORTBADDR5
address_b[5] => ram_block1a61.PORTBADDR5
address_b[5] => ram_block1a62.PORTBADDR5
address_b[5] => ram_block1a63.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
address_b[6] => ram_block1a50.PORTBADDR6
address_b[6] => ram_block1a51.PORTBADDR6
address_b[6] => ram_block1a52.PORTBADDR6
address_b[6] => ram_block1a53.PORTBADDR6
address_b[6] => ram_block1a54.PORTBADDR6
address_b[6] => ram_block1a55.PORTBADDR6
address_b[6] => ram_block1a56.PORTBADDR6
address_b[6] => ram_block1a57.PORTBADDR6
address_b[6] => ram_block1a58.PORTBADDR6
address_b[6] => ram_block1a59.PORTBADDR6
address_b[6] => ram_block1a60.PORTBADDR6
address_b[6] => ram_block1a61.PORTBADDR6
address_b[6] => ram_block1a62.PORTBADDR6
address_b[6] => ram_block1a63.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[7] => ram_block1a48.PORTBADDR7
address_b[7] => ram_block1a49.PORTBADDR7
address_b[7] => ram_block1a50.PORTBADDR7
address_b[7] => ram_block1a51.PORTBADDR7
address_b[7] => ram_block1a52.PORTBADDR7
address_b[7] => ram_block1a53.PORTBADDR7
address_b[7] => ram_block1a54.PORTBADDR7
address_b[7] => ram_block1a55.PORTBADDR7
address_b[7] => ram_block1a56.PORTBADDR7
address_b[7] => ram_block1a57.PORTBADDR7
address_b[7] => ram_block1a58.PORTBADDR7
address_b[7] => ram_block1a59.PORTBADDR7
address_b[7] => ram_block1a60.PORTBADDR7
address_b[7] => ram_block1a61.PORTBADDR7
address_b[7] => ram_block1a62.PORTBADDR7
address_b[7] => ram_block1a63.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[32] => ram_block1a32.PORTBDATAIN
data_b[33] => ram_block1a33.PORTBDATAIN
data_b[34] => ram_block1a34.PORTBDATAIN
data_b[35] => ram_block1a35.PORTBDATAIN
data_b[36] => ram_block1a36.PORTBDATAIN
data_b[37] => ram_block1a37.PORTBDATAIN
data_b[38] => ram_block1a38.PORTBDATAIN
data_b[39] => ram_block1a39.PORTBDATAIN
data_b[40] => ram_block1a40.PORTBDATAIN
data_b[41] => ram_block1a41.PORTBDATAIN
data_b[42] => ram_block1a42.PORTBDATAIN
data_b[43] => ram_block1a43.PORTBDATAIN
data_b[44] => ram_block1a44.PORTBDATAIN
data_b[45] => ram_block1a45.PORTBDATAIN
data_b[46] => ram_block1a46.PORTBDATAIN
data_b[47] => ram_block1a47.PORTBDATAIN
data_b[48] => ram_block1a48.PORTBDATAIN
data_b[49] => ram_block1a49.PORTBDATAIN
data_b[50] => ram_block1a50.PORTBDATAIN
data_b[51] => ram_block1a51.PORTBDATAIN
data_b[52] => ram_block1a52.PORTBDATAIN
data_b[53] => ram_block1a53.PORTBDATAIN
data_b[54] => ram_block1a54.PORTBDATAIN
data_b[55] => ram_block1a55.PORTBDATAIN
data_b[56] => ram_block1a56.PORTBDATAIN
data_b[57] => ram_block1a57.PORTBDATAIN
data_b[58] => ram_block1a58.PORTBDATAIN
data_b[59] => ram_block1a59.PORTBDATAIN
data_b[60] => ram_block1a60.PORTBDATAIN
data_b[61] => ram_block1a61.PORTBDATAIN
data_b[62] => ram_block1a62.PORTBDATAIN
data_b[63] => ram_block1a63.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
q_b[57] <= ram_block1a57.PORTBDATAOUT
q_b[58] <= ram_block1a58.PORTBDATAOUT
q_b[59] <= ram_block1a59.PORTBDATAOUT
q_b[60] <= ram_block1a60.PORTBDATAOUT
q_b[61] <= ram_block1a61.PORTBDATAOUT
q_b[62] <= ram_block1a62.PORTBDATAOUT
q_b[63] <= ram_block1a63.PORTBDATAOUT


|y86_cpu|y86_decode:decode
half_mem_clk => ~NO_FANOUT~
mem_clk => ~NO_FANOUT~
clk => clk.IN1
reset => reset.IN1
Dout_icode[0] => Equal0.IN3
Dout_icode[0] => Equal1.IN3
Dout_icode[0] => Equal2.IN3
Dout_icode[0] => Equal3.IN3
Dout_icode[0] => Equal4.IN2
Dout_icode[0] => Equal5.IN1
Dout_icode[0] => Equal6.IN1
Dout_icode[0] => Equal16.IN3
Dout_icode[0] => Equal17.IN2
Dout_icode[0] => Equal28.IN1
Dout_icode[1] => Equal0.IN0
Dout_icode[1] => Equal1.IN2
Dout_icode[1] => Equal2.IN1
Dout_icode[1] => Equal3.IN1
Dout_icode[1] => Equal4.IN1
Dout_icode[1] => Equal5.IN3
Dout_icode[1] => Equal6.IN3
Dout_icode[1] => Equal16.IN2
Dout_icode[1] => Equal17.IN1
Dout_icode[1] => Equal28.IN0
Dout_icode[2] => Equal0.IN2
Dout_icode[2] => Equal1.IN0
Dout_icode[2] => Equal2.IN0
Dout_icode[2] => Equal3.IN2
Dout_icode[2] => Equal4.IN3
Dout_icode[2] => Equal5.IN2
Dout_icode[2] => Equal6.IN0
Dout_icode[2] => Equal16.IN1
Dout_icode[2] => Equal17.IN0
Dout_icode[2] => Equal28.IN3
Dout_icode[3] => Equal0.IN1
Dout_icode[3] => Equal1.IN1
Dout_icode[3] => Equal2.IN2
Dout_icode[3] => Equal3.IN0
Dout_icode[3] => Equal4.IN0
Dout_icode[3] => Equal5.IN0
Dout_icode[3] => Equal6.IN2
Dout_icode[3] => Equal16.IN0
Dout_icode[3] => Equal17.IN3
Dout_icode[3] => Equal28.IN2
Dout_rA[0] => comb.DATAB
Dout_rA[0] => Ein_dstM.DATAB
Dout_rA[1] => comb.DATAB
Dout_rA[1] => Ein_dstM.DATAB
Dout_rA[2] => comb.DATAB
Dout_rA[2] => Ein_dstM.DATAB
Dout_rA[3] => comb.DATAB
Dout_rA[3] => Ein_dstM.DATAB
Dout_rB[0] => comb.DATAB
Dout_rB[0] => Ein_dstE.DATAB
Dout_rB[1] => comb.DATAB
Dout_rB[1] => Ein_dstE.DATAB
Dout_rB[2] => comb.DATAB
Dout_rB[2] => Ein_dstE.DATAB
Dout_rB[3] => comb.DATAB
Dout_rB[3] => Ein_dstE.DATAB
Dout_valP[0] => Ein_valA.DATAB
Dout_valP[1] => Ein_valA.DATAB
Dout_valP[2] => Ein_valA.DATAB
Dout_valP[3] => Ein_valA.DATAB
Dout_valP[4] => Ein_valA.DATAB
Dout_valP[5] => Ein_valA.DATAB
Dout_valP[6] => Ein_valA.DATAB
Dout_valP[7] => Ein_valA.DATAB
Dout_valP[8] => Ein_valA.DATAB
Dout_valP[9] => Ein_valA.DATAB
Dout_valP[10] => Ein_valA.DATAB
Dout_valP[11] => Ein_valA.DATAB
Dout_valP[12] => Ein_valA.DATAB
Dout_valP[13] => Ein_valA.DATAB
Dout_valP[14] => Ein_valA.DATAB
Dout_valP[15] => Ein_valA.DATAB
Dout_valP[16] => Ein_valA.DATAB
Dout_valP[17] => Ein_valA.DATAB
Dout_valP[18] => Ein_valA.DATAB
Dout_valP[19] => Ein_valA.DATAB
Dout_valP[20] => Ein_valA.DATAB
Dout_valP[21] => Ein_valA.DATAB
Dout_valP[22] => Ein_valA.DATAB
Dout_valP[23] => Ein_valA.DATAB
Dout_valP[24] => Ein_valA.DATAB
Dout_valP[25] => Ein_valA.DATAB
Dout_valP[26] => Ein_valA.DATAB
Dout_valP[27] => Ein_valA.DATAB
Dout_valP[28] => Ein_valA.DATAB
Dout_valP[29] => Ein_valA.DATAB
Dout_valP[30] => Ein_valA.DATAB
Dout_valP[31] => Ein_valA.DATAB
Min_dstE[0] => Equal18.IN3
Min_dstE[0] => Equal23.IN3
Min_dstE[1] => Equal18.IN2
Min_dstE[1] => Equal23.IN2
Min_dstE[2] => Equal18.IN1
Min_dstE[2] => Equal23.IN1
Min_dstE[3] => Equal18.IN0
Min_dstE[3] => Equal23.IN0
Win_dstM[0] => Equal19.IN3
Win_dstM[0] => Equal24.IN3
Win_dstM[1] => Equal19.IN2
Win_dstM[1] => Equal24.IN2
Win_dstM[2] => Equal19.IN1
Win_dstM[2] => Equal24.IN1
Win_dstM[3] => Equal19.IN0
Win_dstM[3] => Equal24.IN0
Mout_dstE[0] => Equal20.IN3
Mout_dstE[0] => Equal25.IN3
Mout_dstE[1] => Equal20.IN2
Mout_dstE[1] => Equal25.IN2
Mout_dstE[2] => Equal20.IN1
Mout_dstE[2] => Equal25.IN1
Mout_dstE[3] => Equal20.IN0
Mout_dstE[3] => Equal25.IN0
Wout_dstM[0] => Wout_dstM[0].IN1
Wout_dstM[1] => Wout_dstM[1].IN1
Wout_dstM[2] => Wout_dstM[2].IN1
Wout_dstM[3] => Wout_dstM[3].IN1
Wout_dstE[0] => Wout_dstE[0].IN1
Wout_dstE[1] => Wout_dstE[1].IN1
Wout_dstE[2] => Wout_dstE[2].IN1
Wout_dstE[3] => Wout_dstE[3].IN1
Min_valE[0] => Ein_valA.DATAB
Min_valE[0] => Ein_valB.DATAB
Min_valE[1] => Ein_valA.DATAB
Min_valE[1] => Ein_valB.DATAB
Min_valE[2] => Ein_valA.DATAB
Min_valE[2] => Ein_valB.DATAB
Min_valE[3] => Ein_valA.DATAB
Min_valE[3] => Ein_valB.DATAB
Min_valE[4] => Ein_valA.DATAB
Min_valE[4] => Ein_valB.DATAB
Min_valE[5] => Ein_valA.DATAB
Min_valE[5] => Ein_valB.DATAB
Min_valE[6] => Ein_valA.DATAB
Min_valE[6] => Ein_valB.DATAB
Min_valE[7] => Ein_valA.DATAB
Min_valE[7] => Ein_valB.DATAB
Min_valE[8] => Ein_valA.DATAB
Min_valE[8] => Ein_valB.DATAB
Min_valE[9] => Ein_valA.DATAB
Min_valE[9] => Ein_valB.DATAB
Min_valE[10] => Ein_valA.DATAB
Min_valE[10] => Ein_valB.DATAB
Min_valE[11] => Ein_valA.DATAB
Min_valE[11] => Ein_valB.DATAB
Min_valE[12] => Ein_valA.DATAB
Min_valE[12] => Ein_valB.DATAB
Min_valE[13] => Ein_valA.DATAB
Min_valE[13] => Ein_valB.DATAB
Min_valE[14] => Ein_valA.DATAB
Min_valE[14] => Ein_valB.DATAB
Min_valE[15] => Ein_valA.DATAB
Min_valE[15] => Ein_valB.DATAB
Min_valE[16] => Ein_valA.DATAB
Min_valE[16] => Ein_valB.DATAB
Min_valE[17] => Ein_valA.DATAB
Min_valE[17] => Ein_valB.DATAB
Min_valE[18] => Ein_valA.DATAB
Min_valE[18] => Ein_valB.DATAB
Min_valE[19] => Ein_valA.DATAB
Min_valE[19] => Ein_valB.DATAB
Min_valE[20] => Ein_valA.DATAB
Min_valE[20] => Ein_valB.DATAB
Min_valE[21] => Ein_valA.DATAB
Min_valE[21] => Ein_valB.DATAB
Min_valE[22] => Ein_valA.DATAB
Min_valE[22] => Ein_valB.DATAB
Min_valE[23] => Ein_valA.DATAB
Min_valE[23] => Ein_valB.DATAB
Min_valE[24] => Ein_valA.DATAB
Min_valE[24] => Ein_valB.DATAB
Min_valE[25] => Ein_valA.DATAB
Min_valE[25] => Ein_valB.DATAB
Min_valE[26] => Ein_valA.DATAB
Min_valE[26] => Ein_valB.DATAB
Min_valE[27] => Ein_valA.DATAB
Min_valE[27] => Ein_valB.DATAB
Min_valE[28] => Ein_valA.DATAB
Min_valE[28] => Ein_valB.DATAB
Min_valE[29] => Ein_valA.DATAB
Min_valE[29] => Ein_valB.DATAB
Min_valE[30] => Ein_valA.DATAB
Min_valE[30] => Ein_valB.DATAB
Min_valE[31] => Ein_valA.DATAB
Min_valE[31] => Ein_valB.DATAB
Win_valM[0] => Ein_valA.DATAB
Win_valM[0] => Ein_valB.DATAB
Win_valM[1] => Ein_valA.DATAB
Win_valM[1] => Ein_valB.DATAB
Win_valM[2] => Ein_valA.DATAB
Win_valM[2] => Ein_valB.DATAB
Win_valM[3] => Ein_valA.DATAB
Win_valM[3] => Ein_valB.DATAB
Win_valM[4] => Ein_valA.DATAB
Win_valM[4] => Ein_valB.DATAB
Win_valM[5] => Ein_valA.DATAB
Win_valM[5] => Ein_valB.DATAB
Win_valM[6] => Ein_valA.DATAB
Win_valM[6] => Ein_valB.DATAB
Win_valM[7] => Ein_valA.DATAB
Win_valM[7] => Ein_valB.DATAB
Win_valM[8] => Ein_valA.DATAB
Win_valM[8] => Ein_valB.DATAB
Win_valM[9] => Ein_valA.DATAB
Win_valM[9] => Ein_valB.DATAB
Win_valM[10] => Ein_valA.DATAB
Win_valM[10] => Ein_valB.DATAB
Win_valM[11] => Ein_valA.DATAB
Win_valM[11] => Ein_valB.DATAB
Win_valM[12] => Ein_valA.DATAB
Win_valM[12] => Ein_valB.DATAB
Win_valM[13] => Ein_valA.DATAB
Win_valM[13] => Ein_valB.DATAB
Win_valM[14] => Ein_valA.DATAB
Win_valM[14] => Ein_valB.DATAB
Win_valM[15] => Ein_valA.DATAB
Win_valM[15] => Ein_valB.DATAB
Win_valM[16] => Ein_valA.DATAB
Win_valM[16] => Ein_valB.DATAB
Win_valM[17] => Ein_valA.DATAB
Win_valM[17] => Ein_valB.DATAB
Win_valM[18] => Ein_valA.DATAB
Win_valM[18] => Ein_valB.DATAB
Win_valM[19] => Ein_valA.DATAB
Win_valM[19] => Ein_valB.DATAB
Win_valM[20] => Ein_valA.DATAB
Win_valM[20] => Ein_valB.DATAB
Win_valM[21] => Ein_valA.DATAB
Win_valM[21] => Ein_valB.DATAB
Win_valM[22] => Ein_valA.DATAB
Win_valM[22] => Ein_valB.DATAB
Win_valM[23] => Ein_valA.DATAB
Win_valM[23] => Ein_valB.DATAB
Win_valM[24] => Ein_valA.DATAB
Win_valM[24] => Ein_valB.DATAB
Win_valM[25] => Ein_valA.DATAB
Win_valM[25] => Ein_valB.DATAB
Win_valM[26] => Ein_valA.DATAB
Win_valM[26] => Ein_valB.DATAB
Win_valM[27] => Ein_valA.DATAB
Win_valM[27] => Ein_valB.DATAB
Win_valM[28] => Ein_valA.DATAB
Win_valM[28] => Ein_valB.DATAB
Win_valM[29] => Ein_valA.DATAB
Win_valM[29] => Ein_valB.DATAB
Win_valM[30] => Ein_valA.DATAB
Win_valM[30] => Ein_valB.DATAB
Win_valM[31] => Ein_valA.DATAB
Win_valM[31] => Ein_valB.DATAB
Mout_valE[0] => Ein_valA.DATAB
Mout_valE[0] => Ein_valB.DATAB
Mout_valE[1] => Ein_valA.DATAB
Mout_valE[1] => Ein_valB.DATAB
Mout_valE[2] => Ein_valA.DATAB
Mout_valE[2] => Ein_valB.DATAB
Mout_valE[3] => Ein_valA.DATAB
Mout_valE[3] => Ein_valB.DATAB
Mout_valE[4] => Ein_valA.DATAB
Mout_valE[4] => Ein_valB.DATAB
Mout_valE[5] => Ein_valA.DATAB
Mout_valE[5] => Ein_valB.DATAB
Mout_valE[6] => Ein_valA.DATAB
Mout_valE[6] => Ein_valB.DATAB
Mout_valE[7] => Ein_valA.DATAB
Mout_valE[7] => Ein_valB.DATAB
Mout_valE[8] => Ein_valA.DATAB
Mout_valE[8] => Ein_valB.DATAB
Mout_valE[9] => Ein_valA.DATAB
Mout_valE[9] => Ein_valB.DATAB
Mout_valE[10] => Ein_valA.DATAB
Mout_valE[10] => Ein_valB.DATAB
Mout_valE[11] => Ein_valA.DATAB
Mout_valE[11] => Ein_valB.DATAB
Mout_valE[12] => Ein_valA.DATAB
Mout_valE[12] => Ein_valB.DATAB
Mout_valE[13] => Ein_valA.DATAB
Mout_valE[13] => Ein_valB.DATAB
Mout_valE[14] => Ein_valA.DATAB
Mout_valE[14] => Ein_valB.DATAB
Mout_valE[15] => Ein_valA.DATAB
Mout_valE[15] => Ein_valB.DATAB
Mout_valE[16] => Ein_valA.DATAB
Mout_valE[16] => Ein_valB.DATAB
Mout_valE[17] => Ein_valA.DATAB
Mout_valE[17] => Ein_valB.DATAB
Mout_valE[18] => Ein_valA.DATAB
Mout_valE[18] => Ein_valB.DATAB
Mout_valE[19] => Ein_valA.DATAB
Mout_valE[19] => Ein_valB.DATAB
Mout_valE[20] => Ein_valA.DATAB
Mout_valE[20] => Ein_valB.DATAB
Mout_valE[21] => Ein_valA.DATAB
Mout_valE[21] => Ein_valB.DATAB
Mout_valE[22] => Ein_valA.DATAB
Mout_valE[22] => Ein_valB.DATAB
Mout_valE[23] => Ein_valA.DATAB
Mout_valE[23] => Ein_valB.DATAB
Mout_valE[24] => Ein_valA.DATAB
Mout_valE[24] => Ein_valB.DATAB
Mout_valE[25] => Ein_valA.DATAB
Mout_valE[25] => Ein_valB.DATAB
Mout_valE[26] => Ein_valA.DATAB
Mout_valE[26] => Ein_valB.DATAB
Mout_valE[27] => Ein_valA.DATAB
Mout_valE[27] => Ein_valB.DATAB
Mout_valE[28] => Ein_valA.DATAB
Mout_valE[28] => Ein_valB.DATAB
Mout_valE[29] => Ein_valA.DATAB
Mout_valE[29] => Ein_valB.DATAB
Mout_valE[30] => Ein_valA.DATAB
Mout_valE[30] => Ein_valB.DATAB
Mout_valE[31] => Ein_valA.DATAB
Mout_valE[31] => Ein_valB.DATAB
Wout_valM[0] => Wout_valM[0].IN1
Wout_valM[1] => Wout_valM[1].IN1
Wout_valM[2] => Wout_valM[2].IN1
Wout_valM[3] => Wout_valM[3].IN1
Wout_valM[4] => Wout_valM[4].IN1
Wout_valM[5] => Wout_valM[5].IN1
Wout_valM[6] => Wout_valM[6].IN1
Wout_valM[7] => Wout_valM[7].IN1
Wout_valM[8] => Wout_valM[8].IN1
Wout_valM[9] => Wout_valM[9].IN1
Wout_valM[10] => Wout_valM[10].IN1
Wout_valM[11] => Wout_valM[11].IN1
Wout_valM[12] => Wout_valM[12].IN1
Wout_valM[13] => Wout_valM[13].IN1
Wout_valM[14] => Wout_valM[14].IN1
Wout_valM[15] => Wout_valM[15].IN1
Wout_valM[16] => Wout_valM[16].IN1
Wout_valM[17] => Wout_valM[17].IN1
Wout_valM[18] => Wout_valM[18].IN1
Wout_valM[19] => Wout_valM[19].IN1
Wout_valM[20] => Wout_valM[20].IN1
Wout_valM[21] => Wout_valM[21].IN1
Wout_valM[22] => Wout_valM[22].IN1
Wout_valM[23] => Wout_valM[23].IN1
Wout_valM[24] => Wout_valM[24].IN1
Wout_valM[25] => Wout_valM[25].IN1
Wout_valM[26] => Wout_valM[26].IN1
Wout_valM[27] => Wout_valM[27].IN1
Wout_valM[28] => Wout_valM[28].IN1
Wout_valM[29] => Wout_valM[29].IN1
Wout_valM[30] => Wout_valM[30].IN1
Wout_valM[31] => Wout_valM[31].IN1
Wout_valE[0] => Wout_valE[0].IN1
Wout_valE[1] => Wout_valE[1].IN1
Wout_valE[2] => Wout_valE[2].IN1
Wout_valE[3] => Wout_valE[3].IN1
Wout_valE[4] => Wout_valE[4].IN1
Wout_valE[5] => Wout_valE[5].IN1
Wout_valE[6] => Wout_valE[6].IN1
Wout_valE[7] => Wout_valE[7].IN1
Wout_valE[8] => Wout_valE[8].IN1
Wout_valE[9] => Wout_valE[9].IN1
Wout_valE[10] => Wout_valE[10].IN1
Wout_valE[11] => Wout_valE[11].IN1
Wout_valE[12] => Wout_valE[12].IN1
Wout_valE[13] => Wout_valE[13].IN1
Wout_valE[14] => Wout_valE[14].IN1
Wout_valE[15] => Wout_valE[15].IN1
Wout_valE[16] => Wout_valE[16].IN1
Wout_valE[17] => Wout_valE[17].IN1
Wout_valE[18] => Wout_valE[18].IN1
Wout_valE[19] => Wout_valE[19].IN1
Wout_valE[20] => Wout_valE[20].IN1
Wout_valE[21] => Wout_valE[21].IN1
Wout_valE[22] => Wout_valE[22].IN1
Wout_valE[23] => Wout_valE[23].IN1
Wout_valE[24] => Wout_valE[24].IN1
Wout_valE[25] => Wout_valE[25].IN1
Wout_valE[26] => Wout_valE[26].IN1
Wout_valE[27] => Wout_valE[27].IN1
Wout_valE[28] => Wout_valE[28].IN1
Wout_valE[29] => Wout_valE[29].IN1
Wout_valE[30] => Wout_valE[30].IN1
Wout_valE[31] => Wout_valE[31].IN1
Wout_icode[0] => Equal7.IN1
Wout_icode[0] => Equal8.IN2
Wout_icode[0] => Equal9.IN3
Wout_icode[0] => Equal10.IN1
Wout_icode[0] => Equal11.IN3
Wout_icode[0] => Equal12.IN2
Wout_icode[0] => Equal13.IN1
Wout_icode[0] => Equal14.IN3
Wout_icode[0] => Equal15.IN3
Wout_icode[1] => Equal7.IN3
Wout_icode[1] => Equal8.IN1
Wout_icode[1] => Equal9.IN2
Wout_icode[1] => Equal10.IN3
Wout_icode[1] => Equal11.IN1
Wout_icode[1] => Equal12.IN1
Wout_icode[1] => Equal13.IN0
Wout_icode[1] => Equal14.IN1
Wout_icode[1] => Equal15.IN0
Wout_icode[2] => Equal7.IN0
Wout_icode[2] => Equal8.IN3
Wout_icode[2] => Equal9.IN1
Wout_icode[2] => Equal10.IN2
Wout_icode[2] => Equal11.IN2
Wout_icode[2] => Equal12.IN3
Wout_icode[2] => Equal13.IN3
Wout_icode[2] => Equal14.IN0
Wout_icode[2] => Equal15.IN2
Wout_icode[3] => Equal7.IN2
Wout_icode[3] => Equal8.IN0
Wout_icode[3] => Equal9.IN0
Wout_icode[3] => Equal10.IN0
Wout_icode[3] => Equal11.IN0
Wout_icode[3] => Equal12.IN0
Wout_icode[3] => Equal13.IN2
Wout_icode[3] => Equal14.IN2
Wout_icode[3] => Equal15.IN1
Wout_Cnd => comb.IN1
Ein_valA[0] <= Ein_valA.DB_MAX_OUTPUT_PORT_TYPE
Ein_valA[1] <= Ein_valA.DB_MAX_OUTPUT_PORT_TYPE
Ein_valA[2] <= Ein_valA.DB_MAX_OUTPUT_PORT_TYPE
Ein_valA[3] <= Ein_valA.DB_MAX_OUTPUT_PORT_TYPE
Ein_valA[4] <= Ein_valA.DB_MAX_OUTPUT_PORT_TYPE
Ein_valA[5] <= Ein_valA.DB_MAX_OUTPUT_PORT_TYPE
Ein_valA[6] <= Ein_valA.DB_MAX_OUTPUT_PORT_TYPE
Ein_valA[7] <= Ein_valA.DB_MAX_OUTPUT_PORT_TYPE
Ein_valA[8] <= Ein_valA.DB_MAX_OUTPUT_PORT_TYPE
Ein_valA[9] <= Ein_valA.DB_MAX_OUTPUT_PORT_TYPE
Ein_valA[10] <= Ein_valA.DB_MAX_OUTPUT_PORT_TYPE
Ein_valA[11] <= Ein_valA.DB_MAX_OUTPUT_PORT_TYPE
Ein_valA[12] <= Ein_valA.DB_MAX_OUTPUT_PORT_TYPE
Ein_valA[13] <= Ein_valA.DB_MAX_OUTPUT_PORT_TYPE
Ein_valA[14] <= Ein_valA.DB_MAX_OUTPUT_PORT_TYPE
Ein_valA[15] <= Ein_valA.DB_MAX_OUTPUT_PORT_TYPE
Ein_valA[16] <= Ein_valA.DB_MAX_OUTPUT_PORT_TYPE
Ein_valA[17] <= Ein_valA.DB_MAX_OUTPUT_PORT_TYPE
Ein_valA[18] <= Ein_valA.DB_MAX_OUTPUT_PORT_TYPE
Ein_valA[19] <= Ein_valA.DB_MAX_OUTPUT_PORT_TYPE
Ein_valA[20] <= Ein_valA.DB_MAX_OUTPUT_PORT_TYPE
Ein_valA[21] <= Ein_valA.DB_MAX_OUTPUT_PORT_TYPE
Ein_valA[22] <= Ein_valA.DB_MAX_OUTPUT_PORT_TYPE
Ein_valA[23] <= Ein_valA.DB_MAX_OUTPUT_PORT_TYPE
Ein_valA[24] <= Ein_valA.DB_MAX_OUTPUT_PORT_TYPE
Ein_valA[25] <= Ein_valA.DB_MAX_OUTPUT_PORT_TYPE
Ein_valA[26] <= Ein_valA.DB_MAX_OUTPUT_PORT_TYPE
Ein_valA[27] <= Ein_valA.DB_MAX_OUTPUT_PORT_TYPE
Ein_valA[28] <= Ein_valA.DB_MAX_OUTPUT_PORT_TYPE
Ein_valA[29] <= Ein_valA.DB_MAX_OUTPUT_PORT_TYPE
Ein_valA[30] <= Ein_valA.DB_MAX_OUTPUT_PORT_TYPE
Ein_valA[31] <= Ein_valA.DB_MAX_OUTPUT_PORT_TYPE
Ein_valB[0] <= Ein_valB.DB_MAX_OUTPUT_PORT_TYPE
Ein_valB[1] <= Ein_valB.DB_MAX_OUTPUT_PORT_TYPE
Ein_valB[2] <= Ein_valB.DB_MAX_OUTPUT_PORT_TYPE
Ein_valB[3] <= Ein_valB.DB_MAX_OUTPUT_PORT_TYPE
Ein_valB[4] <= Ein_valB.DB_MAX_OUTPUT_PORT_TYPE
Ein_valB[5] <= Ein_valB.DB_MAX_OUTPUT_PORT_TYPE
Ein_valB[6] <= Ein_valB.DB_MAX_OUTPUT_PORT_TYPE
Ein_valB[7] <= Ein_valB.DB_MAX_OUTPUT_PORT_TYPE
Ein_valB[8] <= Ein_valB.DB_MAX_OUTPUT_PORT_TYPE
Ein_valB[9] <= Ein_valB.DB_MAX_OUTPUT_PORT_TYPE
Ein_valB[10] <= Ein_valB.DB_MAX_OUTPUT_PORT_TYPE
Ein_valB[11] <= Ein_valB.DB_MAX_OUTPUT_PORT_TYPE
Ein_valB[12] <= Ein_valB.DB_MAX_OUTPUT_PORT_TYPE
Ein_valB[13] <= Ein_valB.DB_MAX_OUTPUT_PORT_TYPE
Ein_valB[14] <= Ein_valB.DB_MAX_OUTPUT_PORT_TYPE
Ein_valB[15] <= Ein_valB.DB_MAX_OUTPUT_PORT_TYPE
Ein_valB[16] <= Ein_valB.DB_MAX_OUTPUT_PORT_TYPE
Ein_valB[17] <= Ein_valB.DB_MAX_OUTPUT_PORT_TYPE
Ein_valB[18] <= Ein_valB.DB_MAX_OUTPUT_PORT_TYPE
Ein_valB[19] <= Ein_valB.DB_MAX_OUTPUT_PORT_TYPE
Ein_valB[20] <= Ein_valB.DB_MAX_OUTPUT_PORT_TYPE
Ein_valB[21] <= Ein_valB.DB_MAX_OUTPUT_PORT_TYPE
Ein_valB[22] <= Ein_valB.DB_MAX_OUTPUT_PORT_TYPE
Ein_valB[23] <= Ein_valB.DB_MAX_OUTPUT_PORT_TYPE
Ein_valB[24] <= Ein_valB.DB_MAX_OUTPUT_PORT_TYPE
Ein_valB[25] <= Ein_valB.DB_MAX_OUTPUT_PORT_TYPE
Ein_valB[26] <= Ein_valB.DB_MAX_OUTPUT_PORT_TYPE
Ein_valB[27] <= Ein_valB.DB_MAX_OUTPUT_PORT_TYPE
Ein_valB[28] <= Ein_valB.DB_MAX_OUTPUT_PORT_TYPE
Ein_valB[29] <= Ein_valB.DB_MAX_OUTPUT_PORT_TYPE
Ein_valB[30] <= Ein_valB.DB_MAX_OUTPUT_PORT_TYPE
Ein_valB[31] <= Ein_valB.DB_MAX_OUTPUT_PORT_TYPE
Ein_dstE[0] <= Ein_dstE.DB_MAX_OUTPUT_PORT_TYPE
Ein_dstE[1] <= Ein_dstE.DB_MAX_OUTPUT_PORT_TYPE
Ein_dstE[2] <= Ein_dstE.DB_MAX_OUTPUT_PORT_TYPE
Ein_dstE[3] <= Ein_dstE.DB_MAX_OUTPUT_PORT_TYPE
Ein_dstM[0] <= Ein_dstM.DB_MAX_OUTPUT_PORT_TYPE
Ein_dstM[1] <= Ein_dstM.DB_MAX_OUTPUT_PORT_TYPE
Ein_dstM[2] <= Ein_dstM.DB_MAX_OUTPUT_PORT_TYPE
Ein_dstM[3] <= Ein_dstM.DB_MAX_OUTPUT_PORT_TYPE
Ein_srcA[0] <= srcA[0].DB_MAX_OUTPUT_PORT_TYPE
Ein_srcA[1] <= srcA[1].DB_MAX_OUTPUT_PORT_TYPE
Ein_srcA[2] <= srcA[2].DB_MAX_OUTPUT_PORT_TYPE
Ein_srcA[3] <= srcA[3].DB_MAX_OUTPUT_PORT_TYPE
Ein_srcB[0] <= srcB[0].DB_MAX_OUTPUT_PORT_TYPE
Ein_srcB[1] <= srcB[1].DB_MAX_OUTPUT_PORT_TYPE
Ein_srcB[2] <= srcB[2].DB_MAX_OUTPUT_PORT_TYPE
Ein_srcB[3] <= srcB[3].DB_MAX_OUTPUT_PORT_TYPE


|y86_cpu|y86_decode:decode|y86_regfile:register_file
clk => register[7][0].CLK
clk => register[7][1].CLK
clk => register[7][2].CLK
clk => register[7][3].CLK
clk => register[7][4].CLK
clk => register[7][5].CLK
clk => register[7][6].CLK
clk => register[7][7].CLK
clk => register[7][8].CLK
clk => register[7][9].CLK
clk => register[7][10].CLK
clk => register[7][11].CLK
clk => register[7][12].CLK
clk => register[7][13].CLK
clk => register[7][14].CLK
clk => register[7][15].CLK
clk => register[7][16].CLK
clk => register[7][17].CLK
clk => register[7][18].CLK
clk => register[7][19].CLK
clk => register[7][20].CLK
clk => register[7][21].CLK
clk => register[7][22].CLK
clk => register[7][23].CLK
clk => register[7][24].CLK
clk => register[7][25].CLK
clk => register[7][26].CLK
clk => register[7][27].CLK
clk => register[7][28].CLK
clk => register[7][29].CLK
clk => register[7][30].CLK
clk => register[7][31].CLK
clk => register[6][0].CLK
clk => register[6][1].CLK
clk => register[6][2].CLK
clk => register[6][3].CLK
clk => register[6][4].CLK
clk => register[6][5].CLK
clk => register[6][6].CLK
clk => register[6][7].CLK
clk => register[6][8].CLK
clk => register[6][9].CLK
clk => register[6][10].CLK
clk => register[6][11].CLK
clk => register[6][12].CLK
clk => register[6][13].CLK
clk => register[6][14].CLK
clk => register[6][15].CLK
clk => register[6][16].CLK
clk => register[6][17].CLK
clk => register[6][18].CLK
clk => register[6][19].CLK
clk => register[6][20].CLK
clk => register[6][21].CLK
clk => register[6][22].CLK
clk => register[6][23].CLK
clk => register[6][24].CLK
clk => register[6][25].CLK
clk => register[6][26].CLK
clk => register[6][27].CLK
clk => register[6][28].CLK
clk => register[6][29].CLK
clk => register[6][30].CLK
clk => register[6][31].CLK
clk => register[5][0].CLK
clk => register[5][1].CLK
clk => register[5][2].CLK
clk => register[5][3].CLK
clk => register[5][4].CLK
clk => register[5][5].CLK
clk => register[5][6].CLK
clk => register[5][7].CLK
clk => register[5][8].CLK
clk => register[5][9].CLK
clk => register[5][10].CLK
clk => register[5][11].CLK
clk => register[5][12].CLK
clk => register[5][13].CLK
clk => register[5][14].CLK
clk => register[5][15].CLK
clk => register[5][16].CLK
clk => register[5][17].CLK
clk => register[5][18].CLK
clk => register[5][19].CLK
clk => register[5][20].CLK
clk => register[5][21].CLK
clk => register[5][22].CLK
clk => register[5][23].CLK
clk => register[5][24].CLK
clk => register[5][25].CLK
clk => register[5][26].CLK
clk => register[5][27].CLK
clk => register[5][28].CLK
clk => register[5][29].CLK
clk => register[5][30].CLK
clk => register[5][31].CLK
clk => register[4][0].CLK
clk => register[4][1].CLK
clk => register[4][2].CLK
clk => register[4][3].CLK
clk => register[4][4].CLK
clk => register[4][5].CLK
clk => register[4][6].CLK
clk => register[4][7].CLK
clk => register[4][8].CLK
clk => register[4][9].CLK
clk => register[4][10].CLK
clk => register[4][11].CLK
clk => register[4][12].CLK
clk => register[4][13].CLK
clk => register[4][14].CLK
clk => register[4][15].CLK
clk => register[4][16].CLK
clk => register[4][17].CLK
clk => register[4][18].CLK
clk => register[4][19].CLK
clk => register[4][20].CLK
clk => register[4][21].CLK
clk => register[4][22].CLK
clk => register[4][23].CLK
clk => register[4][24].CLK
clk => register[4][25].CLK
clk => register[4][26].CLK
clk => register[4][27].CLK
clk => register[4][28].CLK
clk => register[4][29].CLK
clk => register[4][30].CLK
clk => register[4][31].CLK
clk => register[3][0].CLK
clk => register[3][1].CLK
clk => register[3][2].CLK
clk => register[3][3].CLK
clk => register[3][4].CLK
clk => register[3][5].CLK
clk => register[3][6].CLK
clk => register[3][7].CLK
clk => register[3][8].CLK
clk => register[3][9].CLK
clk => register[3][10].CLK
clk => register[3][11].CLK
clk => register[3][12].CLK
clk => register[3][13].CLK
clk => register[3][14].CLK
clk => register[3][15].CLK
clk => register[3][16].CLK
clk => register[3][17].CLK
clk => register[3][18].CLK
clk => register[3][19].CLK
clk => register[3][20].CLK
clk => register[3][21].CLK
clk => register[3][22].CLK
clk => register[3][23].CLK
clk => register[3][24].CLK
clk => register[3][25].CLK
clk => register[3][26].CLK
clk => register[3][27].CLK
clk => register[3][28].CLK
clk => register[3][29].CLK
clk => register[3][30].CLK
clk => register[3][31].CLK
clk => register[2][0].CLK
clk => register[2][1].CLK
clk => register[2][2].CLK
clk => register[2][3].CLK
clk => register[2][4].CLK
clk => register[2][5].CLK
clk => register[2][6].CLK
clk => register[2][7].CLK
clk => register[2][8].CLK
clk => register[2][9].CLK
clk => register[2][10].CLK
clk => register[2][11].CLK
clk => register[2][12].CLK
clk => register[2][13].CLK
clk => register[2][14].CLK
clk => register[2][15].CLK
clk => register[2][16].CLK
clk => register[2][17].CLK
clk => register[2][18].CLK
clk => register[2][19].CLK
clk => register[2][20].CLK
clk => register[2][21].CLK
clk => register[2][22].CLK
clk => register[2][23].CLK
clk => register[2][24].CLK
clk => register[2][25].CLK
clk => register[2][26].CLK
clk => register[2][27].CLK
clk => register[2][28].CLK
clk => register[2][29].CLK
clk => register[2][30].CLK
clk => register[2][31].CLK
clk => register[1][0].CLK
clk => register[1][1].CLK
clk => register[1][2].CLK
clk => register[1][3].CLK
clk => register[1][4].CLK
clk => register[1][5].CLK
clk => register[1][6].CLK
clk => register[1][7].CLK
clk => register[1][8].CLK
clk => register[1][9].CLK
clk => register[1][10].CLK
clk => register[1][11].CLK
clk => register[1][12].CLK
clk => register[1][13].CLK
clk => register[1][14].CLK
clk => register[1][15].CLK
clk => register[1][16].CLK
clk => register[1][17].CLK
clk => register[1][18].CLK
clk => register[1][19].CLK
clk => register[1][20].CLK
clk => register[1][21].CLK
clk => register[1][22].CLK
clk => register[1][23].CLK
clk => register[1][24].CLK
clk => register[1][25].CLK
clk => register[1][26].CLK
clk => register[1][27].CLK
clk => register[1][28].CLK
clk => register[1][29].CLK
clk => register[1][30].CLK
clk => register[1][31].CLK
clk => register[0][0].CLK
clk => register[0][1].CLK
clk => register[0][2].CLK
clk => register[0][3].CLK
clk => register[0][4].CLK
clk => register[0][5].CLK
clk => register[0][6].CLK
clk => register[0][7].CLK
clk => register[0][8].CLK
clk => register[0][9].CLK
clk => register[0][10].CLK
clk => register[0][11].CLK
clk => register[0][12].CLK
clk => register[0][13].CLK
clk => register[0][14].CLK
clk => register[0][15].CLK
clk => register[0][16].CLK
clk => register[0][17].CLK
clk => register[0][18].CLK
clk => register[0][19].CLK
clk => register[0][20].CLK
clk => register[0][21].CLK
clk => register[0][22].CLK
clk => register[0][23].CLK
clk => register[0][24].CLK
clk => register[0][25].CLK
clk => register[0][26].CLK
clk => register[0][27].CLK
clk => register[0][28].CLK
clk => register[0][29].CLK
clk => register[0][30].CLK
clk => register[0][31].CLK
reset => register[7][0].ACLR
reset => register[7][1].ACLR
reset => register[7][2].ACLR
reset => register[7][3].ACLR
reset => register[7][4].ACLR
reset => register[7][5].ACLR
reset => register[7][6].ACLR
reset => register[7][7].ACLR
reset => register[7][8].ACLR
reset => register[7][9].ACLR
reset => register[7][10].ACLR
reset => register[7][11].ACLR
reset => register[7][12].ACLR
reset => register[7][13].ACLR
reset => register[7][14].ACLR
reset => register[7][15].ACLR
reset => register[7][16].ACLR
reset => register[7][17].ACLR
reset => register[7][18].ACLR
reset => register[7][19].ACLR
reset => register[7][20].ACLR
reset => register[7][21].ACLR
reset => register[7][22].ACLR
reset => register[7][23].ACLR
reset => register[7][24].ACLR
reset => register[7][25].ACLR
reset => register[7][26].ACLR
reset => register[7][27].ACLR
reset => register[7][28].ACLR
reset => register[7][29].ACLR
reset => register[7][30].ACLR
reset => register[7][31].ACLR
reset => register[6][0].ACLR
reset => register[6][1].ACLR
reset => register[6][2].ACLR
reset => register[6][3].ACLR
reset => register[6][4].ACLR
reset => register[6][5].ACLR
reset => register[6][6].ACLR
reset => register[6][7].ACLR
reset => register[6][8].ACLR
reset => register[6][9].ACLR
reset => register[6][10].ACLR
reset => register[6][11].ACLR
reset => register[6][12].ACLR
reset => register[6][13].ACLR
reset => register[6][14].ACLR
reset => register[6][15].ACLR
reset => register[6][16].ACLR
reset => register[6][17].ACLR
reset => register[6][18].ACLR
reset => register[6][19].ACLR
reset => register[6][20].ACLR
reset => register[6][21].ACLR
reset => register[6][22].ACLR
reset => register[6][23].ACLR
reset => register[6][24].ACLR
reset => register[6][25].ACLR
reset => register[6][26].ACLR
reset => register[6][27].ACLR
reset => register[6][28].ACLR
reset => register[6][29].ACLR
reset => register[6][30].ACLR
reset => register[6][31].ACLR
reset => register[5][0].ACLR
reset => register[5][1].ACLR
reset => register[5][2].ACLR
reset => register[5][3].ACLR
reset => register[5][4].ACLR
reset => register[5][5].ACLR
reset => register[5][6].ACLR
reset => register[5][7].ACLR
reset => register[5][8].ACLR
reset => register[5][9].ACLR
reset => register[5][10].ACLR
reset => register[5][11].ACLR
reset => register[5][12].ACLR
reset => register[5][13].ACLR
reset => register[5][14].ACLR
reset => register[5][15].ACLR
reset => register[5][16].ACLR
reset => register[5][17].ACLR
reset => register[5][18].ACLR
reset => register[5][19].ACLR
reset => register[5][20].ACLR
reset => register[5][21].ACLR
reset => register[5][22].ACLR
reset => register[5][23].ACLR
reset => register[5][24].ACLR
reset => register[5][25].ACLR
reset => register[5][26].ACLR
reset => register[5][27].ACLR
reset => register[5][28].ACLR
reset => register[5][29].ACLR
reset => register[5][30].ACLR
reset => register[5][31].ACLR
reset => register[4][0].ACLR
reset => register[4][1].ACLR
reset => register[4][2].ACLR
reset => register[4][3].ACLR
reset => register[4][4].ACLR
reset => register[4][5].ACLR
reset => register[4][6].ACLR
reset => register[4][7].ACLR
reset => register[4][8].ACLR
reset => register[4][9].ACLR
reset => register[4][10].ACLR
reset => register[4][11].ACLR
reset => register[4][12].ACLR
reset => register[4][13].ACLR
reset => register[4][14].ACLR
reset => register[4][15].ACLR
reset => register[4][16].ACLR
reset => register[4][17].ACLR
reset => register[4][18].ACLR
reset => register[4][19].ACLR
reset => register[4][20].ACLR
reset => register[4][21].ACLR
reset => register[4][22].ACLR
reset => register[4][23].ACLR
reset => register[4][24].ACLR
reset => register[4][25].ACLR
reset => register[4][26].ACLR
reset => register[4][27].ACLR
reset => register[4][28].ACLR
reset => register[4][29].ACLR
reset => register[4][30].ACLR
reset => register[4][31].ACLR
reset => register[3][0].ACLR
reset => register[3][1].ACLR
reset => register[3][2].ACLR
reset => register[3][3].ACLR
reset => register[3][4].ACLR
reset => register[3][5].ACLR
reset => register[3][6].ACLR
reset => register[3][7].ACLR
reset => register[3][8].ACLR
reset => register[3][9].ACLR
reset => register[3][10].ACLR
reset => register[3][11].ACLR
reset => register[3][12].ACLR
reset => register[3][13].ACLR
reset => register[3][14].ACLR
reset => register[3][15].ACLR
reset => register[3][16].ACLR
reset => register[3][17].ACLR
reset => register[3][18].ACLR
reset => register[3][19].ACLR
reset => register[3][20].ACLR
reset => register[3][21].ACLR
reset => register[3][22].ACLR
reset => register[3][23].ACLR
reset => register[3][24].ACLR
reset => register[3][25].ACLR
reset => register[3][26].ACLR
reset => register[3][27].ACLR
reset => register[3][28].ACLR
reset => register[3][29].ACLR
reset => register[3][30].ACLR
reset => register[3][31].ACLR
reset => register[2][0].ACLR
reset => register[2][1].ACLR
reset => register[2][2].ACLR
reset => register[2][3].ACLR
reset => register[2][4].ACLR
reset => register[2][5].ACLR
reset => register[2][6].ACLR
reset => register[2][7].ACLR
reset => register[2][8].ACLR
reset => register[2][9].ACLR
reset => register[2][10].ACLR
reset => register[2][11].ACLR
reset => register[2][12].ACLR
reset => register[2][13].ACLR
reset => register[2][14].ACLR
reset => register[2][15].ACLR
reset => register[2][16].ACLR
reset => register[2][17].ACLR
reset => register[2][18].ACLR
reset => register[2][19].ACLR
reset => register[2][20].ACLR
reset => register[2][21].ACLR
reset => register[2][22].ACLR
reset => register[2][23].ACLR
reset => register[2][24].ACLR
reset => register[2][25].ACLR
reset => register[2][26].ACLR
reset => register[2][27].ACLR
reset => register[2][28].ACLR
reset => register[2][29].ACLR
reset => register[2][30].ACLR
reset => register[2][31].ACLR
reset => register[1][0].ACLR
reset => register[1][1].ACLR
reset => register[1][2].ACLR
reset => register[1][3].ACLR
reset => register[1][4].ACLR
reset => register[1][5].ACLR
reset => register[1][6].ACLR
reset => register[1][7].ACLR
reset => register[1][8].ACLR
reset => register[1][9].ACLR
reset => register[1][10].ACLR
reset => register[1][11].ACLR
reset => register[1][12].ACLR
reset => register[1][13].ACLR
reset => register[1][14].ACLR
reset => register[1][15].ACLR
reset => register[1][16].ACLR
reset => register[1][17].ACLR
reset => register[1][18].ACLR
reset => register[1][19].ACLR
reset => register[1][20].ACLR
reset => register[1][21].ACLR
reset => register[1][22].ACLR
reset => register[1][23].ACLR
reset => register[1][24].ACLR
reset => register[1][25].ACLR
reset => register[1][26].ACLR
reset => register[1][27].ACLR
reset => register[1][28].ACLR
reset => register[1][29].ACLR
reset => register[1][30].ACLR
reset => register[1][31].ACLR
reset => register[0][0].ACLR
reset => register[0][1].ACLR
reset => register[0][2].ACLR
reset => register[0][3].ACLR
reset => register[0][4].ACLR
reset => register[0][5].ACLR
reset => register[0][6].ACLR
reset => register[0][7].ACLR
reset => register[0][8].ACLR
reset => register[0][9].ACLR
reset => register[0][10].ACLR
reset => register[0][11].ACLR
reset => register[0][12].ACLR
reset => register[0][13].ACLR
reset => register[0][14].ACLR
reset => register[0][15].ACLR
reset => register[0][16].ACLR
reset => register[0][17].ACLR
reset => register[0][18].ACLR
reset => register[0][19].ACLR
reset => register[0][20].ACLR
reset => register[0][21].ACLR
reset => register[0][22].ACLR
reset => register[0][23].ACLR
reset => register[0][24].ACLR
reset => register[0][25].ACLR
reset => register[0][26].ACLR
reset => register[0][27].ACLR
reset => register[0][28].ACLR
reset => register[0][29].ACLR
reset => register[0][30].ACLR
reset => register[0][31].ACLR
Wout_valM[0] => register.DATAB
Wout_valM[0] => register.DATAB
Wout_valM[0] => register.DATAB
Wout_valM[0] => register.DATAB
Wout_valM[0] => register.DATAB
Wout_valM[0] => register.DATAB
Wout_valM[0] => register.DATAB
Wout_valM[0] => register.DATAB
Wout_valM[1] => register.DATAB
Wout_valM[1] => register.DATAB
Wout_valM[1] => register.DATAB
Wout_valM[1] => register.DATAB
Wout_valM[1] => register.DATAB
Wout_valM[1] => register.DATAB
Wout_valM[1] => register.DATAB
Wout_valM[1] => register.DATAB
Wout_valM[2] => register.DATAB
Wout_valM[2] => register.DATAB
Wout_valM[2] => register.DATAB
Wout_valM[2] => register.DATAB
Wout_valM[2] => register.DATAB
Wout_valM[2] => register.DATAB
Wout_valM[2] => register.DATAB
Wout_valM[2] => register.DATAB
Wout_valM[3] => register.DATAB
Wout_valM[3] => register.DATAB
Wout_valM[3] => register.DATAB
Wout_valM[3] => register.DATAB
Wout_valM[3] => register.DATAB
Wout_valM[3] => register.DATAB
Wout_valM[3] => register.DATAB
Wout_valM[3] => register.DATAB
Wout_valM[4] => register.DATAB
Wout_valM[4] => register.DATAB
Wout_valM[4] => register.DATAB
Wout_valM[4] => register.DATAB
Wout_valM[4] => register.DATAB
Wout_valM[4] => register.DATAB
Wout_valM[4] => register.DATAB
Wout_valM[4] => register.DATAB
Wout_valM[5] => register.DATAB
Wout_valM[5] => register.DATAB
Wout_valM[5] => register.DATAB
Wout_valM[5] => register.DATAB
Wout_valM[5] => register.DATAB
Wout_valM[5] => register.DATAB
Wout_valM[5] => register.DATAB
Wout_valM[5] => register.DATAB
Wout_valM[6] => register.DATAB
Wout_valM[6] => register.DATAB
Wout_valM[6] => register.DATAB
Wout_valM[6] => register.DATAB
Wout_valM[6] => register.DATAB
Wout_valM[6] => register.DATAB
Wout_valM[6] => register.DATAB
Wout_valM[6] => register.DATAB
Wout_valM[7] => register.DATAB
Wout_valM[7] => register.DATAB
Wout_valM[7] => register.DATAB
Wout_valM[7] => register.DATAB
Wout_valM[7] => register.DATAB
Wout_valM[7] => register.DATAB
Wout_valM[7] => register.DATAB
Wout_valM[7] => register.DATAB
Wout_valM[8] => register.DATAB
Wout_valM[8] => register.DATAB
Wout_valM[8] => register.DATAB
Wout_valM[8] => register.DATAB
Wout_valM[8] => register.DATAB
Wout_valM[8] => register.DATAB
Wout_valM[8] => register.DATAB
Wout_valM[8] => register.DATAB
Wout_valM[9] => register.DATAB
Wout_valM[9] => register.DATAB
Wout_valM[9] => register.DATAB
Wout_valM[9] => register.DATAB
Wout_valM[9] => register.DATAB
Wout_valM[9] => register.DATAB
Wout_valM[9] => register.DATAB
Wout_valM[9] => register.DATAB
Wout_valM[10] => register.DATAB
Wout_valM[10] => register.DATAB
Wout_valM[10] => register.DATAB
Wout_valM[10] => register.DATAB
Wout_valM[10] => register.DATAB
Wout_valM[10] => register.DATAB
Wout_valM[10] => register.DATAB
Wout_valM[10] => register.DATAB
Wout_valM[11] => register.DATAB
Wout_valM[11] => register.DATAB
Wout_valM[11] => register.DATAB
Wout_valM[11] => register.DATAB
Wout_valM[11] => register.DATAB
Wout_valM[11] => register.DATAB
Wout_valM[11] => register.DATAB
Wout_valM[11] => register.DATAB
Wout_valM[12] => register.DATAB
Wout_valM[12] => register.DATAB
Wout_valM[12] => register.DATAB
Wout_valM[12] => register.DATAB
Wout_valM[12] => register.DATAB
Wout_valM[12] => register.DATAB
Wout_valM[12] => register.DATAB
Wout_valM[12] => register.DATAB
Wout_valM[13] => register.DATAB
Wout_valM[13] => register.DATAB
Wout_valM[13] => register.DATAB
Wout_valM[13] => register.DATAB
Wout_valM[13] => register.DATAB
Wout_valM[13] => register.DATAB
Wout_valM[13] => register.DATAB
Wout_valM[13] => register.DATAB
Wout_valM[14] => register.DATAB
Wout_valM[14] => register.DATAB
Wout_valM[14] => register.DATAB
Wout_valM[14] => register.DATAB
Wout_valM[14] => register.DATAB
Wout_valM[14] => register.DATAB
Wout_valM[14] => register.DATAB
Wout_valM[14] => register.DATAB
Wout_valM[15] => register.DATAB
Wout_valM[15] => register.DATAB
Wout_valM[15] => register.DATAB
Wout_valM[15] => register.DATAB
Wout_valM[15] => register.DATAB
Wout_valM[15] => register.DATAB
Wout_valM[15] => register.DATAB
Wout_valM[15] => register.DATAB
Wout_valM[16] => register.DATAB
Wout_valM[16] => register.DATAB
Wout_valM[16] => register.DATAB
Wout_valM[16] => register.DATAB
Wout_valM[16] => register.DATAB
Wout_valM[16] => register.DATAB
Wout_valM[16] => register.DATAB
Wout_valM[16] => register.DATAB
Wout_valM[17] => register.DATAB
Wout_valM[17] => register.DATAB
Wout_valM[17] => register.DATAB
Wout_valM[17] => register.DATAB
Wout_valM[17] => register.DATAB
Wout_valM[17] => register.DATAB
Wout_valM[17] => register.DATAB
Wout_valM[17] => register.DATAB
Wout_valM[18] => register.DATAB
Wout_valM[18] => register.DATAB
Wout_valM[18] => register.DATAB
Wout_valM[18] => register.DATAB
Wout_valM[18] => register.DATAB
Wout_valM[18] => register.DATAB
Wout_valM[18] => register.DATAB
Wout_valM[18] => register.DATAB
Wout_valM[19] => register.DATAB
Wout_valM[19] => register.DATAB
Wout_valM[19] => register.DATAB
Wout_valM[19] => register.DATAB
Wout_valM[19] => register.DATAB
Wout_valM[19] => register.DATAB
Wout_valM[19] => register.DATAB
Wout_valM[19] => register.DATAB
Wout_valM[20] => register.DATAB
Wout_valM[20] => register.DATAB
Wout_valM[20] => register.DATAB
Wout_valM[20] => register.DATAB
Wout_valM[20] => register.DATAB
Wout_valM[20] => register.DATAB
Wout_valM[20] => register.DATAB
Wout_valM[20] => register.DATAB
Wout_valM[21] => register.DATAB
Wout_valM[21] => register.DATAB
Wout_valM[21] => register.DATAB
Wout_valM[21] => register.DATAB
Wout_valM[21] => register.DATAB
Wout_valM[21] => register.DATAB
Wout_valM[21] => register.DATAB
Wout_valM[21] => register.DATAB
Wout_valM[22] => register.DATAB
Wout_valM[22] => register.DATAB
Wout_valM[22] => register.DATAB
Wout_valM[22] => register.DATAB
Wout_valM[22] => register.DATAB
Wout_valM[22] => register.DATAB
Wout_valM[22] => register.DATAB
Wout_valM[22] => register.DATAB
Wout_valM[23] => register.DATAB
Wout_valM[23] => register.DATAB
Wout_valM[23] => register.DATAB
Wout_valM[23] => register.DATAB
Wout_valM[23] => register.DATAB
Wout_valM[23] => register.DATAB
Wout_valM[23] => register.DATAB
Wout_valM[23] => register.DATAB
Wout_valM[24] => register.DATAB
Wout_valM[24] => register.DATAB
Wout_valM[24] => register.DATAB
Wout_valM[24] => register.DATAB
Wout_valM[24] => register.DATAB
Wout_valM[24] => register.DATAB
Wout_valM[24] => register.DATAB
Wout_valM[24] => register.DATAB
Wout_valM[25] => register.DATAB
Wout_valM[25] => register.DATAB
Wout_valM[25] => register.DATAB
Wout_valM[25] => register.DATAB
Wout_valM[25] => register.DATAB
Wout_valM[25] => register.DATAB
Wout_valM[25] => register.DATAB
Wout_valM[25] => register.DATAB
Wout_valM[26] => register.DATAB
Wout_valM[26] => register.DATAB
Wout_valM[26] => register.DATAB
Wout_valM[26] => register.DATAB
Wout_valM[26] => register.DATAB
Wout_valM[26] => register.DATAB
Wout_valM[26] => register.DATAB
Wout_valM[26] => register.DATAB
Wout_valM[27] => register.DATAB
Wout_valM[27] => register.DATAB
Wout_valM[27] => register.DATAB
Wout_valM[27] => register.DATAB
Wout_valM[27] => register.DATAB
Wout_valM[27] => register.DATAB
Wout_valM[27] => register.DATAB
Wout_valM[27] => register.DATAB
Wout_valM[28] => register.DATAB
Wout_valM[28] => register.DATAB
Wout_valM[28] => register.DATAB
Wout_valM[28] => register.DATAB
Wout_valM[28] => register.DATAB
Wout_valM[28] => register.DATAB
Wout_valM[28] => register.DATAB
Wout_valM[28] => register.DATAB
Wout_valM[29] => register.DATAB
Wout_valM[29] => register.DATAB
Wout_valM[29] => register.DATAB
Wout_valM[29] => register.DATAB
Wout_valM[29] => register.DATAB
Wout_valM[29] => register.DATAB
Wout_valM[29] => register.DATAB
Wout_valM[29] => register.DATAB
Wout_valM[30] => register.DATAB
Wout_valM[30] => register.DATAB
Wout_valM[30] => register.DATAB
Wout_valM[30] => register.DATAB
Wout_valM[30] => register.DATAB
Wout_valM[30] => register.DATAB
Wout_valM[30] => register.DATAB
Wout_valM[30] => register.DATAB
Wout_valM[31] => register.DATAB
Wout_valM[31] => register.DATAB
Wout_valM[31] => register.DATAB
Wout_valM[31] => register.DATAB
Wout_valM[31] => register.DATAB
Wout_valM[31] => register.DATAB
Wout_valM[31] => register.DATAB
Wout_valM[31] => register.DATAB
Wout_dstM[0] => LessThan2.IN8
Wout_dstM[0] => Decoder0.IN2
Wout_dstM[1] => LessThan2.IN7
Wout_dstM[1] => Decoder0.IN1
Wout_dstM[2] => LessThan2.IN6
Wout_dstM[2] => Decoder0.IN0
Wout_dstM[3] => LessThan2.IN5
Wout_dstM[3] => LessThan3.IN2
writeM => always0.IN1
Wout_valE[0] => register.DATAB
Wout_valE[0] => register.DATAB
Wout_valE[0] => register.DATAB
Wout_valE[0] => register.DATAB
Wout_valE[0] => register.DATAB
Wout_valE[0] => register.DATAB
Wout_valE[0] => register.DATAB
Wout_valE[0] => register.DATAB
Wout_valE[1] => register.DATAB
Wout_valE[1] => register.DATAB
Wout_valE[1] => register.DATAB
Wout_valE[1] => register.DATAB
Wout_valE[1] => register.DATAB
Wout_valE[1] => register.DATAB
Wout_valE[1] => register.DATAB
Wout_valE[1] => register.DATAB
Wout_valE[2] => register.DATAB
Wout_valE[2] => register.DATAB
Wout_valE[2] => register.DATAB
Wout_valE[2] => register.DATAB
Wout_valE[2] => register.DATAB
Wout_valE[2] => register.DATAB
Wout_valE[2] => register.DATAB
Wout_valE[2] => register.DATAB
Wout_valE[3] => register.DATAB
Wout_valE[3] => register.DATAB
Wout_valE[3] => register.DATAB
Wout_valE[3] => register.DATAB
Wout_valE[3] => register.DATAB
Wout_valE[3] => register.DATAB
Wout_valE[3] => register.DATAB
Wout_valE[3] => register.DATAB
Wout_valE[4] => register.DATAB
Wout_valE[4] => register.DATAB
Wout_valE[4] => register.DATAB
Wout_valE[4] => register.DATAB
Wout_valE[4] => register.DATAB
Wout_valE[4] => register.DATAB
Wout_valE[4] => register.DATAB
Wout_valE[4] => register.DATAB
Wout_valE[5] => register.DATAB
Wout_valE[5] => register.DATAB
Wout_valE[5] => register.DATAB
Wout_valE[5] => register.DATAB
Wout_valE[5] => register.DATAB
Wout_valE[5] => register.DATAB
Wout_valE[5] => register.DATAB
Wout_valE[5] => register.DATAB
Wout_valE[6] => register.DATAB
Wout_valE[6] => register.DATAB
Wout_valE[6] => register.DATAB
Wout_valE[6] => register.DATAB
Wout_valE[6] => register.DATAB
Wout_valE[6] => register.DATAB
Wout_valE[6] => register.DATAB
Wout_valE[6] => register.DATAB
Wout_valE[7] => register.DATAB
Wout_valE[7] => register.DATAB
Wout_valE[7] => register.DATAB
Wout_valE[7] => register.DATAB
Wout_valE[7] => register.DATAB
Wout_valE[7] => register.DATAB
Wout_valE[7] => register.DATAB
Wout_valE[7] => register.DATAB
Wout_valE[8] => register.DATAB
Wout_valE[8] => register.DATAB
Wout_valE[8] => register.DATAB
Wout_valE[8] => register.DATAB
Wout_valE[8] => register.DATAB
Wout_valE[8] => register.DATAB
Wout_valE[8] => register.DATAB
Wout_valE[8] => register.DATAB
Wout_valE[9] => register.DATAB
Wout_valE[9] => register.DATAB
Wout_valE[9] => register.DATAB
Wout_valE[9] => register.DATAB
Wout_valE[9] => register.DATAB
Wout_valE[9] => register.DATAB
Wout_valE[9] => register.DATAB
Wout_valE[9] => register.DATAB
Wout_valE[10] => register.DATAB
Wout_valE[10] => register.DATAB
Wout_valE[10] => register.DATAB
Wout_valE[10] => register.DATAB
Wout_valE[10] => register.DATAB
Wout_valE[10] => register.DATAB
Wout_valE[10] => register.DATAB
Wout_valE[10] => register.DATAB
Wout_valE[11] => register.DATAB
Wout_valE[11] => register.DATAB
Wout_valE[11] => register.DATAB
Wout_valE[11] => register.DATAB
Wout_valE[11] => register.DATAB
Wout_valE[11] => register.DATAB
Wout_valE[11] => register.DATAB
Wout_valE[11] => register.DATAB
Wout_valE[12] => register.DATAB
Wout_valE[12] => register.DATAB
Wout_valE[12] => register.DATAB
Wout_valE[12] => register.DATAB
Wout_valE[12] => register.DATAB
Wout_valE[12] => register.DATAB
Wout_valE[12] => register.DATAB
Wout_valE[12] => register.DATAB
Wout_valE[13] => register.DATAB
Wout_valE[13] => register.DATAB
Wout_valE[13] => register.DATAB
Wout_valE[13] => register.DATAB
Wout_valE[13] => register.DATAB
Wout_valE[13] => register.DATAB
Wout_valE[13] => register.DATAB
Wout_valE[13] => register.DATAB
Wout_valE[14] => register.DATAB
Wout_valE[14] => register.DATAB
Wout_valE[14] => register.DATAB
Wout_valE[14] => register.DATAB
Wout_valE[14] => register.DATAB
Wout_valE[14] => register.DATAB
Wout_valE[14] => register.DATAB
Wout_valE[14] => register.DATAB
Wout_valE[15] => register.DATAB
Wout_valE[15] => register.DATAB
Wout_valE[15] => register.DATAB
Wout_valE[15] => register.DATAB
Wout_valE[15] => register.DATAB
Wout_valE[15] => register.DATAB
Wout_valE[15] => register.DATAB
Wout_valE[15] => register.DATAB
Wout_valE[16] => register.DATAB
Wout_valE[16] => register.DATAB
Wout_valE[16] => register.DATAB
Wout_valE[16] => register.DATAB
Wout_valE[16] => register.DATAB
Wout_valE[16] => register.DATAB
Wout_valE[16] => register.DATAB
Wout_valE[16] => register.DATAB
Wout_valE[17] => register.DATAB
Wout_valE[17] => register.DATAB
Wout_valE[17] => register.DATAB
Wout_valE[17] => register.DATAB
Wout_valE[17] => register.DATAB
Wout_valE[17] => register.DATAB
Wout_valE[17] => register.DATAB
Wout_valE[17] => register.DATAB
Wout_valE[18] => register.DATAB
Wout_valE[18] => register.DATAB
Wout_valE[18] => register.DATAB
Wout_valE[18] => register.DATAB
Wout_valE[18] => register.DATAB
Wout_valE[18] => register.DATAB
Wout_valE[18] => register.DATAB
Wout_valE[18] => register.DATAB
Wout_valE[19] => register.DATAB
Wout_valE[19] => register.DATAB
Wout_valE[19] => register.DATAB
Wout_valE[19] => register.DATAB
Wout_valE[19] => register.DATAB
Wout_valE[19] => register.DATAB
Wout_valE[19] => register.DATAB
Wout_valE[19] => register.DATAB
Wout_valE[20] => register.DATAB
Wout_valE[20] => register.DATAB
Wout_valE[20] => register.DATAB
Wout_valE[20] => register.DATAB
Wout_valE[20] => register.DATAB
Wout_valE[20] => register.DATAB
Wout_valE[20] => register.DATAB
Wout_valE[20] => register.DATAB
Wout_valE[21] => register.DATAB
Wout_valE[21] => register.DATAB
Wout_valE[21] => register.DATAB
Wout_valE[21] => register.DATAB
Wout_valE[21] => register.DATAB
Wout_valE[21] => register.DATAB
Wout_valE[21] => register.DATAB
Wout_valE[21] => register.DATAB
Wout_valE[22] => register.DATAB
Wout_valE[22] => register.DATAB
Wout_valE[22] => register.DATAB
Wout_valE[22] => register.DATAB
Wout_valE[22] => register.DATAB
Wout_valE[22] => register.DATAB
Wout_valE[22] => register.DATAB
Wout_valE[22] => register.DATAB
Wout_valE[23] => register.DATAB
Wout_valE[23] => register.DATAB
Wout_valE[23] => register.DATAB
Wout_valE[23] => register.DATAB
Wout_valE[23] => register.DATAB
Wout_valE[23] => register.DATAB
Wout_valE[23] => register.DATAB
Wout_valE[23] => register.DATAB
Wout_valE[24] => register.DATAB
Wout_valE[24] => register.DATAB
Wout_valE[24] => register.DATAB
Wout_valE[24] => register.DATAB
Wout_valE[24] => register.DATAB
Wout_valE[24] => register.DATAB
Wout_valE[24] => register.DATAB
Wout_valE[24] => register.DATAB
Wout_valE[25] => register.DATAB
Wout_valE[25] => register.DATAB
Wout_valE[25] => register.DATAB
Wout_valE[25] => register.DATAB
Wout_valE[25] => register.DATAB
Wout_valE[25] => register.DATAB
Wout_valE[25] => register.DATAB
Wout_valE[25] => register.DATAB
Wout_valE[26] => register.DATAB
Wout_valE[26] => register.DATAB
Wout_valE[26] => register.DATAB
Wout_valE[26] => register.DATAB
Wout_valE[26] => register.DATAB
Wout_valE[26] => register.DATAB
Wout_valE[26] => register.DATAB
Wout_valE[26] => register.DATAB
Wout_valE[27] => register.DATAB
Wout_valE[27] => register.DATAB
Wout_valE[27] => register.DATAB
Wout_valE[27] => register.DATAB
Wout_valE[27] => register.DATAB
Wout_valE[27] => register.DATAB
Wout_valE[27] => register.DATAB
Wout_valE[27] => register.DATAB
Wout_valE[28] => register.DATAB
Wout_valE[28] => register.DATAB
Wout_valE[28] => register.DATAB
Wout_valE[28] => register.DATAB
Wout_valE[28] => register.DATAB
Wout_valE[28] => register.DATAB
Wout_valE[28] => register.DATAB
Wout_valE[28] => register.DATAB
Wout_valE[29] => register.DATAB
Wout_valE[29] => register.DATAB
Wout_valE[29] => register.DATAB
Wout_valE[29] => register.DATAB
Wout_valE[29] => register.DATAB
Wout_valE[29] => register.DATAB
Wout_valE[29] => register.DATAB
Wout_valE[29] => register.DATAB
Wout_valE[30] => register.DATAB
Wout_valE[30] => register.DATAB
Wout_valE[30] => register.DATAB
Wout_valE[30] => register.DATAB
Wout_valE[30] => register.DATAB
Wout_valE[30] => register.DATAB
Wout_valE[30] => register.DATAB
Wout_valE[30] => register.DATAB
Wout_valE[31] => register.DATAB
Wout_valE[31] => register.DATAB
Wout_valE[31] => register.DATAB
Wout_valE[31] => register.DATAB
Wout_valE[31] => register.DATAB
Wout_valE[31] => register.DATAB
Wout_valE[31] => register.DATAB
Wout_valE[31] => register.DATAB
Wout_dstE[0] => LessThan4.IN8
Wout_dstE[0] => Decoder1.IN2
Wout_dstE[1] => LessThan4.IN7
Wout_dstE[1] => Decoder1.IN1
Wout_dstE[2] => LessThan4.IN6
Wout_dstE[2] => Decoder1.IN0
Wout_dstE[3] => LessThan4.IN5
Wout_dstE[3] => LessThan5.IN2
writeE => always0.IN1
srcA[0] => LessThan0.IN8
srcA[0] => Mux0.IN2
srcA[0] => Mux1.IN2
srcA[0] => Mux2.IN2
srcA[0] => Mux3.IN2
srcA[0] => Mux4.IN2
srcA[0] => Mux5.IN2
srcA[0] => Mux6.IN2
srcA[0] => Mux7.IN2
srcA[0] => Mux8.IN2
srcA[0] => Mux9.IN2
srcA[0] => Mux10.IN2
srcA[0] => Mux11.IN2
srcA[0] => Mux12.IN2
srcA[0] => Mux13.IN2
srcA[0] => Mux14.IN2
srcA[0] => Mux15.IN2
srcA[0] => Mux16.IN2
srcA[0] => Mux17.IN2
srcA[0] => Mux18.IN2
srcA[0] => Mux19.IN2
srcA[0] => Mux20.IN2
srcA[0] => Mux21.IN2
srcA[0] => Mux22.IN2
srcA[0] => Mux23.IN2
srcA[0] => Mux24.IN2
srcA[0] => Mux25.IN2
srcA[0] => Mux26.IN2
srcA[0] => Mux27.IN2
srcA[0] => Mux28.IN2
srcA[0] => Mux29.IN2
srcA[0] => Mux30.IN2
srcA[0] => Mux31.IN2
srcA[1] => LessThan0.IN7
srcA[1] => Mux0.IN1
srcA[1] => Mux1.IN1
srcA[1] => Mux2.IN1
srcA[1] => Mux3.IN1
srcA[1] => Mux4.IN1
srcA[1] => Mux5.IN1
srcA[1] => Mux6.IN1
srcA[1] => Mux7.IN1
srcA[1] => Mux8.IN1
srcA[1] => Mux9.IN1
srcA[1] => Mux10.IN1
srcA[1] => Mux11.IN1
srcA[1] => Mux12.IN1
srcA[1] => Mux13.IN1
srcA[1] => Mux14.IN1
srcA[1] => Mux15.IN1
srcA[1] => Mux16.IN1
srcA[1] => Mux17.IN1
srcA[1] => Mux18.IN1
srcA[1] => Mux19.IN1
srcA[1] => Mux20.IN1
srcA[1] => Mux21.IN1
srcA[1] => Mux22.IN1
srcA[1] => Mux23.IN1
srcA[1] => Mux24.IN1
srcA[1] => Mux25.IN1
srcA[1] => Mux26.IN1
srcA[1] => Mux27.IN1
srcA[1] => Mux28.IN1
srcA[1] => Mux29.IN1
srcA[1] => Mux30.IN1
srcA[1] => Mux31.IN1
srcA[2] => LessThan0.IN6
srcA[2] => Mux0.IN0
srcA[2] => Mux1.IN0
srcA[2] => Mux2.IN0
srcA[2] => Mux3.IN0
srcA[2] => Mux4.IN0
srcA[2] => Mux5.IN0
srcA[2] => Mux6.IN0
srcA[2] => Mux7.IN0
srcA[2] => Mux8.IN0
srcA[2] => Mux9.IN0
srcA[2] => Mux10.IN0
srcA[2] => Mux11.IN0
srcA[2] => Mux12.IN0
srcA[2] => Mux13.IN0
srcA[2] => Mux14.IN0
srcA[2] => Mux15.IN0
srcA[2] => Mux16.IN0
srcA[2] => Mux17.IN0
srcA[2] => Mux18.IN0
srcA[2] => Mux19.IN0
srcA[2] => Mux20.IN0
srcA[2] => Mux21.IN0
srcA[2] => Mux22.IN0
srcA[2] => Mux23.IN0
srcA[2] => Mux24.IN0
srcA[2] => Mux25.IN0
srcA[2] => Mux26.IN0
srcA[2] => Mux27.IN0
srcA[2] => Mux28.IN0
srcA[2] => Mux29.IN0
srcA[2] => Mux30.IN0
srcA[2] => Mux31.IN0
srcA[3] => LessThan0.IN5
srcB[0] => LessThan1.IN8
srcB[0] => Mux32.IN2
srcB[0] => Mux33.IN2
srcB[0] => Mux34.IN2
srcB[0] => Mux35.IN2
srcB[0] => Mux36.IN2
srcB[0] => Mux37.IN2
srcB[0] => Mux38.IN2
srcB[0] => Mux39.IN2
srcB[0] => Mux40.IN2
srcB[0] => Mux41.IN2
srcB[0] => Mux42.IN2
srcB[0] => Mux43.IN2
srcB[0] => Mux44.IN2
srcB[0] => Mux45.IN2
srcB[0] => Mux46.IN2
srcB[0] => Mux47.IN2
srcB[0] => Mux48.IN2
srcB[0] => Mux49.IN2
srcB[0] => Mux50.IN2
srcB[0] => Mux51.IN2
srcB[0] => Mux52.IN2
srcB[0] => Mux53.IN2
srcB[0] => Mux54.IN2
srcB[0] => Mux55.IN2
srcB[0] => Mux56.IN2
srcB[0] => Mux57.IN2
srcB[0] => Mux58.IN2
srcB[0] => Mux59.IN2
srcB[0] => Mux60.IN2
srcB[0] => Mux61.IN2
srcB[0] => Mux62.IN2
srcB[0] => Mux63.IN2
srcB[1] => LessThan1.IN7
srcB[1] => Mux32.IN1
srcB[1] => Mux33.IN1
srcB[1] => Mux34.IN1
srcB[1] => Mux35.IN1
srcB[1] => Mux36.IN1
srcB[1] => Mux37.IN1
srcB[1] => Mux38.IN1
srcB[1] => Mux39.IN1
srcB[1] => Mux40.IN1
srcB[1] => Mux41.IN1
srcB[1] => Mux42.IN1
srcB[1] => Mux43.IN1
srcB[1] => Mux44.IN1
srcB[1] => Mux45.IN1
srcB[1] => Mux46.IN1
srcB[1] => Mux47.IN1
srcB[1] => Mux48.IN1
srcB[1] => Mux49.IN1
srcB[1] => Mux50.IN1
srcB[1] => Mux51.IN1
srcB[1] => Mux52.IN1
srcB[1] => Mux53.IN1
srcB[1] => Mux54.IN1
srcB[1] => Mux55.IN1
srcB[1] => Mux56.IN1
srcB[1] => Mux57.IN1
srcB[1] => Mux58.IN1
srcB[1] => Mux59.IN1
srcB[1] => Mux60.IN1
srcB[1] => Mux61.IN1
srcB[1] => Mux62.IN1
srcB[1] => Mux63.IN1
srcB[2] => LessThan1.IN6
srcB[2] => Mux32.IN0
srcB[2] => Mux33.IN0
srcB[2] => Mux34.IN0
srcB[2] => Mux35.IN0
srcB[2] => Mux36.IN0
srcB[2] => Mux37.IN0
srcB[2] => Mux38.IN0
srcB[2] => Mux39.IN0
srcB[2] => Mux40.IN0
srcB[2] => Mux41.IN0
srcB[2] => Mux42.IN0
srcB[2] => Mux43.IN0
srcB[2] => Mux44.IN0
srcB[2] => Mux45.IN0
srcB[2] => Mux46.IN0
srcB[2] => Mux47.IN0
srcB[2] => Mux48.IN0
srcB[2] => Mux49.IN0
srcB[2] => Mux50.IN0
srcB[2] => Mux51.IN0
srcB[2] => Mux52.IN0
srcB[2] => Mux53.IN0
srcB[2] => Mux54.IN0
srcB[2] => Mux55.IN0
srcB[2] => Mux56.IN0
srcB[2] => Mux57.IN0
srcB[2] => Mux58.IN0
srcB[2] => Mux59.IN0
srcB[2] => Mux60.IN0
srcB[2] => Mux61.IN0
srcB[2] => Mux62.IN0
srcB[2] => Mux63.IN0
srcB[3] => LessThan1.IN5
d_rvalA[0] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[1] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[2] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[3] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[4] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[5] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[6] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[7] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[8] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[9] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[10] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[11] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[12] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[13] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[14] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[15] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[16] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[17] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[18] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[19] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[20] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[21] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[22] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[23] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[24] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[25] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[26] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[27] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[28] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[29] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[30] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalA[31] <= d_rvalA.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[0] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[1] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[2] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[3] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[4] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[5] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[6] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[7] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[8] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[9] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[10] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[11] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[12] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[13] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[14] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[15] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[16] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[17] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[18] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[19] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[20] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[21] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[22] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[23] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[24] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[25] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[26] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[27] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[28] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[29] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[30] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE
d_rvalB[31] <= d_rvalB.DB_MAX_OUTPUT_PORT_TYPE


|y86_cpu|y86_execute:execute
reset => reset.IN1
Eout_icode[0] => Eout_icode[0].IN1
Eout_icode[1] => Eout_icode[1].IN1
Eout_icode[2] => Eout_icode[2].IN1
Eout_icode[3] => Eout_icode[3].IN1
Eout_ifun[0] => Eout_ifun[0].IN1
Eout_ifun[1] => Eout_ifun[1].IN1
Eout_ifun[2] => Eout_ifun[2].IN1
Eout_ifun[3] => Eout_ifun[3].IN1
Eout_valC[0] => comb.DATAB
Eout_valC[1] => comb.DATAB
Eout_valC[2] => comb.DATAB
Eout_valC[3] => comb.DATAB
Eout_valC[4] => comb.DATAB
Eout_valC[5] => comb.DATAB
Eout_valC[6] => comb.DATAB
Eout_valC[7] => comb.DATAB
Eout_valC[8] => comb.DATAB
Eout_valC[9] => comb.DATAB
Eout_valC[10] => comb.DATAB
Eout_valC[11] => comb.DATAB
Eout_valC[12] => comb.DATAB
Eout_valC[13] => comb.DATAB
Eout_valC[14] => comb.DATAB
Eout_valC[15] => comb.DATAB
Eout_valC[16] => comb.DATAB
Eout_valC[17] => comb.DATAB
Eout_valC[18] => comb.DATAB
Eout_valC[19] => comb.DATAB
Eout_valC[20] => comb.DATAB
Eout_valC[21] => comb.DATAB
Eout_valC[22] => comb.DATAB
Eout_valC[23] => comb.DATAB
Eout_valC[24] => comb.DATAB
Eout_valC[25] => comb.DATAB
Eout_valC[26] => comb.DATAB
Eout_valC[27] => comb.DATAB
Eout_valC[28] => comb.DATAB
Eout_valC[29] => comb.DATAB
Eout_valC[30] => comb.DATAB
Eout_valC[31] => comb.DATAB
Eout_valA[0] => comb.DATAB
Eout_valA[1] => comb.DATAB
Eout_valA[2] => comb.DATAB
Eout_valA[3] => comb.DATAB
Eout_valA[4] => comb.DATAB
Eout_valA[5] => comb.DATAB
Eout_valA[6] => comb.DATAB
Eout_valA[7] => comb.DATAB
Eout_valA[8] => comb.DATAB
Eout_valA[9] => comb.DATAB
Eout_valA[10] => comb.DATAB
Eout_valA[11] => comb.DATAB
Eout_valA[12] => comb.DATAB
Eout_valA[13] => comb.DATAB
Eout_valA[14] => comb.DATAB
Eout_valA[15] => comb.DATAB
Eout_valA[16] => comb.DATAB
Eout_valA[17] => comb.DATAB
Eout_valA[18] => comb.DATAB
Eout_valA[19] => comb.DATAB
Eout_valA[20] => comb.DATAB
Eout_valA[21] => comb.DATAB
Eout_valA[22] => comb.DATAB
Eout_valA[23] => comb.DATAB
Eout_valA[24] => comb.DATAB
Eout_valA[25] => comb.DATAB
Eout_valA[26] => comb.DATAB
Eout_valA[27] => comb.DATAB
Eout_valA[28] => comb.DATAB
Eout_valA[29] => comb.DATAB
Eout_valA[30] => comb.DATAB
Eout_valA[31] => comb.DATAB
Eout_valB[0] => comb.DATAA
Eout_valB[1] => comb.DATAA
Eout_valB[2] => comb.DATAA
Eout_valB[3] => comb.DATAA
Eout_valB[4] => comb.DATAA
Eout_valB[5] => comb.DATAA
Eout_valB[6] => comb.DATAA
Eout_valB[7] => comb.DATAA
Eout_valB[8] => comb.DATAA
Eout_valB[9] => comb.DATAA
Eout_valB[10] => comb.DATAA
Eout_valB[11] => comb.DATAA
Eout_valB[12] => comb.DATAA
Eout_valB[13] => comb.DATAA
Eout_valB[14] => comb.DATAA
Eout_valB[15] => comb.DATAA
Eout_valB[16] => comb.DATAA
Eout_valB[17] => comb.DATAA
Eout_valB[18] => comb.DATAA
Eout_valB[19] => comb.DATAA
Eout_valB[20] => comb.DATAA
Eout_valB[21] => comb.DATAA
Eout_valB[22] => comb.DATAA
Eout_valB[23] => comb.DATAA
Eout_valB[24] => comb.DATAA
Eout_valB[25] => comb.DATAA
Eout_valB[26] => comb.DATAA
Eout_valB[27] => comb.DATAA
Eout_valB[28] => comb.DATAA
Eout_valB[29] => comb.DATAA
Eout_valB[30] => comb.DATAA
Eout_valB[31] => comb.DATAA
Eout_dstE[0] => Min_dstE.DATAA
Eout_dstE[1] => Min_dstE.DATAA
Eout_dstE[2] => Min_dstE.DATAA
Eout_dstE[3] => Min_dstE.DATAA
Min_Cnd <= Min_Cnd.DB_MAX_OUTPUT_PORT_TYPE
Min_dstE[0] <= Min_dstE.DB_MAX_OUTPUT_PORT_TYPE
Min_dstE[1] <= Min_dstE.DB_MAX_OUTPUT_PORT_TYPE
Min_dstE[2] <= Min_dstE.DB_MAX_OUTPUT_PORT_TYPE
Min_dstE[3] <= Min_dstE.DB_MAX_OUTPUT_PORT_TYPE
Min_valE[0] <= y86_alu:alu.port5
Min_valE[1] <= y86_alu:alu.port5
Min_valE[2] <= y86_alu:alu.port5
Min_valE[3] <= y86_alu:alu.port5
Min_valE[4] <= y86_alu:alu.port5
Min_valE[5] <= y86_alu:alu.port5
Min_valE[6] <= y86_alu:alu.port5
Min_valE[7] <= y86_alu:alu.port5
Min_valE[8] <= y86_alu:alu.port5
Min_valE[9] <= y86_alu:alu.port5
Min_valE[10] <= y86_alu:alu.port5
Min_valE[11] <= y86_alu:alu.port5
Min_valE[12] <= y86_alu:alu.port5
Min_valE[13] <= y86_alu:alu.port5
Min_valE[14] <= y86_alu:alu.port5
Min_valE[15] <= y86_alu:alu.port5
Min_valE[16] <= y86_alu:alu.port5
Min_valE[17] <= y86_alu:alu.port5
Min_valE[18] <= y86_alu:alu.port5
Min_valE[19] <= y86_alu:alu.port5
Min_valE[20] <= y86_alu:alu.port5
Min_valE[21] <= y86_alu:alu.port5
Min_valE[22] <= y86_alu:alu.port5
Min_valE[23] <= y86_alu:alu.port5
Min_valE[24] <= y86_alu:alu.port5
Min_valE[25] <= y86_alu:alu.port5
Min_valE[26] <= y86_alu:alu.port5
Min_valE[27] <= y86_alu:alu.port5
Min_valE[28] <= y86_alu:alu.port5
Min_valE[29] <= y86_alu:alu.port5
Min_valE[30] <= y86_alu:alu.port5
Min_valE[31] <= y86_alu:alu.port5


|y86_cpu|y86_execute:execute|y86_alu:alu
reset => e_valE[0]$latch.LATCH_ENABLE
reset => e_valE[1]$latch.LATCH_ENABLE
reset => e_valE[2]$latch.LATCH_ENABLE
reset => e_valE[3]$latch.LATCH_ENABLE
reset => e_valE[4]$latch.LATCH_ENABLE
reset => e_valE[5]$latch.LATCH_ENABLE
reset => e_valE[6]$latch.LATCH_ENABLE
reset => e_valE[7]$latch.LATCH_ENABLE
reset => e_valE[8]$latch.LATCH_ENABLE
reset => e_valE[9]$latch.LATCH_ENABLE
reset => e_valE[10]$latch.LATCH_ENABLE
reset => e_valE[11]$latch.LATCH_ENABLE
reset => e_valE[12]$latch.LATCH_ENABLE
reset => e_valE[13]$latch.LATCH_ENABLE
reset => e_valE[14]$latch.LATCH_ENABLE
reset => e_valE[15]$latch.LATCH_ENABLE
reset => e_valE[16]$latch.LATCH_ENABLE
reset => e_valE[17]$latch.LATCH_ENABLE
reset => e_valE[18]$latch.LATCH_ENABLE
reset => e_valE[19]$latch.LATCH_ENABLE
reset => e_valE[20]$latch.LATCH_ENABLE
reset => e_valE[21]$latch.LATCH_ENABLE
reset => e_valE[22]$latch.LATCH_ENABLE
reset => e_valE[23]$latch.LATCH_ENABLE
reset => e_valE[24]$latch.LATCH_ENABLE
reset => e_valE[25]$latch.LATCH_ENABLE
reset => e_valE[26]$latch.LATCH_ENABLE
reset => e_valE[27]$latch.LATCH_ENABLE
reset => e_valE[28]$latch.LATCH_ENABLE
reset => e_valE[29]$latch.LATCH_ENABLE
reset => e_valE[30]$latch.LATCH_ENABLE
reset => e_valE[31]$latch.LATCH_ENABLE
reset => zero_flag[0]$latch.PRESET
reset => signed_flag[0]$latch.ACLR
reset => overflow_flag[0]$latch.ACLR
aluA[0] => e_valE.IN0
aluA[0] => e_valE.IN0
aluA[0] => Add1.IN32
aluA[0] => Add0.IN32
aluA[1] => e_valE.IN0
aluA[1] => e_valE.IN0
aluA[1] => Add1.IN31
aluA[1] => Add0.IN31
aluA[2] => e_valE.IN0
aluA[2] => e_valE.IN0
aluA[2] => Add1.IN30
aluA[2] => Add0.IN30
aluA[3] => e_valE.IN0
aluA[3] => e_valE.IN0
aluA[3] => Add1.IN29
aluA[3] => Add0.IN29
aluA[4] => e_valE.IN0
aluA[4] => e_valE.IN0
aluA[4] => Add1.IN28
aluA[4] => Add0.IN28
aluA[5] => e_valE.IN0
aluA[5] => e_valE.IN0
aluA[5] => Add1.IN27
aluA[5] => Add0.IN27
aluA[6] => e_valE.IN0
aluA[6] => e_valE.IN0
aluA[6] => Add1.IN26
aluA[6] => Add0.IN26
aluA[7] => e_valE.IN0
aluA[7] => e_valE.IN0
aluA[7] => Add1.IN25
aluA[7] => Add0.IN25
aluA[8] => e_valE.IN0
aluA[8] => e_valE.IN0
aluA[8] => Add1.IN24
aluA[8] => Add0.IN24
aluA[9] => e_valE.IN0
aluA[9] => e_valE.IN0
aluA[9] => Add1.IN23
aluA[9] => Add0.IN23
aluA[10] => e_valE.IN0
aluA[10] => e_valE.IN0
aluA[10] => Add1.IN22
aluA[10] => Add0.IN22
aluA[11] => e_valE.IN0
aluA[11] => e_valE.IN0
aluA[11] => Add1.IN21
aluA[11] => Add0.IN21
aluA[12] => e_valE.IN0
aluA[12] => e_valE.IN0
aluA[12] => Add1.IN20
aluA[12] => Add0.IN20
aluA[13] => e_valE.IN0
aluA[13] => e_valE.IN0
aluA[13] => Add1.IN19
aluA[13] => Add0.IN19
aluA[14] => e_valE.IN0
aluA[14] => e_valE.IN0
aluA[14] => Add1.IN18
aluA[14] => Add0.IN18
aluA[15] => e_valE.IN0
aluA[15] => e_valE.IN0
aluA[15] => Add1.IN17
aluA[15] => Add0.IN17
aluA[16] => e_valE.IN0
aluA[16] => e_valE.IN0
aluA[16] => Add1.IN16
aluA[16] => Add0.IN16
aluA[17] => e_valE.IN0
aluA[17] => e_valE.IN0
aluA[17] => Add1.IN15
aluA[17] => Add0.IN15
aluA[18] => e_valE.IN0
aluA[18] => e_valE.IN0
aluA[18] => Add1.IN14
aluA[18] => Add0.IN14
aluA[19] => e_valE.IN0
aluA[19] => e_valE.IN0
aluA[19] => Add1.IN13
aluA[19] => Add0.IN13
aluA[20] => e_valE.IN0
aluA[20] => e_valE.IN0
aluA[20] => Add1.IN12
aluA[20] => Add0.IN12
aluA[21] => e_valE.IN0
aluA[21] => e_valE.IN0
aluA[21] => Add1.IN11
aluA[21] => Add0.IN11
aluA[22] => e_valE.IN0
aluA[22] => e_valE.IN0
aluA[22] => Add1.IN10
aluA[22] => Add0.IN10
aluA[23] => e_valE.IN0
aluA[23] => e_valE.IN0
aluA[23] => Add1.IN9
aluA[23] => Add0.IN9
aluA[24] => e_valE.IN0
aluA[24] => e_valE.IN0
aluA[24] => Add1.IN8
aluA[24] => Add0.IN8
aluA[25] => e_valE.IN0
aluA[25] => e_valE.IN0
aluA[25] => Add1.IN7
aluA[25] => Add0.IN7
aluA[26] => e_valE.IN0
aluA[26] => e_valE.IN0
aluA[26] => Add1.IN6
aluA[26] => Add0.IN6
aluA[27] => e_valE.IN0
aluA[27] => e_valE.IN0
aluA[27] => Add1.IN5
aluA[27] => Add0.IN5
aluA[28] => e_valE.IN0
aluA[28] => e_valE.IN0
aluA[28] => Add1.IN4
aluA[28] => Add0.IN4
aluA[29] => e_valE.IN0
aluA[29] => e_valE.IN0
aluA[29] => Add1.IN3
aluA[29] => Add0.IN3
aluA[30] => e_valE.IN0
aluA[30] => e_valE.IN0
aluA[30] => Add1.IN2
aluA[30] => Add0.IN2
aluA[31] => e_valE.IN0
aluA[31] => e_valE.IN0
aluA[31] => Add1.IN1
aluA[31] => overflow_flag.IN1
aluA[31] => Add0.IN1
aluB[0] => Add0.IN64
aluB[0] => e_valE.IN1
aluB[0] => e_valE.IN1
aluB[0] => Add1.IN64
aluB[1] => Add0.IN63
aluB[1] => e_valE.IN1
aluB[1] => e_valE.IN1
aluB[1] => Add1.IN63
aluB[2] => Add0.IN62
aluB[2] => e_valE.IN1
aluB[2] => e_valE.IN1
aluB[2] => Add1.IN62
aluB[3] => Add0.IN61
aluB[3] => e_valE.IN1
aluB[3] => e_valE.IN1
aluB[3] => Add1.IN61
aluB[4] => Add0.IN60
aluB[4] => e_valE.IN1
aluB[4] => e_valE.IN1
aluB[4] => Add1.IN60
aluB[5] => Add0.IN59
aluB[5] => e_valE.IN1
aluB[5] => e_valE.IN1
aluB[5] => Add1.IN59
aluB[6] => Add0.IN58
aluB[6] => e_valE.IN1
aluB[6] => e_valE.IN1
aluB[6] => Add1.IN58
aluB[7] => Add0.IN57
aluB[7] => e_valE.IN1
aluB[7] => e_valE.IN1
aluB[7] => Add1.IN57
aluB[8] => Add0.IN56
aluB[8] => e_valE.IN1
aluB[8] => e_valE.IN1
aluB[8] => Add1.IN56
aluB[9] => Add0.IN55
aluB[9] => e_valE.IN1
aluB[9] => e_valE.IN1
aluB[9] => Add1.IN55
aluB[10] => Add0.IN54
aluB[10] => e_valE.IN1
aluB[10] => e_valE.IN1
aluB[10] => Add1.IN54
aluB[11] => Add0.IN53
aluB[11] => e_valE.IN1
aluB[11] => e_valE.IN1
aluB[11] => Add1.IN53
aluB[12] => Add0.IN52
aluB[12] => e_valE.IN1
aluB[12] => e_valE.IN1
aluB[12] => Add1.IN52
aluB[13] => Add0.IN51
aluB[13] => e_valE.IN1
aluB[13] => e_valE.IN1
aluB[13] => Add1.IN51
aluB[14] => Add0.IN50
aluB[14] => e_valE.IN1
aluB[14] => e_valE.IN1
aluB[14] => Add1.IN50
aluB[15] => Add0.IN49
aluB[15] => e_valE.IN1
aluB[15] => e_valE.IN1
aluB[15] => Add1.IN49
aluB[16] => Add0.IN48
aluB[16] => e_valE.IN1
aluB[16] => e_valE.IN1
aluB[16] => Add1.IN48
aluB[17] => Add0.IN47
aluB[17] => e_valE.IN1
aluB[17] => e_valE.IN1
aluB[17] => Add1.IN47
aluB[18] => Add0.IN46
aluB[18] => e_valE.IN1
aluB[18] => e_valE.IN1
aluB[18] => Add1.IN46
aluB[19] => Add0.IN45
aluB[19] => e_valE.IN1
aluB[19] => e_valE.IN1
aluB[19] => Add1.IN45
aluB[20] => Add0.IN44
aluB[20] => e_valE.IN1
aluB[20] => e_valE.IN1
aluB[20] => Add1.IN44
aluB[21] => Add0.IN43
aluB[21] => e_valE.IN1
aluB[21] => e_valE.IN1
aluB[21] => Add1.IN43
aluB[22] => Add0.IN42
aluB[22] => e_valE.IN1
aluB[22] => e_valE.IN1
aluB[22] => Add1.IN42
aluB[23] => Add0.IN41
aluB[23] => e_valE.IN1
aluB[23] => e_valE.IN1
aluB[23] => Add1.IN41
aluB[24] => Add0.IN40
aluB[24] => e_valE.IN1
aluB[24] => e_valE.IN1
aluB[24] => Add1.IN40
aluB[25] => Add0.IN39
aluB[25] => e_valE.IN1
aluB[25] => e_valE.IN1
aluB[25] => Add1.IN39
aluB[26] => Add0.IN38
aluB[26] => e_valE.IN1
aluB[26] => e_valE.IN1
aluB[26] => Add1.IN38
aluB[27] => Add0.IN37
aluB[27] => e_valE.IN1
aluB[27] => e_valE.IN1
aluB[27] => Add1.IN37
aluB[28] => Add0.IN36
aluB[28] => e_valE.IN1
aluB[28] => e_valE.IN1
aluB[28] => Add1.IN36
aluB[29] => Add0.IN35
aluB[29] => e_valE.IN1
aluB[29] => e_valE.IN1
aluB[29] => Add1.IN35
aluB[30] => Add0.IN34
aluB[30] => e_valE.IN1
aluB[30] => e_valE.IN1
aluB[30] => Add1.IN34
aluB[31] => Add0.IN33
aluB[31] => e_valE.IN1
aluB[31] => e_valE.IN1
aluB[31] => Add1.IN33
aluB[31] => overflow_flag.IN1
icode[0] => Equal0.IN3
icode[1] => Equal0.IN1
icode[2] => Equal0.IN0
icode[3] => Equal0.IN2
ifunc[0] => Mux0.IN19
ifunc[0] => Mux1.IN19
ifunc[0] => Mux2.IN19
ifunc[0] => Mux3.IN19
ifunc[0] => Mux4.IN19
ifunc[0] => Mux5.IN19
ifunc[0] => Mux6.IN19
ifunc[0] => Mux7.IN19
ifunc[0] => Mux8.IN19
ifunc[0] => Mux9.IN19
ifunc[0] => Mux10.IN19
ifunc[0] => Mux11.IN19
ifunc[0] => Mux12.IN19
ifunc[0] => Mux13.IN19
ifunc[0] => Mux14.IN19
ifunc[0] => Mux15.IN19
ifunc[0] => Mux16.IN19
ifunc[0] => Mux17.IN19
ifunc[0] => Mux18.IN19
ifunc[0] => Mux19.IN19
ifunc[0] => Mux20.IN19
ifunc[0] => Mux21.IN19
ifunc[0] => Mux22.IN19
ifunc[0] => Mux23.IN19
ifunc[0] => Mux24.IN19
ifunc[0] => Mux25.IN19
ifunc[0] => Mux26.IN19
ifunc[0] => Mux27.IN19
ifunc[0] => Mux28.IN19
ifunc[0] => Mux29.IN19
ifunc[0] => Mux30.IN19
ifunc[0] => Mux31.IN19
ifunc[0] => Equal2.IN3
ifunc[0] => Equal3.IN0
ifunc[1] => Mux0.IN18
ifunc[1] => Mux1.IN18
ifunc[1] => Mux2.IN18
ifunc[1] => Mux3.IN18
ifunc[1] => Mux4.IN18
ifunc[1] => Mux5.IN18
ifunc[1] => Mux6.IN18
ifunc[1] => Mux7.IN18
ifunc[1] => Mux8.IN18
ifunc[1] => Mux9.IN18
ifunc[1] => Mux10.IN18
ifunc[1] => Mux11.IN18
ifunc[1] => Mux12.IN18
ifunc[1] => Mux13.IN18
ifunc[1] => Mux14.IN18
ifunc[1] => Mux15.IN18
ifunc[1] => Mux16.IN18
ifunc[1] => Mux17.IN18
ifunc[1] => Mux18.IN18
ifunc[1] => Mux19.IN18
ifunc[1] => Mux20.IN18
ifunc[1] => Mux21.IN18
ifunc[1] => Mux22.IN18
ifunc[1] => Mux23.IN18
ifunc[1] => Mux24.IN18
ifunc[1] => Mux25.IN18
ifunc[1] => Mux26.IN18
ifunc[1] => Mux27.IN18
ifunc[1] => Mux28.IN18
ifunc[1] => Mux29.IN18
ifunc[1] => Mux30.IN18
ifunc[1] => Mux31.IN18
ifunc[1] => Equal2.IN2
ifunc[1] => Equal3.IN3
ifunc[2] => Mux0.IN17
ifunc[2] => Mux1.IN17
ifunc[2] => Mux2.IN17
ifunc[2] => Mux3.IN17
ifunc[2] => Mux4.IN17
ifunc[2] => Mux5.IN17
ifunc[2] => Mux6.IN17
ifunc[2] => Mux7.IN17
ifunc[2] => Mux8.IN17
ifunc[2] => Mux9.IN17
ifunc[2] => Mux10.IN17
ifunc[2] => Mux11.IN17
ifunc[2] => Mux12.IN17
ifunc[2] => Mux13.IN17
ifunc[2] => Mux14.IN17
ifunc[2] => Mux15.IN17
ifunc[2] => Mux16.IN17
ifunc[2] => Mux17.IN17
ifunc[2] => Mux18.IN17
ifunc[2] => Mux19.IN17
ifunc[2] => Mux20.IN17
ifunc[2] => Mux21.IN17
ifunc[2] => Mux22.IN17
ifunc[2] => Mux23.IN17
ifunc[2] => Mux24.IN17
ifunc[2] => Mux25.IN17
ifunc[2] => Mux26.IN17
ifunc[2] => Mux27.IN17
ifunc[2] => Mux28.IN17
ifunc[2] => Mux29.IN17
ifunc[2] => Mux30.IN17
ifunc[2] => Mux31.IN17
ifunc[2] => Equal2.IN1
ifunc[2] => Equal3.IN2
ifunc[3] => Mux0.IN16
ifunc[3] => Mux1.IN16
ifunc[3] => Mux2.IN16
ifunc[3] => Mux3.IN16
ifunc[3] => Mux4.IN16
ifunc[3] => Mux5.IN16
ifunc[3] => Mux6.IN16
ifunc[3] => Mux7.IN16
ifunc[3] => Mux8.IN16
ifunc[3] => Mux9.IN16
ifunc[3] => Mux10.IN16
ifunc[3] => Mux11.IN16
ifunc[3] => Mux12.IN16
ifunc[3] => Mux13.IN16
ifunc[3] => Mux14.IN16
ifunc[3] => Mux15.IN16
ifunc[3] => Mux16.IN16
ifunc[3] => Mux17.IN16
ifunc[3] => Mux18.IN16
ifunc[3] => Mux19.IN16
ifunc[3] => Mux20.IN16
ifunc[3] => Mux21.IN16
ifunc[3] => Mux22.IN16
ifunc[3] => Mux23.IN16
ifunc[3] => Mux24.IN16
ifunc[3] => Mux25.IN16
ifunc[3] => Mux26.IN16
ifunc[3] => Mux27.IN16
ifunc[3] => Mux28.IN16
ifunc[3] => Mux29.IN16
ifunc[3] => Mux30.IN16
ifunc[3] => Mux31.IN16
ifunc[3] => Equal2.IN0
ifunc[3] => Equal3.IN1
e_valE[0] <= e_valE[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
e_valE[1] <= e_valE[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
e_valE[2] <= e_valE[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
e_valE[3] <= e_valE[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
e_valE[4] <= e_valE[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
e_valE[5] <= e_valE[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
e_valE[6] <= e_valE[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
e_valE[7] <= e_valE[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
e_valE[8] <= e_valE[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
e_valE[9] <= e_valE[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
e_valE[10] <= e_valE[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
e_valE[11] <= e_valE[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
e_valE[12] <= e_valE[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
e_valE[13] <= e_valE[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
e_valE[14] <= e_valE[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
e_valE[15] <= e_valE[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
e_valE[16] <= e_valE[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
e_valE[17] <= e_valE[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
e_valE[18] <= e_valE[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
e_valE[19] <= e_valE[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
e_valE[20] <= e_valE[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
e_valE[21] <= e_valE[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
e_valE[22] <= e_valE[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
e_valE[23] <= e_valE[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
e_valE[24] <= e_valE[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
e_valE[25] <= e_valE[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
e_valE[26] <= e_valE[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
e_valE[27] <= e_valE[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
e_valE[28] <= e_valE[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
e_valE[29] <= e_valE[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
e_valE[30] <= e_valE[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
e_valE[31] <= e_valE[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
zero_flag[0] <= zero_flag[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
zero_flag[1] <= <GND>
zero_flag[2] <= <GND>
zero_flag[3] <= <GND>
zero_flag[4] <= <GND>
zero_flag[5] <= <GND>
zero_flag[6] <= <GND>
zero_flag[7] <= <GND>
zero_flag[8] <= <GND>
zero_flag[9] <= <GND>
zero_flag[10] <= <GND>
zero_flag[11] <= <GND>
zero_flag[12] <= <GND>
zero_flag[13] <= <GND>
zero_flag[14] <= <GND>
zero_flag[15] <= <GND>
zero_flag[16] <= <GND>
zero_flag[17] <= <GND>
zero_flag[18] <= <GND>
zero_flag[19] <= <GND>
zero_flag[20] <= <GND>
zero_flag[21] <= <GND>
zero_flag[22] <= <GND>
zero_flag[23] <= <GND>
zero_flag[24] <= <GND>
zero_flag[25] <= <GND>
zero_flag[26] <= <GND>
zero_flag[27] <= <GND>
zero_flag[28] <= <GND>
zero_flag[29] <= <GND>
zero_flag[30] <= <GND>
zero_flag[31] <= <GND>
signed_flag[0] <= signed_flag[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
signed_flag[1] <= <GND>
signed_flag[2] <= <GND>
signed_flag[3] <= <GND>
signed_flag[4] <= <GND>
signed_flag[5] <= <GND>
signed_flag[6] <= <GND>
signed_flag[7] <= <GND>
signed_flag[8] <= <GND>
signed_flag[9] <= <GND>
signed_flag[10] <= <GND>
signed_flag[11] <= <GND>
signed_flag[12] <= <GND>
signed_flag[13] <= <GND>
signed_flag[14] <= <GND>
signed_flag[15] <= <GND>
signed_flag[16] <= <GND>
signed_flag[17] <= <GND>
signed_flag[18] <= <GND>
signed_flag[19] <= <GND>
signed_flag[20] <= <GND>
signed_flag[21] <= <GND>
signed_flag[22] <= <GND>
signed_flag[23] <= <GND>
signed_flag[24] <= <GND>
signed_flag[25] <= <GND>
signed_flag[26] <= <GND>
signed_flag[27] <= <GND>
signed_flag[28] <= <GND>
signed_flag[29] <= <GND>
signed_flag[30] <= <GND>
signed_flag[31] <= <GND>
overflow_flag[0] <= overflow_flag[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
overflow_flag[1] <= <GND>
overflow_flag[2] <= <GND>
overflow_flag[3] <= <GND>
overflow_flag[4] <= <GND>
overflow_flag[5] <= <GND>
overflow_flag[6] <= <GND>
overflow_flag[7] <= <GND>
overflow_flag[8] <= <GND>
overflow_flag[9] <= <GND>
overflow_flag[10] <= <GND>
overflow_flag[11] <= <GND>
overflow_flag[12] <= <GND>
overflow_flag[13] <= <GND>
overflow_flag[14] <= <GND>
overflow_flag[15] <= <GND>
overflow_flag[16] <= <GND>
overflow_flag[17] <= <GND>
overflow_flag[18] <= <GND>
overflow_flag[19] <= <GND>
overflow_flag[20] <= <GND>
overflow_flag[21] <= <GND>
overflow_flag[22] <= <GND>
overflow_flag[23] <= <GND>
overflow_flag[24] <= <GND>
overflow_flag[25] <= <GND>
overflow_flag[26] <= <GND>
overflow_flag[27] <= <GND>
overflow_flag[28] <= <GND>
overflow_flag[29] <= <GND>
overflow_flag[30] <= <GND>
overflow_flag[31] <= <GND>


|y86_cpu|y86_memory:memory
mem_clk => mem_clk.IN1
clk => clk.IN1
reset => reset.IN1
Mout_stat[0] => Win_stat[0].DATAIN
Mout_stat[1] => Win_stat[1].DATAIN
Mout_stat[2] => Win_stat[2].DATAIN
Mout_stat[3] => Win_stat[3].DATAIN
Mout_icode[0] => Equal0.IN1
Mout_icode[0] => Equal1.IN2
Mout_icode[0] => Equal2.IN3
Mout_icode[0] => Equal3.IN3
Mout_icode[0] => Equal4.IN3
Mout_icode[1] => Equal0.IN3
Mout_icode[1] => Equal1.IN1
Mout_icode[1] => Equal2.IN2
Mout_icode[1] => Equal3.IN2
Mout_icode[1] => Equal4.IN1
Mout_icode[2] => Equal0.IN2
Mout_icode[2] => Equal1.IN3
Mout_icode[2] => Equal2.IN0
Mout_icode[2] => Equal3.IN1
Mout_icode[2] => Equal4.IN2
Mout_icode[3] => Equal0.IN0
Mout_icode[3] => Equal1.IN0
Mout_icode[3] => Equal2.IN1
Mout_icode[3] => Equal3.IN0
Mout_icode[3] => Equal4.IN0
Mout_valE[0] => comb.DATAA
Mout_valE[1] => comb.DATAA
Mout_valE[2] => comb.DATAA
Mout_valE[3] => comb.DATAA
Mout_valE[4] => comb.DATAA
Mout_valE[5] => comb.DATAA
Mout_valE[6] => comb.DATAA
Mout_valE[7] => comb.DATAA
Mout_valE[8] => comb.DATAA
Mout_valE[9] => comb.DATAA
Mout_valE[10] => comb.DATAA
Mout_valE[11] => comb.DATAA
Mout_valE[12] => comb.DATAA
Mout_valE[13] => comb.DATAA
Mout_valE[14] => comb.DATAA
Mout_valE[15] => comb.DATAA
Mout_valE[16] => comb.DATAA
Mout_valE[17] => comb.DATAA
Mout_valE[18] => comb.DATAA
Mout_valE[19] => comb.DATAA
Mout_valE[20] => comb.DATAA
Mout_valE[21] => comb.DATAA
Mout_valE[22] => comb.DATAA
Mout_valE[23] => comb.DATAA
Mout_valE[24] => comb.DATAA
Mout_valE[25] => comb.DATAA
Mout_valE[26] => comb.DATAA
Mout_valE[27] => comb.DATAA
Mout_valE[28] => comb.DATAA
Mout_valE[29] => comb.DATAA
Mout_valE[30] => comb.DATAA
Mout_valE[31] => comb.DATAA
Mout_valA[0] => datain[0].IN1
Mout_valA[1] => datain[1].IN1
Mout_valA[2] => datain[2].IN1
Mout_valA[3] => datain[3].IN1
Mout_valA[4] => datain[4].IN1
Mout_valA[5] => datain[5].IN1
Mout_valA[6] => datain[6].IN1
Mout_valA[7] => datain[7].IN1
Mout_valA[8] => datain[8].IN1
Mout_valA[9] => datain[9].IN1
Mout_valA[10] => datain[10].IN1
Mout_valA[11] => datain[11].IN1
Mout_valA[12] => datain[12].IN1
Mout_valA[13] => datain[13].IN1
Mout_valA[14] => datain[14].IN1
Mout_valA[15] => datain[15].IN1
Mout_valA[16] => datain[16].IN1
Mout_valA[17] => datain[17].IN1
Mout_valA[18] => datain[18].IN1
Mout_valA[19] => datain[19].IN1
Mout_valA[20] => datain[20].IN1
Mout_valA[21] => datain[21].IN1
Mout_valA[22] => datain[22].IN1
Mout_valA[23] => datain[23].IN1
Mout_valA[24] => datain[24].IN1
Mout_valA[25] => datain[25].IN1
Mout_valA[26] => datain[26].IN1
Mout_valA[27] => datain[27].IN1
Mout_valA[28] => datain[28].IN1
Mout_valA[29] => datain[29].IN1
Mout_valA[30] => datain[30].IN1
Mout_valA[31] => datain[31].IN1
Win_stat[0] <= Mout_stat[0].DB_MAX_OUTPUT_PORT_TYPE
Win_stat[1] <= Mout_stat[1].DB_MAX_OUTPUT_PORT_TYPE
Win_stat[2] <= Mout_stat[2].DB_MAX_OUTPUT_PORT_TYPE
Win_stat[3] <= Mout_stat[3].DB_MAX_OUTPUT_PORT_TYPE
Win_valM[0] <= y86_datamem:data_memory.port6
Win_valM[1] <= y86_datamem:data_memory.port6
Win_valM[2] <= y86_datamem:data_memory.port6
Win_valM[3] <= y86_datamem:data_memory.port6
Win_valM[4] <= y86_datamem:data_memory.port6
Win_valM[5] <= y86_datamem:data_memory.port6
Win_valM[6] <= y86_datamem:data_memory.port6
Win_valM[7] <= y86_datamem:data_memory.port6
Win_valM[8] <= y86_datamem:data_memory.port6
Win_valM[9] <= y86_datamem:data_memory.port6
Win_valM[10] <= y86_datamem:data_memory.port6
Win_valM[11] <= y86_datamem:data_memory.port6
Win_valM[12] <= y86_datamem:data_memory.port6
Win_valM[13] <= y86_datamem:data_memory.port6
Win_valM[14] <= y86_datamem:data_memory.port6
Win_valM[15] <= y86_datamem:data_memory.port6
Win_valM[16] <= y86_datamem:data_memory.port6
Win_valM[17] <= y86_datamem:data_memory.port6
Win_valM[18] <= y86_datamem:data_memory.port6
Win_valM[19] <= y86_datamem:data_memory.port6
Win_valM[20] <= y86_datamem:data_memory.port6
Win_valM[21] <= y86_datamem:data_memory.port6
Win_valM[22] <= y86_datamem:data_memory.port6
Win_valM[23] <= y86_datamem:data_memory.port6
Win_valM[24] <= y86_datamem:data_memory.port6
Win_valM[25] <= y86_datamem:data_memory.port6
Win_valM[26] <= y86_datamem:data_memory.port6
Win_valM[27] <= y86_datamem:data_memory.port6
Win_valM[28] <= y86_datamem:data_memory.port6
Win_valM[29] <= y86_datamem:data_memory.port6
Win_valM[30] <= y86_datamem:data_memory.port6
Win_valM[31] <= y86_datamem:data_memory.port6
switches[0] => switches[0].IN1
switches[1] => switches[1].IN1
switches[2] => switches[2].IN1
switches[3] => switches[3].IN1
switches[4] => switches[4].IN1
switches[5] => switches[5].IN1
switches[6] => switches[6].IN1
switches[7] => switches[7].IN1
switches[8] => switches[8].IN1
switches[9] => switches[9].IN1
hex0[0] <= y86_datamem:data_memory.port8
hex0[1] <= y86_datamem:data_memory.port8
hex0[2] <= y86_datamem:data_memory.port8
hex0[3] <= y86_datamem:data_memory.port8
hex0[4] <= y86_datamem:data_memory.port8
hex0[5] <= y86_datamem:data_memory.port8
hex0[6] <= y86_datamem:data_memory.port8
hex1[0] <= y86_datamem:data_memory.port9
hex1[1] <= y86_datamem:data_memory.port9
hex1[2] <= y86_datamem:data_memory.port9
hex1[3] <= y86_datamem:data_memory.port9
hex1[4] <= y86_datamem:data_memory.port9
hex1[5] <= y86_datamem:data_memory.port9
hex1[6] <= y86_datamem:data_memory.port9
hex2[0] <= y86_datamem:data_memory.port10
hex2[1] <= y86_datamem:data_memory.port10
hex2[2] <= y86_datamem:data_memory.port10
hex2[3] <= y86_datamem:data_memory.port10
hex2[4] <= y86_datamem:data_memory.port10
hex2[5] <= y86_datamem:data_memory.port10
hex2[6] <= y86_datamem:data_memory.port10
hex3[0] <= y86_datamem:data_memory.port11
hex3[1] <= y86_datamem:data_memory.port11
hex3[2] <= y86_datamem:data_memory.port11
hex3[3] <= y86_datamem:data_memory.port11
hex3[4] <= y86_datamem:data_memory.port11
hex3[5] <= y86_datamem:data_memory.port11
hex3[6] <= y86_datamem:data_memory.port11
hex4[0] <= y86_datamem:data_memory.port12
hex4[1] <= y86_datamem:data_memory.port12
hex4[2] <= y86_datamem:data_memory.port12
hex4[3] <= y86_datamem:data_memory.port12
hex4[4] <= y86_datamem:data_memory.port12
hex4[5] <= y86_datamem:data_memory.port12
hex4[6] <= y86_datamem:data_memory.port12
hex5[0] <= y86_datamem:data_memory.port13
hex5[1] <= y86_datamem:data_memory.port13
hex5[2] <= y86_datamem:data_memory.port13
hex5[3] <= y86_datamem:data_memory.port13
hex5[4] <= y86_datamem:data_memory.port13
hex5[5] <= y86_datamem:data_memory.port13
hex5[6] <= y86_datamem:data_memory.port13
leds[0] <= y86_datamem:data_memory.port14
leds[1] <= y86_datamem:data_memory.port14
leds[2] <= y86_datamem:data_memory.port14
leds[3] <= y86_datamem:data_memory.port14
leds[4] <= y86_datamem:data_memory.port14
leds[5] <= y86_datamem:data_memory.port14
leds[6] <= y86_datamem:data_memory.port14
leds[7] <= y86_datamem:data_memory.port14
leds[8] <= y86_datamem:data_memory.port14
leds[9] <= y86_datamem:data_memory.port14


|y86_cpu|y86_memory:memory|y86_datamem:data_memory
reset => leds[0]~reg0.ACLR
reset => leds[1]~reg0.ACLR
reset => leds[2]~reg0.ACLR
reset => leds[3]~reg0.ACLR
reset => leds[4]~reg0.ACLR
reset => leds[5]~reg0.ACLR
reset => leds[6]~reg0.ACLR
reset => leds[7]~reg0.ACLR
reset => leds[8]~reg0.ACLR
reset => leds[9]~reg0.ACLR
reset => hex5[0]~reg0.ACLR
reset => hex5[1]~reg0.ACLR
reset => hex5[2]~reg0.ACLR
reset => hex5[3]~reg0.ACLR
reset => hex5[4]~reg0.ACLR
reset => hex5[5]~reg0.ACLR
reset => hex5[6]~reg0.ACLR
reset => hex4[0]~reg0.ACLR
reset => hex4[1]~reg0.ACLR
reset => hex4[2]~reg0.ACLR
reset => hex4[3]~reg0.ACLR
reset => hex4[4]~reg0.ACLR
reset => hex4[5]~reg0.ACLR
reset => hex4[6]~reg0.ACLR
reset => hex3[0]~reg0.ACLR
reset => hex3[1]~reg0.ACLR
reset => hex3[2]~reg0.ACLR
reset => hex3[3]~reg0.ACLR
reset => hex3[4]~reg0.ACLR
reset => hex3[5]~reg0.ACLR
reset => hex3[6]~reg0.ACLR
reset => hex2[0]~reg0.ACLR
reset => hex2[1]~reg0.ACLR
reset => hex2[2]~reg0.ACLR
reset => hex2[3]~reg0.ACLR
reset => hex2[4]~reg0.ACLR
reset => hex2[5]~reg0.ACLR
reset => hex2[6]~reg0.ACLR
reset => hex1[0]~reg0.ACLR
reset => hex1[1]~reg0.ACLR
reset => hex1[2]~reg0.ACLR
reset => hex1[3]~reg0.ACLR
reset => hex1[4]~reg0.ACLR
reset => hex1[5]~reg0.ACLR
reset => hex1[6]~reg0.ACLR
reset => hex0[0]~reg0.ACLR
reset => hex0[1]~reg0.ACLR
reset => hex0[2]~reg0.ACLR
reset => hex0[3]~reg0.ACLR
reset => hex0[4]~reg0.ACLR
reset => hex0[5]~reg0.ACLR
reset => hex0[6]~reg0.ACLR
mem_clk => comb.IN0
mem_clk => leds[2]~reg0.DATAIN
clk => leds[1]~reg0.DATAIN
clk => write_enable.IN0
clk => comb.IN1
addr[0] => LessThan0.IN64
addr[0] => LessThan1.IN64
addr[0] => Mod1.IN35
addr[0] => Div1.IN35
addr[0] => Div2.IN38
addr[0] => Div3.IN41
addr[0] => Equal11.IN19
addr[0] => Equal12.IN19
addr[0] => Equal13.IN19
addr[0] => LessThan2.IN64
addr[0] => Equal0.IN31
addr[0] => Equal14.IN31
addr[1] => LessThan0.IN63
addr[1] => LessThan1.IN63
addr[1] => Mod1.IN34
addr[1] => Div1.IN34
addr[1] => Div2.IN37
addr[1] => Div3.IN40
addr[1] => Equal11.IN18
addr[1] => Equal12.IN18
addr[1] => Equal13.IN18
addr[1] => LessThan2.IN63
addr[1] => Equal0.IN30
addr[1] => Equal14.IN30
addr[2] => addr[2].IN1
addr[3] => addr[3].IN1
addr[4] => addr[4].IN1
addr[5] => addr[5].IN1
addr[6] => addr[6].IN1
addr[7] => addr[7].IN1
addr[8] => addr[8].IN1
addr[9] => addr[9].IN1
addr[10] => addr[10].IN1
addr[11] => addr[11].IN1
addr[12] => LessThan0.IN52
addr[12] => LessThan1.IN52
addr[12] => Mod1.IN23
addr[12] => Div1.IN23
addr[12] => Div2.IN26
addr[12] => Div3.IN29
addr[12] => LessThan2.IN52
addr[12] => Equal0.IN21
addr[12] => Equal14.IN22
addr[13] => LessThan0.IN51
addr[13] => LessThan1.IN51
addr[13] => Mod1.IN22
addr[13] => Div1.IN22
addr[13] => Div2.IN25
addr[13] => Div3.IN28
addr[13] => LessThan2.IN51
addr[13] => Equal0.IN20
addr[13] => Equal14.IN21
addr[14] => LessThan0.IN50
addr[14] => LessThan1.IN50
addr[14] => Mod1.IN21
addr[14] => Div1.IN21
addr[14] => Div2.IN24
addr[14] => Div3.IN27
addr[14] => LessThan2.IN50
addr[14] => Equal0.IN19
addr[14] => Equal14.IN20
addr[15] => LessThan0.IN49
addr[15] => LessThan1.IN49
addr[15] => Mod1.IN20
addr[15] => Div1.IN20
addr[15] => Div2.IN23
addr[15] => Div3.IN26
addr[15] => LessThan2.IN49
addr[15] => Equal0.IN18
addr[15] => Equal14.IN19
addr[16] => LessThan0.IN48
addr[16] => LessThan1.IN48
addr[16] => Mod1.IN19
addr[16] => Div1.IN19
addr[16] => Div2.IN22
addr[16] => Div3.IN25
addr[16] => LessThan2.IN48
addr[16] => Equal0.IN17
addr[16] => Equal14.IN18
addr[17] => LessThan0.IN47
addr[17] => LessThan1.IN47
addr[17] => Mod1.IN18
addr[17] => Div1.IN18
addr[17] => Div2.IN21
addr[17] => Div3.IN24
addr[17] => LessThan2.IN47
addr[17] => Equal0.IN16
addr[17] => Equal14.IN17
addr[18] => LessThan0.IN46
addr[18] => LessThan1.IN46
addr[18] => Mod1.IN17
addr[18] => Div1.IN17
addr[18] => Div2.IN20
addr[18] => Div3.IN23
addr[18] => LessThan2.IN46
addr[18] => Equal0.IN15
addr[18] => Equal14.IN16
addr[19] => LessThan0.IN45
addr[19] => LessThan1.IN45
addr[19] => Mod1.IN16
addr[19] => Div1.IN16
addr[19] => Div2.IN19
addr[19] => Div3.IN22
addr[19] => LessThan2.IN45
addr[19] => Equal0.IN14
addr[19] => Equal14.IN15
addr[20] => LessThan0.IN44
addr[20] => LessThan1.IN44
addr[20] => Mod1.IN15
addr[20] => Div1.IN15
addr[20] => Div2.IN18
addr[20] => Div3.IN21
addr[20] => LessThan2.IN44
addr[20] => Equal0.IN13
addr[20] => Equal14.IN14
addr[21] => LessThan0.IN43
addr[21] => LessThan1.IN43
addr[21] => Mod1.IN14
addr[21] => Div1.IN14
addr[21] => Div2.IN17
addr[21] => Div3.IN20
addr[21] => LessThan2.IN43
addr[21] => Equal0.IN12
addr[21] => Equal14.IN13
addr[22] => LessThan0.IN42
addr[22] => LessThan1.IN42
addr[22] => Mod1.IN13
addr[22] => Div1.IN13
addr[22] => Div2.IN16
addr[22] => Div3.IN19
addr[22] => LessThan2.IN42
addr[22] => Equal0.IN11
addr[22] => Equal14.IN12
addr[23] => LessThan0.IN41
addr[23] => LessThan1.IN41
addr[23] => Mod1.IN12
addr[23] => Div1.IN12
addr[23] => Div2.IN15
addr[23] => Div3.IN18
addr[23] => LessThan2.IN41
addr[23] => Equal0.IN10
addr[23] => Equal14.IN11
addr[24] => LessThan0.IN40
addr[24] => LessThan1.IN40
addr[24] => Mod1.IN11
addr[24] => Div1.IN11
addr[24] => Div2.IN14
addr[24] => Div3.IN17
addr[24] => LessThan2.IN40
addr[24] => Equal0.IN9
addr[24] => Equal14.IN10
addr[25] => LessThan0.IN39
addr[25] => LessThan1.IN39
addr[25] => Mod1.IN10
addr[25] => Div1.IN10
addr[25] => Div2.IN13
addr[25] => Div3.IN16
addr[25] => LessThan2.IN39
addr[25] => Equal0.IN8
addr[25] => Equal14.IN9
addr[26] => LessThan0.IN38
addr[26] => LessThan1.IN38
addr[26] => Mod1.IN9
addr[26] => Div1.IN9
addr[26] => Div2.IN12
addr[26] => Div3.IN15
addr[26] => LessThan2.IN38
addr[26] => Equal0.IN7
addr[26] => Equal14.IN8
addr[27] => LessThan0.IN37
addr[27] => LessThan1.IN37
addr[27] => Mod1.IN8
addr[27] => Div1.IN8
addr[27] => Div2.IN11
addr[27] => Div3.IN14
addr[27] => LessThan2.IN37
addr[27] => Equal0.IN6
addr[27] => Equal14.IN7
addr[28] => LessThan0.IN36
addr[28] => LessThan1.IN36
addr[28] => Mod1.IN7
addr[28] => Div1.IN7
addr[28] => Div2.IN10
addr[28] => Div3.IN13
addr[28] => LessThan2.IN36
addr[28] => Equal0.IN5
addr[28] => Equal14.IN6
addr[29] => LessThan0.IN35
addr[29] => LessThan1.IN35
addr[29] => Mod1.IN6
addr[29] => Div1.IN6
addr[29] => Div2.IN9
addr[29] => Div3.IN12
addr[29] => LessThan2.IN35
addr[29] => Equal0.IN4
addr[29] => Equal14.IN5
addr[30] => LessThan0.IN34
addr[30] => LessThan1.IN34
addr[30] => Mod1.IN5
addr[30] => Div1.IN5
addr[30] => Div2.IN8
addr[30] => Div3.IN11
addr[30] => LessThan2.IN34
addr[30] => Equal0.IN3
addr[30] => Equal14.IN4
addr[31] => LessThan0.IN33
addr[31] => LessThan1.IN33
addr[31] => Mod1.IN4
addr[31] => Div1.IN4
addr[31] => Div2.IN7
addr[31] => Div3.IN10
addr[31] => LessThan2.IN33
addr[31] => Equal0.IN2
addr[31] => Equal14.IN3
datain[0] => datain[0].IN1
datain[1] => datain[1].IN1
datain[2] => datain[2].IN1
datain[3] => datain[3].IN1
datain[4] => datain[4].IN1
datain[5] => datain[5].IN1
datain[6] => datain[6].IN1
datain[7] => datain[7].IN1
datain[8] => datain[8].IN1
datain[9] => datain[9].IN1
datain[10] => datain[10].IN1
datain[11] => datain[11].IN1
datain[12] => datain[12].IN1
datain[13] => datain[13].IN1
datain[14] => datain[14].IN1
datain[15] => datain[15].IN1
datain[16] => datain[16].IN1
datain[17] => datain[17].IN1
datain[18] => datain[18].IN1
datain[19] => datain[19].IN1
datain[20] => datain[20].IN1
datain[21] => datain[21].IN1
datain[22] => datain[22].IN1
datain[23] => datain[23].IN1
datain[24] => datain[24].IN1
datain[25] => datain[25].IN1
datain[26] => datain[26].IN1
datain[27] => datain[27].IN1
datain[28] => datain[28].IN1
datain[29] => datain[29].IN1
datain[30] => datain[30].IN1
datain[31] => datain[31].IN1
we => write_enable.IN1
we => leds[9]~reg0.DATAIN
dataout[0] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[16] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[17] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[18] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[19] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[20] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[21] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[22] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[23] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[24] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[25] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[26] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[27] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[28] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[29] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[30] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[31] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
switches[0] => sws[0].DATAIN
switches[1] => sws[1].DATAIN
switches[2] => sws[2].DATAIN
switches[3] => sws[3].DATAIN
switches[4] => sws[4].DATAIN
switches[5] => sws[5].DATAIN
switches[6] => sws[6].DATAIN
switches[7] => sws[7].DATAIN
switches[8] => sws[8].DATAIN
switches[9] => sws[9].DATAIN
hex0[0] <= hex0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex0[1] <= hex0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex0[2] <= hex0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex0[3] <= hex0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex0[4] <= hex0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex0[5] <= hex0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex0[6] <= hex0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex1[0] <= hex1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex1[1] <= hex1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex1[2] <= hex1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex1[3] <= hex1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex1[4] <= hex1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex1[5] <= hex1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex1[6] <= hex1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex2[0] <= hex2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex2[1] <= hex2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex2[2] <= hex2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex2[3] <= hex2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex2[4] <= hex2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex2[5] <= hex2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex2[6] <= hex2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex3[0] <= hex3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex3[1] <= hex3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex3[2] <= hex3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex3[3] <= hex3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex3[4] <= hex3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex3[5] <= hex3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex3[6] <= hex3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex4[0] <= hex4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex4[1] <= hex4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex4[2] <= hex4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex4[3] <= hex4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex4[4] <= hex4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex4[5] <= hex4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex4[6] <= hex4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex5[0] <= hex5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex5[1] <= hex5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex5[2] <= hex5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex5[3] <= hex5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex5[4] <= hex5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex5[5] <= hex5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex5[6] <= hex5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds[0] <= leds[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds[1] <= leds[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds[2] <= leds[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds[3] <= leds[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds[4] <= leds[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds[5] <= leds[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds[6] <= leds[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds[7] <= leds[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds[8] <= leds[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds[9] <= leds[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|y86_cpu|y86_memory:memory|y86_datamem:data_memory|y86_ram:dram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|y86_cpu|y86_memory:memory|y86_datamem:data_memory|y86_ram:dram|altsyncram:altsyncram_component
wren_a => altsyncram_hnp1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_hnp1:auto_generated.data_a[0]
data_a[1] => altsyncram_hnp1:auto_generated.data_a[1]
data_a[2] => altsyncram_hnp1:auto_generated.data_a[2]
data_a[3] => altsyncram_hnp1:auto_generated.data_a[3]
data_a[4] => altsyncram_hnp1:auto_generated.data_a[4]
data_a[5] => altsyncram_hnp1:auto_generated.data_a[5]
data_a[6] => altsyncram_hnp1:auto_generated.data_a[6]
data_a[7] => altsyncram_hnp1:auto_generated.data_a[7]
data_a[8] => altsyncram_hnp1:auto_generated.data_a[8]
data_a[9] => altsyncram_hnp1:auto_generated.data_a[9]
data_a[10] => altsyncram_hnp1:auto_generated.data_a[10]
data_a[11] => altsyncram_hnp1:auto_generated.data_a[11]
data_a[12] => altsyncram_hnp1:auto_generated.data_a[12]
data_a[13] => altsyncram_hnp1:auto_generated.data_a[13]
data_a[14] => altsyncram_hnp1:auto_generated.data_a[14]
data_a[15] => altsyncram_hnp1:auto_generated.data_a[15]
data_a[16] => altsyncram_hnp1:auto_generated.data_a[16]
data_a[17] => altsyncram_hnp1:auto_generated.data_a[17]
data_a[18] => altsyncram_hnp1:auto_generated.data_a[18]
data_a[19] => altsyncram_hnp1:auto_generated.data_a[19]
data_a[20] => altsyncram_hnp1:auto_generated.data_a[20]
data_a[21] => altsyncram_hnp1:auto_generated.data_a[21]
data_a[22] => altsyncram_hnp1:auto_generated.data_a[22]
data_a[23] => altsyncram_hnp1:auto_generated.data_a[23]
data_a[24] => altsyncram_hnp1:auto_generated.data_a[24]
data_a[25] => altsyncram_hnp1:auto_generated.data_a[25]
data_a[26] => altsyncram_hnp1:auto_generated.data_a[26]
data_a[27] => altsyncram_hnp1:auto_generated.data_a[27]
data_a[28] => altsyncram_hnp1:auto_generated.data_a[28]
data_a[29] => altsyncram_hnp1:auto_generated.data_a[29]
data_a[30] => altsyncram_hnp1:auto_generated.data_a[30]
data_a[31] => altsyncram_hnp1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hnp1:auto_generated.address_a[0]
address_a[1] => altsyncram_hnp1:auto_generated.address_a[1]
address_a[2] => altsyncram_hnp1:auto_generated.address_a[2]
address_a[3] => altsyncram_hnp1:auto_generated.address_a[3]
address_a[4] => altsyncram_hnp1:auto_generated.address_a[4]
address_a[5] => altsyncram_hnp1:auto_generated.address_a[5]
address_a[6] => altsyncram_hnp1:auto_generated.address_a[6]
address_a[7] => altsyncram_hnp1:auto_generated.address_a[7]
address_a[8] => altsyncram_hnp1:auto_generated.address_a[8]
address_a[9] => altsyncram_hnp1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hnp1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hnp1:auto_generated.q_a[0]
q_a[1] <= altsyncram_hnp1:auto_generated.q_a[1]
q_a[2] <= altsyncram_hnp1:auto_generated.q_a[2]
q_a[3] <= altsyncram_hnp1:auto_generated.q_a[3]
q_a[4] <= altsyncram_hnp1:auto_generated.q_a[4]
q_a[5] <= altsyncram_hnp1:auto_generated.q_a[5]
q_a[6] <= altsyncram_hnp1:auto_generated.q_a[6]
q_a[7] <= altsyncram_hnp1:auto_generated.q_a[7]
q_a[8] <= altsyncram_hnp1:auto_generated.q_a[8]
q_a[9] <= altsyncram_hnp1:auto_generated.q_a[9]
q_a[10] <= altsyncram_hnp1:auto_generated.q_a[10]
q_a[11] <= altsyncram_hnp1:auto_generated.q_a[11]
q_a[12] <= altsyncram_hnp1:auto_generated.q_a[12]
q_a[13] <= altsyncram_hnp1:auto_generated.q_a[13]
q_a[14] <= altsyncram_hnp1:auto_generated.q_a[14]
q_a[15] <= altsyncram_hnp1:auto_generated.q_a[15]
q_a[16] <= altsyncram_hnp1:auto_generated.q_a[16]
q_a[17] <= altsyncram_hnp1:auto_generated.q_a[17]
q_a[18] <= altsyncram_hnp1:auto_generated.q_a[18]
q_a[19] <= altsyncram_hnp1:auto_generated.q_a[19]
q_a[20] <= altsyncram_hnp1:auto_generated.q_a[20]
q_a[21] <= altsyncram_hnp1:auto_generated.q_a[21]
q_a[22] <= altsyncram_hnp1:auto_generated.q_a[22]
q_a[23] <= altsyncram_hnp1:auto_generated.q_a[23]
q_a[24] <= altsyncram_hnp1:auto_generated.q_a[24]
q_a[25] <= altsyncram_hnp1:auto_generated.q_a[25]
q_a[26] <= altsyncram_hnp1:auto_generated.q_a[26]
q_a[27] <= altsyncram_hnp1:auto_generated.q_a[27]
q_a[28] <= altsyncram_hnp1:auto_generated.q_a[28]
q_a[29] <= altsyncram_hnp1:auto_generated.q_a[29]
q_a[30] <= altsyncram_hnp1:auto_generated.q_a[30]
q_a[31] <= altsyncram_hnp1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|y86_cpu|y86_memory:memory|y86_datamem:data_memory|y86_ram:dram|altsyncram:altsyncram_component|altsyncram_hnp1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


