

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_40_2'
================================================================
* Date:           Sun Nov 13 23:03:24 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        serialization_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  8.000 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_2  |        ?|        ?|        19|         10|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 10, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.07>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%skip_row = alloca i32 1"   --->   Operation 22 'alloca' 'skip_row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%src_counter_1 = alloca i32 1"   --->   Operation 23 'alloca' 'src_counter_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%total_length = alloca i32 1"   --->   Operation 24 'alloca' 'total_length' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%select_ln50_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %select_ln50"   --->   Operation 25 'read' 'select_ln50_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%src_buff_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %src_buff"   --->   Operation 26 'read' 'src_buff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%src_counter_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %src_counter"   --->   Operation 27 'read' 'src_counter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%select_ln50_cast = zext i3 %select_ln50_read"   --->   Operation 28 'zext' 'select_ln50_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 120000, void @empty, void @empty_0, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %total_length"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %src_counter_read, i32 %src_counter_1"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %skip_row"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%src_counter_9 = load i32 %src_counter_1" [top.cpp:44]   --->   Operation 34 'load' 'src_counter_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.55ns)   --->   "%add_ln40 = add i32 %src_counter_9, i32 2" [top.cpp:40]   --->   Operation 35 'add' 'add_ln40' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i32 %add_ln40" [top.cpp:40]   --->   Operation 36 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (3.52ns)   --->   "%add_ln40_1 = add i64 %zext_ln40, i64 %src_buff_read" [top.cpp:40]   --->   Operation 37 'add' 'add_ln40_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %add_ln40_1" [top.cpp:40]   --->   Operation 38 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.00>
ST_2 : Operation 39 [7/7] (8.00ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i32 1" [top.cpp:40]   --->   Operation 39 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.00>
ST_3 : Operation 40 [6/7] (8.00ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i32 1" [top.cpp:40]   --->   Operation 40 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.00>
ST_4 : Operation 41 [5/7] (8.00ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i32 1" [top.cpp:40]   --->   Operation 41 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.00>
ST_5 : Operation 42 [4/7] (8.00ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i32 1" [top.cpp:40]   --->   Operation 42 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.00>
ST_6 : Operation 43 [3/7] (8.00ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i32 1" [top.cpp:40]   --->   Operation 43 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.00>
ST_7 : Operation 44 [2/7] (8.00ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i32 1" [top.cpp:40]   --->   Operation 44 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.00>
ST_8 : Operation 45 [1/7] (8.00ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr, i32 1" [top.cpp:40]   --->   Operation 45 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.00>
ST_9 : Operation 46 [1/1] (8.00ns)   --->   "%gmem_addr_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr" [top.cpp:40]   --->   Operation 46 'read' 'gmem_addr_read' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 4.14>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%skip_row_1 = load i32 %skip_row" [top.cpp:45]   --->   Operation 47 'load' 'skip_row_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 49 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (1.55ns)   --->   "%icmp_ln40 = icmp_eq  i8 %gmem_addr_read, i8 %select_ln50_cast" [top.cpp:40]   --->   Operation 50 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 51 [1/1] (2.55ns)   --->   "%skip_row_2 = add i32 %skip_row_1, i32 1" [top.cpp:45]   --->   Operation 51 'add' 'skip_row_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %while.end.exitStub, void %while.body" [top.cpp:40]   --->   Operation 52 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i32 %src_counter_9" [top.cpp:42]   --->   Operation 53 'zext' 'zext_ln42' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (3.52ns)   --->   "%add_ln42 = add i64 %zext_ln42, i64 %src_buff_read" [top.cpp:42]   --->   Operation 54 'add' 'add_ln42' <Predicate = (icmp_ln40)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i8 %gmem, i64 %add_ln42" [top.cpp:42]   --->   Operation 55 'getelementptr' 'gmem_addr_1' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (2.55ns)   --->   "%src_counter_10 = add i32 %src_counter_9, i32 11" [top.cpp:44]   --->   Operation 56 'add' 'src_counter_10' <Predicate = (icmp_ln40)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln40 = store i32 %src_counter_10, i32 %src_counter_1" [top.cpp:40]   --->   Operation 57 'store' 'store_ln40' <Predicate = (icmp_ln40)> <Delay = 1.58>
ST_10 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln40 = store i32 %skip_row_2, i32 %skip_row" [top.cpp:40]   --->   Operation 58 'store' 'store_ln40' <Predicate = (icmp_ln40)> <Delay = 1.58>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%total_length_load_1 = load i32 %total_length"   --->   Operation 74 'load' 'total_length_load_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %total_length_out, i32 %total_length_load_1"   --->   Operation 75 'write' 'write_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %src_counter_1_out, i32 %src_counter_9" [top.cpp:44]   --->   Operation 76 'write' 'write_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln45 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %skip_row_out, i32 %skip_row_1" [top.cpp:45]   --->   Operation 77 'write' 'write_ln45' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 78 'ret' 'ret_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 8.00>
ST_11 : Operation 59 [7/7] (8.00ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_1, i32 1" [top.cpp:42]   --->   Operation 59 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.00>
ST_12 : Operation 60 [6/7] (8.00ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_1, i32 1" [top.cpp:42]   --->   Operation 60 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.00>
ST_13 : Operation 61 [5/7] (8.00ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_1, i32 1" [top.cpp:42]   --->   Operation 61 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 8.00>
ST_14 : Operation 62 [4/7] (8.00ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_1, i32 1" [top.cpp:42]   --->   Operation 62 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 8.00>
ST_15 : Operation 63 [3/7] (8.00ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_1, i32 1" [top.cpp:42]   --->   Operation 63 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 8.00>
ST_16 : Operation 64 [2/7] (8.00ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_1, i32 1" [top.cpp:42]   --->   Operation 64 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 8.00>
ST_17 : Operation 65 [1/7] (8.00ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P1A, i8 %gmem_addr_1, i32 1" [top.cpp:42]   --->   Operation 65 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 8.00>
ST_18 : Operation 66 [1/1] (8.00ns)   --->   "%gmem_addr_1_read = read i8 @_ssdm_op_Read.m_axi.i8P1A, i8 %gmem_addr_1" [top.cpp:42]   --->   Operation 66 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 67 [1/1] (0.00ns)   --->   "%type_valid = trunc i8 %gmem_addr_1_read" [top.cpp:42]   --->   Operation 67 'trunc' 'type_valid' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 4.14>
ST_19 : Operation 68 [1/1] (0.00ns)   --->   "%total_length_load = load i32 %total_length" [top.cpp:43]   --->   Operation 68 'load' 'total_length_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [top.cpp:42]   --->   Operation 69 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i4 %type_valid" [top.cpp:42]   --->   Operation 70 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 71 [1/1] (2.55ns)   --->   "%total_length_1 = add i32 %zext_ln42_1, i32 %total_length_load" [top.cpp:43]   --->   Operation 71 'add' 'total_length_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln40 = store i32 %total_length_1, i32 %total_length" [top.cpp:40]   --->   Operation 72 'store' 'store_ln40' <Predicate = true> <Delay = 1.58>
ST_19 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln40 = br void %while.cond" [top.cpp:40]   --->   Operation 73 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_counter]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ src_buff]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln50]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ total_length_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ src_counter_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ skip_row_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
skip_row            (alloca       ) [ 01111111111000000000]
src_counter_1       (alloca       ) [ 01111111111000000000]
total_length        (alloca       ) [ 01111111111111111111]
select_ln50_read    (read         ) [ 00000000000000000000]
src_buff_read       (read         ) [ 00111111111000000000]
src_counter_read    (read         ) [ 00000000000000000000]
select_ln50_cast    (zext         ) [ 00111111111000000000]
specinterface_ln0   (specinterface) [ 00000000000000000000]
store_ln0           (store        ) [ 00000000000000000000]
store_ln0           (store        ) [ 00000000000000000000]
store_ln0           (store        ) [ 00000000000000000000]
br_ln0              (br           ) [ 00000000000000000000]
src_counter_9       (load         ) [ 00111111111000000000]
add_ln40            (add          ) [ 00000000000000000000]
zext_ln40           (zext         ) [ 00000000000000000000]
add_ln40_1          (add          ) [ 00000000000000000000]
gmem_addr           (getelementptr) [ 00111111110000000000]
gmem_load_req       (readreq      ) [ 00000000000000000000]
gmem_addr_read      (read         ) [ 00000000001000000000]
skip_row_1          (load         ) [ 00000000000000000000]
specbitsmap_ln0     (specbitsmap  ) [ 00000000000000000000]
specpipeline_ln0    (specpipeline ) [ 00000000000000000000]
icmp_ln40           (icmp         ) [ 00000000001000000000]
skip_row_2          (add          ) [ 00000000000000000000]
br_ln40             (br           ) [ 00000000000000000000]
zext_ln42           (zext         ) [ 00000000000000000000]
add_ln42            (add          ) [ 00000000000000000000]
gmem_addr_1         (getelementptr) [ 01111111100111111110]
src_counter_10      (add          ) [ 00000000000000000000]
store_ln40          (store        ) [ 00000000000000000000]
store_ln40          (store        ) [ 00000000000000000000]
gmem_load_1_req     (readreq      ) [ 00000000000000000000]
gmem_addr_1_read    (read         ) [ 00000000000000000000]
type_valid          (trunc        ) [ 00000000010000000001]
total_length_load   (load         ) [ 00000000000000000000]
specloopname_ln42   (specloopname ) [ 00000000000000000000]
zext_ln42_1         (zext         ) [ 00000000000000000000]
total_length_1      (add          ) [ 00000000000000000000]
store_ln40          (store        ) [ 00000000000000000000]
br_ln40             (br           ) [ 00000000000000000000]
total_length_load_1 (load         ) [ 00000000000000000000]
write_ln0           (write        ) [ 00000000000000000000]
write_ln44          (write        ) [ 00000000000000000000]
write_ln45          (write        ) [ 00000000000000000000]
ret_ln0             (ret          ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_counter">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_counter"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_buff">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_buff"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="select_ln50">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln50"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="total_length_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="total_length_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="src_counter_1_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_counter_1_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="skip_row_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip_row_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="skip_row_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="skip_row/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="src_counter_1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_counter_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="total_length_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="total_length/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="select_ln50_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="3" slack="0"/>
<pin id="74" dir="0" index="1" bw="3" slack="0"/>
<pin id="75" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln50_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="src_buff_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_buff_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="src_counter_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_counter_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_readreq_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="1"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="gmem_addr_read_read_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="8" slack="8"/>
<pin id="100" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/9 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_readreq_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="1"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/11 "/>
</bind>
</comp>

<comp id="109" class="1004" name="gmem_addr_1_read_read_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="8" slack="8"/>
<pin id="112" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/18 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln0_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/10 "/>
</bind>
</comp>

<comp id="121" class="1004" name="write_ln44_write_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="0" index="2" bw="32" slack="9"/>
<pin id="125" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln44/10 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_ln45_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln45/10 "/>
</bind>
</comp>

<comp id="135" class="1004" name="select_ln50_cast_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="3" slack="0"/>
<pin id="137" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln50_cast/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln0_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln0_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln0_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="src_counter_9_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_counter_9/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="add_ln40_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="3" slack="0"/>
<pin id="160" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="zext_ln40_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln40_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="64" slack="0"/>
<pin id="170" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="gmem_addr_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="0" index="1" bw="64" slack="0"/>
<pin id="176" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="skip_row_1_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="9"/>
<pin id="181" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="skip_row_1/10 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln40_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="1"/>
<pin id="185" dir="0" index="1" bw="3" slack="9"/>
<pin id="186" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/10 "/>
</bind>
</comp>

<comp id="187" class="1004" name="skip_row_2_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="skip_row_2/10 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln42_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="9"/>
<pin id="195" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/10 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln42_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="64" slack="9"/>
<pin id="199" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/10 "/>
</bind>
</comp>

<comp id="201" class="1004" name="gmem_addr_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="64" slack="0"/>
<pin id="204" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/10 "/>
</bind>
</comp>

<comp id="207" class="1004" name="src_counter_10_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="9"/>
<pin id="209" dir="0" index="1" bw="5" slack="0"/>
<pin id="210" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="src_counter_10/10 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln40_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="9"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/10 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln40_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="9"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/10 "/>
</bind>
</comp>

<comp id="222" class="1004" name="type_valid_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="type_valid/18 "/>
</bind>
</comp>

<comp id="226" class="1004" name="total_length_load_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="18"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="total_length_load/19 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln42_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="1"/>
<pin id="231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1/19 "/>
</bind>
</comp>

<comp id="232" class="1004" name="total_length_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="total_length_1/19 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln40_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="18"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/19 "/>
</bind>
</comp>

<comp id="243" class="1004" name="total_length_load_1_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="9"/>
<pin id="245" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="total_length_load_1/10 "/>
</bind>
</comp>

<comp id="247" class="1005" name="skip_row_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="skip_row "/>
</bind>
</comp>

<comp id="254" class="1005" name="src_counter_1_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="src_counter_1 "/>
</bind>
</comp>

<comp id="261" class="1005" name="total_length_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="total_length "/>
</bind>
</comp>

<comp id="269" class="1005" name="src_buff_read_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="9"/>
<pin id="271" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="src_buff_read "/>
</bind>
</comp>

<comp id="274" class="1005" name="select_ln50_cast_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="9"/>
<pin id="276" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="select_ln50_cast "/>
</bind>
</comp>

<comp id="279" class="1005" name="src_counter_9_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="9"/>
<pin id="281" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="src_counter_9 "/>
</bind>
</comp>

<comp id="286" class="1005" name="gmem_addr_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="1"/>
<pin id="288" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="292" class="1005" name="gmem_addr_read_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="1"/>
<pin id="294" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="300" class="1005" name="gmem_addr_1_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="1"/>
<pin id="302" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="306" class="1005" name="type_valid_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="1"/>
<pin id="308" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="type_valid "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="42" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="101"><net_src comp="44" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="42" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="113"><net_src comp="44" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="58" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="58" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="58" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="72" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="84" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="161"><net_src comp="154" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="40" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="157" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="78" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="167" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="182"><net_src comp="179" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="191"><net_src comp="179" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="14" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="200"><net_src comp="193" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="2" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="196" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="52" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="207" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="187" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="109" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="236"><net_src comp="229" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="226" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="243" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="250"><net_src comp="60" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="253"><net_src comp="247" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="257"><net_src comp="64" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="260"><net_src comp="254" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="264"><net_src comp="68" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="267"><net_src comp="261" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="268"><net_src comp="261" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="272"><net_src comp="78" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="277"><net_src comp="135" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="282"><net_src comp="154" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="285"><net_src comp="279" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="289"><net_src comp="173" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="295"><net_src comp="97" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="303"><net_src comp="201" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="309"><net_src comp="222" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="229" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: total_length_out | {10 }
	Port: src_counter_1_out | {10 }
	Port: skip_row_out | {10 }
 - Input state : 
	Port: dut_Pipeline_VITIS_LOOP_40_2 : src_counter | {1 }
	Port: dut_Pipeline_VITIS_LOOP_40_2 : gmem | {2 3 4 5 6 7 8 9 11 12 13 14 15 16 17 18 }
	Port: dut_Pipeline_VITIS_LOOP_40_2 : src_buff | {1 }
	Port: dut_Pipeline_VITIS_LOOP_40_2 : select_ln50 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		src_counter_9 : 1
		add_ln40 : 2
		zext_ln40 : 3
		add_ln40_1 : 4
		gmem_addr : 5
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		skip_row_2 : 1
		br_ln40 : 1
		add_ln42 : 1
		gmem_addr_1 : 2
		store_ln40 : 1
		store_ln40 : 2
		write_ln0 : 1
		write_ln45 : 1
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		total_length_1 : 1
		store_ln40 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |        add_ln40_fu_157       |    0    |    39   |
|          |       add_ln40_1_fu_167      |    0    |    71   |
|    add   |       skip_row_2_fu_187      |    0    |    39   |
|          |        add_ln42_fu_196       |    0    |    71   |
|          |     src_counter_10_fu_207    |    0    |    39   |
|          |     total_length_1_fu_232    |    0    |    39   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln40_fu_183       |    0    |    11   |
|----------|------------------------------|---------|---------|
|          |  select_ln50_read_read_fu_72 |    0    |    0    |
|          |   src_buff_read_read_fu_78   |    0    |    0    |
|   read   |  src_counter_read_read_fu_84 |    0    |    0    |
|          |   gmem_addr_read_read_fu_97  |    0    |    0    |
|          | gmem_addr_1_read_read_fu_109 |    0    |    0    |
|----------|------------------------------|---------|---------|
|  readreq |       grp_readreq_fu_90      |    0    |    0    |
|          |      grp_readreq_fu_102      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |    write_ln0_write_fu_114    |    0    |    0    |
|   write  |    write_ln44_write_fu_121   |    0    |    0    |
|          |    write_ln45_write_fu_128   |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |    select_ln50_cast_fu_135   |    0    |    0    |
|   zext   |       zext_ln40_fu_163       |    0    |    0    |
|          |       zext_ln42_fu_193       |    0    |    0    |
|          |      zext_ln42_1_fu_229      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |       type_valid_fu_222      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   309   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   gmem_addr_1_reg_300  |    8   |
| gmem_addr_read_reg_292 |    8   |
|    gmem_addr_reg_286   |    8   |
|select_ln50_cast_reg_274|    8   |
|    skip_row_reg_247    |   32   |
|  src_buff_read_reg_269 |   64   |
|  src_counter_1_reg_254 |   32   |
|  src_counter_9_reg_279 |   32   |
|  total_length_reg_261  |   32   |
|   type_valid_reg_306   |    4   |
+------------------------+--------+
|          Total         |   228  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   309  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   228  |    -   |
+-----------+--------+--------+
|   Total   |   228  |   309  |
+-----------+--------+--------+
