{"children":[{"children":[{"data":[9,7,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 384 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"384b wide with 0 elements.","type":"brief"}],"name":"Stream 's0'","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 384 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"384b wide with 0 elements.","type":"brief"}],"name":"Stream 's1'","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 1 bit wide with a buffer size of 0 elements.","type":"text"},{"text":"1b wide with 0 elements.","type":"brief"}],"name":"Task call","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 1 bit wide with a buffer size of 0 elements.","type":"text"},{"text":"1b wide with 0 elements.","type":"brief"}],"name":"Task return","type":"resource"},{"children":[{"count":"1","data":[165,915,0,0,18],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[276,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"Select","type":"resource"}],"data":[441,915,0,0,18],"name":"No Source Line","type":"resource"},{"children":[{"children":[{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"Stream Read","type":"resource"}],"data":[3,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":151},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h","line":845}]],"name":"main.cpp:151 > _stream.h:845","replace_name":true,"type":"resource"}],"data":[3,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":151}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:151","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[1.5,1,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"Stream Write","type":"resource"}],"data":[1.5,1,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":154},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h","line":853}]],"name":"main.cpp:154 > _stream.h:853","replace_name":true,"type":"resource"}],"data":[1.5,1,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":154}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:154","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[68,35,0,2,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[103,36,0,2,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":160},{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":47}]],"name":"main.cpp:160 > main.cpp:47","replace_name":true,"type":"resource"}],"data":[103,36,0,2,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":160}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:160","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[1.5,1,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"Stream Write","type":"resource"}],"data":[1.5,1,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":163},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h","line":853}]],"name":"main.cpp:163 > _stream.h:853","replace_name":true,"type":"resource"}],"data":[1.5,1,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":163}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:163","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":148}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:148","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"8-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":162}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:162","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":166}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:166","replace_name":"true","type":"resource"}],"compute_units":1,"data":[564,962,0,2,18],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"projection","total_kernel_resources":[564,962,0,2,18],"total_percent":[1.19292,0.843281,0.438981,0,1.78571],"type":"function"},{"children":[{"data":[24,19,0,0,18],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,0,0,32],"details":[{"Additional information":[{"text":"Requested size 48 bytes, implemented size 64 bytes, stall-free, 2 reads and 1 write. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"1 word","Bank width":"512 bits","Implemented size":"64 bytes","Memory Usage":"32 MLABs","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Requested size":"48 bytes","type":"table"},{"text":"Stall-free,\n48B requested,\n64B implemented.","type":"brief"}],"name":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h:214 (arg)","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 1 bit wide with a buffer size of 0 elements.","type":"text"},{"text":"1b wide with 0 elements.","type":"brief"}],"name":"Component call","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 1 bit wide with a buffer size of 0 elements.","type":"text"},{"text":"1b wide with 0 elements.","type":"brief"}],"name":"Component return","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 384 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"384b wide with 0 elements.","type":"brief"}],"name":"Stream 's0'","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 384 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"384b wide with 0 elements.","type":"brief"}],"name":"Stream 's2'","type":"resource"},{"data":[0,0,0,0,32],"details":[{"Additional information":[{"text":"Requested size 48 bytes, implemented size 64 bytes, stall-free, 1 read and 2 writes. ","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"}],"Bank depth":"1 word","Bank width":"512 bits","Implemented size":"64 bytes","Memory Usage":"32 MLABs","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Requested size":"48 bytes","type":"table"},{"text":"Stall-free,\n48B requested,\n64B implemented.","type":"brief"}],"name":"main.cpp:194 (tuple_out)","type":"resource"},{"children":[{"count":"1","data":[28,367,0,0,1],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[266,521,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"Load","type":"resource"}],"data":[294,888,0,0,1],"name":"No Source Line","type":"resource"},{"children":[{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":197},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h","line":853}]],"name":"main.cpp:197 > _stream.h:853","replace_name":true,"type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":197}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:197","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":198},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h","line":121},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h","line":74},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h","line":62}]],"name":"main.cpp:198 > _task.h:121 > \n_task.h:74 > _task_FPGA.h:62","replace_name":true,"type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":198}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:198","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":199},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h","line":121},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h","line":74},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h","line":62}]],"name":"main.cpp:199 > _task.h:121 > \n_task.h:74 > _task_FPGA.h:62","replace_name":true,"type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":199}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:199","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"Stream Read","type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":200},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h","line":129},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h","line":81},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h","line":67}]],"name":"main.cpp:200 > _task.h:129 > \n_task.h:81 > _task_FPGA.h:67","replace_name":true,"type":"resource"}],"data":[2,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":200}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:200","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":201},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h","line":129},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h","line":81},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h","line":67}]],"name":"main.cpp:201 > _task.h:129 > \n_task.h:81 > _task_FPGA.h:67","replace_name":true,"type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":201}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:201","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":202},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h","line":845}]],"name":"main.cpp:202 > _stream.h:845","replace_name":true,"type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":202}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:202","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":193}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:193","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":202}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:202","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"Non-Blocking Stream Write","type":"resource"}],"data":[3,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":205}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:205","replace_name":"true","type":"resource"}],"compute_units":1,"data":[369,937,0,0,83],"debug":[[{"filename":"main.cpp","line":194}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"streamer","total_kernel_resources":[369,937,0,0,83],"total_percent":[2.0295,1.85175,0.427573,0,0],"type":"function"},{"children":[{"data":[75,70,9,0,1],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 384 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"384b wide with 0 elements.","type":"brief"}],"name":"Stream 's1'","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 384 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"384b wide with 0 elements.","type":"brief"}],"name":"Stream 's2'","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 1 bit wide with a buffer size of 0 elements.","type":"text"},{"text":"1b wide with 0 elements.","type":"brief"}],"name":"Task call","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 1 bit wide with a buffer size of 0 elements.","type":"text"},{"text":"1b wide with 0 elements.","type":"brief"}],"name":"Task return","type":"resource"},{"data":[0,0,0,0,2],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 23 due to a loop initiation interval of 23.","type":"text"}],"text":"1 register of width 32 bits and depth 23","type":"text"},{"text":"Register,\n1 reg, 32 width by 23 depth","type":"brief"}],"name":"Variable: \n - 'count' (main.cpp:90)","type":"resource"},{"data":[0,0,0,0,2],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 23 due to a loop initiation interval of 23.","type":"text"}],"text":"1 register of width 32 bits and depth 23","type":"text"},{"text":"Register,\n1 reg, 32 width by 23 depth","type":"brief"}],"name":"Variable: \n - 'i' (main.cpp:172)","type":"resource"},{"data":[85,156,0,0,2],"details":[{"text":"Type: Register","type":"text"},{"details":[{"text":" Depth was increased by a factor of 23 due to a loop initiation interval of 23.","type":"text"}],"text":"1 register of width 32 bits and depth 23","type":"text"},{"text":"Register,\n1 reg, 32 width by 23 depth","type":"brief"}],"name":"Variable: \n - 'sum' (main.cpp:89)","type":"resource"},{"children":[{"count":"1","data":[504,2511,1,0,62],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[329,296,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"Select","type":"resource"}],"data":[833,2807,1,0,62],"name":"No Source Line","type":"resource"},{"children":[{"children":[{"count":2,"data":[24.6667,16,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"32-bit Select","type":"resource"}],"data":[24.6667,16,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":170},{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":89}]],"name":"main.cpp:170 > main.cpp:89","replace_name":true,"type":"resource"},{"children":[{"count":2,"data":[16.6667,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"32-bit Select","type":"resource"}],"data":[16.6667,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":170},{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":90}]],"name":"main.cpp:170 > main.cpp:90","replace_name":true,"type":"resource"}],"data":[41.3334,16,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":170}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:170","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":173},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h","line":845}]],"name":"main.cpp:173 > _stream.h:845","replace_name":true,"type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":173}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:173","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[1.5,1,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"Stream Write","type":"resource"}],"data":[1.5,1,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":175},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h","line":853}]],"name":"main.cpp:175 > _stream.h:853","replace_name":true,"type":"resource"}],"data":[1.5,1,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":175}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:175","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[975,1108,0,0,3],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"32-bit Floating-point Add","type":"resource"},{"count":1,"data":[8.66667,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"32-bit Select","type":"resource"}],"data":[983.667,1108,0,0,3],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":179},{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":93}]],"name":"main.cpp:179 > main.cpp:93","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[8.66667,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"32-bit Select","type":"resource"}],"data":[8.66667,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":179},{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":94}]],"name":"main.cpp:179 > main.cpp:94","replace_name":true,"type":"resource"},{"children":[{"count":1,"data":[527,863,4,3.5,1],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"32-bit Floating-point Divide","type":"resource"},{"count":1,"data":[366,604,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"32-bit Integer to Floating-point Conversion","type":"resource"}],"data":[893,1467,4,3.5,1],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":179},{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":96}]],"name":"main.cpp:179 > main.cpp:96","replace_name":true,"type":"resource"},{"children":[{"count":4,"data":[41.3333,16,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"32-bit Select","type":"resource"}],"data":[41.3333,16,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":179},{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":98}]],"name":"main.cpp:179 > main.cpp:98","replace_name":true,"type":"resource"}],"data":[1926.66697,2591,4,3.5,4],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":179}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:179","replace_name":"true","type":"resource"},{"children":[{"children":[{"count":1,"data":[1.5,1,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main/main.cpp"}]],"name":"Stream Write","type":"resource"}],"data":[1.5,1,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":182},{"filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h","line":853}]],"name":"main.cpp:182 > _stream.h:853","replace_name":true,"type":"resource"}],"data":[1.5,1,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main/main.cpp","line":182}]],"name":"D:\\project\\ip\\hls\\main/main.cpp:182","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":170}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:170","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"1-bit Or","type":"resource"}],"data":[0.5,0,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":174}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:174","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[366,604,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"32-bit Integer to Floating-point Conversion","type":"resource"}],"data":[367.5,605,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":179}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:179","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"D","line":"\\project\\ip\\hls\\main\\main.cpp"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp","line":186}]],"name":"D:\\project\\ip\\hls\\main\\main.cpp:186","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3337.00037,6249,14,3.5,73],"debug":[[{"filename":"main.cpp","line":89}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"windowing","total_kernel_resources":[3337,6249,14,3.5,73],"total_percent":[6.82293,4.37794,2.85155,2.72374,3.57143],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[4270.00037,8148,14,5.5,174],"debug_enabled":"true","max_resources":[109572,219144,514,112,5478],"name":"System","total":[4270,8148,14,6,174],"total_percent":[10.0454,7.07297,3.7181,2.72374,5.35714],"type":"module"}