{"Source Block": ["verilog-ethernet/rtl/eth_mac_1g_rx.v@65:75@HdlIdDef", "\n// datapath control signals\nreg reset_crc;\nreg update_crc;\n\nreg [7:0] gmii_rxd_d0 = 0;\nreg [7:0] gmii_rxd_d1 = 0;\nreg [7:0] gmii_rxd_d2 = 0;\nreg [7:0] gmii_rxd_d3 = 0;\nreg [7:0] gmii_rxd_d4 = 0;\n\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_mac_1g_rx.v@63:73", "\nreg [2:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg reset_crc;\nreg update_crc;\n\nreg [7:0] gmii_rxd_d0 = 0;\nreg [7:0] gmii_rxd_d1 = 0;\nreg [7:0] gmii_rxd_d2 = 0;\nreg [7:0] gmii_rxd_d3 = 0;\n"], ["verilog-ethernet/rtl/eth_mac_1g_rx.v@68:78", "reg update_crc;\n\nreg [7:0] gmii_rxd_d0 = 0;\nreg [7:0] gmii_rxd_d1 = 0;\nreg [7:0] gmii_rxd_d2 = 0;\nreg [7:0] gmii_rxd_d3 = 0;\nreg [7:0] gmii_rxd_d4 = 0;\n\nreg gmii_rx_dv_d0 = 0;\nreg gmii_rx_dv_d1 = 0;\nreg gmii_rx_dv_d2 = 0;\n"], ["verilog-ethernet/rtl/eth_mac_1g_rx.v@66:76", "// datapath control signals\nreg reset_crc;\nreg update_crc;\n\nreg [7:0] gmii_rxd_d0 = 0;\nreg [7:0] gmii_rxd_d1 = 0;\nreg [7:0] gmii_rxd_d2 = 0;\nreg [7:0] gmii_rxd_d3 = 0;\nreg [7:0] gmii_rxd_d4 = 0;\n\nreg gmii_rx_dv_d0 = 0;\n"], ["verilog-ethernet/rtl/eth_mac_1g_rx.v@67:77", "reg reset_crc;\nreg update_crc;\n\nreg [7:0] gmii_rxd_d0 = 0;\nreg [7:0] gmii_rxd_d1 = 0;\nreg [7:0] gmii_rxd_d2 = 0;\nreg [7:0] gmii_rxd_d3 = 0;\nreg [7:0] gmii_rxd_d4 = 0;\n\nreg gmii_rx_dv_d0 = 0;\nreg gmii_rx_dv_d1 = 0;\n"], ["verilog-ethernet/rtl/eth_mac_1g_rx.v@62:72", "    STATE_WAIT_LAST = 3'd2;\n\nreg [2:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg reset_crc;\nreg update_crc;\n\nreg [7:0] gmii_rxd_d0 = 0;\nreg [7:0] gmii_rxd_d1 = 0;\nreg [7:0] gmii_rxd_d2 = 0;\n"]], "Diff Content": {"Delete": [[70, "reg [7:0] gmii_rxd_d0 = 0;\n"]], "Add": []}}