#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Dec 28 11:46:57 2025
# Process ID: 26500
# Current directory: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26112 C:\Users\S88 Service\Desktop\vivado_nhng\ednacuoiki\ednacuoiki.xpr
# Log file: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/vivado.log
# Journal file: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki\vivado.jou
# Running On: edna, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 12, Host memory: 7893 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.xpr}
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:58 ; elapsed = 00:00:28 . Memory (MB): peak = 1296.934 ; gain = 384.273
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  {{C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sources_1/new/ctr.vhd}}]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'present_ctr_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'present_ctr_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj present_ctr_tb_vhdl.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'present_ctr_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'present_ctr_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj present_ctr_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/S88 Service/Downloads/present.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'present'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sources_1/new/present_ctr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'present_ctr'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_present_ctr'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1347.023 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot present_ctr_tb_behav xil_defaultlib.present_ctr_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot present_ctr_tb_behav xil_defaultlib.present_ctr_tb -log elaborate.log 
Using 2 slave threads.
ERROR: [VRFC 10-3006] 'C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.sim/sim_1/behav/xsim/xsim.dir/xil_defaultlib/present_ctr_tb.vdb' needs to be re-saved since 'xil_defaultlib.present_ctr' changed
ERROR: [VRFC 10-3032] 'xil_defaultlib.present_ctr_tb' failed to restore
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.present_ctr_tb in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 1347.023 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_present_ctr'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_present_ctr' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_present_ctr_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/S88 Service/Downloads/present.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'present'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sources_1/new/present_ctr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'present_ctr'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_present_ctr'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_present_ctr_behav xil_defaultlib.tb_present_ctr -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_present_ctr_behav xil_defaultlib.tb_present_ctr -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.present [present_default]
Compiling architecture behavioral of entity xil_defaultlib.present_ctr [present_ctr_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_present_ctr
Built simulation snapshot tb_present_ctr_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1352.305 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_present_ctr_behav -key {Behavioral:sim_1:Functional:tb_present_ctr} -tclbatch {tb_present_ctr.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_present_ctr.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
============================================================
        PRESENT-CTR MODE TESTBENCH
        Total Test Cases: 7
============================================================

TC1: Plaintext=0, Counter=0, Key=0      
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1368.996 ; gain = 16.691
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_present_ctr_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1368.996 ; gain = 16.691
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'present_ctr_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'present_ctr_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj present_ctr_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/S88 Service/Downloads/present.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'present'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sources_1/new/present_ctr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'present_ctr'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'present_ctr_tb'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot present_ctr_tb_behav xil_defaultlib.present_ctr_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot present_ctr_tb_behav xil_defaultlib.present_ctr_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.present [present_default]
Compiling architecture rtl of entity xil_defaultlib.present_ctr [present_ctr_default]
Compiling architecture tb of entity xil_defaultlib.present_ctr_tb
Built simulation snapshot present_ctr_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1372.625 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "present_ctr_tb_behav -key {Behavioral:sim_1:Functional:present_ctr_tb} -tclbatch {present_ctr_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source present_ctr_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: TEST START
Time: 0 ps  Iteration: 0  Process: /present_ctr_tb/stimulus  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note: TC1 Ciphertext = 0x5E4E48A3D5D23D61
Time: 345 ns  Iteration: 3  Process: /present_ctr_tb/stimulus  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note: TC2 Ciphertext = 0x993CEA0278D15713
Time: 665 ns  Iteration: 3  Process: /present_ctr_tb/stimulus  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note: PASS: CTR counter changed keystream
Time: 665 ns  Iteration: 3  Process: /present_ctr_tb/stimulus  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note: TC3 Ciphertext = 0x40B5EADAA71536C6
Time: 985 ns  Iteration: 3  Process: /present_ctr_tb/stimulus  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note: PASS: Plaintext affects ciphertext
Time: 985 ns  Iteration: 3  Process: /present_ctr_tb/stimulus  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
Note: ALL TESTS FINISHED
Time: 985 ns  Iteration: 3  Process: /present_ctr_tb/stimulus  File: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sim_1/new/present_ctr_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'present_ctr_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1372.625 ; gain = 0.000
create_peripheral xilinx.com user present_ctr 1.0 -dir {C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/../ip_prsctr}
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:present_ctr:1.0]
set_property VALUE 16 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:present_ctr:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:present_ctr:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:present_ctr:1.0]
set_property  ip_repo_paths  {{C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/../ip_prsctr/present_ctr_1_0}} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/S88 Service/Desktop/vivado_nhng/ip_prsctr/present_ctr_1_0'.
ipx::edit_ip_in_project -upgrade true -name edit_present_ctr_v1_0 -directory {C:/Users/S88\ Service/Desktop/vivado_nhng/ednacuoiki/../ip_prsctr} {c:/Users/S88 Service/Desktop/vivado_nhng/ip_prsctr/present_ctr_1_0/component.xml}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1442.297 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/S88 Service/Desktop/vivado_nhng/ip_prsctr/present_ctr_1_0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1442.297 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
set_property target_language VHDL [current_project]
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\S88 Service\Desktop\vivado_nhng\ednacuoiki\ednacuoiki.srcs\sources_1\new\present_ctr.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\S88 Service\Downloads\present.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\S88 Service\Desktop\vivado_nhng\ednacuoiki\ednacuoiki.srcs\sim_1\new\present_ctr_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\S88 Service\Desktop\vivado_nhng\ednacuoiki\ednacuoiki.srcs\sources_1\new\present_ctr.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\S88 Service\Downloads\present.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\S88 Service\Desktop\vivado_nhng\ednacuoiki\ednacuoiki.srcs\sim_1\new\present_ctr_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
create_peripheral xilinx.com user present_ctr 1.0 -dir {C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/../ip_prsctr}
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:present_ctr:1.0]
set_property VALUE 16 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:present_ctr:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:present_ctr:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:present_ctr:1.0]
set_property  ip_repo_paths  {{C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/../ip_prsctr/present_ctr_1_0} {C:/Users/S88 Service/Desktop/vivado_nhng/ip_prsctr/present_ctr_1_0}} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/S88 Service/Desktop/vivado_nhng/ip_prsctr/present_ctr_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/S88 Service/Desktop/vivado_nhng/ip_prsctr/present_ctr_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/S88 Service/Desktop/vivado_nhng/ip_prsctr/present_ctr_1_0'.
ipx::edit_ip_in_project -upgrade true -name edit_present_ctr_v1_0 -directory {C:/Users/S88\ Service/Desktop/vivado_nhng/ednacuoiki/../ip_prsctr} {c:/Users/S88 Service/Desktop/vivado_nhng/ip_prsctr/present_ctr_1_0/component.xml}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1442.297 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/S88 Service/Desktop/vivado_nhng/ip_prsctr/present_ctr_1_0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/S88 Service/Desktop/vivado_nhng/ip_prsctr/present_ctr_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/S88 Service/Desktop/vivado_nhng/ip_prsctr/present_ctr_1_0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1442.297 ; gain = 0.000
update_compile_order -fileset sources_1
add_files -norecurse -copy_to {c:/Users/S88 Service/Desktop/vivado_nhng/ip_prsctr/present_ctr_1_0/src} {{C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sources_1/new/present_ctr.vhd}}
update_compile_order -fileset sources_1
current_project ednacuoiki
export_ip_user_files -of_objects  [get_files {{C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sources_1/new/ctr.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sources_1/new/ctr.vhd}}
export_ip_user_files -of_objects  [get_files {{C:/Users/S88 Service/Downloads/present.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/S88 Service/Downloads/present.vhd}}
add_files -norecurse {{C:/Users/S88 Service/Downloads/present.vhd}}
update_compile_order -fileset sources_1
current_project edit_present_ctr_v1_0
add_files -norecurse -copy_to {c:/Users/S88 Service/Desktop/vivado_nhng/ip_prsctr/present_ctr_1_0/src} {{C:/Users/S88 Service/Downloads/present.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sun Dec 28 13:44:19 2025] Launched synth_1...
Run output will be captured here: c:/users/s88 service/desktop/vivado_nhng/ip_prsctr/edit_present_ctr_v1_0.runs/synth_1/runme.log
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/S88 Service/Desktop/vivado_nhng/ip_prsctr/present_ctr_1_0/component.xml' ignored by IP packager.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/S88 Service/Desktop/vivado_nhng/ip_prsctr/present_ctr_1_0/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-3166] Bus Interface 'S00_AXI': References existing memory map 'S00_AXI'.
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
current_project ednacuoiki
create_bd_design "cuoiki"
Wrote  : <C:\Users\S88 Service\Desktop\vivado_nhng\ednacuoiki\ednacuoiki.srcs\sources_1\bd\cuoiki\cuoiki.bd> 
create_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1549.473 ; gain = 85.410
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {None} clk {New Clocking Wizard} cores {1} debug_module {Debug Only} ecc {None} local_mem {128KB} preset {None}}  [get_bd_cells microblaze_0]
WARNING: [BD 5-700] No address spaces matched 'get_bd_addr_spaces /microblaze_0'
apply_bd_automation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1839.180 ; gain = 151.102
startgroup
set_property -dict [list \
  CONFIG.CLK_IN1_BOARD_INTERFACE {sys_clock} \
  CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} \
  CONFIG.RESET_BOARD_INTERFACE {reset} \
  CONFIG.RESET_PORT {resetn} \
  CONFIG.RESET_TYPE {ACTIVE_LOW} \
] [get_bd_cells clk_wiz_1]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sys_clock ( System Clock ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/clk_in1]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /clk_wiz_1]
INFO: [board_rule 100-100] set_property CONFIG.CLK_IN1_BOARD_INTERFACE sys_clock [get_bd_cells /clk_wiz_1]
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
INFO: [BoardRule 102-10] create_bd_port -dir I sys_clock -type clk
INFO: [BoardRule 102-5] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
INFO: [BoardRule 102-6] set_property CONFIG.PHASE 0.0 /sys_clock
INFO: [BoardRule 102-15] connect_bd_net /sys_clock /clk_wiz_1/clk_in1
INFO: [BoardRule 102-17] set_property CONFIG.FREQ_HZ 100000000 /sys_clock
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( System Reset ) } Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins clk_wiz_1/resetn]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /clk_wiz_1]
INFO: [BoardRule 102-10] create_bd_port -dir I reset -type rst
INFO: [BoardRule 102-7] set_property CONFIG.POLARITY ACTIVE_LOW /reset
INFO: [BoardRule 102-15] connect_bd_net /reset /clk_wiz_1/resetn
INFO: [BoardRule 102-18] set_property CONFIG.POLARITY ACTIVE_LOW /reset
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( System Reset ) } Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /rst_clk_wiz_1_100M]
INFO: [board_rule 100-100] set_property CONFIG.RESET_BOARD_INTERFACE reset [get_bd_cells /rst_clk_wiz_1_100M]
INFO: [BoardRule 102-15] connect_bd_net /reset /rst_clk_wiz_1_100M/ext_reset_in
INFO: [BoardRule 102-18] set_property CONFIG.POLARITY ACTIVE_LOW /reset
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
apply_board_connection -board_interface "usb_uart" -ip_intf "axi_uartlite_0/UART" -diagram "cuoiki" 
INFO: [BoardInterface 100-3] current_bd_design cuoiki
INFO: [BoardInterface 100-10] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /axi_uartlite_0]
INFO: [BoardInterface 100-12] set_property CONFIG.UARTLITE_BOARD_INTERFACE usb_uart [get_bd_cells -quiet /axi_uartlite_0]
INFO: [BoardInterface 100-108] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 usb_uart
INFO: [BoardInterface 100-109] connect_bd_intf_net /usb_uart /axi_uartlite_0/UART
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:present_ctr:1.0 present_ctr_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
Slave segment '/axi_uartlite_0/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4060_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/present_ctr_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins present_ctr_0/S00_AXI]
Slave segment '/present_ctr_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/microblaze_0/Data' at <0x44A0_0000 [ 64K ]>.
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {dip_switches_4bits ( 4 Switches ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE dip_switches_4bits [get_bd_cells /axi_gpio_0]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 dip_switches_4bits
INFO: [BoardRule 102-9] connect_bd_intf_net /dip_switches_4bits /axi_gpio_0/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4000_0000 [ 64K ]>.
endgroup
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO]
delete_bd_objs [get_bd_intf_ports dip_switches_4bits]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
startgroup
set_property CONFIG.GPIO_BOARD_INTERFACE {Custom} [get_bd_cells axi_gpio_0]
endgroup
make_wrapper -files [get_files {{C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sources_1/bd/cuoiki/cuoiki.bd}}] -top
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
Wrote  : <C:\Users\S88 Service\Desktop\vivado_nhng\ednacuoiki\ednacuoiki.srcs\sources_1\bd\cuoiki\cuoiki.bd> 
Wrote  : <C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sources_1/bd/cuoiki/ui/bd_10e4870a.ui> 
VHDL Output written to : C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/synth/cuoiki.vhd
VHDL Output written to : C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/sim/cuoiki.vhd
VHDL Output written to : C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/hdl/cuoiki_wrapper.vhd
make_wrapper: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2194.168 ; gain = 245.551
add_files -norecurse {{c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/hdl/cuoiki_wrapper.vhd}}
update_compile_order -fileset sources_1
set_property top cuoiki_wrapper [current_fileset]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'cuoiki.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
VHDL Output written to : C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/synth/cuoiki.vhd
VHDL Output written to : C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/sim/cuoiki.vhd
VHDL Output written to : C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/hdl/cuoiki_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_axi_uartlite_0_0/cuoiki_axi_uartlite_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block present_ctr_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
Exporting to file C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/hw_handoff/cuoiki.hwh
Generated Hardware Definition File C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/synth/cuoiki.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP cuoiki_axi_gpio_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP cuoiki_axi_uartlite_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP cuoiki_clk_wiz_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP cuoiki_dlmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP cuoiki_dlmb_v10_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP cuoiki_ilmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP cuoiki_ilmb_v10_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP cuoiki_lmb_bram_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP cuoiki_mdm_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP cuoiki_microblaze_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP cuoiki_rst_clk_wiz_1_100M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP cuoiki_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cuoiki_axi_gpio_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cuoiki_axi_uartlite_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cuoiki_rst_clk_wiz_1_100M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cuoiki_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cuoiki_clk_wiz_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cuoiki_dlmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cuoiki_dlmb_v10_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cuoiki_ilmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cuoiki_ilmb_v10_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cuoiki_lmb_bram_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cuoiki_mdm_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cuoiki_microblaze_0_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sun Dec 28 14:12:38 2025] Launched cuoiki_dlmb_bram_if_cntlr_0_synth_1, cuoiki_ilmb_v10_0_synth_1, cuoiki_microblaze_0_0_synth_1, cuoiki_dlmb_v10_0_synth_1, cuoiki_ilmb_bram_if_cntlr_0_synth_1, cuoiki_xbar_0_synth_1, cuoiki_clk_wiz_1_0_synth_1, cuoiki_rst_clk_wiz_1_100M_0_synth_1, cuoiki_mdm_1_0_synth_1, cuoiki_lmb_bram_0_synth_1, cuoiki_axi_gpio_0_0_synth_1, cuoiki_present_ctr_0_0_synth_1, cuoiki_axi_uartlite_0_0_synth_1...
Run output will be captured here:
cuoiki_dlmb_bram_if_cntlr_0_synth_1: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.runs/cuoiki_dlmb_bram_if_cntlr_0_synth_1/runme.log
cuoiki_ilmb_v10_0_synth_1: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.runs/cuoiki_ilmb_v10_0_synth_1/runme.log
cuoiki_microblaze_0_0_synth_1: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.runs/cuoiki_microblaze_0_0_synth_1/runme.log
cuoiki_dlmb_v10_0_synth_1: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.runs/cuoiki_dlmb_v10_0_synth_1/runme.log
cuoiki_ilmb_bram_if_cntlr_0_synth_1: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.runs/cuoiki_ilmb_bram_if_cntlr_0_synth_1/runme.log
cuoiki_xbar_0_synth_1: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.runs/cuoiki_xbar_0_synth_1/runme.log
cuoiki_clk_wiz_1_0_synth_1: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.runs/cuoiki_clk_wiz_1_0_synth_1/runme.log
cuoiki_rst_clk_wiz_1_100M_0_synth_1: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.runs/cuoiki_rst_clk_wiz_1_100M_0_synth_1/runme.log
cuoiki_mdm_1_0_synth_1: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.runs/cuoiki_mdm_1_0_synth_1/runme.log
cuoiki_lmb_bram_0_synth_1: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.runs/cuoiki_lmb_bram_0_synth_1/runme.log
cuoiki_axi_gpio_0_0_synth_1: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.runs/cuoiki_axi_gpio_0_0_synth_1/runme.log
cuoiki_present_ctr_0_0_synth_1: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.runs/cuoiki_present_ctr_0_0_synth_1/runme.log
cuoiki_axi_uartlite_0_0_synth_1: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.runs/cuoiki_axi_uartlite_0_0_synth_1/runme.log
[Sun Dec 28 14:12:39 2025] Launched synth_1...
Run output will be captured here: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2231.938 ; gain = 37.770
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_axi_gpio_0_0/cuoiki_axi_gpio_0_0.dcp' for cell 'cuoiki_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_axi_uartlite_0_0/cuoiki_axi_uartlite_0_0.dcp' for cell 'cuoiki_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_clk_wiz_1_0/cuoiki_clk_wiz_1_0.dcp' for cell 'cuoiki_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_mdm_1_0/cuoiki_mdm_1_0.dcp' for cell 'cuoiki_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_microblaze_0_0/cuoiki_microblaze_0_0.dcp' for cell 'cuoiki_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_present_ctr_0_0/cuoiki_present_ctr_0_0.dcp' for cell 'cuoiki_i/present_ctr_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_rst_clk_wiz_1_100M_0/cuoiki_rst_clk_wiz_1_100M_0.dcp' for cell 'cuoiki_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_xbar_0/cuoiki_xbar_0.dcp' for cell 'cuoiki_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_dlmb_bram_if_cntlr_0/cuoiki_dlmb_bram_if_cntlr_0.dcp' for cell 'cuoiki_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_dlmb_v10_0/cuoiki_dlmb_v10_0.dcp' for cell 'cuoiki_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_ilmb_bram_if_cntlr_0/cuoiki_ilmb_bram_if_cntlr_0.dcp' for cell 'cuoiki_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_ilmb_v10_0/cuoiki_ilmb_v10_0.dcp' for cell 'cuoiki_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_lmb_bram_0/cuoiki_lmb_bram_0.dcp' for cell 'cuoiki_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.288 . Memory (MB): peak = 2383.902 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 276 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_microblaze_0_0/cuoiki_microblaze_0_0.xdc] for cell 'cuoiki_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_microblaze_0_0/cuoiki_microblaze_0_0.xdc] for cell 'cuoiki_i/microblaze_0/U0'
Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_clk_wiz_1_0/cuoiki_clk_wiz_1_0_board.xdc] for cell 'cuoiki_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_clk_wiz_1_0/cuoiki_clk_wiz_1_0_board.xdc] for cell 'cuoiki_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_clk_wiz_1_0/cuoiki_clk_wiz_1_0.xdc] for cell 'cuoiki_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_clk_wiz_1_0/cuoiki_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_clk_wiz_1_0/cuoiki_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_clk_wiz_1_0/cuoiki_clk_wiz_1_0.xdc] for cell 'cuoiki_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_rst_clk_wiz_1_100M_0/cuoiki_rst_clk_wiz_1_100M_0_board.xdc] for cell 'cuoiki_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_rst_clk_wiz_1_100M_0/cuoiki_rst_clk_wiz_1_100M_0_board.xdc] for cell 'cuoiki_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_rst_clk_wiz_1_100M_0/cuoiki_rst_clk_wiz_1_100M_0.xdc] for cell 'cuoiki_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_rst_clk_wiz_1_100M_0/cuoiki_rst_clk_wiz_1_100M_0.xdc] for cell 'cuoiki_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_axi_uartlite_0_0/cuoiki_axi_uartlite_0_0_board.xdc] for cell 'cuoiki_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_axi_uartlite_0_0/cuoiki_axi_uartlite_0_0_board.xdc] for cell 'cuoiki_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_axi_uartlite_0_0/cuoiki_axi_uartlite_0_0.xdc] for cell 'cuoiki_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_axi_uartlite_0_0/cuoiki_axi_uartlite_0_0.xdc] for cell 'cuoiki_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_axi_gpio_0_0/cuoiki_axi_gpio_0_0_board.xdc] for cell 'cuoiki_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_axi_gpio_0_0/cuoiki_axi_gpio_0_0_board.xdc] for cell 'cuoiki_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_axi_gpio_0_0/cuoiki_axi_gpio_0_0.xdc] for cell 'cuoiki_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_axi_gpio_0_0/cuoiki_axi_gpio_0_0.xdc] for cell 'cuoiki_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_mdm_1_0/cuoiki_mdm_1_0.xdc] for cell 'cuoiki_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_mdm_1_0/cuoiki_mdm_1_0.xdc] for cell 'cuoiki_i/mdm_1/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'cuoiki_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3063.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

open_run: Time (s): cpu = 00:00:42 ; elapsed = 00:00:30 . Memory (MB): peak = 3071.645 ; gain = 744.484
set_property IOSTANDARD LVCMOS33 [get_ports [list {GPIO_0_tri_i[3]} {GPIO_0_tri_i[2]} {GPIO_0_tri_i[1]} {GPIO_0_tri_i[0]}]]
open_bd_design {C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sources_1/bd/cuoiki/cuoiki.bd}
startgroup
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {0} \
  CONFIG.C_GPIO_WIDTH {1} \
] [get_bd_cells axi_gpio_0]
endgroup
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports GPIO_0]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
reset_run cuoiki_axi_gpio_0_0_synth_1
validate_bd_design
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
save_bd_design
Wrote  : <C:\Users\S88 Service\Desktop\vivado_nhng\ednacuoiki\ednacuoiki.srcs\sources_1\bd\cuoiki\cuoiki.bd> 
Wrote  : <C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sources_1/bd/cuoiki/ui/bd_10e4870a.ui> 
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.runs/synth_1/cuoiki_wrapper.dcp to C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'cuoiki.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
VHDL Output written to : C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/synth/cuoiki.vhd
VHDL Output written to : C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/sim/cuoiki.vhd
VHDL Output written to : C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/hdl/cuoiki_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
Exporting to file C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/hw_handoff/cuoiki.hwh
Generated Hardware Definition File C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/synth/cuoiki.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: cuoiki_axi_gpio_0_0
[Sun Dec 28 14:30:46 2025] Launched cuoiki_axi_gpio_0_0_synth_1...
Run output will be captured here: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.runs/cuoiki_axi_gpio_0_0_synth_1/runme.log
[Sun Dec 28 14:30:46 2025] Launched synth_1...
Run output will be captured here: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3161.750 ; gain = 0.000
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_axi_gpio_0_0/cuoiki_axi_gpio_0_0.dcp' for cell 'cuoiki_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_axi_uartlite_0_0/cuoiki_axi_uartlite_0_0.dcp' for cell 'cuoiki_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_clk_wiz_1_0/cuoiki_clk_wiz_1_0.dcp' for cell 'cuoiki_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_mdm_1_0/cuoiki_mdm_1_0.dcp' for cell 'cuoiki_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_microblaze_0_0/cuoiki_microblaze_0_0.dcp' for cell 'cuoiki_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_present_ctr_0_0/cuoiki_present_ctr_0_0.dcp' for cell 'cuoiki_i/present_ctr_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_rst_clk_wiz_1_100M_0/cuoiki_rst_clk_wiz_1_100M_0.dcp' for cell 'cuoiki_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_xbar_0/cuoiki_xbar_0.dcp' for cell 'cuoiki_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_dlmb_bram_if_cntlr_0/cuoiki_dlmb_bram_if_cntlr_0.dcp' for cell 'cuoiki_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_dlmb_v10_0/cuoiki_dlmb_v10_0.dcp' for cell 'cuoiki_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_ilmb_bram_if_cntlr_0/cuoiki_ilmb_bram_if_cntlr_0.dcp' for cell 'cuoiki_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_ilmb_v10_0/cuoiki_ilmb_v10_0.dcp' for cell 'cuoiki_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_lmb_bram_0/cuoiki_lmb_bram_0.dcp' for cell 'cuoiki_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.237 . Memory (MB): peak = 3187.277 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 277 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_microblaze_0_0/cuoiki_microblaze_0_0.xdc] for cell 'cuoiki_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_microblaze_0_0/cuoiki_microblaze_0_0.xdc] for cell 'cuoiki_i/microblaze_0/U0'
Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_clk_wiz_1_0/cuoiki_clk_wiz_1_0_board.xdc] for cell 'cuoiki_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_clk_wiz_1_0/cuoiki_clk_wiz_1_0_board.xdc] for cell 'cuoiki_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_clk_wiz_1_0/cuoiki_clk_wiz_1_0.xdc] for cell 'cuoiki_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_clk_wiz_1_0/cuoiki_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_clk_wiz_1_0/cuoiki_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_clk_wiz_1_0/cuoiki_clk_wiz_1_0.xdc] for cell 'cuoiki_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_rst_clk_wiz_1_100M_0/cuoiki_rst_clk_wiz_1_100M_0_board.xdc] for cell 'cuoiki_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_rst_clk_wiz_1_100M_0/cuoiki_rst_clk_wiz_1_100M_0_board.xdc] for cell 'cuoiki_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_rst_clk_wiz_1_100M_0/cuoiki_rst_clk_wiz_1_100M_0.xdc] for cell 'cuoiki_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_rst_clk_wiz_1_100M_0/cuoiki_rst_clk_wiz_1_100M_0.xdc] for cell 'cuoiki_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_axi_uartlite_0_0/cuoiki_axi_uartlite_0_0_board.xdc] for cell 'cuoiki_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_axi_uartlite_0_0/cuoiki_axi_uartlite_0_0_board.xdc] for cell 'cuoiki_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_axi_uartlite_0_0/cuoiki_axi_uartlite_0_0.xdc] for cell 'cuoiki_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_axi_uartlite_0_0/cuoiki_axi_uartlite_0_0.xdc] for cell 'cuoiki_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_axi_gpio_0_0/cuoiki_axi_gpio_0_0_board.xdc] for cell 'cuoiki_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_axi_gpio_0_0/cuoiki_axi_gpio_0_0_board.xdc] for cell 'cuoiki_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_axi_gpio_0_0/cuoiki_axi_gpio_0_0.xdc] for cell 'cuoiki_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_axi_gpio_0_0/cuoiki_axi_gpio_0_0.xdc] for cell 'cuoiki_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_mdm_1_0/cuoiki_mdm_1_0.xdc] for cell 'cuoiki_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_mdm_1_0/cuoiki_mdm_1_0.xdc] for cell 'cuoiki_i/mdm_1/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'cuoiki_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3255.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 97 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 3395.121 ; gain = 207.844
set_property IOSTANDARD LVCMOS33 [get_ports [list {GPIO_0_tri_io[0]}]]
place_ports {GPIO_0_tri_io[0]} G13
file mkdir {C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/constrs_1/new}
close [ open {C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/constrs_1/new/cuoiki.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/constrs_1/new/cuoiki.xdc}}
set_property target_constrs_file {C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/constrs_1/new/cuoiki.xdc} [current_fileset -constrset]
save_constraints -force
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/utils_1/imports/synth_1/cuoiki_wrapper.dcp with file C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.runs/synth_1/cuoiki_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Sun Dec 28 14:38:05 2025] Launched synth_1...
Run output will be captured here: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.runs/synth_1/runme.log
[Sun Dec 28 14:38:06 2025] Launched impl_1...
Run output will be captured here: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sources_1/bd/cuoiki/cuoiki.bd}}]
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_axi_gpio_0_0/cuoiki_axi_gpio_0_0.dcp' for cell 'cuoiki_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_axi_uartlite_0_0/cuoiki_axi_uartlite_0_0.dcp' for cell 'cuoiki_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_clk_wiz_1_0/cuoiki_clk_wiz_1_0.dcp' for cell 'cuoiki_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_mdm_1_0/cuoiki_mdm_1_0.dcp' for cell 'cuoiki_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_microblaze_0_0/cuoiki_microblaze_0_0.dcp' for cell 'cuoiki_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_present_ctr_0_0/cuoiki_present_ctr_0_0.dcp' for cell 'cuoiki_i/present_ctr_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_rst_clk_wiz_1_100M_0/cuoiki_rst_clk_wiz_1_100M_0.dcp' for cell 'cuoiki_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_xbar_0/cuoiki_xbar_0.dcp' for cell 'cuoiki_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_dlmb_bram_if_cntlr_0/cuoiki_dlmb_bram_if_cntlr_0.dcp' for cell 'cuoiki_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_dlmb_v10_0/cuoiki_dlmb_v10_0.dcp' for cell 'cuoiki_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_ilmb_bram_if_cntlr_0/cuoiki_ilmb_bram_if_cntlr_0.dcp' for cell 'cuoiki_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_ilmb_v10_0/cuoiki_ilmb_v10_0.dcp' for cell 'cuoiki_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_lmb_bram_0/cuoiki_lmb_bram_0.dcp' for cell 'cuoiki_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.245 . Memory (MB): peak = 3434.242 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 277 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_microblaze_0_0/cuoiki_microblaze_0_0.xdc] for cell 'cuoiki_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_microblaze_0_0/cuoiki_microblaze_0_0.xdc] for cell 'cuoiki_i/microblaze_0/U0'
Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_clk_wiz_1_0/cuoiki_clk_wiz_1_0_board.xdc] for cell 'cuoiki_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_clk_wiz_1_0/cuoiki_clk_wiz_1_0_board.xdc] for cell 'cuoiki_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_clk_wiz_1_0/cuoiki_clk_wiz_1_0.xdc] for cell 'cuoiki_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_clk_wiz_1_0/cuoiki_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_clk_wiz_1_0/cuoiki_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_clk_wiz_1_0/cuoiki_clk_wiz_1_0.xdc] for cell 'cuoiki_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_rst_clk_wiz_1_100M_0/cuoiki_rst_clk_wiz_1_100M_0_board.xdc] for cell 'cuoiki_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_rst_clk_wiz_1_100M_0/cuoiki_rst_clk_wiz_1_100M_0_board.xdc] for cell 'cuoiki_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_rst_clk_wiz_1_100M_0/cuoiki_rst_clk_wiz_1_100M_0.xdc] for cell 'cuoiki_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_rst_clk_wiz_1_100M_0/cuoiki_rst_clk_wiz_1_100M_0.xdc] for cell 'cuoiki_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_axi_uartlite_0_0/cuoiki_axi_uartlite_0_0_board.xdc] for cell 'cuoiki_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_axi_uartlite_0_0/cuoiki_axi_uartlite_0_0_board.xdc] for cell 'cuoiki_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_axi_uartlite_0_0/cuoiki_axi_uartlite_0_0.xdc] for cell 'cuoiki_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_axi_uartlite_0_0/cuoiki_axi_uartlite_0_0.xdc] for cell 'cuoiki_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_axi_gpio_0_0/cuoiki_axi_gpio_0_0_board.xdc] for cell 'cuoiki_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_axi_gpio_0_0/cuoiki_axi_gpio_0_0_board.xdc] for cell 'cuoiki_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_axi_gpio_0_0/cuoiki_axi_gpio_0_0.xdc] for cell 'cuoiki_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_axi_gpio_0_0/cuoiki_axi_gpio_0_0.xdc] for cell 'cuoiki_i/axi_gpio_0/U0'
Parsing XDC File [C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/constrs_1/new/cuoiki.xdc]
Finished Parsing XDC File [C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/constrs_1/new/cuoiki.xdc]
Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_mdm_1_0/cuoiki_mdm_1_0.xdc] for cell 'cuoiki_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_mdm_1_0/cuoiki_mdm_1_0.xdc] for cell 'cuoiki_i/mdm_1/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'cuoiki_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.gen/sources_1/bd/cuoiki/ip/cuoiki_microblaze_0_0/data/mb_bootloop_le.elf 
refresh_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 3509.738 ; gain = 96.949
WARNING: [Vivado 12-818] No files matched 'C:/Users/S88'
WARNING: [Vivado 12-818] No files matched 'Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sources_1/bd/cuoiki/cuoiki.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-818] No files matched 'C:/Users/S88'
WARNING: [Vivado 12-818] No files matched 'Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sources_1/bd/cuoiki/cuoiki.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-818] No files matched 'C:/Users/S88'
WARNING: [Vivado 12-818] No files matched 'Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sources_1/bd/cuoiki/cuoiki.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-818] No files matched 'C:/Users/S88'
WARNING: [Vivado 12-818] No files matched 'Service/Desktop/vivado_nhng/ednacuoiki/ednacuoiki.srcs/sources_1/bd/cuoiki/cuoiki.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
write_hw_platform -fixed -include_bit -force -file {C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/cuoiki_wrapper.xsa}
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/cuoiki_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/S88 Service/Desktop/vivado_nhng/ednacuoiki/cuoiki_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2022.2/data/embeddedsw) loading 4 seconds
write_hw_platform: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3579.883 ; gain = 70.145
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
current_project edit_present_ctr_v1_0
The simulator has terminated in an unexpected manner with exit code 1073807364.  Please review the simulation log (xsim.log) for details.
