# ARM SCMI Rust å®ç° ğŸ¦€

<div align="center">

[![License](https://img.shields.io/badge/license-MIT-blue.svg)](LICENSE)
[![Rust](https://img.shields.io/badge/rust-2024+-orange.svg)](https://www.rust-lang.org/)
[![Platform](https://img.shields.io/badge/platform-ARM64-green.svg)](#)

*ARM System Control and Management Interface (SCMI) åè®®çš„çº¯ Rust å®ç°*

</div>

## ğŸ“– é¡¹ç›®ç®€ä»‹

ARM SCMI (System Control and Management Interface) æ˜¯ä¸€ä¸ªç”¨ Rust ç¼–å†™çš„ ARM SCMI åè®®å®ç°åº“ã€‚è¯¥åº“ä¸“é—¨ä¸ºè£¸æœºå’ŒåµŒå…¥å¼ç¯å¢ƒè®¾è®¡ï¼Œæ”¯æŒåœ¨ U-Boot ç¯å¢ƒä¸‹è¿è¡Œï¼Œæä¾›ç³»ç»Ÿæ§åˆ¶å’Œç®¡ç†åŠŸèƒ½çš„æ ‡å‡†åŒ–æ¥å£ã€‚

æœ¬é¡¹ç›®å®ç°äº† ARM SCMI åè®®çš„æ ¸å¿ƒåŠŸèƒ½ï¼ŒåŒ…æ‹¬æ—¶é’Ÿç®¡ç†ã€ç³»ç»Ÿé…ç½®ç­‰ï¼Œé€šè¿‡ SMC (Secure Monitor Call) ä¼ è¾“å±‚ä¸å¹³å°å®‰å…¨ç›‘æ§å™¨è¿›è¡Œé€šä¿¡ã€‚

### æ ¸å¿ƒä¼˜åŠ¿

- ğŸ”’ **å®‰å…¨ä¼˜å…ˆ**: é€šè¿‡ SMC è°ƒç”¨ä¸å¹³å°å®‰å…¨ç›‘æ§å™¨å®‰å…¨é€šä¿¡
- âš¡ **é«˜æ€§èƒ½**: é«˜æ•ˆçš„å…±äº«å†…å­˜é€šä¿¡ï¼Œæ”¯æŒå¤§æ•°æ®ä¼ è¾“
- ğŸ§  **æ™ºèƒ½è®¾è®¡**: åŸºäº Future çš„å¼‚æ­¥æ“ä½œï¼Œå“åº”è¿…é€Ÿ
- ğŸ“¦ **é›¶ä¾èµ–**: å®Œå…¨ `no_std` å…¼å®¹ï¼Œé€‚ç”¨äºåµŒå…¥å¼ç¯å¢ƒ
- ğŸ›¡ï¸ **çº¿ç¨‹å®‰å…¨**: å†…ç½®å¹¶å‘æ”¯æŒï¼Œä½¿ç”¨ Arc<Mutex<>>

## âœ¨ åŠŸèƒ½ç‰¹æ€§

| åŠŸèƒ½ | æè¿° |
|------|------|
| ğŸ“˜ **å®Œæ•´çš„ SCMI æ”¯æŒ** | ARM SCMI è§„èŒƒçš„å®Œæ•´å®ç° |
| â±ï¸ **æ—¶é’Ÿç®¡ç†** | æ—¶é’Ÿå¯ç”¨/ç¦ç”¨ã€é¢‘ç‡è®¾ç½®/è·å– |
| ğŸ” **SMC ä¼ è¾“å±‚** | Secure Monitor Call é€šä¿¡ |
| ğŸ’¾ **å…±äº«å†…å­˜** | é«˜æ€§èƒ½æ•°æ®ä¼ è¾“æœºåˆ¶ |
| ğŸ”„ **å¼‚æ­¥æ“ä½œ** | åŸºäº Future çš„éé˜»å¡æ“ä½œ |
| ğŸš« **no_std å…¼å®¹** | å¯åœ¨è£¸æœºç¯å¢ƒä¸­è¿è¡Œ |
| ğŸ—ï¸ **ARM64 ä¼˜åŒ–** | ä¸“ä¸º 64 ä½ ARM æ¶æ„é‡èº«å®šåˆ¶ |

## ğŸš€ å¿«é€Ÿå¼€å§‹

### ç¯å¢ƒè¦æ±‚

- Rust 2024 Edition
- ARM64 å¼€å‘ç¯å¢ƒ
- æ”¯æŒ U-Boot çš„ç¡¬ä»¶å¹³å°
- [ostool](https://crates.io/crates/ostool) å·¥å…·

### å®‰è£…æ­¥éª¤

1. å®‰è£… `ostool` ä¾èµ–å·¥å…·ï¼š
   ```bash
   cargo install ostool
   ```

2. å°†é¡¹ç›®æ·»åŠ åˆ° `Cargo.toml`ï¼š
   ```toml
   [dependencies]
   arm-scmi = { git = "https://github.com/drivercraft/arm-scmi.git" }
   ```

### åŸºæœ¬ä½¿ç”¨

```rust
use arm_scmi::{Scmi, Smc, Shmem};

// åˆ›å»º SMC ä¼ è¾“å±‚
let smc = Smc::new(0x84000000, None); // func_id, irq

// åˆå§‹åŒ–å…±äº«å†…å­˜
let shmem = Shmem::new();

// åˆ›å»º SCMI å®ä¾‹
let scmi = Scmi::new(smc, shmem);

// è·å–æ—¶é’Ÿåè®®æ¥å£
let mut clock = scmi.protocol_clk();

// å¯ç”¨æ—¶é’Ÿ
clock.clk_enable(0)?;

// è®¾ç½®æ—¶é’Ÿé¢‘ç‡
clock.rate_set(0, 1000000)?;
```

## ğŸ“ é¡¹ç›®ç»“æ„

```
src/
â”œâ”€â”€ lib.rs              # ä¸»å…¥å£å’Œ Scmi ç»“æ„ä½“
â”œâ”€â”€ protocol/           # SCMI åè®®å®ç°
â”‚   â”œâ”€â”€ mod.rs          # é€šç”¨åè®®æ¡†æ¶å’Œæ¶ˆæ¯ä¼ è¾“
â”‚   â””â”€â”€ clock.rs        # æ—¶é’Ÿåè®®å®ç°
â”œâ”€â”€ transport/          # ä¼ è¾“å±‚å®ç°
â”‚   â”œâ”€â”€ mod.rs          # ä¼ è¾“å±‚ trait å®šä¹‰
â”‚   â””â”€â”€ smc.rs          # SMC ä¼ è¾“å®ç°
â”œâ”€â”€ shmem.rs            # å…±äº«å†…å­˜ç®¡ç†
â””â”€â”€ err.rs              # é”™è¯¯å¤„ç†
```

## ğŸ“š API æ–‡æ¡£

### æ ¸å¿ƒç»“æ„ä½“

- **[`Scmi<T: Transport>`](src/lib.rs)**: ä¸»è¦çš„ SCMI æ¥å£ç»“æ„ä½“
- **[`Smc`](src/transport/smc.rs)**: SMC ä¼ è¾“å±‚å®ç°
- **[`Clock<T: Transport>`](src/protocol/clock.rs)**: æ—¶é’Ÿåè®®æ¥å£
- **[`Shmem`](src/shmem.rs)**: å…±äº«å†…å­˜ç®¡ç†å™¨

### ä¸»è¦æ¥å£

| æ–¹æ³• | æè¿° |
|------|------|
| [`Scmi::new()`](src/lib.rs) | åˆ›å»ºæ–°çš„ SCMI å®ä¾‹ |
| [`Scmi::protocol_clk()`](src/lib.rs) | è·å–æ—¶é’Ÿåè®®æ¥å£ |
| [`Clock::clk_enable()`](src/protocol/clock.rs) | å¯ç”¨æŒ‡å®šæ—¶é’Ÿ |
| [`Clock::clk_disable()`](src/protocol/clock.rs) | ç¦ç”¨æŒ‡å®šæ—¶é’Ÿ |
| [`Clock::rate_get()`](src/protocol/clock.rs) | è·å–æ—¶é’Ÿé¢‘ç‡ |
| [`Clock::rate_set()`](src/protocol/clock.rs) | è®¾ç½®æ—¶é’Ÿé¢‘ç‡ |

## ğŸ’¡ ä½¿ç”¨ç¤ºä¾‹

### æ—¶é’Ÿç®¡ç†ç¤ºä¾‹

```rust
use arm_scmi::{Scmi, Smc, Shmem};

fn main() -> Result<(), Box<dyn std::error::Error>> {
    // åˆå§‹åŒ– SCMI
    let smc = Smc::new(0x84000000, None);
    let shmem = Shmem::new();
    let scmi = Scmi::new(smc, shmem);

    // è·å–æ—¶é’Ÿæ§åˆ¶æ¥å£
    let mut clock = scmi.protocol_clk();

    // å¯ç”¨æ—¶é’Ÿ 0
    clock.clk_enable(0)?;
    println!("Clock 0 enabled");

    // è®¾ç½®æ—¶é’Ÿé¢‘ç‡ä¸º 1MHz
    clock.rate_set(0, 1_000_000)?;
    println!("Clock 0 frequency set to 1MHz");

    // è¯»å–æ—¶é’Ÿé¢‘ç‡
    let freq = clock.rate_get(0)?;
    println!("Clock 0 frequency: {} Hz", freq);

    Ok(())
}
```

## ğŸ§ª æµ‹è¯•ç»“æœ

### è¿è¡Œæµ‹è¯•

#### å¸¦U-Bootç¯å¢ƒçš„ç¡¬ä»¶æµ‹è¯•

```bash
# å¸¦ubootçš„å¼€å‘æ¿æµ‹è¯•
cargo test --test test -- tests --show-output --uboot
```

### æµ‹è¯•è¾“å‡ºç¤ºä¾‹

<details>
<summary>ç‚¹å‡»æŸ¥çœ‹æµ‹è¯•ç»“æœ</summary>

```
     _____                                         __
    / ___/ ____   ____ _ _____ _____ ___   ____ _ / /
    \__ \ / __ \ / __ `// ___// ___// _ \ / __ `// / 
   ___/ // / /   /  __// /_/ // /  
  /____// .___/ \__,_//_/   /_/    \___/ \__,_//_/   
       /_/                                           

Version                       : 0.12.2
Platfrom                      : RK3588 OPi 5 Plus
Start CPU                     : 0x0
FDT                           : 0xffff900000f1a000
ğŸ› 0.000ns    [sparreal_kernel::driver:16] add registers
ğŸ› 0.000ns    [rdrive::probe::fdt:168] Probe [interrupt-controller@fe600000]->[GICv3]
ğŸ› 0.000ns    [somehal::arch::mem::mmu:181] Map `iomap       `: RW- | [0xffff9000fe600000, 0xffff9000fe610000) -> [0xfe600000, 0xfe610000)
ğŸ› 0.000ns    [somehal::arch::mem::mmu:181] Map `iomap       `: RW- | [0xffff9000fe680000, 0xffff9000fe780000) -> [0xfe680000, 0xfe780000)
ğŸ› 0.000ns    [rdrive::probe::fdt:168] Probe [timer]->[ARMv8 Timer]
ğŸ› 0.000ns    [sparreal_rt::arch::timer:78] ARMv8 Timer IRQ: IrqConfig { irq: 0x1e, trigger: LevelHigh, is_private: true }
ğŸ› 0.000ns    [rdrive::probe::fdt:168] Probe [psci]->[ARM PSCI]
ğŸ› 0.000ns    [sparreal_rt::arch::power:76] PCSI [Smc]
ğŸ› 0.000ns    [sparreal_kernel::irq:39] [GICv3](405) open
ğŸ” 0.000ns    [arm_gic_driver::version::v3:342] Initializing GICv3 Distributor@0xffff9000fe600000, security state: NonSecure...
ğŸ” 0.000ns    [arm_gic_driver::version::v3:356] GICv3 Distributor disabled
ğŸ” 0.000ns    [arm_gic_driver::version::v3:865] CPU interface initialization for CPU: 0x0
ğŸ” 0.000ns    [arm_gic_driver::version::v3:921] CPU interface initialized successfully
ğŸ› 0.000ns    [sparreal_kernel::irq:64] [GICv3](405) init cpu: CPUHardId(0)
ğŸ› 0.000ns    [sparreal_rt::arch::timer:30] ARMv8 Timer: Enabled
ğŸ› 17.339s    [sparreal_kernel::irq:136] Enable irq 0x1e on chip 405
ğŸ› 17.340s    [sparreal_kernel::hal_al::run:33] Driver initialized
ğŸ› 17.959s    [rdrive:132] probe pci devices
begin test
Run test: it_works
ğŸ’¡ 17.978s    [test::tests:31] found scmi node: "scmi"
ğŸ’¡ 18.003s    [test::tests:43] found shmem node: "sram@0"
ğŸ› 18.004s    [somehal::arch::mem::mmu:181] Map `iomap       `: RW- | [0xffff90000010f000, 0xffff900000110000) -> [0x10f000, 0x110000)
ğŸ’¡ 18.005s    [test::tests:58] shmem reg: <0x10f000(0x0), 0x100>
ğŸ’¡ 18.006s    [test::tests:59] func_id: 0x82000010
ğŸ” 18.006s    [arm_scmi::shmem:41] Reset SHMEM at 0xffff90000010f000
ğŸ” 18.007s    [arm_scmi::protocol:75] Polling completion: xfer status=Init
ğŸ” 18.008s    [arm_scmi::shmem:63] Preparing TX: hdr=MsgHeader { id: 0, protocol_id: 20, type_: Command, seq: 0, status: 0, poll_completion: false }, tx_len=0, all_len=4
ğŸ” 18.009s    [arm_scmi::transport::smc:32] Sending SMC message MsgHeader { id: 0, protocol_id: 20, type_: Command, seq: 0, status: 0, poll_completion: false }
ğŸ” 18.011s    [arm_scmi::protocol:75] Polling completion: xfer status=SendOk
ğŸ” 18.012s    [arm_scmi::transport::smc:49] Fetched SMC response rx_len = 4, header: MsgHeader { id: 0, protocol_id: 20, type_: Command, seq: 0, status: 0, poll_completion: false }
ğŸ” 18.014s    [arm_scmi::transport::smc:58] Fetched response: hdr=MsgHeader { id: 0, protocol_id: 20, type_: Command, seq: 0, status: 0, poll_completion: false }, rx_len=4, buff=[0, 0, 2, 0]
ğŸ” 18.015s    [arm_scmi::protocol:75] Polling completion: xfer status=RespOk
ğŸ” 18.016s    [arm_scmi::shmem:41] Reset SHMEM at 0xffff90000010f000
ğŸ› 18.017s    [arm_scmi::protocol::clock:33] Clock Protocol version: 2.0
ğŸ” 18.018s    [arm_scmi::protocol:75] Polling completion: xfer status=Init
ğŸ” 18.019s    [arm_scmi::shmem:63] Preparing TX: hdr=MsgHeader { id: 1, protocol_id: 20, type_: Command, seq: 1, status: 0, poll_completion: false }, tx_len=0, all_len=4
ğŸ” 18.020s    [arm_scmi::transport::smc:32] Sending SMC message MsgHeader { id: 1, protocol_id: 20, type_: Command, seq: 1, status: 0, poll_completion: false }
ğŸ” 18.022s    [arm_scmi::protocol:75] Polling completion: xfer status=SendOk
ğŸ” 18.023s    [arm_scmi::transport::smc:49] Fetched SMC response rx_len = 4, header: MsgHeader { id: 1, protocol_id: 20, type_: Command, seq: 1, status: 0, poll_completion: false }
ğŸ” 18.024s    [arm_scmi::transport::smc:58] Fetched response: hdr=MsgHeader { id: 1, protocol_id: 20, poll_completion: false }, rx_len=4, buff=[40, 0, 1, 0]
ğŸ” 18.026s    [arm_scmi::protocol:75] Polling completion: xfer status=RespOk
ğŸ” 18.027s    [arm_scmi::shmem:41] Reset SHMEM at 0xffff90000010f000
ğŸ› 18.028s    [arm_scmi::protocol::clock:50] Clock Protocol Attributes: num_clocks=40, max_async_req=1
ğŸ” 18.029s    [arm_scmi::protocol:75] Polling completion: xfer status=Init
ğŸ” 18.030s    [arm_scmi::shmem:63] Preparing TX: hdr=MsgHeader { id: 7, protocol_id: 20, type_: Command, seq: 2, status: 0, poll_completion: false }, tx_len=8, all_len=12
ğŸ” 18.031s    [arm_scmi::transport::smc:32] Sending SMC message MsgHeader { id: 7, protocol_id: 20, type_: Command, seq: 2, status: 0, poll_completion: false }
ğŸ” 18.033s    [arm_scmi::protocol:75] Polling completion: xfer status=SendOk
ğŸ” 18.034s    [arm_scmi::transport::smc:49] Fetched SMC response rx_len = 0, header: MsgHeader { id: 7, protocol_id: 20, type_: Command, seq: 2, status: 0, poll_completion: false }
ğŸ” 18.035s    [arm_scmi::transport::smc:58] Fetched response: hdr=MsgHeader { id: 7, protocol_id: 20, type_: Command, seq: 2, status: 0, poll_completion: false }, rx_len=0, buff=[]
ğŸ” 18.037s    [arm_scmi::protocol:75] Polling completion: xfer status=RespOk
ğŸ” 18.038s    [arm_scmi::shmem:41] Reset SHMEM at 0xffff90000010f000
ğŸ” 18.039s    [arm_scmi::protocol:75] Polling completion: xfer status=Init
ğŸ” 18.039s    [arm_scmi::shmem:63] Preparing TX: hdr=MsgHeader { id: 6, protocol_id: 20, type_: Command, seq: 3, status: 0, poll_completion: false }, tx_len=4, all_len=8
ğŸ” 18.041s    [arm_scmi::transport::smc:32] Sending SMC message MsgHeader { id: 6, protocol_id: 20, type_: Command, seq: 3, status: 0, poll_completion: false }
ğŸ” 18.043s    [arm_scmi::protocol:75] Polling completion: xfer status=SendOk
ğŸ” 18.043s    [arm_scmi::transport::smc:49] Fetched SMC response rx_len = 8, header: MsgHeader { id: 6, protocol_id: 20, type_: Command, seq: 3, status: 0, poll_completion: false }
ğŸ” 18.045s    [arm_scmi::transport::smc:58] Fetched response: hdr=MsgHeader { id: 6, protocol_id: 20, type_: Command, seq: 3, status: 0, poll_completion: false }, rx_len=8, buff=[0, 44, 163, 48, 0, 0, 0, 0]
ğŸ” 18.047s    [arm_scmi::protocol:75] Polling completion: xfer status=RespOk
ğŸ” 18.048s    [arm_scmi::shmem:41] Reset SHMEM at 0xffff90000010f000
Clock clk0 (id=0): rate=816000000 Hz
ğŸ” 18.049s    [arm_scmi::protocol:75] Polling completion: xfer status=Init
ğŸ” 18.050s    [arm_scmi::shmem:63] Preparing TX: hdr=MsgHeader { id: 5, protocol_id: 20, type_: Command, seq: 4, status: 0, poll_completion: false }, tx_len=16, all_len=20
ğŸ” 18.051s    [arm_scmi::transport::smc:32] Sending SMC message MsgHeader { id: 5, protocol_id: 20, type_: Command, seq: 4, status: 0, poll_completion: false }
ğŸ” 18.053s    [arm_scmi::protocol:75] Polling completion: xfer status=SendOk
ğŸ” 18.054s    [arm_scmi::transport::smc:49] Fetched SMC response rx_len = 0, header: MsgHeader { id: 5, protocol_id: 20, type_: Command, seq: 4, status: 0, poll_completion: false }
ğŸ” 18.056s    [arm_scmi::transport::smc:58] Fetched response: hdr=MsgHeader { id: 5, protocol_id: 20, type_: Command, seq: 4, status: 0, poll_completion: false }, rx_len=0, buff=[]
ğŸ” 18.057s    [arm_scmi::protocol:75] Polling completion: xfer status=RespOk
ğŸ” 18.058s    [arm_scmi::shmem:41] Reset SHMEM at 0xffff90000010f000
ğŸ” 18.059s    [arm_scmi::protocol:75] Polling completion: xfer status=Init
ğŸ” 18.060s    [arm_scmi::shmem:63] Preparing TX: hdr=MsgHeader { id: 6, protocol_id: 20, type_: Command, seq: 5, status: 0, poll_completion: false }, tx_len=4, all_len=8
ğŸ” 18.061s    [arm_scmi::transport::smc:32] Sending SMC message MsgHeader { id: 6, protocol_id: 20, type_: Command, seq: 5, status: 0, poll_completion: false }
ğŸ” 18.063s    [arm_scmi::protocol:75] Polling completion: xfer status=SendOk
ğŸ” 18.064s    [arm_scmi::transport::smc:49] Fetched SMC response rx_len = 8, header: MsgHeader { id: 6, protocol_id: 20, type_: Command, seq: 5, status: 0, poll_completion: false }
ğŸ” 18.065s    [arm_scmi::transport::smc:58] Fetched response: hdr=MsgHeader { id: 6, protocol_id: 20, type_: Command, seq: 5, status: 0, poll_completion: false }, rx_len=8, buff=[0, 44, 163, 48, 0, 0, 0, 0]
ğŸ” 18.067s    [arm_scmi::protocol:75] Polling completion: xfer status=RespOk
ğŸ” 18.068s    [arm_scmi::shmem:41] Reset SHMEM at 0xffff90000010f000
Clock clk0 (id=0): new rate=816000000 Hz
ğŸ” 18.069s    [arm_scmi::protocol:75] Polling completion: xfer status=Init
ğŸ” 18.070s    [arm_scmi::shmem:63] Preparing TX: hdr=MsgHeader { id: 7, protocol_id: 20, type_: Command, seq: 6, status: 0, poll_completion: false }, tx_len=8, all_len=12
ğŸ” 18.072s    [arm_scmi::transport::smc:32] Sending SMC message MsgHeader { id: 7, protocol_id: 20, type_: Command, seq: 6, status: 0, poll_completion: false }
ğŸ” 18.073s    [arm_scmi::protocol:75] Polling completion: xfer status=SendOk
ğŸ” 18.074s    [arm_scmi::transport::smc:49] Fetched SMC response rx_len = 0, header: MsgHeader { id: 7, protocol_id: 20, type_: Command, seq: 6, status: 0, poll_completion: false }
ğŸ” 18.076s    [arm_scmi::transport::smc:58] Fetched response: hdr=MsgHeader { id: 7, protocol_id: 20, type_: Command, seq: 6, status: 0, poll_completion: false }, rx_len=0, buff=[]
ğŸ” 18.078s    [arm_scmi::protocol:75] Polling completion: xfer status=RespOk
ğŸ” 18.078s    [arm_scmi::shmem:41] Reset SHMEM at 0xffff90000010f000
ğŸ” 18.079s    [arm_scmi::protocol:75] Polling completion: xfer status=Init
ğŸ” 18.080s    [arm_scmi::shmem:63] Preparing TX: hdr=MsgHeader { id: 6, protocol_id: 20, type_: Command, seq: 7, status: 0, poll_completion: false }, tx_len=4, all_len=8
ğŸ” 18.082s    [arm_scmi::transport::smc:32] Sending SMC message MsgHeader { id: 6, protocol_id: 20, type_: Command, seq: 7, status: 0, poll_completion: false }
ğŸ” 18.083s    [arm_scmi::protocol:75] Polling completion: xfer status=SendOk
ğŸ” 18.084s    [arm_scmi::transport::smc:49] Fetched SMC response rx_len = 8, header: MsgHeader { id: 6, protocol_id: 20, type_: Command, seq: 7, status: 0, poll_completion: false }
ğŸ” 18.086s    [arm_scmi::transport::smc:58] Fetched response: hdr=MsgHeader { id: 6, protocol_id: 20, type_: Command, seq: 7, status: 0, poll_completion: false }, rx_len=8, buff=[0, 44, 163, 48, 0, 0, 0, 0]
ğŸ” 18.088s    [arm_scmi::protocol:75] Polling completion: xfer status=RespOk
ğŸ” 18.088s    [arm_scmi::shmem:41] Reset SHMEM at 0xffff90000010f000
Clock clk1 (id=2): rate=816000000 Hz
ğŸ” 18.090s    [arm_scmi::protocol:75] Polling completion: xfer status=Init
ğŸ” 18.090s    [arm_scmi::shmem:63] Preparing TX: hdr=MsgHeader { id: 5, protocol_id: 20, type_: Command, seq: 8, status: 0, poll_completion: false }, tx_len=16, all_len=20
ğŸ” 18.092s    [arm_scmi::transport::smc:32] Sending SMC message MsgHeader { id: 5, protocol_id: 20, type_: Command, seq: 8, status: 0, poll_completion: false }
ğŸ” 18.094s    [arm_scmi::protocol:75] Polling completion: xfer status=SendOk
ğŸ” 18.094s    [arm_scmi::transport::smc:49] Fetched SMC response rx_len = 0, header: MsgHeader { id: 5, protocol_id: 20, type_: Command, seq: 8, status: 0, poll_completion: false }
ğŸ” 18.096s    [arm_scmi::transport::smc:58] Fetched response: hdr=MsgHeader { id: 5, protocol_id: 20, type_: Command, seq: 8, status: 0, poll_completion: false }, rx_len=0, buff=[]
ğŸ” 18.098s    [arm_scmi::protocol:75] Polling completion: xfer status=RespOk
ğŸ” 18.099s    [arm_scmi::shmem:41] Reset SHMEM at 0xffff90000010f000
ğŸ” 18.100s    [arm_scmi::protocol:75] Polling completion: xfer status=Init
ğŸ” 18.100s    [arm_scmi::shmem:63] Preparing TX: hdr=MsgHeader { id: 6, protocol_id: 20, type_: Command, seq: 9, status: 0, poll_completion: false }, tx_len=4, all_len=8
ğŸ” 18.102s    [arm_scmi::transport::smc:32] Sending SMC message MsgHeader { id: 6, protocol_id: 20, type_: Command, seq: 9, status: 0, poll_completion: false }
ğŸ” 18.103s    [arm_scmi::protocol:75] Polling completion: xfer status=SendOk
ğŸ” 18.104s    [arm_scmi::transport::smc:49] Fetched SMC response rx_len = 8, header: MsgHeader { id: 6, protocol_id: 20, type_: Command, seq: 9, status: 0, poll_completion: false }
ğŸ” 18.106s    [arm_scmi::transport::smc:58] Fetched response: hdr=MsgHeader { id: 6, protocol_id: 20, type_: Command, seq: 9, status: 0, poll_completion: false }, rx_len=8, buff=[0, 44, 163, 48, 0, 0, 0, 0]
ğŸ” 18.108s    [arm_scmi::protocol:75] Polling completion: xfer status=RespOk
ğŸ” 18.109s    [arm_scmi::shmem:41] Reset SHMEM at 0xffff90000010f000
Clock clk1 (id=2): new rate=816000000 Hz
ğŸ” 18.110s    [arm_scmi::protocol:75] Polling completion: xfer status=Init
ğŸ” 18.111s    [arm_scmi::shmem:63] Preparing TX: hdr=MsgHeader { id: 7, protocol_id: 20, type_: Command, seq: 10, status: 0, poll_completion: false }, tx_len=8, all_len=12
ğŸ” 18.112s    [arm_scmi::transport::smc:32] Sending SMC message MsgHeader { id: 7, protocol_id: 20, type_: Command, seq: 10, status: 0, poll_completion: false }
ğŸ” 18.114s    [arm_scmi::protocol:75] Polling completion: xfer status=SendOk
ğŸ” 18.115s    [arm_scmi::transport::smc:49] Fetched SMC response rx_len = 0, header: MsgHeader { id: 7, protocol_id: 20, type_: Command, seq: 10, status: 0, poll_completion: false }
ğŸ” 18.117s    [arm_scmi::transport::smc:58] Fetched response: hdr=MsgHeader { id: 7, protocol_id: 20, type_: Command, seq: 10, status: 0, poll_completion: false }, rx_len=0, buff=[]
ğŸ” 18.118s    [arm_scmi::protocol:75] Polling completion: xfer status=RespOk
ğŸ” 18.119s    [arm_scmi::shmem:41] Reset SHMEM at 0xffff90000010f000
ğŸ” 18.120s    [arm_scmi::protocol:75] Polling completion: xfer status=Init
ğŸ” 18.121s    [arm_scmi::shmem:63] Preparing TX: hdr=MsgHeader { id: 6, protocol_id: 20, type_: Command, seq: 11, status: 0, poll_completion: false }, tx_len=4, all_len=8
ğŸ” 18.122s    [arm_scmi::transport::smc:32] Sending SMC message MsgHeader { id: 6, protocol_id: 20, type_: Command, seq: 11, status: 0, poll_completion: false }
ğŸ” 18.124s    [arm_scmi::protocol:75] Polling completion: xfer status=SendOk
ğŸ” 18.125s    [arm_scmi::transport::smc:49] Fetched SMC response rx_len = 8, header: MsgHeader { id: 6, protocol_id: 20, type_: Command, seq: 11, status: 0, poll_completion: false }
ğŸ” 18.126s    [arm_scmi::transport::smc:58] Fetched response: hdr=MsgHeader { id: 6, protocol_id: 20, type_: Command, seq: 11, status: 0, poll_completion: false }, rx_len=8, buff=[0, 44, 163, 48, 0, 0, 0, 0]
ğŸ” 18.128s    [arm_scmi::protocol:75] Polling completion: xfer status=RespOk
ğŸ” 18.129s    [arm_scmi::shmem:41] Reset SHMEM at 0xffff90000010f000
Clock clk2 (id=3): rate=816000000 Hz
ğŸ” 18.130s    [arm_scmi::protocol:75] Polling completion: xfer status=Init
ğŸ” 18.131s    [arm_scmi::shmem:63] Preparing TX: hdr=MsgHeader { id: 5, protocol_id: 20, type_: Command, seq: 12, status: 0, poll_completion: false }, tx_len=16, all_len=20
ğŸ” 18.133s    [arm_scmi::transport::smc:32] Sending SMC message MsgHeader { id: 5, protocol_id: 20, type_: Command, seq: 12, status: 0, poll_completion: false }
ğŸ” 18.134s    [arm_scmi::protocol:75] Polling completion: xfer status=SendOk
ğŸ” 18.135s    [arm_scmi::transport::smc:49] Fetched SMC response rx_len = 0, header: MsgHeader { id: 5, protocol_id: 20, type_: Command, seq: 12, status: 0, poll_completion: false }
ğŸ” 18.137s    [arm_scmi::transport::smc:58] Fetched response: hdr=MsgHeader { id: 5, protocol_id: 20, type_: Command, seq: 12, status: 0, poll_completion: false }, rx_len=0, buff=[]
ğŸ” 18.139s    [arm_scmi::protocol:75] Polling completion: xfer status=RespOk
ğŸ” 18.139s    [arm_scmi::shmem:41] Reset SHMEM at 0xffff90000010f000
ğŸ” 18.140s    [arm_scmi::protocol:75] Polling completion: xfer status=Init
ğŸ” 18.141s    [arm_scmi::shmem:63] Preparing TX: hdr=MsgHeader { id: 6, protocol_id: 20, type_: Command, seq: 13, status: 0, poll_completion: false }, tx_len=4, all_len=8
ğŸ” 18.143s    [arm_scmi::transport::smc:32] Sending SMC message MsgHeader { id: 6, protocol_id: 20, type_: Command, seq: 13, status: 0, poll_completion: false }
ğŸ” 18.144s    [arm_scmi::protocol:75] Polling completion: xfer status=SendOk
ğŸ” 18.145s    [arm_scmi::transport::smc:49] Fetched SMC response rx_len = 8, header: MsgHeader { id: 6, protocol_id: 20, type_: Command, seq: 13, status: 0, poll_completion: false }
ğŸ” 18.147s    [arm_scmi::transport::smc:58] Fetched response: hdr=MsgHeader { id: 6, protocol_id: 20, type_: Command, seq: 13, status: 0, poll_completion: false }, rx_len=8, buff=[0, 44, 163, 48, 0, 0, 0, 0]
ğŸ” 18.149s    [arm_scmi::protocol:75] Polling completion: xfer status=RespOk
ğŸ” 18.150s    [arm_scmi::shmem:41] Reset SHMEM at 0xffff90000010f000
Clock clk2 (id=3): new rate=816000000 Hz
test passed!
test it_works passed
All tests passed
```

</details>

#### æµ‹è¯•åŠŸèƒ½è¯´æ˜

æµ‹è¯•ç¨‹åºä¼šæ‰§è¡Œä»¥ä¸‹æ“ä½œï¼š

1. **è®¾å¤‡æ ‘è§£æ**: ä»è®¾å¤‡æ ‘ä¸­æŸ¥æ‰¾ SCMI SMC èŠ‚ç‚¹
2. **å…±äº«å†…å­˜åˆå§‹åŒ–**: æ˜ å°„å…±äº«å†…å­˜åŒºåŸŸç”¨äºæ•°æ®ä¼ è¾“
3. **SMC ä¼ è¾“å±‚é…ç½®**: è®¾ç½® SMC å‡½æ•° ID å’Œä¸­æ–­é…ç½®
4. **æ—¶é’Ÿåè®®æµ‹è¯•**:
   - å¯ç”¨å¤šä¸ªæ—¶é’Ÿ (clk0, clk1, clk2)
   - è¯»å–å½“å‰æ—¶é’Ÿé¢‘ç‡
   - è®¾ç½®æ–°çš„æ—¶é’Ÿé¢‘ç‡ (0x30a32c00 Hz)
   - éªŒè¯é¢‘ç‡è®¾ç½®ç»“æœ

**æ³¨æ„**: å®Œæ•´æµ‹è¯•éœ€è¦æ”¯æŒ SCMI çš„ ARM ç¡¬ä»¶å¹³å°å’Œ U-Boot ç¯å¢ƒ

## ğŸ¤ è´¡çŒ®

æ¬¢è¿è´¡çŒ®ï¼è¯·éšæ—¶æäº¤æ‹‰å–è¯·æ±‚æˆ–å¼€å¯é—®é¢˜æ¥æŠ¥å‘Šé”™è¯¯å’ŒåŠŸèƒ½è¯·æ±‚ã€‚

## ğŸ“„ è®¸å¯è¯

è¯¥é¡¹ç›®åŸºäº MIT è®¸å¯è¯ - è¯¦æƒ…è¯·è§ [LICENSE](LICENSE) æ–‡ä»¶ã€‚