######################################################################
#
# MPLAB IDE .dev File Generated by `pic2dev.py'
#
# Device: PIC12F520
# Family: 16c5x
# Datasheet: 0
# Date: Fri Oct  9 16:30:44 2009
#
######################################################################


######################################################################
#
# Memory Regions & Other General Device Information
#
######################################################################

vpp (range=10.000-12.000 dflt=11.000)
vdd (range=2.000-5.500 dfltrange=3.000-5.500 nominal=5.000)
pgming (memtech=ee tries=1 lvpthresh=0 csumadd=64)
    wait (pgm=3000 eedata=2000 cfg=2000 userid=2000 erase=30000 lvpgm=2000)
    latches (pgm=1 eedata=1 cfg=1 userid=1)
EraseAlg=3
breakpoints (numhwbp=0 datacapture=false idbyte=)
flashdata (region=0x600-0x63f)
calmem (region=0x5ff-0x5ff)
userid (region=0x640-0x643)
testmem (region=0x648-0x6b7)
cfgmem (region=0xfff-0xfff)
pgmmem (region=0x0-0x5ff)
NumBanks=8
MirrorRegs (0x21-0x21 0x61-0x61 0xa1-0xa1 0xe1-0xe1)
MirrorRegs (0x2-0x4 0x22-0x24 0x62-0x64 0xa2-0xa4 0xe2-0xe4)
MirrorRegs (0x25-0x26 0x65-0x66 0xa5-0xa6 0xe5-0xe6)
MirrorRegs (0x0-0x6 0x40-0x46 0x80-0x86 0xc0-0xc6)
MirrorRegs (0x0-0x0 0x20-0x20 0x60-0x60 0xa0-0xa0 0xe0-0xe0)
MirrorRegs (0x7-0xf 0x27-0x2f 0x47-0x4f 0x67-0x6f 0x87-0x8f 0xa7-0xaf 0xc7-0xcf 0xe7-0xef)

######################################################################
#
# Special Function Registers
#
######################################################################

sfr (key=INDF addr=0x0 size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='INDF' width='8')
sfr (key=TMR0 addr=0x1 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR0' width='8')
    stimulus (scl=rwb pcfiles=w regfiles=w type=int)
sfr (key=PCL addr=0x2 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='PCL' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=STATUS addr=0x3 size=1 access='rw rw rw r r rw rw rw')
    reset (por='00011xxx' mclr='00011uuu')
    bit (names='RBWUF PA1 PA0 nTO nPD Z DC C' width='1 1 1 1 1 1 1 1')
sfr (key=FSR addr=0x4 size=1 access='r r rw rw rw rw rw rw')
    reset (por='000xxxxx' mclr='000uuuuu')
    bit (names='FSR' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=OSCCAL addr=0x5 size=1 access='rw rw rw rw rw rw rw u')
    reset (por='1111111-' mclr='1111111-')
    bit (names='CAL -' width='7 1')
sfr (key=PORTB addr=0x6 size=1 access='u u rw rw r rw rw rw')
    reset (por='--xxxxxx' mclr='--uuuuuu')
    bit (names='- - RB5 RB4 RB3 RB2 RB1 RB0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='RB' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=EECON addr=0x21 size=1 access='u u u rw rw rw rs rs')
    reset (por='---0x000' mclr='---0q000')
    bit (names='- - - FREE WRERR WREN WR RD' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=EEDATA addr=0x25 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='EEDATA' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=EEADR addr=0x26 size=1 access='u u rw rw rw rw rw rw')
    reset (por='--xxxxxx' mclr='--uuuuuu')
    bit (names='EEADR' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)

######################################################################
#
# Non Memory-Mapped Registers
#
# (Conditionally visible SFRs appear as NMMRs in the "Special Function
# Registers" section.)
#
######################################################################

HasNMMR=1
nmmr (key=WREG addr=0x0 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='qqqqqqqq' mclr='qqqqqqqq')
    bit (names='WREG' width='8')
nmmr (key=STKPTR addr=0x1 size=1 flags=h access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='STKPTR' width='8')
nmmr (key=TRISB addr=0x3 size=1 access='u u rw rw rw rw rw rw')
    reset (por='--111111' mclr='--111111')
    bit (names='- - TRISB5 TRISB4 TRISB3 TRISB2 TRISB1 TRISB0' width='1 1 1 1 1 1 1 1')
nmmr (key=OPTION_REG addr=0x5 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='nRBWU nRBPU T0CS T0SE PSA PS' width='1 1 1 1 1 3')
NMMRObjSize=4

######################################################################
#
# Configuration Registers
#
######################################################################

cfgbits (key=CONFIG addr=0xfff unused=0x0)
    field (key=OSC mask=0x3 desc="Oscillator")
        setting (req=0x3 value=0x0 desc="LP Osc With 18 ms DRT")
        setting (req=0x3 value=0x1 desc="XT Osc With 18 ms DRT")
        setting (req=0x3 value=0x2 desc="INTRC With 1 ms DRT")
        setting (req=0x3 value=0x3 desc="EXTRC With 1 ms DRT")
    field (key=WDT mask=0x4 desc="Watchdog Timer Enable")
        setting (req=0x4 value=0x4 desc="Enabled")
        setting (req=0x4 value=0x0 desc="Disabled")
    field (key=CP mask=0x8 desc="Code Protect")
        setting (req=0x8 value=0x8 desc="Disabled")
            checksum (type=0x0 protregion=0x0-0x0)
        setting (req=0x8 value=0x0 desc="Enabled")
            checksum (type=0x30 protregion=0x40-0x5fe)
    field (key=MCLR mask=0x10 desc="Master Clear Enable")
        setting (req=0x10 value=0x10 desc="Enabled")
        setting (req=0x10 value=0x0 desc="Disabled")
    field (key=IOSCFS mask=0x20 desc="Internal Oscillator Frequency Select")
        setting (req=0x20 value=0x20 desc="8 MHz INTOSC Speed")
        setting (req=0x20 value=0x0 desc="4 MHz INTOSC Speed")
    field (key=CPDF mask=0x40 desc="Code Protect bit - Self Writable Memory")
        setting (req=0x40 value=0x40 desc="Disabled")
        setting (req=0x40 value=0x0 desc="Enabled")
