<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="procesador.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Alu.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Alu.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Alu.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ProcesadorMonociclo_1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ProcesadorMonociclo_1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ProcesadorMonociclo_1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ProcesadorMonociclo_1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ProcesadorMonociclo_1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ProcesadorMonociclo_1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ProcesadorMonociclo_1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ProcesadorMonociclo_1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ProcesadorMonociclo_1_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ProcesadorMonociclo_1_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ProcesadorMonociclo_1_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ProcesadorMonociclo_1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegisterFile.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RegisterFile.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RegisterFile.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="procesadorMonociclo_1_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="procesadorMonociclo_1_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="procesadorMonociclo_1_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="procesadorMonociclo_1_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1460674221" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1460674221">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460677137" xil_pn:in_ck="-1215115541651516974" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1460677137">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Adder.vhd"/>
      <outfile xil_pn:name="Alu.vhd"/>
      <outfile xil_pn:name="Alu_tb.vhd"/>
      <outfile xil_pn:name="ControlUnity.vhd"/>
      <outfile xil_pn:name="ControlUnity_tb.vhd"/>
      <outfile xil_pn:name="InstructioMemory_tb.vhd"/>
      <outfile xil_pn:name="InstructionMemory.vhd"/>
      <outfile xil_pn:name="ProcesadorMonociclo_1.vhd"/>
      <outfile xil_pn:name="ProgramCounter.vhd"/>
      <outfile xil_pn:name="ProgramCounter_tb.vhd"/>
      <outfile xil_pn:name="RegisterFile.vhd"/>
      <outfile xil_pn:name="RegisterFile_Tb.vhd"/>
      <outfile xil_pn:name="procesadorMonociclo_1_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1460674221" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-498488388683442928" xil_pn:start_ts="1460674221">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460674221" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3088043055918524178" xil_pn:start_ts="1460674221">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460674221" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3113186566217545679" xil_pn:start_ts="1460674221">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460677146" xil_pn:in_ck="-1215115541651516974" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1460677145">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Adder.vhd"/>
      <outfile xil_pn:name="Alu.vhd"/>
      <outfile xil_pn:name="Alu_tb.vhd"/>
      <outfile xil_pn:name="ControlUnity.vhd"/>
      <outfile xil_pn:name="ControlUnity_tb.vhd"/>
      <outfile xil_pn:name="InstructioMemory_tb.vhd"/>
      <outfile xil_pn:name="InstructionMemory.vhd"/>
      <outfile xil_pn:name="ProcesadorMonociclo_1.vhd"/>
      <outfile xil_pn:name="ProgramCounter.vhd"/>
      <outfile xil_pn:name="ProgramCounter_tb.vhd"/>
      <outfile xil_pn:name="RegisterFile.vhd"/>
      <outfile xil_pn:name="RegisterFile_Tb.vhd"/>
      <outfile xil_pn:name="procesadorMonociclo_1_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1460677156" xil_pn:in_ck="-1215115541651516974" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-388135541005442302" xil_pn:start_ts="1460677146">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="procesadorMonociclo_1_tb_beh.prj"/>
      <outfile xil_pn:name="procesadorMonociclo_1_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1460677156" xil_pn:in_ck="8186884552204053961" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1544987091558130929" xil_pn:start_ts="1460677156">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="procesadorMonociclo_1_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1460671315" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1460671315">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460671315" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2442337846125957590" xil_pn:start_ts="1460671315">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460671315" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3113186566217545679" xil_pn:start_ts="1460671315">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460671315" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1460671315">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460671315" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1240213717105172440" xil_pn:start_ts="1460671315">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460671315" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1460671315">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460671315" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5301908839399047429" xil_pn:start_ts="1460671315">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1460677126" xil_pn:in_ck="6353305415604345769" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-1074978972161192626" xil_pn:start_ts="1460677091">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="ProcesadorMonociclo_1.lso"/>
      <outfile xil_pn:name="ProcesadorMonociclo_1.ngc"/>
      <outfile xil_pn:name="ProcesadorMonociclo_1.ngr"/>
      <outfile xil_pn:name="ProcesadorMonociclo_1.prj"/>
      <outfile xil_pn:name="ProcesadorMonociclo_1.stx"/>
      <outfile xil_pn:name="ProcesadorMonociclo_1.syr"/>
      <outfile xil_pn:name="ProcesadorMonociclo_1.xst"/>
      <outfile xil_pn:name="ProcesadorMonociclo_1_vhdl.prj"/>
      <outfile xil_pn:name="ProcesadorMonociclo_1_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="procesadorMonociclo_1_tb_beh.prj"/>
      <outfile xil_pn:name="procesadorMonociclo_1_tb_stx_beh.prj"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
