// Seed: 2792053217
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5 = 1;
  wire id_6;
  wire id_7 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wand id_6;
  assign id_1 = id_5 & id_4 != id_3[1 : 1];
  module_0(
      id_6, id_1, id_1, id_4
  );
  wire id_7;
  supply1 id_8 = id_6;
  assign id_8 = id_1 == 1;
  id_9(
      .id_0(id_7), .id_1(1'd0 != 1), .id_2(1)
  );
  wire id_10;
endmodule
