read_verilog ../top.v
synth
rename low newlow
tee -o result.out dump
