// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "07/22/2024 12:23:15"

// 
// Device: Altera EP2C70F896I8 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module register_32bit (
	pin_name1,
	\OUTPUT ,
	LOAD,
	CLOCK,
	DATA,
	PARALLEL);
output 	pin_name1;
output 	[31:0] \OUTPUT ;
input 	LOAD;
input 	CLOCK;
input 	[31:0] DATA;
input 	[31:0] PARALLEL;

// Design Ports Information
// pin_name1	=>  Location: PIN_D24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[31]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[30]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[29]	=>  Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[28]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[27]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[26]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[25]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[24]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[23]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[22]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[21]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[20]	=>  Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[19]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[18]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[17]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[16]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[15]	=>  Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[14]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[13]	=>  Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[12]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[11]	=>  Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[10]	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[9]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[8]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[7]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[6]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[5]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[4]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[3]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[2]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[1]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[0]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LOAD	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA[31]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA[30]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA[29]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA[28]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA[27]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA[26]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA[25]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA[24]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA[23]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA[22]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA[21]	=>  Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA[20]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA[19]	=>  Location: PIN_AK10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA[18]	=>  Location: PIN_AG8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA[17]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA[16]	=>  Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA[15]	=>  Location: PIN_E29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA[14]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA[13]	=>  Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA[12]	=>  Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA[11]	=>  Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA[10]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA[9]	=>  Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA[8]	=>  Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA[7]	=>  Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA[6]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA[5]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA[4]	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA[3]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA[2]	=>  Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA[1]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA[0]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[31]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[30]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[29]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[28]	=>  Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[27]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[26]	=>  Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[25]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[24]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[23]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[22]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[21]	=>  Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[20]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[19]	=>  Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[18]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[17]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[16]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[15]	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[14]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[13]	=>  Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[12]	=>  Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[11]	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[10]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[9]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[8]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[7]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[6]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[5]	=>  Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[4]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[3]	=>  Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[2]	=>  Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PARALLEL[0]	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;


// Location: PIN_D24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pin_name1~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pin_name1));
// synopsys translate_off
defparam \pin_name1~I .input_async_reset = "none";
defparam \pin_name1~I .input_power_up = "low";
defparam \pin_name1~I .input_register_mode = "none";
defparam \pin_name1~I .input_sync_reset = "none";
defparam \pin_name1~I .oe_async_reset = "none";
defparam \pin_name1~I .oe_power_up = "low";
defparam \pin_name1~I .oe_register_mode = "none";
defparam \pin_name1~I .oe_sync_reset = "none";
defparam \pin_name1~I .operation_mode = "output";
defparam \pin_name1~I .output_async_reset = "none";
defparam \pin_name1~I .output_power_up = "low";
defparam \pin_name1~I .output_register_mode = "none";
defparam \pin_name1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[31]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [31]));
// synopsys translate_off
defparam \OUTPUT[31]~I .input_async_reset = "none";
defparam \OUTPUT[31]~I .input_power_up = "low";
defparam \OUTPUT[31]~I .input_register_mode = "none";
defparam \OUTPUT[31]~I .input_sync_reset = "none";
defparam \OUTPUT[31]~I .oe_async_reset = "none";
defparam \OUTPUT[31]~I .oe_power_up = "low";
defparam \OUTPUT[31]~I .oe_register_mode = "none";
defparam \OUTPUT[31]~I .oe_sync_reset = "none";
defparam \OUTPUT[31]~I .operation_mode = "output";
defparam \OUTPUT[31]~I .output_async_reset = "none";
defparam \OUTPUT[31]~I .output_power_up = "low";
defparam \OUTPUT[31]~I .output_register_mode = "none";
defparam \OUTPUT[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [30]));
// synopsys translate_off
defparam \OUTPUT[30]~I .input_async_reset = "none";
defparam \OUTPUT[30]~I .input_power_up = "low";
defparam \OUTPUT[30]~I .input_register_mode = "none";
defparam \OUTPUT[30]~I .input_sync_reset = "none";
defparam \OUTPUT[30]~I .oe_async_reset = "none";
defparam \OUTPUT[30]~I .oe_power_up = "low";
defparam \OUTPUT[30]~I .oe_register_mode = "none";
defparam \OUTPUT[30]~I .oe_sync_reset = "none";
defparam \OUTPUT[30]~I .operation_mode = "output";
defparam \OUTPUT[30]~I .output_async_reset = "none";
defparam \OUTPUT[30]~I .output_power_up = "low";
defparam \OUTPUT[30]~I .output_register_mode = "none";
defparam \OUTPUT[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[29]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [29]));
// synopsys translate_off
defparam \OUTPUT[29]~I .input_async_reset = "none";
defparam \OUTPUT[29]~I .input_power_up = "low";
defparam \OUTPUT[29]~I .input_register_mode = "none";
defparam \OUTPUT[29]~I .input_sync_reset = "none";
defparam \OUTPUT[29]~I .oe_async_reset = "none";
defparam \OUTPUT[29]~I .oe_power_up = "low";
defparam \OUTPUT[29]~I .oe_register_mode = "none";
defparam \OUTPUT[29]~I .oe_sync_reset = "none";
defparam \OUTPUT[29]~I .operation_mode = "output";
defparam \OUTPUT[29]~I .output_async_reset = "none";
defparam \OUTPUT[29]~I .output_power_up = "low";
defparam \OUTPUT[29]~I .output_register_mode = "none";
defparam \OUTPUT[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[28]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [28]));
// synopsys translate_off
defparam \OUTPUT[28]~I .input_async_reset = "none";
defparam \OUTPUT[28]~I .input_power_up = "low";
defparam \OUTPUT[28]~I .input_register_mode = "none";
defparam \OUTPUT[28]~I .input_sync_reset = "none";
defparam \OUTPUT[28]~I .oe_async_reset = "none";
defparam \OUTPUT[28]~I .oe_power_up = "low";
defparam \OUTPUT[28]~I .oe_register_mode = "none";
defparam \OUTPUT[28]~I .oe_sync_reset = "none";
defparam \OUTPUT[28]~I .operation_mode = "output";
defparam \OUTPUT[28]~I .output_async_reset = "none";
defparam \OUTPUT[28]~I .output_power_up = "low";
defparam \OUTPUT[28]~I .output_register_mode = "none";
defparam \OUTPUT[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[27]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [27]));
// synopsys translate_off
defparam \OUTPUT[27]~I .input_async_reset = "none";
defparam \OUTPUT[27]~I .input_power_up = "low";
defparam \OUTPUT[27]~I .input_register_mode = "none";
defparam \OUTPUT[27]~I .input_sync_reset = "none";
defparam \OUTPUT[27]~I .oe_async_reset = "none";
defparam \OUTPUT[27]~I .oe_power_up = "low";
defparam \OUTPUT[27]~I .oe_register_mode = "none";
defparam \OUTPUT[27]~I .oe_sync_reset = "none";
defparam \OUTPUT[27]~I .operation_mode = "output";
defparam \OUTPUT[27]~I .output_async_reset = "none";
defparam \OUTPUT[27]~I .output_power_up = "low";
defparam \OUTPUT[27]~I .output_register_mode = "none";
defparam \OUTPUT[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[26]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [26]));
// synopsys translate_off
defparam \OUTPUT[26]~I .input_async_reset = "none";
defparam \OUTPUT[26]~I .input_power_up = "low";
defparam \OUTPUT[26]~I .input_register_mode = "none";
defparam \OUTPUT[26]~I .input_sync_reset = "none";
defparam \OUTPUT[26]~I .oe_async_reset = "none";
defparam \OUTPUT[26]~I .oe_power_up = "low";
defparam \OUTPUT[26]~I .oe_register_mode = "none";
defparam \OUTPUT[26]~I .oe_sync_reset = "none";
defparam \OUTPUT[26]~I .operation_mode = "output";
defparam \OUTPUT[26]~I .output_async_reset = "none";
defparam \OUTPUT[26]~I .output_power_up = "low";
defparam \OUTPUT[26]~I .output_register_mode = "none";
defparam \OUTPUT[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [25]));
// synopsys translate_off
defparam \OUTPUT[25]~I .input_async_reset = "none";
defparam \OUTPUT[25]~I .input_power_up = "low";
defparam \OUTPUT[25]~I .input_register_mode = "none";
defparam \OUTPUT[25]~I .input_sync_reset = "none";
defparam \OUTPUT[25]~I .oe_async_reset = "none";
defparam \OUTPUT[25]~I .oe_power_up = "low";
defparam \OUTPUT[25]~I .oe_register_mode = "none";
defparam \OUTPUT[25]~I .oe_sync_reset = "none";
defparam \OUTPUT[25]~I .operation_mode = "output";
defparam \OUTPUT[25]~I .output_async_reset = "none";
defparam \OUTPUT[25]~I .output_power_up = "low";
defparam \OUTPUT[25]~I .output_register_mode = "none";
defparam \OUTPUT[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [24]));
// synopsys translate_off
defparam \OUTPUT[24]~I .input_async_reset = "none";
defparam \OUTPUT[24]~I .input_power_up = "low";
defparam \OUTPUT[24]~I .input_register_mode = "none";
defparam \OUTPUT[24]~I .input_sync_reset = "none";
defparam \OUTPUT[24]~I .oe_async_reset = "none";
defparam \OUTPUT[24]~I .oe_power_up = "low";
defparam \OUTPUT[24]~I .oe_register_mode = "none";
defparam \OUTPUT[24]~I .oe_sync_reset = "none";
defparam \OUTPUT[24]~I .operation_mode = "output";
defparam \OUTPUT[24]~I .output_async_reset = "none";
defparam \OUTPUT[24]~I .output_power_up = "low";
defparam \OUTPUT[24]~I .output_register_mode = "none";
defparam \OUTPUT[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[23]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [23]));
// synopsys translate_off
defparam \OUTPUT[23]~I .input_async_reset = "none";
defparam \OUTPUT[23]~I .input_power_up = "low";
defparam \OUTPUT[23]~I .input_register_mode = "none";
defparam \OUTPUT[23]~I .input_sync_reset = "none";
defparam \OUTPUT[23]~I .oe_async_reset = "none";
defparam \OUTPUT[23]~I .oe_power_up = "low";
defparam \OUTPUT[23]~I .oe_register_mode = "none";
defparam \OUTPUT[23]~I .oe_sync_reset = "none";
defparam \OUTPUT[23]~I .operation_mode = "output";
defparam \OUTPUT[23]~I .output_async_reset = "none";
defparam \OUTPUT[23]~I .output_power_up = "low";
defparam \OUTPUT[23]~I .output_register_mode = "none";
defparam \OUTPUT[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[22]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [22]));
// synopsys translate_off
defparam \OUTPUT[22]~I .input_async_reset = "none";
defparam \OUTPUT[22]~I .input_power_up = "low";
defparam \OUTPUT[22]~I .input_register_mode = "none";
defparam \OUTPUT[22]~I .input_sync_reset = "none";
defparam \OUTPUT[22]~I .oe_async_reset = "none";
defparam \OUTPUT[22]~I .oe_power_up = "low";
defparam \OUTPUT[22]~I .oe_register_mode = "none";
defparam \OUTPUT[22]~I .oe_sync_reset = "none";
defparam \OUTPUT[22]~I .operation_mode = "output";
defparam \OUTPUT[22]~I .output_async_reset = "none";
defparam \OUTPUT[22]~I .output_power_up = "low";
defparam \OUTPUT[22]~I .output_register_mode = "none";
defparam \OUTPUT[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[21]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [21]));
// synopsys translate_off
defparam \OUTPUT[21]~I .input_async_reset = "none";
defparam \OUTPUT[21]~I .input_power_up = "low";
defparam \OUTPUT[21]~I .input_register_mode = "none";
defparam \OUTPUT[21]~I .input_sync_reset = "none";
defparam \OUTPUT[21]~I .oe_async_reset = "none";
defparam \OUTPUT[21]~I .oe_power_up = "low";
defparam \OUTPUT[21]~I .oe_register_mode = "none";
defparam \OUTPUT[21]~I .oe_sync_reset = "none";
defparam \OUTPUT[21]~I .operation_mode = "output";
defparam \OUTPUT[21]~I .output_async_reset = "none";
defparam \OUTPUT[21]~I .output_power_up = "low";
defparam \OUTPUT[21]~I .output_register_mode = "none";
defparam \OUTPUT[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [20]));
// synopsys translate_off
defparam \OUTPUT[20]~I .input_async_reset = "none";
defparam \OUTPUT[20]~I .input_power_up = "low";
defparam \OUTPUT[20]~I .input_register_mode = "none";
defparam \OUTPUT[20]~I .input_sync_reset = "none";
defparam \OUTPUT[20]~I .oe_async_reset = "none";
defparam \OUTPUT[20]~I .oe_power_up = "low";
defparam \OUTPUT[20]~I .oe_register_mode = "none";
defparam \OUTPUT[20]~I .oe_sync_reset = "none";
defparam \OUTPUT[20]~I .operation_mode = "output";
defparam \OUTPUT[20]~I .output_async_reset = "none";
defparam \OUTPUT[20]~I .output_power_up = "low";
defparam \OUTPUT[20]~I .output_register_mode = "none";
defparam \OUTPUT[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[19]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [19]));
// synopsys translate_off
defparam \OUTPUT[19]~I .input_async_reset = "none";
defparam \OUTPUT[19]~I .input_power_up = "low";
defparam \OUTPUT[19]~I .input_register_mode = "none";
defparam \OUTPUT[19]~I .input_sync_reset = "none";
defparam \OUTPUT[19]~I .oe_async_reset = "none";
defparam \OUTPUT[19]~I .oe_power_up = "low";
defparam \OUTPUT[19]~I .oe_register_mode = "none";
defparam \OUTPUT[19]~I .oe_sync_reset = "none";
defparam \OUTPUT[19]~I .operation_mode = "output";
defparam \OUTPUT[19]~I .output_async_reset = "none";
defparam \OUTPUT[19]~I .output_power_up = "low";
defparam \OUTPUT[19]~I .output_register_mode = "none";
defparam \OUTPUT[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [18]));
// synopsys translate_off
defparam \OUTPUT[18]~I .input_async_reset = "none";
defparam \OUTPUT[18]~I .input_power_up = "low";
defparam \OUTPUT[18]~I .input_register_mode = "none";
defparam \OUTPUT[18]~I .input_sync_reset = "none";
defparam \OUTPUT[18]~I .oe_async_reset = "none";
defparam \OUTPUT[18]~I .oe_power_up = "low";
defparam \OUTPUT[18]~I .oe_register_mode = "none";
defparam \OUTPUT[18]~I .oe_sync_reset = "none";
defparam \OUTPUT[18]~I .operation_mode = "output";
defparam \OUTPUT[18]~I .output_async_reset = "none";
defparam \OUTPUT[18]~I .output_power_up = "low";
defparam \OUTPUT[18]~I .output_register_mode = "none";
defparam \OUTPUT[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [17]));
// synopsys translate_off
defparam \OUTPUT[17]~I .input_async_reset = "none";
defparam \OUTPUT[17]~I .input_power_up = "low";
defparam \OUTPUT[17]~I .input_register_mode = "none";
defparam \OUTPUT[17]~I .input_sync_reset = "none";
defparam \OUTPUT[17]~I .oe_async_reset = "none";
defparam \OUTPUT[17]~I .oe_power_up = "low";
defparam \OUTPUT[17]~I .oe_register_mode = "none";
defparam \OUTPUT[17]~I .oe_sync_reset = "none";
defparam \OUTPUT[17]~I .operation_mode = "output";
defparam \OUTPUT[17]~I .output_async_reset = "none";
defparam \OUTPUT[17]~I .output_power_up = "low";
defparam \OUTPUT[17]~I .output_register_mode = "none";
defparam \OUTPUT[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [16]));
// synopsys translate_off
defparam \OUTPUT[16]~I .input_async_reset = "none";
defparam \OUTPUT[16]~I .input_power_up = "low";
defparam \OUTPUT[16]~I .input_register_mode = "none";
defparam \OUTPUT[16]~I .input_sync_reset = "none";
defparam \OUTPUT[16]~I .oe_async_reset = "none";
defparam \OUTPUT[16]~I .oe_power_up = "low";
defparam \OUTPUT[16]~I .oe_register_mode = "none";
defparam \OUTPUT[16]~I .oe_sync_reset = "none";
defparam \OUTPUT[16]~I .operation_mode = "output";
defparam \OUTPUT[16]~I .output_async_reset = "none";
defparam \OUTPUT[16]~I .output_power_up = "low";
defparam \OUTPUT[16]~I .output_register_mode = "none";
defparam \OUTPUT[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [15]));
// synopsys translate_off
defparam \OUTPUT[15]~I .input_async_reset = "none";
defparam \OUTPUT[15]~I .input_power_up = "low";
defparam \OUTPUT[15]~I .input_register_mode = "none";
defparam \OUTPUT[15]~I .input_sync_reset = "none";
defparam \OUTPUT[15]~I .oe_async_reset = "none";
defparam \OUTPUT[15]~I .oe_power_up = "low";
defparam \OUTPUT[15]~I .oe_register_mode = "none";
defparam \OUTPUT[15]~I .oe_sync_reset = "none";
defparam \OUTPUT[15]~I .operation_mode = "output";
defparam \OUTPUT[15]~I .output_async_reset = "none";
defparam \OUTPUT[15]~I .output_power_up = "low";
defparam \OUTPUT[15]~I .output_register_mode = "none";
defparam \OUTPUT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [14]));
// synopsys translate_off
defparam \OUTPUT[14]~I .input_async_reset = "none";
defparam \OUTPUT[14]~I .input_power_up = "low";
defparam \OUTPUT[14]~I .input_register_mode = "none";
defparam \OUTPUT[14]~I .input_sync_reset = "none";
defparam \OUTPUT[14]~I .oe_async_reset = "none";
defparam \OUTPUT[14]~I .oe_power_up = "low";
defparam \OUTPUT[14]~I .oe_register_mode = "none";
defparam \OUTPUT[14]~I .oe_sync_reset = "none";
defparam \OUTPUT[14]~I .operation_mode = "output";
defparam \OUTPUT[14]~I .output_async_reset = "none";
defparam \OUTPUT[14]~I .output_power_up = "low";
defparam \OUTPUT[14]~I .output_register_mode = "none";
defparam \OUTPUT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [13]));
// synopsys translate_off
defparam \OUTPUT[13]~I .input_async_reset = "none";
defparam \OUTPUT[13]~I .input_power_up = "low";
defparam \OUTPUT[13]~I .input_register_mode = "none";
defparam \OUTPUT[13]~I .input_sync_reset = "none";
defparam \OUTPUT[13]~I .oe_async_reset = "none";
defparam \OUTPUT[13]~I .oe_power_up = "low";
defparam \OUTPUT[13]~I .oe_register_mode = "none";
defparam \OUTPUT[13]~I .oe_sync_reset = "none";
defparam \OUTPUT[13]~I .operation_mode = "output";
defparam \OUTPUT[13]~I .output_async_reset = "none";
defparam \OUTPUT[13]~I .output_power_up = "low";
defparam \OUTPUT[13]~I .output_register_mode = "none";
defparam \OUTPUT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [12]));
// synopsys translate_off
defparam \OUTPUT[12]~I .input_async_reset = "none";
defparam \OUTPUT[12]~I .input_power_up = "low";
defparam \OUTPUT[12]~I .input_register_mode = "none";
defparam \OUTPUT[12]~I .input_sync_reset = "none";
defparam \OUTPUT[12]~I .oe_async_reset = "none";
defparam \OUTPUT[12]~I .oe_power_up = "low";
defparam \OUTPUT[12]~I .oe_register_mode = "none";
defparam \OUTPUT[12]~I .oe_sync_reset = "none";
defparam \OUTPUT[12]~I .operation_mode = "output";
defparam \OUTPUT[12]~I .output_async_reset = "none";
defparam \OUTPUT[12]~I .output_power_up = "low";
defparam \OUTPUT[12]~I .output_register_mode = "none";
defparam \OUTPUT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [11]));
// synopsys translate_off
defparam \OUTPUT[11]~I .input_async_reset = "none";
defparam \OUTPUT[11]~I .input_power_up = "low";
defparam \OUTPUT[11]~I .input_register_mode = "none";
defparam \OUTPUT[11]~I .input_sync_reset = "none";
defparam \OUTPUT[11]~I .oe_async_reset = "none";
defparam \OUTPUT[11]~I .oe_power_up = "low";
defparam \OUTPUT[11]~I .oe_register_mode = "none";
defparam \OUTPUT[11]~I .oe_sync_reset = "none";
defparam \OUTPUT[11]~I .operation_mode = "output";
defparam \OUTPUT[11]~I .output_async_reset = "none";
defparam \OUTPUT[11]~I .output_power_up = "low";
defparam \OUTPUT[11]~I .output_register_mode = "none";
defparam \OUTPUT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [10]));
// synopsys translate_off
defparam \OUTPUT[10]~I .input_async_reset = "none";
defparam \OUTPUT[10]~I .input_power_up = "low";
defparam \OUTPUT[10]~I .input_register_mode = "none";
defparam \OUTPUT[10]~I .input_sync_reset = "none";
defparam \OUTPUT[10]~I .oe_async_reset = "none";
defparam \OUTPUT[10]~I .oe_power_up = "low";
defparam \OUTPUT[10]~I .oe_register_mode = "none";
defparam \OUTPUT[10]~I .oe_sync_reset = "none";
defparam \OUTPUT[10]~I .operation_mode = "output";
defparam \OUTPUT[10]~I .output_async_reset = "none";
defparam \OUTPUT[10]~I .output_power_up = "low";
defparam \OUTPUT[10]~I .output_register_mode = "none";
defparam \OUTPUT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [9]));
// synopsys translate_off
defparam \OUTPUT[9]~I .input_async_reset = "none";
defparam \OUTPUT[9]~I .input_power_up = "low";
defparam \OUTPUT[9]~I .input_register_mode = "none";
defparam \OUTPUT[9]~I .input_sync_reset = "none";
defparam \OUTPUT[9]~I .oe_async_reset = "none";
defparam \OUTPUT[9]~I .oe_power_up = "low";
defparam \OUTPUT[9]~I .oe_register_mode = "none";
defparam \OUTPUT[9]~I .oe_sync_reset = "none";
defparam \OUTPUT[9]~I .operation_mode = "output";
defparam \OUTPUT[9]~I .output_async_reset = "none";
defparam \OUTPUT[9]~I .output_power_up = "low";
defparam \OUTPUT[9]~I .output_register_mode = "none";
defparam \OUTPUT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [8]));
// synopsys translate_off
defparam \OUTPUT[8]~I .input_async_reset = "none";
defparam \OUTPUT[8]~I .input_power_up = "low";
defparam \OUTPUT[8]~I .input_register_mode = "none";
defparam \OUTPUT[8]~I .input_sync_reset = "none";
defparam \OUTPUT[8]~I .oe_async_reset = "none";
defparam \OUTPUT[8]~I .oe_power_up = "low";
defparam \OUTPUT[8]~I .oe_register_mode = "none";
defparam \OUTPUT[8]~I .oe_sync_reset = "none";
defparam \OUTPUT[8]~I .operation_mode = "output";
defparam \OUTPUT[8]~I .output_async_reset = "none";
defparam \OUTPUT[8]~I .output_power_up = "low";
defparam \OUTPUT[8]~I .output_register_mode = "none";
defparam \OUTPUT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [7]));
// synopsys translate_off
defparam \OUTPUT[7]~I .input_async_reset = "none";
defparam \OUTPUT[7]~I .input_power_up = "low";
defparam \OUTPUT[7]~I .input_register_mode = "none";
defparam \OUTPUT[7]~I .input_sync_reset = "none";
defparam \OUTPUT[7]~I .oe_async_reset = "none";
defparam \OUTPUT[7]~I .oe_power_up = "low";
defparam \OUTPUT[7]~I .oe_register_mode = "none";
defparam \OUTPUT[7]~I .oe_sync_reset = "none";
defparam \OUTPUT[7]~I .operation_mode = "output";
defparam \OUTPUT[7]~I .output_async_reset = "none";
defparam \OUTPUT[7]~I .output_power_up = "low";
defparam \OUTPUT[7]~I .output_register_mode = "none";
defparam \OUTPUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [6]));
// synopsys translate_off
defparam \OUTPUT[6]~I .input_async_reset = "none";
defparam \OUTPUT[6]~I .input_power_up = "low";
defparam \OUTPUT[6]~I .input_register_mode = "none";
defparam \OUTPUT[6]~I .input_sync_reset = "none";
defparam \OUTPUT[6]~I .oe_async_reset = "none";
defparam \OUTPUT[6]~I .oe_power_up = "low";
defparam \OUTPUT[6]~I .oe_register_mode = "none";
defparam \OUTPUT[6]~I .oe_sync_reset = "none";
defparam \OUTPUT[6]~I .operation_mode = "output";
defparam \OUTPUT[6]~I .output_async_reset = "none";
defparam \OUTPUT[6]~I .output_power_up = "low";
defparam \OUTPUT[6]~I .output_register_mode = "none";
defparam \OUTPUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [5]));
// synopsys translate_off
defparam \OUTPUT[5]~I .input_async_reset = "none";
defparam \OUTPUT[5]~I .input_power_up = "low";
defparam \OUTPUT[5]~I .input_register_mode = "none";
defparam \OUTPUT[5]~I .input_sync_reset = "none";
defparam \OUTPUT[5]~I .oe_async_reset = "none";
defparam \OUTPUT[5]~I .oe_power_up = "low";
defparam \OUTPUT[5]~I .oe_register_mode = "none";
defparam \OUTPUT[5]~I .oe_sync_reset = "none";
defparam \OUTPUT[5]~I .operation_mode = "output";
defparam \OUTPUT[5]~I .output_async_reset = "none";
defparam \OUTPUT[5]~I .output_power_up = "low";
defparam \OUTPUT[5]~I .output_register_mode = "none";
defparam \OUTPUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [4]));
// synopsys translate_off
defparam \OUTPUT[4]~I .input_async_reset = "none";
defparam \OUTPUT[4]~I .input_power_up = "low";
defparam \OUTPUT[4]~I .input_register_mode = "none";
defparam \OUTPUT[4]~I .input_sync_reset = "none";
defparam \OUTPUT[4]~I .oe_async_reset = "none";
defparam \OUTPUT[4]~I .oe_power_up = "low";
defparam \OUTPUT[4]~I .oe_register_mode = "none";
defparam \OUTPUT[4]~I .oe_sync_reset = "none";
defparam \OUTPUT[4]~I .operation_mode = "output";
defparam \OUTPUT[4]~I .output_async_reset = "none";
defparam \OUTPUT[4]~I .output_power_up = "low";
defparam \OUTPUT[4]~I .output_register_mode = "none";
defparam \OUTPUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [3]));
// synopsys translate_off
defparam \OUTPUT[3]~I .input_async_reset = "none";
defparam \OUTPUT[3]~I .input_power_up = "low";
defparam \OUTPUT[3]~I .input_register_mode = "none";
defparam \OUTPUT[3]~I .input_sync_reset = "none";
defparam \OUTPUT[3]~I .oe_async_reset = "none";
defparam \OUTPUT[3]~I .oe_power_up = "low";
defparam \OUTPUT[3]~I .oe_register_mode = "none";
defparam \OUTPUT[3]~I .oe_sync_reset = "none";
defparam \OUTPUT[3]~I .operation_mode = "output";
defparam \OUTPUT[3]~I .output_async_reset = "none";
defparam \OUTPUT[3]~I .output_power_up = "low";
defparam \OUTPUT[3]~I .output_register_mode = "none";
defparam \OUTPUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [2]));
// synopsys translate_off
defparam \OUTPUT[2]~I .input_async_reset = "none";
defparam \OUTPUT[2]~I .input_power_up = "low";
defparam \OUTPUT[2]~I .input_register_mode = "none";
defparam \OUTPUT[2]~I .input_sync_reset = "none";
defparam \OUTPUT[2]~I .oe_async_reset = "none";
defparam \OUTPUT[2]~I .oe_power_up = "low";
defparam \OUTPUT[2]~I .oe_register_mode = "none";
defparam \OUTPUT[2]~I .oe_sync_reset = "none";
defparam \OUTPUT[2]~I .operation_mode = "output";
defparam \OUTPUT[2]~I .output_async_reset = "none";
defparam \OUTPUT[2]~I .output_power_up = "low";
defparam \OUTPUT[2]~I .output_register_mode = "none";
defparam \OUTPUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [1]));
// synopsys translate_off
defparam \OUTPUT[1]~I .input_async_reset = "none";
defparam \OUTPUT[1]~I .input_power_up = "low";
defparam \OUTPUT[1]~I .input_register_mode = "none";
defparam \OUTPUT[1]~I .input_sync_reset = "none";
defparam \OUTPUT[1]~I .oe_async_reset = "none";
defparam \OUTPUT[1]~I .oe_power_up = "low";
defparam \OUTPUT[1]~I .oe_register_mode = "none";
defparam \OUTPUT[1]~I .oe_sync_reset = "none";
defparam \OUTPUT[1]~I .operation_mode = "output";
defparam \OUTPUT[1]~I .output_async_reset = "none";
defparam \OUTPUT[1]~I .output_power_up = "low";
defparam \OUTPUT[1]~I .output_register_mode = "none";
defparam \OUTPUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [0]));
// synopsys translate_off
defparam \OUTPUT[0]~I .input_async_reset = "none";
defparam \OUTPUT[0]~I .input_power_up = "low";
defparam \OUTPUT[0]~I .input_register_mode = "none";
defparam \OUTPUT[0]~I .input_sync_reset = "none";
defparam \OUTPUT[0]~I .oe_async_reset = "none";
defparam \OUTPUT[0]~I .oe_power_up = "low";
defparam \OUTPUT[0]~I .oe_register_mode = "none";
defparam \OUTPUT[0]~I .oe_sync_reset = "none";
defparam \OUTPUT[0]~I .operation_mode = "output";
defparam \OUTPUT[0]~I .output_async_reset = "none";
defparam \OUTPUT[0]~I .output_power_up = "low";
defparam \OUTPUT[0]~I .output_register_mode = "none";
defparam \OUTPUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \LOAD~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LOAD));
// synopsys translate_off
defparam \LOAD~I .input_async_reset = "none";
defparam \LOAD~I .input_power_up = "low";
defparam \LOAD~I .input_register_mode = "none";
defparam \LOAD~I .input_sync_reset = "none";
defparam \LOAD~I .oe_async_reset = "none";
defparam \LOAD~I .oe_power_up = "low";
defparam \LOAD~I .oe_register_mode = "none";
defparam \LOAD~I .oe_sync_reset = "none";
defparam \LOAD~I .operation_mode = "input";
defparam \LOAD~I .output_async_reset = "none";
defparam \LOAD~I .output_power_up = "low";
defparam \LOAD~I .output_register_mode = "none";
defparam \LOAD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK));
// synopsys translate_off
defparam \CLOCK~I .input_async_reset = "none";
defparam \CLOCK~I .input_power_up = "low";
defparam \CLOCK~I .input_register_mode = "none";
defparam \CLOCK~I .input_sync_reset = "none";
defparam \CLOCK~I .oe_async_reset = "none";
defparam \CLOCK~I .oe_power_up = "low";
defparam \CLOCK~I .oe_register_mode = "none";
defparam \CLOCK~I .oe_sync_reset = "none";
defparam \CLOCK~I .operation_mode = "input";
defparam \CLOCK~I .output_async_reset = "none";
defparam \CLOCK~I .output_power_up = "low";
defparam \CLOCK~I .output_register_mode = "none";
defparam \CLOCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[31]));
// synopsys translate_off
defparam \DATA[31]~I .input_async_reset = "none";
defparam \DATA[31]~I .input_power_up = "low";
defparam \DATA[31]~I .input_register_mode = "none";
defparam \DATA[31]~I .input_sync_reset = "none";
defparam \DATA[31]~I .oe_async_reset = "none";
defparam \DATA[31]~I .oe_power_up = "low";
defparam \DATA[31]~I .oe_register_mode = "none";
defparam \DATA[31]~I .oe_sync_reset = "none";
defparam \DATA[31]~I .operation_mode = "input";
defparam \DATA[31]~I .output_async_reset = "none";
defparam \DATA[31]~I .output_power_up = "low";
defparam \DATA[31]~I .output_register_mode = "none";
defparam \DATA[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[30]));
// synopsys translate_off
defparam \DATA[30]~I .input_async_reset = "none";
defparam \DATA[30]~I .input_power_up = "low";
defparam \DATA[30]~I .input_register_mode = "none";
defparam \DATA[30]~I .input_sync_reset = "none";
defparam \DATA[30]~I .oe_async_reset = "none";
defparam \DATA[30]~I .oe_power_up = "low";
defparam \DATA[30]~I .oe_register_mode = "none";
defparam \DATA[30]~I .oe_sync_reset = "none";
defparam \DATA[30]~I .operation_mode = "input";
defparam \DATA[30]~I .output_async_reset = "none";
defparam \DATA[30]~I .output_power_up = "low";
defparam \DATA[30]~I .output_register_mode = "none";
defparam \DATA[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[29]));
// synopsys translate_off
defparam \DATA[29]~I .input_async_reset = "none";
defparam \DATA[29]~I .input_power_up = "low";
defparam \DATA[29]~I .input_register_mode = "none";
defparam \DATA[29]~I .input_sync_reset = "none";
defparam \DATA[29]~I .oe_async_reset = "none";
defparam \DATA[29]~I .oe_power_up = "low";
defparam \DATA[29]~I .oe_register_mode = "none";
defparam \DATA[29]~I .oe_sync_reset = "none";
defparam \DATA[29]~I .operation_mode = "input";
defparam \DATA[29]~I .output_async_reset = "none";
defparam \DATA[29]~I .output_power_up = "low";
defparam \DATA[29]~I .output_register_mode = "none";
defparam \DATA[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[28]));
// synopsys translate_off
defparam \DATA[28]~I .input_async_reset = "none";
defparam \DATA[28]~I .input_power_up = "low";
defparam \DATA[28]~I .input_register_mode = "none";
defparam \DATA[28]~I .input_sync_reset = "none";
defparam \DATA[28]~I .oe_async_reset = "none";
defparam \DATA[28]~I .oe_power_up = "low";
defparam \DATA[28]~I .oe_register_mode = "none";
defparam \DATA[28]~I .oe_sync_reset = "none";
defparam \DATA[28]~I .operation_mode = "input";
defparam \DATA[28]~I .output_async_reset = "none";
defparam \DATA[28]~I .output_power_up = "low";
defparam \DATA[28]~I .output_register_mode = "none";
defparam \DATA[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[27]));
// synopsys translate_off
defparam \DATA[27]~I .input_async_reset = "none";
defparam \DATA[27]~I .input_power_up = "low";
defparam \DATA[27]~I .input_register_mode = "none";
defparam \DATA[27]~I .input_sync_reset = "none";
defparam \DATA[27]~I .oe_async_reset = "none";
defparam \DATA[27]~I .oe_power_up = "low";
defparam \DATA[27]~I .oe_register_mode = "none";
defparam \DATA[27]~I .oe_sync_reset = "none";
defparam \DATA[27]~I .operation_mode = "input";
defparam \DATA[27]~I .output_async_reset = "none";
defparam \DATA[27]~I .output_power_up = "low";
defparam \DATA[27]~I .output_register_mode = "none";
defparam \DATA[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[26]));
// synopsys translate_off
defparam \DATA[26]~I .input_async_reset = "none";
defparam \DATA[26]~I .input_power_up = "low";
defparam \DATA[26]~I .input_register_mode = "none";
defparam \DATA[26]~I .input_sync_reset = "none";
defparam \DATA[26]~I .oe_async_reset = "none";
defparam \DATA[26]~I .oe_power_up = "low";
defparam \DATA[26]~I .oe_register_mode = "none";
defparam \DATA[26]~I .oe_sync_reset = "none";
defparam \DATA[26]~I .operation_mode = "input";
defparam \DATA[26]~I .output_async_reset = "none";
defparam \DATA[26]~I .output_power_up = "low";
defparam \DATA[26]~I .output_register_mode = "none";
defparam \DATA[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[25]));
// synopsys translate_off
defparam \DATA[25]~I .input_async_reset = "none";
defparam \DATA[25]~I .input_power_up = "low";
defparam \DATA[25]~I .input_register_mode = "none";
defparam \DATA[25]~I .input_sync_reset = "none";
defparam \DATA[25]~I .oe_async_reset = "none";
defparam \DATA[25]~I .oe_power_up = "low";
defparam \DATA[25]~I .oe_register_mode = "none";
defparam \DATA[25]~I .oe_sync_reset = "none";
defparam \DATA[25]~I .operation_mode = "input";
defparam \DATA[25]~I .output_async_reset = "none";
defparam \DATA[25]~I .output_power_up = "low";
defparam \DATA[25]~I .output_register_mode = "none";
defparam \DATA[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[24]));
// synopsys translate_off
defparam \DATA[24]~I .input_async_reset = "none";
defparam \DATA[24]~I .input_power_up = "low";
defparam \DATA[24]~I .input_register_mode = "none";
defparam \DATA[24]~I .input_sync_reset = "none";
defparam \DATA[24]~I .oe_async_reset = "none";
defparam \DATA[24]~I .oe_power_up = "low";
defparam \DATA[24]~I .oe_register_mode = "none";
defparam \DATA[24]~I .oe_sync_reset = "none";
defparam \DATA[24]~I .operation_mode = "input";
defparam \DATA[24]~I .output_async_reset = "none";
defparam \DATA[24]~I .output_power_up = "low";
defparam \DATA[24]~I .output_register_mode = "none";
defparam \DATA[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[23]));
// synopsys translate_off
defparam \DATA[23]~I .input_async_reset = "none";
defparam \DATA[23]~I .input_power_up = "low";
defparam \DATA[23]~I .input_register_mode = "none";
defparam \DATA[23]~I .input_sync_reset = "none";
defparam \DATA[23]~I .oe_async_reset = "none";
defparam \DATA[23]~I .oe_power_up = "low";
defparam \DATA[23]~I .oe_register_mode = "none";
defparam \DATA[23]~I .oe_sync_reset = "none";
defparam \DATA[23]~I .operation_mode = "input";
defparam \DATA[23]~I .output_async_reset = "none";
defparam \DATA[23]~I .output_power_up = "low";
defparam \DATA[23]~I .output_register_mode = "none";
defparam \DATA[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[22]));
// synopsys translate_off
defparam \DATA[22]~I .input_async_reset = "none";
defparam \DATA[22]~I .input_power_up = "low";
defparam \DATA[22]~I .input_register_mode = "none";
defparam \DATA[22]~I .input_sync_reset = "none";
defparam \DATA[22]~I .oe_async_reset = "none";
defparam \DATA[22]~I .oe_power_up = "low";
defparam \DATA[22]~I .oe_register_mode = "none";
defparam \DATA[22]~I .oe_sync_reset = "none";
defparam \DATA[22]~I .operation_mode = "input";
defparam \DATA[22]~I .output_async_reset = "none";
defparam \DATA[22]~I .output_power_up = "low";
defparam \DATA[22]~I .output_register_mode = "none";
defparam \DATA[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[21]));
// synopsys translate_off
defparam \DATA[21]~I .input_async_reset = "none";
defparam \DATA[21]~I .input_power_up = "low";
defparam \DATA[21]~I .input_register_mode = "none";
defparam \DATA[21]~I .input_sync_reset = "none";
defparam \DATA[21]~I .oe_async_reset = "none";
defparam \DATA[21]~I .oe_power_up = "low";
defparam \DATA[21]~I .oe_register_mode = "none";
defparam \DATA[21]~I .oe_sync_reset = "none";
defparam \DATA[21]~I .operation_mode = "input";
defparam \DATA[21]~I .output_async_reset = "none";
defparam \DATA[21]~I .output_power_up = "low";
defparam \DATA[21]~I .output_register_mode = "none";
defparam \DATA[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[20]));
// synopsys translate_off
defparam \DATA[20]~I .input_async_reset = "none";
defparam \DATA[20]~I .input_power_up = "low";
defparam \DATA[20]~I .input_register_mode = "none";
defparam \DATA[20]~I .input_sync_reset = "none";
defparam \DATA[20]~I .oe_async_reset = "none";
defparam \DATA[20]~I .oe_power_up = "low";
defparam \DATA[20]~I .oe_register_mode = "none";
defparam \DATA[20]~I .oe_sync_reset = "none";
defparam \DATA[20]~I .operation_mode = "input";
defparam \DATA[20]~I .output_async_reset = "none";
defparam \DATA[20]~I .output_power_up = "low";
defparam \DATA[20]~I .output_register_mode = "none";
defparam \DATA[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[19]));
// synopsys translate_off
defparam \DATA[19]~I .input_async_reset = "none";
defparam \DATA[19]~I .input_power_up = "low";
defparam \DATA[19]~I .input_register_mode = "none";
defparam \DATA[19]~I .input_sync_reset = "none";
defparam \DATA[19]~I .oe_async_reset = "none";
defparam \DATA[19]~I .oe_power_up = "low";
defparam \DATA[19]~I .oe_register_mode = "none";
defparam \DATA[19]~I .oe_sync_reset = "none";
defparam \DATA[19]~I .operation_mode = "input";
defparam \DATA[19]~I .output_async_reset = "none";
defparam \DATA[19]~I .output_power_up = "low";
defparam \DATA[19]~I .output_register_mode = "none";
defparam \DATA[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[18]));
// synopsys translate_off
defparam \DATA[18]~I .input_async_reset = "none";
defparam \DATA[18]~I .input_power_up = "low";
defparam \DATA[18]~I .input_register_mode = "none";
defparam \DATA[18]~I .input_sync_reset = "none";
defparam \DATA[18]~I .oe_async_reset = "none";
defparam \DATA[18]~I .oe_power_up = "low";
defparam \DATA[18]~I .oe_register_mode = "none";
defparam \DATA[18]~I .oe_sync_reset = "none";
defparam \DATA[18]~I .operation_mode = "input";
defparam \DATA[18]~I .output_async_reset = "none";
defparam \DATA[18]~I .output_power_up = "low";
defparam \DATA[18]~I .output_register_mode = "none";
defparam \DATA[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[17]));
// synopsys translate_off
defparam \DATA[17]~I .input_async_reset = "none";
defparam \DATA[17]~I .input_power_up = "low";
defparam \DATA[17]~I .input_register_mode = "none";
defparam \DATA[17]~I .input_sync_reset = "none";
defparam \DATA[17]~I .oe_async_reset = "none";
defparam \DATA[17]~I .oe_power_up = "low";
defparam \DATA[17]~I .oe_register_mode = "none";
defparam \DATA[17]~I .oe_sync_reset = "none";
defparam \DATA[17]~I .operation_mode = "input";
defparam \DATA[17]~I .output_async_reset = "none";
defparam \DATA[17]~I .output_power_up = "low";
defparam \DATA[17]~I .output_register_mode = "none";
defparam \DATA[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[16]));
// synopsys translate_off
defparam \DATA[16]~I .input_async_reset = "none";
defparam \DATA[16]~I .input_power_up = "low";
defparam \DATA[16]~I .input_register_mode = "none";
defparam \DATA[16]~I .input_sync_reset = "none";
defparam \DATA[16]~I .oe_async_reset = "none";
defparam \DATA[16]~I .oe_power_up = "low";
defparam \DATA[16]~I .oe_register_mode = "none";
defparam \DATA[16]~I .oe_sync_reset = "none";
defparam \DATA[16]~I .operation_mode = "input";
defparam \DATA[16]~I .output_async_reset = "none";
defparam \DATA[16]~I .output_power_up = "low";
defparam \DATA[16]~I .output_register_mode = "none";
defparam \DATA[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[15]));
// synopsys translate_off
defparam \DATA[15]~I .input_async_reset = "none";
defparam \DATA[15]~I .input_power_up = "low";
defparam \DATA[15]~I .input_register_mode = "none";
defparam \DATA[15]~I .input_sync_reset = "none";
defparam \DATA[15]~I .oe_async_reset = "none";
defparam \DATA[15]~I .oe_power_up = "low";
defparam \DATA[15]~I .oe_register_mode = "none";
defparam \DATA[15]~I .oe_sync_reset = "none";
defparam \DATA[15]~I .operation_mode = "input";
defparam \DATA[15]~I .output_async_reset = "none";
defparam \DATA[15]~I .output_power_up = "low";
defparam \DATA[15]~I .output_register_mode = "none";
defparam \DATA[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[14]));
// synopsys translate_off
defparam \DATA[14]~I .input_async_reset = "none";
defparam \DATA[14]~I .input_power_up = "low";
defparam \DATA[14]~I .input_register_mode = "none";
defparam \DATA[14]~I .input_sync_reset = "none";
defparam \DATA[14]~I .oe_async_reset = "none";
defparam \DATA[14]~I .oe_power_up = "low";
defparam \DATA[14]~I .oe_register_mode = "none";
defparam \DATA[14]~I .oe_sync_reset = "none";
defparam \DATA[14]~I .operation_mode = "input";
defparam \DATA[14]~I .output_async_reset = "none";
defparam \DATA[14]~I .output_power_up = "low";
defparam \DATA[14]~I .output_register_mode = "none";
defparam \DATA[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[13]));
// synopsys translate_off
defparam \DATA[13]~I .input_async_reset = "none";
defparam \DATA[13]~I .input_power_up = "low";
defparam \DATA[13]~I .input_register_mode = "none";
defparam \DATA[13]~I .input_sync_reset = "none";
defparam \DATA[13]~I .oe_async_reset = "none";
defparam \DATA[13]~I .oe_power_up = "low";
defparam \DATA[13]~I .oe_register_mode = "none";
defparam \DATA[13]~I .oe_sync_reset = "none";
defparam \DATA[13]~I .operation_mode = "input";
defparam \DATA[13]~I .output_async_reset = "none";
defparam \DATA[13]~I .output_power_up = "low";
defparam \DATA[13]~I .output_register_mode = "none";
defparam \DATA[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[12]));
// synopsys translate_off
defparam \DATA[12]~I .input_async_reset = "none";
defparam \DATA[12]~I .input_power_up = "low";
defparam \DATA[12]~I .input_register_mode = "none";
defparam \DATA[12]~I .input_sync_reset = "none";
defparam \DATA[12]~I .oe_async_reset = "none";
defparam \DATA[12]~I .oe_power_up = "low";
defparam \DATA[12]~I .oe_register_mode = "none";
defparam \DATA[12]~I .oe_sync_reset = "none";
defparam \DATA[12]~I .operation_mode = "input";
defparam \DATA[12]~I .output_async_reset = "none";
defparam \DATA[12]~I .output_power_up = "low";
defparam \DATA[12]~I .output_register_mode = "none";
defparam \DATA[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[11]));
// synopsys translate_off
defparam \DATA[11]~I .input_async_reset = "none";
defparam \DATA[11]~I .input_power_up = "low";
defparam \DATA[11]~I .input_register_mode = "none";
defparam \DATA[11]~I .input_sync_reset = "none";
defparam \DATA[11]~I .oe_async_reset = "none";
defparam \DATA[11]~I .oe_power_up = "low";
defparam \DATA[11]~I .oe_register_mode = "none";
defparam \DATA[11]~I .oe_sync_reset = "none";
defparam \DATA[11]~I .operation_mode = "input";
defparam \DATA[11]~I .output_async_reset = "none";
defparam \DATA[11]~I .output_power_up = "low";
defparam \DATA[11]~I .output_register_mode = "none";
defparam \DATA[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[10]));
// synopsys translate_off
defparam \DATA[10]~I .input_async_reset = "none";
defparam \DATA[10]~I .input_power_up = "low";
defparam \DATA[10]~I .input_register_mode = "none";
defparam \DATA[10]~I .input_sync_reset = "none";
defparam \DATA[10]~I .oe_async_reset = "none";
defparam \DATA[10]~I .oe_power_up = "low";
defparam \DATA[10]~I .oe_register_mode = "none";
defparam \DATA[10]~I .oe_sync_reset = "none";
defparam \DATA[10]~I .operation_mode = "input";
defparam \DATA[10]~I .output_async_reset = "none";
defparam \DATA[10]~I .output_power_up = "low";
defparam \DATA[10]~I .output_register_mode = "none";
defparam \DATA[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[9]));
// synopsys translate_off
defparam \DATA[9]~I .input_async_reset = "none";
defparam \DATA[9]~I .input_power_up = "low";
defparam \DATA[9]~I .input_register_mode = "none";
defparam \DATA[9]~I .input_sync_reset = "none";
defparam \DATA[9]~I .oe_async_reset = "none";
defparam \DATA[9]~I .oe_power_up = "low";
defparam \DATA[9]~I .oe_register_mode = "none";
defparam \DATA[9]~I .oe_sync_reset = "none";
defparam \DATA[9]~I .operation_mode = "input";
defparam \DATA[9]~I .output_async_reset = "none";
defparam \DATA[9]~I .output_power_up = "low";
defparam \DATA[9]~I .output_register_mode = "none";
defparam \DATA[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[8]));
// synopsys translate_off
defparam \DATA[8]~I .input_async_reset = "none";
defparam \DATA[8]~I .input_power_up = "low";
defparam \DATA[8]~I .input_register_mode = "none";
defparam \DATA[8]~I .input_sync_reset = "none";
defparam \DATA[8]~I .oe_async_reset = "none";
defparam \DATA[8]~I .oe_power_up = "low";
defparam \DATA[8]~I .oe_register_mode = "none";
defparam \DATA[8]~I .oe_sync_reset = "none";
defparam \DATA[8]~I .operation_mode = "input";
defparam \DATA[8]~I .output_async_reset = "none";
defparam \DATA[8]~I .output_power_up = "low";
defparam \DATA[8]~I .output_register_mode = "none";
defparam \DATA[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[7]));
// synopsys translate_off
defparam \DATA[7]~I .input_async_reset = "none";
defparam \DATA[7]~I .input_power_up = "low";
defparam \DATA[7]~I .input_register_mode = "none";
defparam \DATA[7]~I .input_sync_reset = "none";
defparam \DATA[7]~I .oe_async_reset = "none";
defparam \DATA[7]~I .oe_power_up = "low";
defparam \DATA[7]~I .oe_register_mode = "none";
defparam \DATA[7]~I .oe_sync_reset = "none";
defparam \DATA[7]~I .operation_mode = "input";
defparam \DATA[7]~I .output_async_reset = "none";
defparam \DATA[7]~I .output_power_up = "low";
defparam \DATA[7]~I .output_register_mode = "none";
defparam \DATA[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[6]));
// synopsys translate_off
defparam \DATA[6]~I .input_async_reset = "none";
defparam \DATA[6]~I .input_power_up = "low";
defparam \DATA[6]~I .input_register_mode = "none";
defparam \DATA[6]~I .input_sync_reset = "none";
defparam \DATA[6]~I .oe_async_reset = "none";
defparam \DATA[6]~I .oe_power_up = "low";
defparam \DATA[6]~I .oe_register_mode = "none";
defparam \DATA[6]~I .oe_sync_reset = "none";
defparam \DATA[6]~I .operation_mode = "input";
defparam \DATA[6]~I .output_async_reset = "none";
defparam \DATA[6]~I .output_power_up = "low";
defparam \DATA[6]~I .output_register_mode = "none";
defparam \DATA[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[5]));
// synopsys translate_off
defparam \DATA[5]~I .input_async_reset = "none";
defparam \DATA[5]~I .input_power_up = "low";
defparam \DATA[5]~I .input_register_mode = "none";
defparam \DATA[5]~I .input_sync_reset = "none";
defparam \DATA[5]~I .oe_async_reset = "none";
defparam \DATA[5]~I .oe_power_up = "low";
defparam \DATA[5]~I .oe_register_mode = "none";
defparam \DATA[5]~I .oe_sync_reset = "none";
defparam \DATA[5]~I .operation_mode = "input";
defparam \DATA[5]~I .output_async_reset = "none";
defparam \DATA[5]~I .output_power_up = "low";
defparam \DATA[5]~I .output_register_mode = "none";
defparam \DATA[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[4]));
// synopsys translate_off
defparam \DATA[4]~I .input_async_reset = "none";
defparam \DATA[4]~I .input_power_up = "low";
defparam \DATA[4]~I .input_register_mode = "none";
defparam \DATA[4]~I .input_sync_reset = "none";
defparam \DATA[4]~I .oe_async_reset = "none";
defparam \DATA[4]~I .oe_power_up = "low";
defparam \DATA[4]~I .oe_register_mode = "none";
defparam \DATA[4]~I .oe_sync_reset = "none";
defparam \DATA[4]~I .operation_mode = "input";
defparam \DATA[4]~I .output_async_reset = "none";
defparam \DATA[4]~I .output_power_up = "low";
defparam \DATA[4]~I .output_register_mode = "none";
defparam \DATA[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[3]));
// synopsys translate_off
defparam \DATA[3]~I .input_async_reset = "none";
defparam \DATA[3]~I .input_power_up = "low";
defparam \DATA[3]~I .input_register_mode = "none";
defparam \DATA[3]~I .input_sync_reset = "none";
defparam \DATA[3]~I .oe_async_reset = "none";
defparam \DATA[3]~I .oe_power_up = "low";
defparam \DATA[3]~I .oe_register_mode = "none";
defparam \DATA[3]~I .oe_sync_reset = "none";
defparam \DATA[3]~I .operation_mode = "input";
defparam \DATA[3]~I .output_async_reset = "none";
defparam \DATA[3]~I .output_power_up = "low";
defparam \DATA[3]~I .output_register_mode = "none";
defparam \DATA[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[2]));
// synopsys translate_off
defparam \DATA[2]~I .input_async_reset = "none";
defparam \DATA[2]~I .input_power_up = "low";
defparam \DATA[2]~I .input_register_mode = "none";
defparam \DATA[2]~I .input_sync_reset = "none";
defparam \DATA[2]~I .oe_async_reset = "none";
defparam \DATA[2]~I .oe_power_up = "low";
defparam \DATA[2]~I .oe_register_mode = "none";
defparam \DATA[2]~I .oe_sync_reset = "none";
defparam \DATA[2]~I .operation_mode = "input";
defparam \DATA[2]~I .output_async_reset = "none";
defparam \DATA[2]~I .output_power_up = "low";
defparam \DATA[2]~I .output_register_mode = "none";
defparam \DATA[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[1]));
// synopsys translate_off
defparam \DATA[1]~I .input_async_reset = "none";
defparam \DATA[1]~I .input_power_up = "low";
defparam \DATA[1]~I .input_register_mode = "none";
defparam \DATA[1]~I .input_sync_reset = "none";
defparam \DATA[1]~I .oe_async_reset = "none";
defparam \DATA[1]~I .oe_power_up = "low";
defparam \DATA[1]~I .oe_register_mode = "none";
defparam \DATA[1]~I .oe_sync_reset = "none";
defparam \DATA[1]~I .operation_mode = "input";
defparam \DATA[1]~I .output_async_reset = "none";
defparam \DATA[1]~I .output_power_up = "low";
defparam \DATA[1]~I .output_register_mode = "none";
defparam \DATA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA[0]));
// synopsys translate_off
defparam \DATA[0]~I .input_async_reset = "none";
defparam \DATA[0]~I .input_power_up = "low";
defparam \DATA[0]~I .input_register_mode = "none";
defparam \DATA[0]~I .input_sync_reset = "none";
defparam \DATA[0]~I .oe_async_reset = "none";
defparam \DATA[0]~I .oe_power_up = "low";
defparam \DATA[0]~I .oe_register_mode = "none";
defparam \DATA[0]~I .oe_sync_reset = "none";
defparam \DATA[0]~I .operation_mode = "input";
defparam \DATA[0]~I .output_async_reset = "none";
defparam \DATA[0]~I .output_power_up = "low";
defparam \DATA[0]~I .output_register_mode = "none";
defparam \DATA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[31]));
// synopsys translate_off
defparam \PARALLEL[31]~I .input_async_reset = "none";
defparam \PARALLEL[31]~I .input_power_up = "low";
defparam \PARALLEL[31]~I .input_register_mode = "none";
defparam \PARALLEL[31]~I .input_sync_reset = "none";
defparam \PARALLEL[31]~I .oe_async_reset = "none";
defparam \PARALLEL[31]~I .oe_power_up = "low";
defparam \PARALLEL[31]~I .oe_register_mode = "none";
defparam \PARALLEL[31]~I .oe_sync_reset = "none";
defparam \PARALLEL[31]~I .operation_mode = "input";
defparam \PARALLEL[31]~I .output_async_reset = "none";
defparam \PARALLEL[31]~I .output_power_up = "low";
defparam \PARALLEL[31]~I .output_register_mode = "none";
defparam \PARALLEL[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[30]));
// synopsys translate_off
defparam \PARALLEL[30]~I .input_async_reset = "none";
defparam \PARALLEL[30]~I .input_power_up = "low";
defparam \PARALLEL[30]~I .input_register_mode = "none";
defparam \PARALLEL[30]~I .input_sync_reset = "none";
defparam \PARALLEL[30]~I .oe_async_reset = "none";
defparam \PARALLEL[30]~I .oe_power_up = "low";
defparam \PARALLEL[30]~I .oe_register_mode = "none";
defparam \PARALLEL[30]~I .oe_sync_reset = "none";
defparam \PARALLEL[30]~I .operation_mode = "input";
defparam \PARALLEL[30]~I .output_async_reset = "none";
defparam \PARALLEL[30]~I .output_power_up = "low";
defparam \PARALLEL[30]~I .output_register_mode = "none";
defparam \PARALLEL[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[29]));
// synopsys translate_off
defparam \PARALLEL[29]~I .input_async_reset = "none";
defparam \PARALLEL[29]~I .input_power_up = "low";
defparam \PARALLEL[29]~I .input_register_mode = "none";
defparam \PARALLEL[29]~I .input_sync_reset = "none";
defparam \PARALLEL[29]~I .oe_async_reset = "none";
defparam \PARALLEL[29]~I .oe_power_up = "low";
defparam \PARALLEL[29]~I .oe_register_mode = "none";
defparam \PARALLEL[29]~I .oe_sync_reset = "none";
defparam \PARALLEL[29]~I .operation_mode = "input";
defparam \PARALLEL[29]~I .output_async_reset = "none";
defparam \PARALLEL[29]~I .output_power_up = "low";
defparam \PARALLEL[29]~I .output_register_mode = "none";
defparam \PARALLEL[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[28]));
// synopsys translate_off
defparam \PARALLEL[28]~I .input_async_reset = "none";
defparam \PARALLEL[28]~I .input_power_up = "low";
defparam \PARALLEL[28]~I .input_register_mode = "none";
defparam \PARALLEL[28]~I .input_sync_reset = "none";
defparam \PARALLEL[28]~I .oe_async_reset = "none";
defparam \PARALLEL[28]~I .oe_power_up = "low";
defparam \PARALLEL[28]~I .oe_register_mode = "none";
defparam \PARALLEL[28]~I .oe_sync_reset = "none";
defparam \PARALLEL[28]~I .operation_mode = "input";
defparam \PARALLEL[28]~I .output_async_reset = "none";
defparam \PARALLEL[28]~I .output_power_up = "low";
defparam \PARALLEL[28]~I .output_register_mode = "none";
defparam \PARALLEL[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[27]));
// synopsys translate_off
defparam \PARALLEL[27]~I .input_async_reset = "none";
defparam \PARALLEL[27]~I .input_power_up = "low";
defparam \PARALLEL[27]~I .input_register_mode = "none";
defparam \PARALLEL[27]~I .input_sync_reset = "none";
defparam \PARALLEL[27]~I .oe_async_reset = "none";
defparam \PARALLEL[27]~I .oe_power_up = "low";
defparam \PARALLEL[27]~I .oe_register_mode = "none";
defparam \PARALLEL[27]~I .oe_sync_reset = "none";
defparam \PARALLEL[27]~I .operation_mode = "input";
defparam \PARALLEL[27]~I .output_async_reset = "none";
defparam \PARALLEL[27]~I .output_power_up = "low";
defparam \PARALLEL[27]~I .output_register_mode = "none";
defparam \PARALLEL[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[26]));
// synopsys translate_off
defparam \PARALLEL[26]~I .input_async_reset = "none";
defparam \PARALLEL[26]~I .input_power_up = "low";
defparam \PARALLEL[26]~I .input_register_mode = "none";
defparam \PARALLEL[26]~I .input_sync_reset = "none";
defparam \PARALLEL[26]~I .oe_async_reset = "none";
defparam \PARALLEL[26]~I .oe_power_up = "low";
defparam \PARALLEL[26]~I .oe_register_mode = "none";
defparam \PARALLEL[26]~I .oe_sync_reset = "none";
defparam \PARALLEL[26]~I .operation_mode = "input";
defparam \PARALLEL[26]~I .output_async_reset = "none";
defparam \PARALLEL[26]~I .output_power_up = "low";
defparam \PARALLEL[26]~I .output_register_mode = "none";
defparam \PARALLEL[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[25]));
// synopsys translate_off
defparam \PARALLEL[25]~I .input_async_reset = "none";
defparam \PARALLEL[25]~I .input_power_up = "low";
defparam \PARALLEL[25]~I .input_register_mode = "none";
defparam \PARALLEL[25]~I .input_sync_reset = "none";
defparam \PARALLEL[25]~I .oe_async_reset = "none";
defparam \PARALLEL[25]~I .oe_power_up = "low";
defparam \PARALLEL[25]~I .oe_register_mode = "none";
defparam \PARALLEL[25]~I .oe_sync_reset = "none";
defparam \PARALLEL[25]~I .operation_mode = "input";
defparam \PARALLEL[25]~I .output_async_reset = "none";
defparam \PARALLEL[25]~I .output_power_up = "low";
defparam \PARALLEL[25]~I .output_register_mode = "none";
defparam \PARALLEL[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[24]));
// synopsys translate_off
defparam \PARALLEL[24]~I .input_async_reset = "none";
defparam \PARALLEL[24]~I .input_power_up = "low";
defparam \PARALLEL[24]~I .input_register_mode = "none";
defparam \PARALLEL[24]~I .input_sync_reset = "none";
defparam \PARALLEL[24]~I .oe_async_reset = "none";
defparam \PARALLEL[24]~I .oe_power_up = "low";
defparam \PARALLEL[24]~I .oe_register_mode = "none";
defparam \PARALLEL[24]~I .oe_sync_reset = "none";
defparam \PARALLEL[24]~I .operation_mode = "input";
defparam \PARALLEL[24]~I .output_async_reset = "none";
defparam \PARALLEL[24]~I .output_power_up = "low";
defparam \PARALLEL[24]~I .output_register_mode = "none";
defparam \PARALLEL[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[23]));
// synopsys translate_off
defparam \PARALLEL[23]~I .input_async_reset = "none";
defparam \PARALLEL[23]~I .input_power_up = "low";
defparam \PARALLEL[23]~I .input_register_mode = "none";
defparam \PARALLEL[23]~I .input_sync_reset = "none";
defparam \PARALLEL[23]~I .oe_async_reset = "none";
defparam \PARALLEL[23]~I .oe_power_up = "low";
defparam \PARALLEL[23]~I .oe_register_mode = "none";
defparam \PARALLEL[23]~I .oe_sync_reset = "none";
defparam \PARALLEL[23]~I .operation_mode = "input";
defparam \PARALLEL[23]~I .output_async_reset = "none";
defparam \PARALLEL[23]~I .output_power_up = "low";
defparam \PARALLEL[23]~I .output_register_mode = "none";
defparam \PARALLEL[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[22]));
// synopsys translate_off
defparam \PARALLEL[22]~I .input_async_reset = "none";
defparam \PARALLEL[22]~I .input_power_up = "low";
defparam \PARALLEL[22]~I .input_register_mode = "none";
defparam \PARALLEL[22]~I .input_sync_reset = "none";
defparam \PARALLEL[22]~I .oe_async_reset = "none";
defparam \PARALLEL[22]~I .oe_power_up = "low";
defparam \PARALLEL[22]~I .oe_register_mode = "none";
defparam \PARALLEL[22]~I .oe_sync_reset = "none";
defparam \PARALLEL[22]~I .operation_mode = "input";
defparam \PARALLEL[22]~I .output_async_reset = "none";
defparam \PARALLEL[22]~I .output_power_up = "low";
defparam \PARALLEL[22]~I .output_register_mode = "none";
defparam \PARALLEL[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[21]));
// synopsys translate_off
defparam \PARALLEL[21]~I .input_async_reset = "none";
defparam \PARALLEL[21]~I .input_power_up = "low";
defparam \PARALLEL[21]~I .input_register_mode = "none";
defparam \PARALLEL[21]~I .input_sync_reset = "none";
defparam \PARALLEL[21]~I .oe_async_reset = "none";
defparam \PARALLEL[21]~I .oe_power_up = "low";
defparam \PARALLEL[21]~I .oe_register_mode = "none";
defparam \PARALLEL[21]~I .oe_sync_reset = "none";
defparam \PARALLEL[21]~I .operation_mode = "input";
defparam \PARALLEL[21]~I .output_async_reset = "none";
defparam \PARALLEL[21]~I .output_power_up = "low";
defparam \PARALLEL[21]~I .output_register_mode = "none";
defparam \PARALLEL[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[20]));
// synopsys translate_off
defparam \PARALLEL[20]~I .input_async_reset = "none";
defparam \PARALLEL[20]~I .input_power_up = "low";
defparam \PARALLEL[20]~I .input_register_mode = "none";
defparam \PARALLEL[20]~I .input_sync_reset = "none";
defparam \PARALLEL[20]~I .oe_async_reset = "none";
defparam \PARALLEL[20]~I .oe_power_up = "low";
defparam \PARALLEL[20]~I .oe_register_mode = "none";
defparam \PARALLEL[20]~I .oe_sync_reset = "none";
defparam \PARALLEL[20]~I .operation_mode = "input";
defparam \PARALLEL[20]~I .output_async_reset = "none";
defparam \PARALLEL[20]~I .output_power_up = "low";
defparam \PARALLEL[20]~I .output_register_mode = "none";
defparam \PARALLEL[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[19]));
// synopsys translate_off
defparam \PARALLEL[19]~I .input_async_reset = "none";
defparam \PARALLEL[19]~I .input_power_up = "low";
defparam \PARALLEL[19]~I .input_register_mode = "none";
defparam \PARALLEL[19]~I .input_sync_reset = "none";
defparam \PARALLEL[19]~I .oe_async_reset = "none";
defparam \PARALLEL[19]~I .oe_power_up = "low";
defparam \PARALLEL[19]~I .oe_register_mode = "none";
defparam \PARALLEL[19]~I .oe_sync_reset = "none";
defparam \PARALLEL[19]~I .operation_mode = "input";
defparam \PARALLEL[19]~I .output_async_reset = "none";
defparam \PARALLEL[19]~I .output_power_up = "low";
defparam \PARALLEL[19]~I .output_register_mode = "none";
defparam \PARALLEL[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[18]));
// synopsys translate_off
defparam \PARALLEL[18]~I .input_async_reset = "none";
defparam \PARALLEL[18]~I .input_power_up = "low";
defparam \PARALLEL[18]~I .input_register_mode = "none";
defparam \PARALLEL[18]~I .input_sync_reset = "none";
defparam \PARALLEL[18]~I .oe_async_reset = "none";
defparam \PARALLEL[18]~I .oe_power_up = "low";
defparam \PARALLEL[18]~I .oe_register_mode = "none";
defparam \PARALLEL[18]~I .oe_sync_reset = "none";
defparam \PARALLEL[18]~I .operation_mode = "input";
defparam \PARALLEL[18]~I .output_async_reset = "none";
defparam \PARALLEL[18]~I .output_power_up = "low";
defparam \PARALLEL[18]~I .output_register_mode = "none";
defparam \PARALLEL[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[17]));
// synopsys translate_off
defparam \PARALLEL[17]~I .input_async_reset = "none";
defparam \PARALLEL[17]~I .input_power_up = "low";
defparam \PARALLEL[17]~I .input_register_mode = "none";
defparam \PARALLEL[17]~I .input_sync_reset = "none";
defparam \PARALLEL[17]~I .oe_async_reset = "none";
defparam \PARALLEL[17]~I .oe_power_up = "low";
defparam \PARALLEL[17]~I .oe_register_mode = "none";
defparam \PARALLEL[17]~I .oe_sync_reset = "none";
defparam \PARALLEL[17]~I .operation_mode = "input";
defparam \PARALLEL[17]~I .output_async_reset = "none";
defparam \PARALLEL[17]~I .output_power_up = "low";
defparam \PARALLEL[17]~I .output_register_mode = "none";
defparam \PARALLEL[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[16]));
// synopsys translate_off
defparam \PARALLEL[16]~I .input_async_reset = "none";
defparam \PARALLEL[16]~I .input_power_up = "low";
defparam \PARALLEL[16]~I .input_register_mode = "none";
defparam \PARALLEL[16]~I .input_sync_reset = "none";
defparam \PARALLEL[16]~I .oe_async_reset = "none";
defparam \PARALLEL[16]~I .oe_power_up = "low";
defparam \PARALLEL[16]~I .oe_register_mode = "none";
defparam \PARALLEL[16]~I .oe_sync_reset = "none";
defparam \PARALLEL[16]~I .operation_mode = "input";
defparam \PARALLEL[16]~I .output_async_reset = "none";
defparam \PARALLEL[16]~I .output_power_up = "low";
defparam \PARALLEL[16]~I .output_register_mode = "none";
defparam \PARALLEL[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[15]));
// synopsys translate_off
defparam \PARALLEL[15]~I .input_async_reset = "none";
defparam \PARALLEL[15]~I .input_power_up = "low";
defparam \PARALLEL[15]~I .input_register_mode = "none";
defparam \PARALLEL[15]~I .input_sync_reset = "none";
defparam \PARALLEL[15]~I .oe_async_reset = "none";
defparam \PARALLEL[15]~I .oe_power_up = "low";
defparam \PARALLEL[15]~I .oe_register_mode = "none";
defparam \PARALLEL[15]~I .oe_sync_reset = "none";
defparam \PARALLEL[15]~I .operation_mode = "input";
defparam \PARALLEL[15]~I .output_async_reset = "none";
defparam \PARALLEL[15]~I .output_power_up = "low";
defparam \PARALLEL[15]~I .output_register_mode = "none";
defparam \PARALLEL[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[14]));
// synopsys translate_off
defparam \PARALLEL[14]~I .input_async_reset = "none";
defparam \PARALLEL[14]~I .input_power_up = "low";
defparam \PARALLEL[14]~I .input_register_mode = "none";
defparam \PARALLEL[14]~I .input_sync_reset = "none";
defparam \PARALLEL[14]~I .oe_async_reset = "none";
defparam \PARALLEL[14]~I .oe_power_up = "low";
defparam \PARALLEL[14]~I .oe_register_mode = "none";
defparam \PARALLEL[14]~I .oe_sync_reset = "none";
defparam \PARALLEL[14]~I .operation_mode = "input";
defparam \PARALLEL[14]~I .output_async_reset = "none";
defparam \PARALLEL[14]~I .output_power_up = "low";
defparam \PARALLEL[14]~I .output_register_mode = "none";
defparam \PARALLEL[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[13]));
// synopsys translate_off
defparam \PARALLEL[13]~I .input_async_reset = "none";
defparam \PARALLEL[13]~I .input_power_up = "low";
defparam \PARALLEL[13]~I .input_register_mode = "none";
defparam \PARALLEL[13]~I .input_sync_reset = "none";
defparam \PARALLEL[13]~I .oe_async_reset = "none";
defparam \PARALLEL[13]~I .oe_power_up = "low";
defparam \PARALLEL[13]~I .oe_register_mode = "none";
defparam \PARALLEL[13]~I .oe_sync_reset = "none";
defparam \PARALLEL[13]~I .operation_mode = "input";
defparam \PARALLEL[13]~I .output_async_reset = "none";
defparam \PARALLEL[13]~I .output_power_up = "low";
defparam \PARALLEL[13]~I .output_register_mode = "none";
defparam \PARALLEL[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[12]));
// synopsys translate_off
defparam \PARALLEL[12]~I .input_async_reset = "none";
defparam \PARALLEL[12]~I .input_power_up = "low";
defparam \PARALLEL[12]~I .input_register_mode = "none";
defparam \PARALLEL[12]~I .input_sync_reset = "none";
defparam \PARALLEL[12]~I .oe_async_reset = "none";
defparam \PARALLEL[12]~I .oe_power_up = "low";
defparam \PARALLEL[12]~I .oe_register_mode = "none";
defparam \PARALLEL[12]~I .oe_sync_reset = "none";
defparam \PARALLEL[12]~I .operation_mode = "input";
defparam \PARALLEL[12]~I .output_async_reset = "none";
defparam \PARALLEL[12]~I .output_power_up = "low";
defparam \PARALLEL[12]~I .output_register_mode = "none";
defparam \PARALLEL[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[11]));
// synopsys translate_off
defparam \PARALLEL[11]~I .input_async_reset = "none";
defparam \PARALLEL[11]~I .input_power_up = "low";
defparam \PARALLEL[11]~I .input_register_mode = "none";
defparam \PARALLEL[11]~I .input_sync_reset = "none";
defparam \PARALLEL[11]~I .oe_async_reset = "none";
defparam \PARALLEL[11]~I .oe_power_up = "low";
defparam \PARALLEL[11]~I .oe_register_mode = "none";
defparam \PARALLEL[11]~I .oe_sync_reset = "none";
defparam \PARALLEL[11]~I .operation_mode = "input";
defparam \PARALLEL[11]~I .output_async_reset = "none";
defparam \PARALLEL[11]~I .output_power_up = "low";
defparam \PARALLEL[11]~I .output_register_mode = "none";
defparam \PARALLEL[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[10]));
// synopsys translate_off
defparam \PARALLEL[10]~I .input_async_reset = "none";
defparam \PARALLEL[10]~I .input_power_up = "low";
defparam \PARALLEL[10]~I .input_register_mode = "none";
defparam \PARALLEL[10]~I .input_sync_reset = "none";
defparam \PARALLEL[10]~I .oe_async_reset = "none";
defparam \PARALLEL[10]~I .oe_power_up = "low";
defparam \PARALLEL[10]~I .oe_register_mode = "none";
defparam \PARALLEL[10]~I .oe_sync_reset = "none";
defparam \PARALLEL[10]~I .operation_mode = "input";
defparam \PARALLEL[10]~I .output_async_reset = "none";
defparam \PARALLEL[10]~I .output_power_up = "low";
defparam \PARALLEL[10]~I .output_register_mode = "none";
defparam \PARALLEL[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[9]));
// synopsys translate_off
defparam \PARALLEL[9]~I .input_async_reset = "none";
defparam \PARALLEL[9]~I .input_power_up = "low";
defparam \PARALLEL[9]~I .input_register_mode = "none";
defparam \PARALLEL[9]~I .input_sync_reset = "none";
defparam \PARALLEL[9]~I .oe_async_reset = "none";
defparam \PARALLEL[9]~I .oe_power_up = "low";
defparam \PARALLEL[9]~I .oe_register_mode = "none";
defparam \PARALLEL[9]~I .oe_sync_reset = "none";
defparam \PARALLEL[9]~I .operation_mode = "input";
defparam \PARALLEL[9]~I .output_async_reset = "none";
defparam \PARALLEL[9]~I .output_power_up = "low";
defparam \PARALLEL[9]~I .output_register_mode = "none";
defparam \PARALLEL[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[8]));
// synopsys translate_off
defparam \PARALLEL[8]~I .input_async_reset = "none";
defparam \PARALLEL[8]~I .input_power_up = "low";
defparam \PARALLEL[8]~I .input_register_mode = "none";
defparam \PARALLEL[8]~I .input_sync_reset = "none";
defparam \PARALLEL[8]~I .oe_async_reset = "none";
defparam \PARALLEL[8]~I .oe_power_up = "low";
defparam \PARALLEL[8]~I .oe_register_mode = "none";
defparam \PARALLEL[8]~I .oe_sync_reset = "none";
defparam \PARALLEL[8]~I .operation_mode = "input";
defparam \PARALLEL[8]~I .output_async_reset = "none";
defparam \PARALLEL[8]~I .output_power_up = "low";
defparam \PARALLEL[8]~I .output_register_mode = "none";
defparam \PARALLEL[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[7]));
// synopsys translate_off
defparam \PARALLEL[7]~I .input_async_reset = "none";
defparam \PARALLEL[7]~I .input_power_up = "low";
defparam \PARALLEL[7]~I .input_register_mode = "none";
defparam \PARALLEL[7]~I .input_sync_reset = "none";
defparam \PARALLEL[7]~I .oe_async_reset = "none";
defparam \PARALLEL[7]~I .oe_power_up = "low";
defparam \PARALLEL[7]~I .oe_register_mode = "none";
defparam \PARALLEL[7]~I .oe_sync_reset = "none";
defparam \PARALLEL[7]~I .operation_mode = "input";
defparam \PARALLEL[7]~I .output_async_reset = "none";
defparam \PARALLEL[7]~I .output_power_up = "low";
defparam \PARALLEL[7]~I .output_register_mode = "none";
defparam \PARALLEL[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[6]));
// synopsys translate_off
defparam \PARALLEL[6]~I .input_async_reset = "none";
defparam \PARALLEL[6]~I .input_power_up = "low";
defparam \PARALLEL[6]~I .input_register_mode = "none";
defparam \PARALLEL[6]~I .input_sync_reset = "none";
defparam \PARALLEL[6]~I .oe_async_reset = "none";
defparam \PARALLEL[6]~I .oe_power_up = "low";
defparam \PARALLEL[6]~I .oe_register_mode = "none";
defparam \PARALLEL[6]~I .oe_sync_reset = "none";
defparam \PARALLEL[6]~I .operation_mode = "input";
defparam \PARALLEL[6]~I .output_async_reset = "none";
defparam \PARALLEL[6]~I .output_power_up = "low";
defparam \PARALLEL[6]~I .output_register_mode = "none";
defparam \PARALLEL[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[5]));
// synopsys translate_off
defparam \PARALLEL[5]~I .input_async_reset = "none";
defparam \PARALLEL[5]~I .input_power_up = "low";
defparam \PARALLEL[5]~I .input_register_mode = "none";
defparam \PARALLEL[5]~I .input_sync_reset = "none";
defparam \PARALLEL[5]~I .oe_async_reset = "none";
defparam \PARALLEL[5]~I .oe_power_up = "low";
defparam \PARALLEL[5]~I .oe_register_mode = "none";
defparam \PARALLEL[5]~I .oe_sync_reset = "none";
defparam \PARALLEL[5]~I .operation_mode = "input";
defparam \PARALLEL[5]~I .output_async_reset = "none";
defparam \PARALLEL[5]~I .output_power_up = "low";
defparam \PARALLEL[5]~I .output_register_mode = "none";
defparam \PARALLEL[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[4]));
// synopsys translate_off
defparam \PARALLEL[4]~I .input_async_reset = "none";
defparam \PARALLEL[4]~I .input_power_up = "low";
defparam \PARALLEL[4]~I .input_register_mode = "none";
defparam \PARALLEL[4]~I .input_sync_reset = "none";
defparam \PARALLEL[4]~I .oe_async_reset = "none";
defparam \PARALLEL[4]~I .oe_power_up = "low";
defparam \PARALLEL[4]~I .oe_register_mode = "none";
defparam \PARALLEL[4]~I .oe_sync_reset = "none";
defparam \PARALLEL[4]~I .operation_mode = "input";
defparam \PARALLEL[4]~I .output_async_reset = "none";
defparam \PARALLEL[4]~I .output_power_up = "low";
defparam \PARALLEL[4]~I .output_register_mode = "none";
defparam \PARALLEL[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[3]));
// synopsys translate_off
defparam \PARALLEL[3]~I .input_async_reset = "none";
defparam \PARALLEL[3]~I .input_power_up = "low";
defparam \PARALLEL[3]~I .input_register_mode = "none";
defparam \PARALLEL[3]~I .input_sync_reset = "none";
defparam \PARALLEL[3]~I .oe_async_reset = "none";
defparam \PARALLEL[3]~I .oe_power_up = "low";
defparam \PARALLEL[3]~I .oe_register_mode = "none";
defparam \PARALLEL[3]~I .oe_sync_reset = "none";
defparam \PARALLEL[3]~I .operation_mode = "input";
defparam \PARALLEL[3]~I .output_async_reset = "none";
defparam \PARALLEL[3]~I .output_power_up = "low";
defparam \PARALLEL[3]~I .output_register_mode = "none";
defparam \PARALLEL[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[2]));
// synopsys translate_off
defparam \PARALLEL[2]~I .input_async_reset = "none";
defparam \PARALLEL[2]~I .input_power_up = "low";
defparam \PARALLEL[2]~I .input_register_mode = "none";
defparam \PARALLEL[2]~I .input_sync_reset = "none";
defparam \PARALLEL[2]~I .oe_async_reset = "none";
defparam \PARALLEL[2]~I .oe_power_up = "low";
defparam \PARALLEL[2]~I .oe_register_mode = "none";
defparam \PARALLEL[2]~I .oe_sync_reset = "none";
defparam \PARALLEL[2]~I .operation_mode = "input";
defparam \PARALLEL[2]~I .output_async_reset = "none";
defparam \PARALLEL[2]~I .output_power_up = "low";
defparam \PARALLEL[2]~I .output_register_mode = "none";
defparam \PARALLEL[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[1]));
// synopsys translate_off
defparam \PARALLEL[1]~I .input_async_reset = "none";
defparam \PARALLEL[1]~I .input_power_up = "low";
defparam \PARALLEL[1]~I .input_register_mode = "none";
defparam \PARALLEL[1]~I .input_sync_reset = "none";
defparam \PARALLEL[1]~I .oe_async_reset = "none";
defparam \PARALLEL[1]~I .oe_power_up = "low";
defparam \PARALLEL[1]~I .oe_register_mode = "none";
defparam \PARALLEL[1]~I .oe_sync_reset = "none";
defparam \PARALLEL[1]~I .operation_mode = "input";
defparam \PARALLEL[1]~I .output_async_reset = "none";
defparam \PARALLEL[1]~I .output_power_up = "low";
defparam \PARALLEL[1]~I .output_register_mode = "none";
defparam \PARALLEL[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PARALLEL[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PARALLEL[0]));
// synopsys translate_off
defparam \PARALLEL[0]~I .input_async_reset = "none";
defparam \PARALLEL[0]~I .input_power_up = "low";
defparam \PARALLEL[0]~I .input_register_mode = "none";
defparam \PARALLEL[0]~I .input_sync_reset = "none";
defparam \PARALLEL[0]~I .oe_async_reset = "none";
defparam \PARALLEL[0]~I .oe_power_up = "low";
defparam \PARALLEL[0]~I .oe_register_mode = "none";
defparam \PARALLEL[0]~I .oe_sync_reset = "none";
defparam \PARALLEL[0]~I .operation_mode = "input";
defparam \PARALLEL[0]~I .output_async_reset = "none";
defparam \PARALLEL[0]~I .output_power_up = "low";
defparam \PARALLEL[0]~I .output_register_mode = "none";
defparam \PARALLEL[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
