<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>HexagonPeephole.cpp source code [llvm/llvm/lib/Target/Hexagon/HexagonPeephole.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Hexagon/HexagonPeephole.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Hexagon</a>/<a href='HexagonPeephole.cpp.html'>HexagonPeephole.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- HexagonPeephole.cpp - Hexagon Peephole Optimiztions ---------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>// This peephole pass optimizes in the following cases.</i></td></tr>
<tr><th id="8">8</th><td><i>// 1. Optimizes redundant sign extends for the following case</i></td></tr>
<tr><th id="9">9</th><td><i>//    Transform the following pattern</i></td></tr>
<tr><th id="10">10</th><td><i>//    %170 = SXTW %166</i></td></tr>
<tr><th id="11">11</th><td><i>//    ...</i></td></tr>
<tr><th id="12">12</th><td><i>//    %176 = COPY %170:isub_lo</i></td></tr>
<tr><th id="13">13</th><td><i>//</i></td></tr>
<tr><th id="14">14</th><td><i>//    Into</i></td></tr>
<tr><th id="15">15</th><td><i>//    %176 = COPY %166</i></td></tr>
<tr><th id="16">16</th><td><i>//</i></td></tr>
<tr><th id="17">17</th><td><i>//  2. Optimizes redundant negation of predicates.</i></td></tr>
<tr><th id="18">18</th><td><i>//     %15 = CMPGTrr %6, %2</i></td></tr>
<tr><th id="19">19</th><td><i>//     ...</i></td></tr>
<tr><th id="20">20</th><td><i>//     %16 = NOT_p killed %15</i></td></tr>
<tr><th id="21">21</th><td><i>//     ...</i></td></tr>
<tr><th id="22">22</th><td><i>//     JMP_c killed %16, &lt;%bb.1&gt;, implicit dead %pc</i></td></tr>
<tr><th id="23">23</th><td><i>//</i></td></tr>
<tr><th id="24">24</th><td><i>//     Into</i></td></tr>
<tr><th id="25">25</th><td><i>//     %15 = CMPGTrr %6, %2;</i></td></tr>
<tr><th id="26">26</th><td><i>//     ...</i></td></tr>
<tr><th id="27">27</th><td><i>//     JMP_cNot killed %15, &lt;%bb.1&gt;, implicit dead %pc;</i></td></tr>
<tr><th id="28">28</th><td><i>//</i></td></tr>
<tr><th id="29">29</th><td><i>// Note: The peephole pass makes the instrucstions like</i></td></tr>
<tr><th id="30">30</th><td><i>// %170 = SXTW %166 or %16 = NOT_p killed %15</i></td></tr>
<tr><th id="31">31</th><td><i>// redundant and relies on some form of dead removal instructions, like</i></td></tr>
<tr><th id="32">32</th><td><i>// DCE or DIE to actually eliminate them.</i></td></tr>
<tr><th id="33">33</th><td><i></i></td></tr>
<tr><th id="34">34</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="Hexagon.h.html">"Hexagon.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="HexagonTargetMachine.h.html">"HexagonTargetMachine.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../include/llvm/CodeGen/Passes.h.html">"llvm/CodeGen/Passes.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../../include/llvm/IR/Constants.h.html">"llvm/IR/Constants.h"</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../../include/llvm/PassSupport.h.html">"llvm/PassSupport.h"</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="51">51</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="52">52</th><td><u>#include <a href="../../../include/llvm/Target/TargetMachine.h.html">"llvm/Target/TargetMachine.h"</a></u></td></tr>
<tr><th id="53">53</th><td><u>#include <a href="../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "hexagon-peephole"</u></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="DisableHexagonPeephole" title='DisableHexagonPeephole' data-type='cl::opt&lt;bool&gt;' data-ref="DisableHexagonPeephole">DisableHexagonPeephole</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"disable-hexagon-peephole"</q>,</td></tr>
<tr><th id="60">60</th><td>    <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="61">61</th><td>    <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Disable Peephole Optimization"</q>));</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="DisablePNotP" title='DisablePNotP' data-type='cl::opt&lt;bool&gt;' data-ref="DisablePNotP">DisablePNotP</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"disable-hexagon-pnotp"</q>,</td></tr>
<tr><th id="64">64</th><td>    <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>),</td></tr>
<tr><th id="65">65</th><td>    <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Disable Optimization of PNotP"</q>));</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="DisableOptSZExt" title='DisableOptSZExt' data-type='cl::opt&lt;bool&gt;' data-ref="DisableOptSZExt">DisableOptSZExt</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"disable-hexagon-optszext"</q>,</td></tr>
<tr><th id="68">68</th><td>    <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="69">69</th><td>    <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Disable Optimization of Sign/Zero Extends"</q>));</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="DisableOptExtTo64" title='DisableOptExtTo64' data-type='cl::opt&lt;bool&gt;' data-ref="DisableOptExtTo64">DisableOptExtTo64</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"disable-hexagon-opt-ext-to-64"</q>,</td></tr>
<tr><th id="72">72</th><td>    <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::NumOccurrencesFlag::ZeroOrMore" title='llvm::cl::NumOccurrencesFlag::ZeroOrMore' data-ref="llvm::cl::NumOccurrencesFlag::ZeroOrMore">ZeroOrMore</a>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="73">73</th><td>    <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Disable Optimization of extensions to i64."</q>));</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="76">76</th><td>  <a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<a class="decl" href="#_ZN4llvm21createHexagonPeepholeEv" title='llvm::createHexagonPeephole' data-ref="_ZN4llvm21createHexagonPeepholeEv">createHexagonPeephole</a>();</td></tr>
<tr><th id="77">77</th><td>  <em>void</em> <a class="decl" href="#106" title='llvm::initializeHexagonPeepholePass' data-ref="_ZN4llvm29initializeHexagonPeepholePassERNS_12PassRegistryE">initializeHexagonPeepholePass</a>(<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>&amp;);</td></tr>
<tr><th id="78">78</th><td>}</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><b>namespace</b> {</td></tr>
<tr><th id="81">81</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::HexagonPeephole" title='(anonymous namespace)::HexagonPeephole' data-ref="(anonymousnamespace)::HexagonPeephole">HexagonPeephole</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="82">82</th><td>    <em>const</em> <a class="type" href="HexagonInstrInfo.h.html#llvm::HexagonInstrInfo" title='llvm::HexagonInstrInfo' data-ref="llvm::HexagonInstrInfo">HexagonInstrInfo</a>    *<dfn class="tu decl" id="(anonymousnamespace)::HexagonPeephole::QII" title='(anonymous namespace)::HexagonPeephole::QII' data-type='const llvm::HexagonInstrInfo *' data-ref="(anonymousnamespace)::HexagonPeephole::QII">QII</dfn>;</td></tr>
<tr><th id="83">83</th><td>    <em>const</em> <a class="type" href="HexagonRegisterInfo.h.html#llvm::HexagonRegisterInfo" title='llvm::HexagonRegisterInfo' data-ref="llvm::HexagonRegisterInfo">HexagonRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonPeephole::QRI" title='(anonymous namespace)::HexagonPeephole::QRI' data-type='const llvm::HexagonRegisterInfo *' data-ref="(anonymousnamespace)::HexagonPeephole::QRI">QRI</dfn>;</td></tr>
<tr><th id="84">84</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::HexagonPeephole::MRI" title='(anonymous namespace)::HexagonPeephole::MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::HexagonPeephole::MRI">MRI</dfn>;</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>  <b>public</b>:</td></tr>
<tr><th id="87">87</th><td>    <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::HexagonPeephole::ID" title='(anonymous namespace)::HexagonPeephole::ID' data-type='char' data-ref="(anonymousnamespace)::HexagonPeephole::ID">ID</dfn>;</td></tr>
<tr><th id="88">88</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115HexagonPeepholeC1Ev" title='(anonymous namespace)::HexagonPeephole::HexagonPeephole' data-type='void (anonymous namespace)::HexagonPeephole::HexagonPeephole()' data-ref="_ZN12_GLOBAL__N_115HexagonPeepholeC1Ev">HexagonPeephole</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::HexagonPeephole::ID" title='(anonymous namespace)::HexagonPeephole::ID' data-use='a' data-ref="(anonymousnamespace)::HexagonPeephole::ID">ID</a>) {</td></tr>
<tr><th id="89">89</th><td>      <a class="ref" href="#106" title='llvm::initializeHexagonPeepholePass' data-ref="_ZN4llvm29initializeHexagonPeepholePassERNS_12PassRegistryE">initializeHexagonPeepholePass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="90">90</th><td>    }</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>    <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_115HexagonPeephole20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonPeephole::runOnMachineFunction' data-type='bool (anonymous namespace)::HexagonPeephole::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_115HexagonPeephole20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1MF">MF</dfn>) override;</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>    <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_115HexagonPeephole11getPassNameEv" title='(anonymous namespace)::HexagonPeephole::getPassName' data-type='llvm::StringRef (anonymous namespace)::HexagonPeephole::getPassName() const' data-ref="_ZNK12_GLOBAL__N_115HexagonPeephole11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="95">95</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Hexagon optimize redundant zero and size extends"</q>;</td></tr>
<tr><th id="96">96</th><td>    }</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>    <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_115HexagonPeephole16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::HexagonPeephole::getAnalysisUsage' data-type='void (anonymous namespace)::HexagonPeephole::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_115HexagonPeephole16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col2 decl" id="2AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="2AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="99">99</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a></span>);</td></tr>
<tr><th id="100">100</th><td>    }</td></tr>
<tr><th id="101">101</th><td>  };</td></tr>
<tr><th id="102">102</th><td>}</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::HexagonPeephole" title='(anonymous namespace)::HexagonPeephole' data-ref="(anonymousnamespace)::HexagonPeephole">HexagonPeephole</a>::<dfn class="tu decl def" id="(anonymousnamespace)::HexagonPeephole::ID" title='(anonymous namespace)::HexagonPeephole::ID' data-type='char' data-ref="(anonymousnamespace)::HexagonPeephole::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#33" title="static void *initializeHexagonPeepholePassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;Hexagon Peephole&quot;, &quot;hexagon-peephole&quot;, &amp;HexagonPeephole::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;HexagonPeephole&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeHexagonPeepholePassFlag; void llvm::initializeHexagonPeepholePass(PassRegistry &amp;Registry) { llvm::call_once(InitializeHexagonPeepholePassFlag, initializeHexagonPeepholePassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::HexagonPeephole" title='(anonymous namespace)::HexagonPeephole' data-ref="(anonymousnamespace)::HexagonPeephole">HexagonPeephole</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"hexagon-peephole"</q>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Hexagon Peephole"</q>,</td></tr>
<tr><th id="107">107</th><td>                <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::HexagonPeephole" title='(anonymous namespace)::HexagonPeephole' data-ref="(anonymousnamespace)::HexagonPeephole">HexagonPeephole</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_115HexagonPeephole20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::HexagonPeephole::runOnMachineFunction' data-type='bool (anonymous namespace)::HexagonPeephole::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_115HexagonPeephole20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="3MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="3MF">MF</dfn>) {</td></tr>
<tr><th id="110">110</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col3 ref" href="#3MF" title='MF' data-ref="3MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="111">111</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>  QII = <span class='error' title="static_cast from &apos;const llvm::TargetInstrInfo *&apos; to &apos;const llvm::HexagonInstrInfo *&apos;, which are not related by inheritance, is not allowed"><b>static_cast</b></span>&lt;<em>const</em> HexagonInstrInfo *&gt;(MF.getSubtarget().getInstrInfo());</td></tr>
<tr><th id="114">114</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonPeephole::QRI" title='(anonymous namespace)::HexagonPeephole::QRI' data-use='w' data-ref="(anonymousnamespace)::HexagonPeephole::QRI">QRI</a> = <a class="local col3 ref" href="#3MF" title='MF' data-ref="3MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="HexagonSubtarget.h.html#llvm::HexagonSubtarget" title='llvm::HexagonSubtarget' data-ref="llvm::HexagonSubtarget">HexagonSubtarget</a>&gt;().<a class="ref" href="HexagonSubtarget.h.html#_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv" title='llvm::HexagonSubtarget::getRegisterInfo' data-ref="_ZNK4llvm16HexagonSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="115">115</th><td>  <a class="tu member" href="#(anonymousnamespace)::HexagonPeephole::MRI" title='(anonymous namespace)::HexagonPeephole::MRI' data-use='w' data-ref="(anonymousnamespace)::HexagonPeephole::MRI">MRI</a> = &amp;<a class="local col3 ref" href="#3MF" title='MF' data-ref="3MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col4 decl" id="4PeepholeMap" title='PeepholeMap' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="4PeepholeMap">PeepholeMap</dfn>;</td></tr>
<tr><th id="118">118</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; &gt; <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col5 decl" id="5PeepholeDoubleRegsMap" title='PeepholeDoubleRegsMap' data-type='DenseMap&lt;unsigned int, std::pair&lt;unsigned int, unsigned int&gt; &gt;' data-ref="5PeepholeDoubleRegsMap">PeepholeDoubleRegsMap</dfn>;</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableHexagonPeephole" title='DisableHexagonPeephole' data-use='m' data-ref="DisableHexagonPeephole">DisableHexagonPeephole</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>  <i>// Loop over all of the basic blocks.</i></td></tr>
<tr><th id="123">123</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> <dfn class="local col6 decl" id="6MBBb" title='MBBb' data-type='MachineFunction::iterator' data-ref="6MBBb">MBBb</dfn> = <a class="local col3 ref" href="#3MF" title='MF' data-ref="3MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv">begin</a>(), <dfn class="local col7 decl" id="7MBBe" title='MBBe' data-type='MachineFunction::iterator' data-ref="7MBBe">MBBe</dfn> = <a class="local col3 ref" href="#3MF" title='MF' data-ref="3MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv">end</a>();</td></tr>
<tr><th id="124">124</th><td>       <a class="local col6 ref" href="#6MBBb" title='MBBb' data-ref="6MBBb">MBBb</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col7 ref" href="#7MBBe" title='MBBe' data-ref="7MBBe">MBBe</a>; <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col6 ref" href="#6MBBb" title='MBBb' data-ref="6MBBb">MBBb</a>) {</td></tr>
<tr><th id="125">125</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="8MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="8MBB">MBB</dfn> = &amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col6 ref" href="#6MBBb" title='MBBb' data-ref="6MBBb">MBBb</a>;</td></tr>
<tr><th id="126">126</th><td>    <a class="local col4 ref" href="#4PeepholeMap" title='PeepholeMap' data-ref="4PeepholeMap">PeepholeMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="127">127</th><td>    <a class="local col5 ref" href="#5PeepholeDoubleRegsMap" title='PeepholeDoubleRegsMap' data-ref="5PeepholeDoubleRegsMap">PeepholeDoubleRegsMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>    <i>// Traverse the basic block.</i></td></tr>
<tr><th id="130">130</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="9I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="9I">I</dfn> = <a class="local col8 ref" href="#8MBB" title='MBB' data-ref="8MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col0 decl" id="10E" title='E' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="10E">E</dfn> = <a class="local col8 ref" href="#8MBB" title='MBB' data-ref="8MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), <dfn class="local col1 decl" id="11NextI" title='NextI' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="11NextI">NextI</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#9I" title='I' data-ref="9I">I</a>; <a class="local col9 ref" href="#9I" title='I' data-ref="9I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col0 ref" href="#10E" title='E' data-ref="10E">E</a>; <a class="local col9 ref" href="#9I" title='I' data-ref="9I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col1 ref" href="#11NextI" title='NextI' data-ref="11NextI">NextI</a>) {</td></tr>
<tr><th id="131">131</th><td>      <a class="local col1 ref" href="#11NextI" title='NextI' data-ref="11NextI">NextI</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#9I" title='I' data-ref="9I">I</a>);</td></tr>
<tr><th id="132">132</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="12MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="12MI">MI</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#9I" title='I' data-ref="9I">I</a>;</td></tr>
<tr><th id="133">133</th><td>      <i>// Look for sign extends:</i></td></tr>
<tr><th id="134">134</th><td><i>      // %170 = SXTW %166</i></td></tr>
<tr><th id="135">135</th><td>      <b>if</b> (!DisableOptSZExt &amp;&amp; MI.getOpcode() == Hexagon::<span class='error' title="no member named &apos;A2_sxtw&apos; in namespace &apos;llvm::Hexagon&apos;">A2_sxtw</span>) {</td></tr>
<tr><th id="136">136</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getNumOperands() == 2) ? void (0) : __assert_fail (&quot;MI.getNumOperands() == 2&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonPeephole.cpp&quot;, 136, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() == <var>2</var>);</td></tr>
<tr><th id="137">137</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="13Dst" title='Dst' data-type='llvm::MachineOperand &amp;' data-ref="13Dst">Dst</dfn> = <a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="138">138</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="14Src" title='Src' data-type='llvm::MachineOperand &amp;' data-ref="14Src">Src</dfn> = <a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="139">139</th><td>        <em>unsigned</em> <dfn class="local col5 decl" id="15DstReg" title='DstReg' data-type='unsigned int' data-ref="15DstReg">DstReg</dfn> = <a class="local col3 ref" href="#13Dst" title='Dst' data-ref="13Dst">Dst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="140">140</th><td>        <em>unsigned</em> <dfn class="local col6 decl" id="16SrcReg" title='SrcReg' data-type='unsigned int' data-ref="16SrcReg">SrcReg</dfn> = <a class="local col4 ref" href="#14Src" title='Src' data-ref="14Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="141">141</th><td>        <i>// Just handle virtual registers.</i></td></tr>
<tr><th id="142">142</th><td>        <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#15DstReg" title='DstReg' data-ref="15DstReg">DstReg</a>) &amp;&amp;</td></tr>
<tr><th id="143">143</th><td>            <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col6 ref" href="#16SrcReg" title='SrcReg' data-ref="16SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="144">144</th><td>          <i>// Map the following:</i></td></tr>
<tr><th id="145">145</th><td><i>          // %170 = SXTW %166</i></td></tr>
<tr><th id="146">146</th><td><i>          // PeepholeMap[170] = %166</i></td></tr>
<tr><th id="147">147</th><td>          <a class="local col4 ref" href="#4PeepholeMap" title='PeepholeMap' data-ref="4PeepholeMap">PeepholeMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col5 ref" href="#15DstReg" title='DstReg' data-ref="15DstReg">DstReg</a>]</a> = <a class="local col6 ref" href="#16SrcReg" title='SrcReg' data-ref="16SrcReg">SrcReg</a>;</td></tr>
<tr><th id="148">148</th><td>        }</td></tr>
<tr><th id="149">149</th><td>      }</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>      <i>// Look for  %170 = COMBINE_ir_V4 (0, %169)</i></td></tr>
<tr><th id="152">152</th><td><i>      // %170:DoublRegs, %169:IntRegs</i></td></tr>
<tr><th id="153">153</th><td>      <b>if</b> (!DisableOptExtTo64 &amp;&amp; MI.getOpcode() == Hexagon::<span class='error' title="no member named &apos;A4_combineir&apos; in namespace &apos;llvm::Hexagon&apos;">A4_combineir</span>) {</td></tr>
<tr><th id="154">154</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getNumOperands() == 3) ? void (0) : __assert_fail (&quot;MI.getNumOperands() == 3&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonPeephole.cpp&quot;, 154, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() == <var>3</var>);</td></tr>
<tr><th id="155">155</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="17Dst" title='Dst' data-type='llvm::MachineOperand &amp;' data-ref="17Dst">Dst</dfn> = <a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="156">156</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="18Src1" title='Src1' data-type='llvm::MachineOperand &amp;' data-ref="18Src1">Src1</dfn> = <a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="157">157</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="19Src2" title='Src2' data-type='llvm::MachineOperand &amp;' data-ref="19Src2">Src2</dfn> = <a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="158">158</th><td>        <b>if</b> (<a class="local col8 ref" href="#18Src1" title='Src1' data-ref="18Src1">Src1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var>)</td></tr>
<tr><th id="159">159</th><td>          <b>continue</b>;</td></tr>
<tr><th id="160">160</th><td>        <em>unsigned</em> <dfn class="local col0 decl" id="20DstReg" title='DstReg' data-type='unsigned int' data-ref="20DstReg">DstReg</dfn> = <a class="local col7 ref" href="#17Dst" title='Dst' data-ref="17Dst">Dst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="161">161</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="21SrcReg" title='SrcReg' data-type='unsigned int' data-ref="21SrcReg">SrcReg</dfn> = <a class="local col9 ref" href="#19Src2" title='Src2' data-ref="19Src2">Src2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="162">162</th><td>        <a class="local col4 ref" href="#4PeepholeMap" title='PeepholeMap' data-ref="4PeepholeMap">PeepholeMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col0 ref" href="#20DstReg" title='DstReg' data-ref="20DstReg">DstReg</a>]</a> = <a class="local col1 ref" href="#21SrcReg" title='SrcReg' data-ref="21SrcReg">SrcReg</a>;</td></tr>
<tr><th id="163">163</th><td>      }</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>      <i>// Look for this sequence below</i></td></tr>
<tr><th id="166">166</th><td><i>      // %DoubleReg1 = LSRd_ri %DoubleReg0, 32</i></td></tr>
<tr><th id="167">167</th><td><i>      // %IntReg = COPY %DoubleReg1:isub_lo.</i></td></tr>
<tr><th id="168">168</th><td><i>      // and convert into</i></td></tr>
<tr><th id="169">169</th><td><i>      // %IntReg = COPY %DoubleReg0:isub_hi.</i></td></tr>
<tr><th id="170">170</th><td>      <b>if</b> (MI.getOpcode() == Hexagon::<span class='error' title="no member named &apos;S2_lsr_i_p&apos; in namespace &apos;llvm::Hexagon&apos;">S2_lsr_i_p</span>) {</td></tr>
<tr><th id="171">171</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getNumOperands() == 3) ? void (0) : __assert_fail (&quot;MI.getNumOperands() == 3&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonPeephole.cpp&quot;, 171, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() == <var>3</var>);</td></tr>
<tr><th id="172">172</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="22Dst" title='Dst' data-type='llvm::MachineOperand &amp;' data-ref="22Dst">Dst</dfn> = <a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="173">173</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="23Src1" title='Src1' data-type='llvm::MachineOperand &amp;' data-ref="23Src1">Src1</dfn> = <a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="174">174</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="24Src2" title='Src2' data-type='llvm::MachineOperand &amp;' data-ref="24Src2">Src2</dfn> = <a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="175">175</th><td>        <b>if</b> (<a class="local col4 ref" href="#24Src2" title='Src2' data-ref="24Src2">Src2</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>32</var>)</td></tr>
<tr><th id="176">176</th><td>          <b>continue</b>;</td></tr>
<tr><th id="177">177</th><td>        <em>unsigned</em> <dfn class="local col5 decl" id="25DstReg" title='DstReg' data-type='unsigned int' data-ref="25DstReg">DstReg</dfn> = <a class="local col2 ref" href="#22Dst" title='Dst' data-ref="22Dst">Dst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="178">178</th><td>        <em>unsigned</em> <dfn class="local col6 decl" id="26SrcReg" title='SrcReg' data-type='unsigned int' data-ref="26SrcReg">SrcReg</dfn> = <a class="local col3 ref" href="#23Src1" title='Src1' data-ref="23Src1">Src1</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="179">179</th><td>        <a class="local col5 ref" href="#5PeepholeDoubleRegsMap" title='PeepholeDoubleRegsMap' data-ref="5PeepholeDoubleRegsMap">PeepholeDoubleRegsMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col5 ref" href="#25DstReg" title='DstReg' data-ref="25DstReg">DstReg</a>]</a> <a class="tu ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairaSEOSt4pairIT_T0_E" title='std::pair::operator=' data-use='c' data-ref="_ZNSt4pairaSEOSt4pairIT_T0_E">=</a></td></tr>
<tr><th id="180">180</th><td>          <span class="namespace">std::</span><a class="local col7 ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#27make_pair" title='make_pair' data-ref="27make_pair">make_pair</a>(<span class='refarg'>*&amp;<a class="local col6 ref" href="#26SrcReg" title='SrcReg' data-ref="26SrcReg">SrcReg</a></span>, <span class="namespace">Hexagon::</span><span class='error' title="no member named &apos;isub_hi&apos; in namespace &apos;llvm::Hexagon&apos;; did you mean &apos;ps_sub_hi&apos;?"><a class="enum" href="HexagonRegisterInfo.h.html#llvm::Hexagon::ps_sub_hi" title='llvm::Hexagon::ps_sub_hi' data-ref="llvm::Hexagon::ps_sub_hi">isub_hi</a></span>);</td></tr>
<tr><th id="181">181</th><td>      }</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>      <i>// Look for P=NOT(P).</i></td></tr>
<tr><th id="184">184</th><td>      <b>if</b> (!DisablePNotP &amp;&amp; MI.getOpcode() == Hexagon::<span class='error' title="no member named &apos;C2_not&apos; in namespace &apos;llvm::Hexagon&apos;">C2_not</span>) {</td></tr>
<tr><th id="185">185</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getNumOperands() == 2) ? void (0) : __assert_fail (&quot;MI.getNumOperands() == 2&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonPeephole.cpp&quot;, 185, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() == <var>2</var>);</td></tr>
<tr><th id="186">186</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="28Dst" title='Dst' data-type='llvm::MachineOperand &amp;' data-ref="28Dst">Dst</dfn> = <a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="187">187</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="29Src" title='Src' data-type='llvm::MachineOperand &amp;' data-ref="29Src">Src</dfn> = <a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="188">188</th><td>        <em>unsigned</em> <dfn class="local col0 decl" id="30DstReg" title='DstReg' data-type='unsigned int' data-ref="30DstReg">DstReg</dfn> = <a class="local col8 ref" href="#28Dst" title='Dst' data-ref="28Dst">Dst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="189">189</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="31SrcReg" title='SrcReg' data-type='unsigned int' data-ref="31SrcReg">SrcReg</dfn> = <a class="local col9 ref" href="#29Src" title='Src' data-ref="29Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="190">190</th><td>        <i>// Just handle virtual registers.</i></td></tr>
<tr><th id="191">191</th><td>        <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#30DstReg" title='DstReg' data-ref="30DstReg">DstReg</a>) &amp;&amp;</td></tr>
<tr><th id="192">192</th><td>            <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col1 ref" href="#31SrcReg" title='SrcReg' data-ref="31SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="193">193</th><td>          <i>// Map the following:</i></td></tr>
<tr><th id="194">194</th><td><i>          // %170 = NOT_xx %166</i></td></tr>
<tr><th id="195">195</th><td><i>          // PeepholeMap[170] = %166</i></td></tr>
<tr><th id="196">196</th><td>          <a class="local col4 ref" href="#4PeepholeMap" title='PeepholeMap' data-ref="4PeepholeMap">PeepholeMap</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixERKT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixERKT0_">[<a class="local col0 ref" href="#30DstReg" title='DstReg' data-ref="30DstReg">DstReg</a>]</a> = <a class="local col1 ref" href="#31SrcReg" title='SrcReg' data-ref="31SrcReg">SrcReg</a>;</td></tr>
<tr><th id="197">197</th><td>        }</td></tr>
<tr><th id="198">198</th><td>      }</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>      <i>// Look for copy:</i></td></tr>
<tr><th id="201">201</th><td><i>      // %176 = COPY %170:isub_lo</i></td></tr>
<tr><th id="202">202</th><td>      <b>if</b> (!<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableOptSZExt" title='DisableOptSZExt' data-use='m' data-ref="DisableOptSZExt">DisableOptSZExt</a> &amp;&amp; <a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>()) {</td></tr>
<tr><th id="203">203</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MI.getNumOperands() == 2) ? void (0) : __assert_fail (&quot;MI.getNumOperands() == 2&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/HexagonPeephole.cpp&quot;, 203, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() == <var>2</var>);</td></tr>
<tr><th id="204">204</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="32Dst" title='Dst' data-type='llvm::MachineOperand &amp;' data-ref="32Dst">Dst</dfn> = <a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="205">205</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="33Src" title='Src' data-type='llvm::MachineOperand &amp;' data-ref="33Src">Src</dfn> = <a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>        <i>// Make sure we are copying the lower 32 bits.</i></td></tr>
<tr><th id="208">208</th><td>        <b>if</b> (<a class="local col3 ref" href="#33Src" title='Src' data-ref="33Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() != <span class="namespace">Hexagon::</span><span class='error' title="no member named &apos;isub_lo&apos; in namespace &apos;llvm::Hexagon&apos;; did you mean &apos;ps_sub_lo&apos;?"><a class="enum" href="HexagonRegisterInfo.h.html#llvm::Hexagon::ps_sub_lo" title='llvm::Hexagon::ps_sub_lo' data-ref="llvm::Hexagon::ps_sub_lo">isub_lo</a></span>)</td></tr>
<tr><th id="209">209</th><td>          <b>continue</b>;</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>        <em>unsigned</em> <dfn class="local col4 decl" id="34DstReg" title='DstReg' data-type='unsigned int' data-ref="34DstReg">DstReg</dfn> = <a class="local col2 ref" href="#32Dst" title='Dst' data-ref="32Dst">Dst</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="212">212</th><td>        <em>unsigned</em> <dfn class="local col5 decl" id="35SrcReg" title='SrcReg' data-type='unsigned int' data-ref="35SrcReg">SrcReg</dfn> = <a class="local col3 ref" href="#33Src" title='Src' data-ref="33Src">Src</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="213">213</th><td>        <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col4 ref" href="#34DstReg" title='DstReg' data-ref="34DstReg">DstReg</a>) &amp;&amp;</td></tr>
<tr><th id="214">214</th><td>            <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#35SrcReg" title='SrcReg' data-ref="35SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="215">215</th><td>          <i>// Try to find in the map.</i></td></tr>
<tr><th id="216">216</th><td>          <b>if</b> (<em>unsigned</em> <dfn class="local col6 decl" id="36PeepholeSrc" title='PeepholeSrc' data-type='unsigned int' data-ref="36PeepholeSrc"><a class="local col6 ref" href="#36PeepholeSrc" title='PeepholeSrc' data-ref="36PeepholeSrc">PeepholeSrc</a></dfn> = <a class="local col4 ref" href="#4PeepholeMap" title='PeepholeMap' data-ref="4PeepholeMap">PeepholeMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase6lookupENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::lookup' data-ref="_ZNK4llvm12DenseMapBase6lookupENS_26const_pointer_or_const_refIT0_vE4typeE">lookup</a>(<a class="local col5 ref" href="#35SrcReg" title='SrcReg' data-ref="35SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="217">217</th><td>            <i>// Change the 1st operand.</i></td></tr>
<tr><th id="218">218</th><td>            <a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>1</var>);</td></tr>
<tr><th id="219">219</th><td>            <a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb">CreateReg</a>(<a class="local col6 ref" href="#36PeepholeSrc" title='PeepholeSrc' data-ref="36PeepholeSrc">PeepholeSrc</a>, <b>false</b>));</td></tr>
<tr><th id="220">220</th><td>          } <b>else</b>  {</td></tr>
<tr><th id="221">221</th><td>            <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; &gt;::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::pair{unsignedint,unsignedint},llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedin864827" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, std::pair&lt;unsigned int, unsigned int&gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::pair&lt;unsigned int, unsigned int&gt; &gt; &gt;, unsigned int, std::pair&lt;unsigned int, unsigned int&gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::pair&lt;unsigned int, unsigned int&gt; &gt; &gt;::iterator' data-type='DenseMapIterator&lt;unsigned int, std::pair&lt;unsigned int, unsigned int&gt;, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, std::pair&lt;unsigned int, unsigned int&gt; &gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,std::pair{unsignedint,unsignedint},llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedin864827">iterator</a> <dfn class="local col7 decl" id="37DI" title='DI' data-type='DenseMap&lt;unsigned int, std::pair&lt;unsigned int, unsigned int&gt; &gt;::iterator' data-ref="37DI">DI</dfn> =</td></tr>
<tr><th id="222">222</th><td>              <a class="local col5 ref" href="#5PeepholeDoubleRegsMap" title='PeepholeDoubleRegsMap' data-ref="5PeepholeDoubleRegsMap">PeepholeDoubleRegsMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col5 ref" href="#35SrcReg" title='SrcReg' data-ref="35SrcReg">SrcReg</a>);</td></tr>
<tr><th id="223">223</th><td>            <b>if</b> (<a class="local col7 ref" href="#37DI" title='DI' data-ref="37DI">DI</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator!=' data-ref="_ZNK4llvm16DenseMapIteratorneERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">!=</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="local col5 ref" href="#5PeepholeDoubleRegsMap" title='PeepholeDoubleRegsMap' data-ref="5PeepholeDoubleRegsMap">PeepholeDoubleRegsMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>()) {</td></tr>
<tr><th id="224">224</th><td>              <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>,<em>unsigned</em>&gt; <dfn class="local col8 decl" id="38PeepholeSrc" title='PeepholeSrc' data-type='std::pair&lt;unsigned int, unsigned int&gt;' data-ref="38PeepholeSrc">PeepholeSrc</dfn> = <a class="ref fake" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZNSt4pairC1ERKSt4pairIT_T0_E" title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1ERKSt4pairIT_T0_E"></a><a class="local col7 ref" href="#37DI" title='DI' data-ref="37DI">DI</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, std::pair&lt;unsigned int, unsigned int&gt; &gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="225">225</th><td>              <a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>1</var>);</td></tr>
<tr><th id="226">226</th><td>              <a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>::<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegEjbbbbbbjbbb">CreateReg</a>(</td></tr>
<tr><th id="227">227</th><td>                  <a class="local col8 ref" href="#38PeepholeSrc" title='PeepholeSrc' data-ref="38PeepholeSrc">PeepholeSrc</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;unsigned int, unsigned int&gt;::first' data-ref="std::pair::first">first</a>, <b>false</b> <i>/*isDef*/</i>, <b>false</b> <i>/*isImp*/</i>,</td></tr>
<tr><th id="228">228</th><td>                  <b>false</b> <i>/*isKill*/</i>, <b>false</b> <i>/*isDead*/</i>, <b>false</b> <i>/*isUndef*/</i>,</td></tr>
<tr><th id="229">229</th><td>                  <b>false</b> <i>/*isEarlyClobber*/</i>, <a class="local col8 ref" href="#38PeepholeSrc" title='PeepholeSrc' data-ref="38PeepholeSrc">PeepholeSrc</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>));</td></tr>
<tr><th id="230">230</th><td>            }</td></tr>
<tr><th id="231">231</th><td>          }</td></tr>
<tr><th id="232">232</th><td>        }</td></tr>
<tr><th id="233">233</th><td>      }</td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td>      <i>// Look for Predicated instructions.</i></td></tr>
<tr><th id="236">236</th><td>      <b>if</b> (!<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisablePNotP" title='DisablePNotP' data-use='m' data-ref="DisablePNotP">DisablePNotP</a>) {</td></tr>
<tr><th id="237">237</th><td>        <em>bool</em> <dfn class="local col9 decl" id="39Done" title='Done' data-type='bool' data-ref="39Done">Done</dfn> = <b>false</b>;</td></tr>
<tr><th id="238">238</th><td>        <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::HexagonPeephole::QII" title='(anonymous namespace)::HexagonPeephole::QII' data-use='r' data-ref="(anonymousnamespace)::HexagonPeephole::QII">QII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::HexagonInstrInfo::isPredicated' data-ref="_ZNK4llvm16HexagonInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</a>(<a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>)) {</td></tr>
<tr><th id="239">239</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="40Op0" title='Op0' data-type='llvm::MachineOperand &amp;' data-ref="40Op0">Op0</dfn> = <a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="240">240</th><td>          <em>unsigned</em> <dfn class="local col1 decl" id="41Reg0" title='Reg0' data-type='unsigned int' data-ref="41Reg0">Reg0</dfn> = <a class="local col0 ref" href="#40Op0" title='Op0' data-ref="40Op0">Op0</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="241">241</th><td>          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="42RC0" title='RC0' data-type='const llvm::TargetRegisterClass *' data-ref="42RC0">RC0</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonPeephole::MRI" title='(anonymous namespace)::HexagonPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonPeephole::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col1 ref" href="#41Reg0" title='Reg0' data-ref="41Reg0">Reg0</a>);</td></tr>
<tr><th id="242">242</th><td>          <b>if</b> (RC0-&gt;getID() == Hexagon::<span class='error' title="no member named &apos;PredRegsRegClassID&apos; in namespace &apos;llvm::Hexagon&apos;">PredRegsRegClassID</span>) {</td></tr>
<tr><th id="243">243</th><td>            <i>// Handle instructions that have a prediate register in op0</i></td></tr>
<tr><th id="244">244</th><td><i>            // (most cases of predicable instructions).</i></td></tr>
<tr><th id="245">245</th><td>            <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col1 ref" href="#41Reg0" title='Reg0' data-ref="41Reg0">Reg0</a>)) {</td></tr>
<tr><th id="246">246</th><td>              <i>// Try to find in the map.</i></td></tr>
<tr><th id="247">247</th><td>              <b>if</b> (<em>unsigned</em> <dfn class="local col3 decl" id="43PeepholeSrc" title='PeepholeSrc' data-type='unsigned int' data-ref="43PeepholeSrc"><a class="local col3 ref" href="#43PeepholeSrc" title='PeepholeSrc' data-ref="43PeepholeSrc">PeepholeSrc</a></dfn> = <a class="local col4 ref" href="#4PeepholeMap" title='PeepholeMap' data-ref="4PeepholeMap">PeepholeMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase6lookupENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::lookup' data-ref="_ZNK4llvm12DenseMapBase6lookupENS_26const_pointer_or_const_refIT0_vE4typeE">lookup</a>(<a class="local col1 ref" href="#41Reg0" title='Reg0' data-ref="41Reg0">Reg0</a>)) {</td></tr>
<tr><th id="248">248</th><td>                <i>// Change the 1st operand and, flip the opcode.</i></td></tr>
<tr><th id="249">249</th><td>                <a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col3 ref" href="#43PeepholeSrc" title='PeepholeSrc' data-ref="43PeepholeSrc">PeepholeSrc</a>);</td></tr>
<tr><th id="250">250</th><td>                <a class="tu member" href="#(anonymousnamespace)::HexagonPeephole::MRI" title='(anonymous namespace)::HexagonPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonPeephole::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj">clearKillFlags</a>(<a class="local col3 ref" href="#43PeepholeSrc" title='PeepholeSrc' data-ref="43PeepholeSrc">PeepholeSrc</a>);</td></tr>
<tr><th id="251">251</th><td>                <em>int</em> <dfn class="local col4 decl" id="44NewOp" title='NewOp' data-type='int' data-ref="44NewOp">NewOp</dfn> = <a class="tu member" href="#(anonymousnamespace)::HexagonPeephole::QII" title='(anonymous namespace)::HexagonPeephole::QII' data-use='r' data-ref="(anonymousnamespace)::HexagonPeephole::QII">QII</a>-&gt;<a class="ref" href="HexagonInstrInfo.h.html#_ZNK4llvm16HexagonInstrInfo27getInvertedPredicatedOpcodeEi" title='llvm::HexagonInstrInfo::getInvertedPredicatedOpcode' data-ref="_ZNK4llvm16HexagonInstrInfo27getInvertedPredicatedOpcodeEi">getInvertedPredicatedOpcode</a>(<a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="252">252</th><td>                MI.setDesc(QII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(NewOp));</td></tr>
<tr><th id="253">253</th><td>                <a class="local col9 ref" href="#39Done" title='Done' data-ref="39Done">Done</a> = <b>true</b>;</td></tr>
<tr><th id="254">254</th><td>              }</td></tr>
<tr><th id="255">255</th><td>            }</td></tr>
<tr><th id="256">256</th><td>          }</td></tr>
<tr><th id="257">257</th><td>        }</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>        <b>if</b> (!<a class="local col9 ref" href="#39Done" title='Done' data-ref="39Done">Done</a>) {</td></tr>
<tr><th id="260">260</th><td>          <i>// Handle special instructions.</i></td></tr>
<tr><th id="261">261</th><td>          <em>unsigned</em> <dfn class="local col5 decl" id="45Op" title='Op' data-type='unsigned int' data-ref="45Op">Op</dfn> = <a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="262">262</th><td>          <em>unsigned</em> <dfn class="local col6 decl" id="46NewOp" title='NewOp' data-type='unsigned int' data-ref="46NewOp">NewOp</dfn> = <var>0</var>;</td></tr>
<tr><th id="263">263</th><td>          <em>unsigned</em> <dfn class="local col7 decl" id="47PR" title='PR' data-type='unsigned int' data-ref="47PR">PR</dfn> = <var>1</var>, <dfn class="local col8 decl" id="48S1" title='S1' data-type='unsigned int' data-ref="48S1">S1</dfn> = <var>2</var>, <dfn class="local col9 decl" id="49S2" title='S2' data-type='unsigned int' data-ref="49S2">S2</dfn> = <var>3</var>;   <i>// Operand indices.</i></td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>          <b>switch</b> (<a class="local col5 ref" href="#45Op" title='Op' data-ref="45Op">Op</a>) {</td></tr>
<tr><th id="266">266</th><td>            <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_mux&apos; in namespace &apos;llvm::Hexagon&apos;">C2_mux</span>:</td></tr>
<tr><th id="267">267</th><td>            <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_muxii&apos; in namespace &apos;llvm::Hexagon&apos;">C2_muxii</span>:</td></tr>
<tr><th id="268">268</th><td>              NewOp = Op;</td></tr>
<tr><th id="269">269</th><td>              <b>break</b>;</td></tr>
<tr><th id="270">270</th><td>            <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_muxri&apos; in namespace &apos;llvm::Hexagon&apos;">C2_muxri</span>:</td></tr>
<tr><th id="271">271</th><td>              NewOp = Hexagon::<span class='error' title="no member named &apos;C2_muxir&apos; in namespace &apos;llvm::Hexagon&apos;">C2_muxir</span>;</td></tr>
<tr><th id="272">272</th><td>              <b>break</b>;</td></tr>
<tr><th id="273">273</th><td>            <b>case</b> Hexagon::<span class='error' title="no member named &apos;C2_muxir&apos; in namespace &apos;llvm::Hexagon&apos;">C2_muxir</span>:</td></tr>
<tr><th id="274">274</th><td>              NewOp = Hexagon::<span class='error' title="no member named &apos;C2_muxri&apos; in namespace &apos;llvm::Hexagon&apos;">C2_muxri</span>;</td></tr>
<tr><th id="275">275</th><td>              <b>break</b>;</td></tr>
<tr><th id="276">276</th><td>          }</td></tr>
<tr><th id="277">277</th><td>          <b>if</b> (<a class="local col6 ref" href="#46NewOp" title='NewOp' data-ref="46NewOp">NewOp</a>) {</td></tr>
<tr><th id="278">278</th><td>            <em>unsigned</em> <dfn class="local col0 decl" id="50PSrc" title='PSrc' data-type='unsigned int' data-ref="50PSrc">PSrc</dfn> = <a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#47PR" title='PR' data-ref="47PR">PR</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="279">279</th><td>            <b>if</b> (<em>unsigned</em> <dfn class="local col1 decl" id="51POrig" title='POrig' data-type='unsigned int' data-ref="51POrig"><a class="local col1 ref" href="#51POrig" title='POrig' data-ref="51POrig">POrig</a></dfn> = <a class="local col4 ref" href="#4PeepholeMap" title='PeepholeMap' data-ref="4PeepholeMap">PeepholeMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm12DenseMapBase6lookupENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::lookup' data-ref="_ZNK4llvm12DenseMapBase6lookupENS_26const_pointer_or_const_refIT0_vE4typeE">lookup</a>(<a class="local col0 ref" href="#50PSrc" title='PSrc' data-ref="50PSrc">PSrc</a>)) {</td></tr>
<tr><th id="280">280</th><td>              BuildMI(*MBB, MI.getIterator(), MI.getDebugLoc(),</td></tr>
<tr><th id="281">281</th><td>                      QII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::HexagonInstrInfo&apos;">get</span>(NewOp), MI.getOperand(<var>0</var>).getReg())</td></tr>
<tr><th id="282">282</th><td>                .addReg(POrig)</td></tr>
<tr><th id="283">283</th><td>                .add(MI.getOperand(S2))</td></tr>
<tr><th id="284">284</th><td>                .add(MI.getOperand(S1));</td></tr>
<tr><th id="285">285</th><td>              <a class="tu member" href="#(anonymousnamespace)::HexagonPeephole::MRI" title='(anonymous namespace)::HexagonPeephole::MRI' data-use='r' data-ref="(anonymousnamespace)::HexagonPeephole::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsEj">clearKillFlags</a>(<a class="local col1 ref" href="#51POrig" title='POrig' data-ref="51POrig">POrig</a>);</td></tr>
<tr><th id="286">286</th><td>              <a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="287">287</th><td>            }</td></tr>
<tr><th id="288">288</th><td>          } <i>// if (NewOp)</i></td></tr>
<tr><th id="289">289</th><td>        } <i>// if (!Done)</i></td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td>      } <i>// if (!DisablePNotP)</i></td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td>    } <i>// Instruction</i></td></tr>
<tr><th id="294">294</th><td>  } <i>// Basic Block</i></td></tr>
<tr><th id="295">295</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="296">296</th><td>}</td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm21createHexagonPeepholeEv" title='llvm::createHexagonPeephole' data-ref="_ZN4llvm21createHexagonPeepholeEv">createHexagonPeephole</dfn>() {</td></tr>
<tr><th id="299">299</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::HexagonPeephole" title='(anonymous namespace)::HexagonPeephole' data-ref="(anonymousnamespace)::HexagonPeephole">HexagonPeephole</a><a class="tu ref" href="#_ZN12_GLOBAL__N_115HexagonPeepholeC1Ev" title='(anonymous namespace)::HexagonPeephole::HexagonPeephole' data-use='c' data-ref="_ZN12_GLOBAL__N_115HexagonPeepholeC1Ev">(</a>);</td></tr>
<tr><th id="300">300</th><td>}</td></tr>
<tr><th id="301">301</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
