\hypertarget{group___r_c_c___a_p_b2___low_power___enable___disable}{}\doxysection{A\+P\+B2 Peripheral Low Power Enable Disable}
\label{group___r_c_c___a_p_b2___low_power___enable___disable}\index{APB2 Peripheral Low Power Enable Disable@{APB2 Peripheral Low Power Enable Disable}}


Enable or disable the A\+P\+B2 peripheral clock during Low Power (Sleep) mode.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___low_power___enable___disable_ga6ce02f1b2689c664010bebc2363d1db4}\label{group___r_c_c___a_p_b2___low_power___enable___disable_ga6ce02f1b2689c664010bebc2363d1db4}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M1\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M1\+L\+P\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___low_power___enable___disable_ga454514918be60a95069da332eb212712}\label{group___r_c_c___a_p_b2___low_power___enable___disable_ga454514918be60a95069da332eb212712}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T1\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T1\+L\+P\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___low_power___enable___disable_ga47fc15bdbf943a0b7164d888f1811184}\label{group___r_c_c___a_p_b2___low_power___enable___disable_ga47fc15bdbf943a0b7164d888f1811184}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T6\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T6\+L\+P\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___low_power___enable___disable_ga37931819af9a7b1a05385e0ae6c984b6}\label{group___r_c_c___a_p_b2___low_power___enable___disable_ga37931819af9a7b1a05385e0ae6c984b6}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C1\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+A\+D\+C1\+L\+P\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___low_power___enable___disable_ga41997855b2cc7563c8ed0c9873d32daf}\label{group___r_c_c___a_p_b2___low_power___enable___disable_ga41997855b2cc7563c8ed0c9873d32daf}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I1\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+S\+P\+I1\+L\+P\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___low_power___enable___disable_ga6e3a8ca9e554e3aa7aba57d034725655}\label{group___r_c_c___a_p_b2___low_power___enable___disable_ga6e3a8ca9e554e3aa7aba57d034725655}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+S\+Y\+S\+C\+F\+G\+L\+P\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___low_power___enable___disable_ga8fb59f888889fc998d1f7e64e370c9d1}\label{group___r_c_c___a_p_b2___low_power___enable___disable_ga8fb59f888889fc998d1f7e64e370c9d1}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M9\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M9\+L\+P\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___low_power___enable___disable_ga2d808a429ceb72c79908770e79ff3cfa}\label{group___r_c_c___a_p_b2___low_power___enable___disable_ga2d808a429ceb72c79908770e79ff3cfa}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M11\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+E\+N\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR $\vert$= (R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M11\+L\+P\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___low_power___enable___disable_ga990bf7664ac6c430c239eab292ec7ed5}\label{group___r_c_c___a_p_b2___low_power___enable___disable_ga990bf7664ac6c430c239eab292ec7ed5}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M1\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M1\+L\+P\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___low_power___enable___disable_ga75ec6abe2e15eaa24893a8cc83f4cb50}\label{group___r_c_c___a_p_b2___low_power___enable___disable_ga75ec6abe2e15eaa24893a8cc83f4cb50}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T1\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T1\+L\+P\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___low_power___enable___disable_ga7df7a1b0a2e5d8b9318cf68de7665b3b}\label{group___r_c_c___a_p_b2___low_power___enable___disable_ga7df7a1b0a2e5d8b9318cf68de7665b3b}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T6\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T6\+L\+P\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___low_power___enable___disable_ga9534ddc24145ef6335d76b35632b7fe2}\label{group___r_c_c___a_p_b2___low_power___enable___disable_ga9534ddc24145ef6335d76b35632b7fe2}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C1\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+A\+D\+C1\+L\+P\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___low_power___enable___disable_ga2abe90eeb15890f45e28e8926bf70838}\label{group___r_c_c___a_p_b2___low_power___enable___disable_ga2abe90eeb15890f45e28e8926bf70838}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I1\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+S\+P\+I1\+L\+P\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___low_power___enable___disable_ga04863ff5c2174552387c549f0410df43}\label{group___r_c_c___a_p_b2___low_power___enable___disable_ga04863ff5c2174552387c549f0410df43}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+S\+Y\+S\+C\+F\+G\+L\+P\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___low_power___enable___disable_ga531cefe824de1fa7461b34030d30d75f}\label{group___r_c_c___a_p_b2___low_power___enable___disable_ga531cefe824de1fa7461b34030d30d75f}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M9\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M9\+L\+P\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___low_power___enable___disable_gaf9c48fd8cd99db0e44d5427afe10c383}\label{group___r_c_c___a_p_b2___low_power___enable___disable_gaf9c48fd8cd99db0e44d5427afe10c383}} 
\#define {\bfseries \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M11\+\_\+\+C\+L\+K\+\_\+\+S\+L\+E\+E\+P\+\_\+\+D\+I\+S\+A\+B\+LE}()~(R\+CC-\/$>$A\+P\+B2\+L\+P\+E\+NR \&= $\sim$(R\+C\+C\+\_\+\+A\+P\+B2\+L\+P\+E\+N\+R\+\_\+\+T\+I\+M11\+L\+P\+EN))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Enable or disable the A\+P\+B2 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in S\+L\+E\+EP mode can be used to further reduce power consumption. 

After wake-\/up from S\+L\+E\+EP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during S\+L\+E\+EP mode. 
\end{DoxyNote}
