xpm_cdc.sv,systemverilog,xpm,../../../../../../../../Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../ADCControl.gen/sources_1/ip/clk_wiz_0_1"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../Xilinx/Vivado/2024.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../ADCControl.gen/sources_1/ip/clk_wiz_0_1"
adc_control.vhd,vhdl,xil_defaultlib,../../../../../../../../EIT GIT/P7---Bsc/Code/VHDL/ADCControl/ADCControl.srcs/sources_1/imports/New folder/adc_control.vhd,incdir="../../../ADCControl.gen/sources_1/ip/clk_wiz_0_1"
pulse_gen_invert.vhd,vhdl,xil_defaultlib,../../../../../../../../EIT GIT/P7---Bsc/Code/VHDL/ADCControl/ADCControl.srcs/sources_1/imports/New folder/pulse_gen_invert.vhd,incdir="../../../ADCControl.gen/sources_1/ip/clk_wiz_0_1"
pulse_train_gen.vhd,vhdl,xil_defaultlib,../../../../../../../../EIT GIT/P7---Bsc/Code/VHDL/ADCControl/ADCControl.srcs/sources_1/imports/New folder/pulse_train_gen.vhd,incdir="../../../ADCControl.gen/sources_1/ip/clk_wiz_0_1"
ADC_CONTROL_TOP.vhd,vhdl,xil_defaultlib,../../../../../../../../EIT GIT/P7---Bsc/Code/VHDL/ADCControl/ADCControl.srcs/sources_1/imports/New folder/ADC_CONTROL_TOP.vhd,incdir="../../../ADCControl.gen/sources_1/ip/clk_wiz_0_1"
glbl.v,Verilog,xil_defaultlib,glbl.v
