///////////////////////////////////////////////////////////////////////////////
//                                                                            /
// IAR C/C++ Compiler V8.30.1.41636 for 8051            02/Jun/2014  17:48:16 /
// Copyright 2004-2013 IAR Systems AB.                                        /
//                                                                            /
//    Core               =  plain                                             /
//    Code model         =  banked                                            /
//    Data model         =  large                                             /
//    Calling convention =  xdata reentrant                                   /
//    Constant location  =  data_rom                                          /
//    Dptr setup         =  1,16                                              /
//                                                                            /
//    Source file        =  c:\Users\Administrator\Documents\Dropbox\Fish     /
//                          Brain\HM-10 Hack\HM-10 Firmware\Components\hal\ta /
//                          rget\CC2540EB\hal_adc.c                           /
//    Command line       =  -f "c:\Users\Administrator\Documents\Dropbox\Fish /
//                           Brain\HM-10 Hack\HM-10                           /
//                          Firmware\Projects\ble\HostTestApp\CC2540\..\..\co /
//                          nfig\buildComponents.cfg"                         /
//                          (-DBROADCASTER_CFG=0x01 -DOBSERVER_CFG=0x02       /
//                          -DPERIPHERAL_CFG=0x04 -DCENTRAL_CFG=0x08          /
//                          -DADV_NCONN_CFG=0x01 -DADV_CONN_CFG=0x02          /
//                          -DSCAN_CFG=0x04 -DINIT_CFG=0x08                   /
//                          -DADV_CFG=ADV_NCONN_CFG+ADV_CONN_CFG              /
//                          -DLINK_CFG=ADV_CONN_CFG+INIT_CFG                  /
//                          -DFULL_CFG=INIT_CFG+SCAN_CFG+ADV_NCONN_CFG+ADV_CO /
//                          NN_CFG) -f "c:\Users\Administrator\Documents\Drop /
//                          box\Fish Brain\HM-10 Hack\HM-10                   /
//                          Firmware\Projects\ble\HostTestApp\CC2540\buildCon /
//                          fig.cfg" (-DHOST_CONFIG=PERIPHERAL_CFG+CENTRAL_CF /
//                          G -DGAP_PRIVACY_RECONNECT)                        /
//                          "c:\Users\Administrator\Documents\Dropbox\Fish    /
//                          Brain\HM-10 Hack\HM-10 Firmware\Components\hal\ta /
//                          rget\CC2540EB\hal_adc.c" -D INT_HEAP_LEN=2700 -D  /
//                          HALNODEBUG -D OSAL_CBTIMER_NUM_TASKS=1 -D         /
//                          POWER_SAVING -D HAL_AES_DMA=TRUE -D HAL_DMA=TRUE  /
//                          -D HAL_UART=TRUE -D HAL_UART_DMA=0 -D             /
//                          HAL_UART_ISR=0 -D HAL_UART_SPI=2 -D               /
//                          HAL_SPI_QUEUED_TX=TRUE -D HAL_KEY=FALSE -D        /
//                          HAL_LCD=FALSE -D HAL_LED=FALSE -D                 /
//                          GATT_DB_OFF_CHIP -D GAP_BOND_MGR -lCN             /
//                          "c:\Users\Administrator\Documents\Dropbox\Fish    /
//                          Brain\HM-10 Hack\HM-10 Firmware\Projects\ble\Host /
//                          TestApp\CC2540\CC2540SPI\List\" -lA               /
//                          "c:\Users\Administrator\Documents\Dropbox\Fish    /
//                          Brain\HM-10 Hack\HM-10 Firmware\Projects\ble\Host /
//                          TestApp\CC2540\CC2540SPI\List\" -o                /
//                          "c:\Users\Administrator\Documents\Dropbox\Fish    /
//                          Brain\HM-10 Hack\HM-10 Firmware\Projects\ble\Host /
//                          TestApp\CC2540\CC2540SPI\Obj\" -e --debug         /
//                          --core=plain --dptr=16,1 --data_model=large       /
//                          --code_model=banked --calling_convention=xdata_re /
//                          entrant --place_constants=data_rom                /
//                          --nr_virtual_regs 8 -I "c:\Users\Administrator\Do /
//                          cuments\Dropbox\Fish Brain\HM-10 Hack\HM-10       /
//                          Firmware\Projects\ble\HostTestApp\CC2540\..\..\co /
//                          mmon\" -I "c:\Users\Administrator\Documents\Dropb /
//                          ox\Fish Brain\HM-10 Hack\HM-10                    /
//                          Firmware\Projects\ble\HostTestApp\CC2540\..\..\.. /
//                          \..\Components\hal\include\" -I                   /
//                          "c:\Users\Administrator\Documents\Dropbox\Fish    /
//                          Brain\HM-10 Hack\HM-10 Firmware\Projects\ble\Host /
//                          TestApp\CC2540\..\..\..\..\Components\hal\target\ /
//                          CC2540EB\" -I "c:\Users\Administrator\Documents\D /
//                          ropbox\Fish Brain\HM-10 Hack\HM-10                /
//                          Firmware\Projects\ble\HostTestApp\CC2540\..\..\.. /
//                          \..\Components\osal\include\" -I                  /
//                          "c:\Users\Administrator\Documents\Dropbox\Fish    /
//                          Brain\HM-10 Hack\HM-10 Firmware\Projects\ble\Host /
//                          TestApp\CC2540\..\..\..\..\Components\services\sa /
//                          ddr\" -I "c:\Users\Administrator\Documents\Dropbo /
//                          x\Fish Brain\HM-10 Hack\HM-10                     /
//                          Firmware\Projects\ble\HostTestApp\CC2540\..\..\.. /
//                          \..\Components\ble\include\" -I                   /
//                          "c:\Users\Administrator\Documents\Dropbox\Fish    /
//                          Brain\HM-10 Hack\HM-10 Firmware\Projects\ble\Host /
//                          TestApp\CC2540\..\..\..\..\Components\ble\control /
//                          ler\phy\" -I "c:\Users\Administrator\Documents\Dr /
//                          opbox\Fish Brain\HM-10 Hack\HM-10                 /
//                          Firmware\Projects\ble\HostTestApp\CC2540\..\..\.. /
//                          \..\Components\ble\controller\include\" -I        /
//                          "c:\Users\Administrator\Documents\Dropbox\Fish    /
//                          Brain\HM-10 Hack\HM-10 Firmware\Projects\ble\Host /
//                          TestApp\CC2540\..\..\..\..\Components\ble\hci\"   /
//                          -I "c:\Users\Administrator\Documents\Dropbox\Fish /
//                           Brain\HM-10 Hack\HM-10                           /
//                          Firmware\Projects\ble\HostTestApp\CC2540\..\..\.. /
//                          \..\Components\ble\host\" -I                      /
//                          "c:\Users\Administrator\Documents\Dropbox\Fish    /
//                          Brain\HM-10 Hack\HM-10 Firmware\Projects\ble\Host /
//                          TestApp\CC2540\..\..\common\cc2540\" -I           /
//                          "c:\Users\Administrator\Documents\Dropbox\Fish    /
//                          Brain\HM-10 Hack\HM-10 Firmware\Projects\ble\Host /
//                          TestApp\CC2540\..\..\common\npi\npi_np\" -I       /
//                          "c:\Users\Administrator\Documents\Dropbox\Fish    /
//                          Brain\HM-10 Hack\HM-10 Firmware\Projects\ble\Host /
//                          TestApp\CC2540\..\..\Include\" -I                 /
//                          "c:\Users\Administrator\Documents\Dropbox\Fish    /
//                          Brain\HM-10 Hack\HM-10 Firmware\Projects\ble\Host /
//                          TestApp\CC2540\..\..\Profiles\Roles\" -I          /
//                          "c:\Users\Administrator\Documents\Dropbox\Fish    /
//                          Brain\HM-10 Hack\HM-10 Firmware\Projects\ble\Host /
//                          TestApp\CC2540\..\source\" -Ohz                   /
//    List file          =  c:\Users\Administrator\Documents\Dropbox\Fish     /
//                          Brain\HM-10 Hack\HM-10 Firmware\Projects\ble\Host /
//                          TestApp\CC2540\CC2540SPI\List\hal_adc.s51         /
//                                                                            /
//                                                                            /
///////////////////////////////////////////////////////////////////////////////

        NAME hal_adc

        RTMODEL "__SystemLibrary", "CLib"
        RTMODEL "__calling_convention", "xdata_reentrant"
        RTMODEL "__code_model", "banked"
        RTMODEL "__core", "plain"
        RTMODEL "__data_model", "large"
        RTMODEL "__dptr_size", "16"
        RTMODEL "__extended_stack", "disabled"
        RTMODEL "__location_for_constants", "data"
        RTMODEL "__number_of_dptrs", "1"
        RTMODEL "__rt_version", "1"

        RSEG DOVERLAY:DATA:NOROOT(0)
        RSEG IOVERLAY:IDATA:NOROOT(0)
        RSEG ISTACK:IDATA:NOROOT(0)
        RSEG PSTACK:XDATA:NOROOT(0)
        RSEG XSTACK:XDATA:NOROOT(0)

        EXTERN ?V0
        EXTERN ?V1
        EXTERN ?BANKED_ENTER_XDATA
        EXTERN ?BANKED_LEAVE_XDATA
        EXTERN ?BDISPATCH
        EXTERN ?BRET
        EXTERN ?SS_SHR
        EXTERN __INIT_XDATA_Z

        PUBLIC ??HalAdcCheckVdd?relay
        FUNCTION ??HalAdcCheckVdd?relay,0203H
        PUBLIC ??HalAdcInit?relay
        FUNCTION ??HalAdcInit?relay,0203H
        PUBLIC ??HalAdcRead?relay
        FUNCTION ??HalAdcRead?relay,0203H
        PUBLIC ??HalAdcSetReference?relay
        FUNCTION ??HalAdcSetReference?relay,0203H
        PUBWEAK ADCCFG
        PUBWEAK ADCCON1
        PUBWEAK ADCCON3
        PUBWEAK ADCH
        PUBWEAK ADCL
        PUBLIC HalAdcCheckVdd
        FUNCTION HalAdcCheckVdd,0203H
        ARGFRAME XSTACK, 0, STACK
        PUBLIC HalAdcInit
        FUNCTION HalAdcInit,0203H
        ARGFRAME XSTACK, 0, STACK
        LOCFRAME ISTACK, 2, STACK
        PUBLIC HalAdcRead
        FUNCTION HalAdcRead,080203H
        ARGFRAME XSTACK, 0, STACK
        LOCFRAME XSTACK, 10, STACK
        PUBLIC HalAdcSetReference
        FUNCTION HalAdcSetReference,0203H
        ARGFRAME XSTACK, 0, STACK
        LOCFRAME ISTACK, 2, STACK
        
          CFI Names cfiNames0
          CFI StackFrame CFA_SP SP IDATA
          CFI StackFrame CFA_PSP16 PSP16 XDATA
          CFI StackFrame CFA_XSP16 XSP16 XDATA
          CFI StaticOverlayFrame CFA_IOVERLAY IOVERLAY
          CFI StaticOverlayFrame CFA_DOVERLAY DOVERLAY
          CFI Resource `PSW.CY`:1, `B.BR0`:1, `B.BR1`:1, `B.BR2`:1, `B.BR3`:1
          CFI Resource `B.BR4`:1, `B.BR5`:1, `B.BR6`:1, `B.BR7`:1, `VB.BR8`:1
          CFI Resource `VB.BR9`:1, `VB.BR10`:1, `VB.BR11`:1, `VB.BR12`:1
          CFI Resource `VB.BR13`:1, `VB.BR14`:1, `VB.BR15`:1, VB:8, B:8, A:8
          CFI Resource PSW:8, DPL0:8, DPH0:8, R0:8, R1:8, R2:8, R3:8, R4:8, R5:8
          CFI Resource R6:8, R7:8, V0:8, V1:8, V2:8, V3:8, V4:8, V5:8, V6:8, V7:8
          CFI Resource SP:8, PSPH:8, PSPL:8, PSP16:16, XSPH:8, XSPL:8, XSP16:16
          CFI VirtualResource ?RET:24
          CFI Resource ?BRET_EXT:8
          CFI VirtualResource ?RET_HIGH:8, ?RET_LOW:8
          CFI ResourceParts PSP16 PSPH, PSPL
          CFI ResourceParts XSP16 XSPH, XSPL
          CFI ResourceParts ?RET ?BRET_EXT, ?RET_HIGH, ?RET_LOW
          CFI EndNames cfiNames0
        
          CFI Common cfiCommon0 Using cfiNames0
          CFI CodeAlign 1
          CFI DataAlign -1
          CFI ReturnAddress ?RET CODE
          CFI CFA_DOVERLAY Used
          CFI CFA_IOVERLAY Used
          CFI CFA_SP SP+-3
          CFI CFA_PSP16 PSP16+0
          CFI CFA_XSP16 XSP16+0
          CFI `PSW.CY` SameValue
          CFI `B.BR0` SameValue
          CFI `B.BR1` SameValue
          CFI `B.BR2` SameValue
          CFI `B.BR3` SameValue
          CFI `B.BR4` SameValue
          CFI `B.BR5` SameValue
          CFI `B.BR6` SameValue
          CFI `B.BR7` SameValue
          CFI `VB.BR8` SameValue
          CFI `VB.BR9` SameValue
          CFI `VB.BR10` SameValue
          CFI `VB.BR11` SameValue
          CFI `VB.BR12` SameValue
          CFI `VB.BR13` SameValue
          CFI `VB.BR14` SameValue
          CFI `VB.BR15` SameValue
          CFI VB SameValue
          CFI B Undefined
          CFI A Undefined
          CFI PSW SameValue
          CFI DPL0 SameValue
          CFI DPH0 SameValue
          CFI R0 Undefined
          CFI R1 Undefined
          CFI R2 Undefined
          CFI R3 Undefined
          CFI R4 Undefined
          CFI R5 Undefined
          CFI R6 SameValue
          CFI R7 SameValue
          CFI V0 SameValue
          CFI V1 SameValue
          CFI V2 SameValue
          CFI V3 SameValue
          CFI V4 SameValue
          CFI V5 SameValue
          CFI V6 SameValue
          CFI V7 SameValue
          CFI PSPH Undefined
          CFI PSPL Undefined
          CFI XSPH Undefined
          CFI XSPL Undefined
          CFI ?RET Concat
          CFI ?BRET_EXT Frame(CFA_SP, 3)
          CFI ?RET_HIGH Frame(CFA_SP, 2)
          CFI ?RET_LOW Frame(CFA_SP, 1)
          CFI EndCommon cfiCommon0
        
HalAdcCheckVdd      SYMBOL "HalAdcCheckVdd"
??HalAdcCheckVdd?relay SYMBOL "?relay", HalAdcCheckVdd
HalAdcInit          SYMBOL "HalAdcInit"
??HalAdcInit?relay  SYMBOL "?relay", HalAdcInit
HalAdcRead          SYMBOL "HalAdcRead"
??HalAdcRead?relay  SYMBOL "?relay", HalAdcRead
HalAdcSetReference  SYMBOL "HalAdcSetReference"
??HalAdcSetReference?relay SYMBOL "?relay", HalAdcSetReference

// c:\Users\Administrator\Documents\Dropbox\Fish Brain\HM-10 Hack\HM-10 Firmware\Components\hal\target\CC2540EB\hal_adc.c
//    1 /**************************************************************************************************
//    2   Filename:       hal_adc.c
//    3   Revised:        $Date: 2013-10-24 11:31:53 -0700 (Thu, 24 Oct 2013) $
//    4   Revision:       $Revision: 35788 $
//    5 
//    6   Description:    This file contains the interface to the HAL ADC.
//    7 
//    8 
//    9   Copyright 2006-2010 Texas Instruments Incorporated. All rights reserved.
//   10 
//   11   IMPORTANT: Your use of this Software is limited to those specific rights
//   12   granted under the terms of a software license agreement between the user
//   13   who downloaded the software, his/her employer (which must be your employer)
//   14   and Texas Instruments Incorporated (the "License").  You may not use this
//   15   Software unless you agree to abide by the terms of the License. The License
//   16   limits your use, and you acknowledge, that the Software may not be modified,
//   17   copied or distributed unless embedded on a Texas Instruments microcontroller
//   18   or used solely and exclusively in conjunction with a Texas Instruments radio
//   19   frequency transceiver, which is integrated into your product.  Other than for
//   20   the foregoing purpose, you may not use, reproduce, copy, prepare derivative
//   21   works of, modify, distribute, perform, display or sell this Software and/or
//   22   its documentation for any purpose.
//   23 
//   24   YOU FURTHER ACKNOWLEDGE AND AGREE THAT THE SOFTWARE AND DOCUMENTATION ARE
//   25   PROVIDED “AS IS” WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED,
//   26   INCLUDING WITHOUT LIMITATION, ANY WARRANTY OF MERCHANTABILITY, TITLE,
//   27   NON-INFRINGEMENT AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL
//   28   TEXAS INSTRUMENTS OR ITS LICENSORS BE LIABLE OR OBLIGATED UNDER CONTRACT,
//   29   NEGLIGENCE, STRICT LIABILITY, CONTRIBUTION, BREACH OF WARRANTY, OR OTHER
//   30   LEGAL EQUITABLE THEORY ANY DIRECT OR INDIRECT DAMAGES OR EXPENSES
//   31   INCLUDING BUT NOT LIMITED TO ANY INCIDENTAL, SPECIAL, INDIRECT, PUNITIVE
//   32   OR CONSEQUENTIAL DAMAGES, LOST PROFITS OR LOST DATA, COST OF PROCUREMENT
//   33   OF SUBSTITUTE GOODS, TECHNOLOGY, SERVICES, OR ANY CLAIMS BY THIRD PARTIES
//   34   (INCLUDING BUT NOT LIMITED TO ANY DEFENSE THEREOF), OR OTHER SIMILAR COSTS.
//   35 
//   36   Should you have any questions regarding your right to use this Software,
//   37   contact Texas Instruments Incorporated at www.TI.com.
//   38 **************************************************************************************************/
//   39 
//   40 /**************************************************************************************************
//   41  *                                           INCLUDES
//   42  **************************************************************************************************/
//   43 
//   44 #include  "hal_adc.h"

        ASEGN SFR_AN:DATA:NOROOT,0b4H
// unsigned char volatile __sfr ADCCON1
ADCCON1:
        DATA8
        DS 1

        ASEGN SFR_AN:DATA:NOROOT,0b6H
// unsigned char volatile __sfr ADCCON3
ADCCON3:
        DATA8
        DS 1

        ASEGN SFR_AN:DATA:NOROOT,0baH
// unsigned char volatile __sfr ADCL
ADCL:
        DATA8
        DS 1

        ASEGN SFR_AN:DATA:NOROOT,0bbH
// unsigned char volatile __sfr ADCH
ADCH:
        DATA8
        DS 1

        ASEGN SFR_AN:DATA:NOROOT,0f2H
// unsigned char volatile __sfr ADCCFG
ADCCFG:
        DATA8
        DS 1
//   45 #include  "hal_defs.h"
//   46 #include  "hal_mcu.h"
//   47 #include  "hal_types.h"
//   48 
//   49 /**************************************************************************************************
//   50  *                                            CONSTANTS
//   51  **************************************************************************************************/
//   52 #define HAL_ADC_EOC         0x80    /* End of Conversion bit */
//   53 #define HAL_ADC_START       0x40    /* Starts Conversion */
//   54 
//   55 #define HAL_ADC_STSEL_EXT   0x00    /* External Trigger */
//   56 #define HAL_ADC_STSEL_FULL  0x10    /* Full Speed, No Trigger */
//   57 #define HAL_ADC_STSEL_T1C0  0x20    /* Timer1, Channel 0 Compare Event Trigger */
//   58 #define HAL_ADC_STSEL_ST    0x30    /* ADCCON1.ST =1 Trigger */
//   59 
//   60 #define HAL_ADC_RAND_NORM   0x00    /* Normal Operation */
//   61 #define HAL_ADC_RAND_LFSR   0x04    /* Clock LFSR */
//   62 #define HAL_ADC_RAND_SEED   0x08    /* Seed Modulator */
//   63 #define HAL_ADC_RAND_STOP   0x0c    /* Stop Random Generator */
//   64 #define HAL_ADC_RAND_BITS   0x0c    /* Bits [3:2] */
//   65 
//   66 #define HAL_ADC_DEC_064     0x00    /* Decimate by 64 : 8-bit resolution */
//   67 #define HAL_ADC_DEC_128     0x10    /* Decimate by 128 : 10-bit resolution */
//   68 #define HAL_ADC_DEC_256     0x20    /* Decimate by 256 : 12-bit resolution */
//   69 #define HAL_ADC_DEC_512     0x30    /* Decimate by 512 : 14-bit resolution */
//   70 #define HAL_ADC_DEC_BITS    0x30    /* Bits [5:4] */
//   71 
//   72 #define HAL_ADC_STSEL       HAL_ADC_STSEL_ST
//   73 #define HAL_ADC_RAND_GEN    HAL_ADC_RAND_STOP
//   74 #define HAL_ADC_REF_VOLT    HAL_ADC_REF_AVDD
//   75 #define HAL_ADC_DEC_RATE    HAL_ADC_DEC_064
//   76 #define HAL_ADC_SCHN        HAL_ADC_CHN_VDD3
//   77 #define HAL_ADC_ECHN        HAL_ADC_CHN_GND
//   78 
//   79 /* ------------------------------------------------------------------------------------------------
//   80  *                                       Local Variables
//   81  * ------------------------------------------------------------------------------------------------
//   82  */
//   83 
//   84 #if (HAL_ADC == TRUE)

        RSEG XDATA_Z:XDATA:NOROOT(0)
        DATA8
//   85 static uint8 adcRef;
adcRef:
        DS 1
        REQUIRE __INIT_XDATA_Z
//   86 #endif
//   87 
//   88 /**************************************************************************************************
//   89  * @fn      HalAdcInit
//   90  *
//   91  * @brief   Initialize ADC Service
//   92  *
//   93  * @param   None
//   94  *
//   95  * @return  None
//   96  **************************************************************************************************/

        RSEG BANKED_CODE:CODE:NOROOT(0)
//   97 void HalAdcInit (void)
HalAdcInit:
          CFI Block cfiBlock0 Using cfiCommon0
          CFI Function HalAdcInit
        CODE
//   98 {
        PUSH    DPL
          CFI DPL0 Frame(CFA_SP, 4)
          CFI CFA_SP SP+-4
        PUSH    DPH
          CFI DPH0 Frame(CFA_SP, 5)
          CFI CFA_SP SP+-5
        ; Saved register size: 2
        ; Auto size: 0
//   99 #if (HAL_ADC == TRUE)
//  100   adcRef = HAL_ADC_REF_VOLT;
        MOV     DPTR,#adcRef
        MOV     A,#-0x80
          CFI EndBlock cfiBlock0
        REQUIRE ?Subroutine0
        ; // Fall through to label ?Subroutine0
//  101 #endif
//  102 }

        RSEG BANKED_CODE:CODE:NOROOT(0)
?Subroutine0:
          CFI Block cfiBlock1 Using cfiCommon0
          CFI NoFunction
          CFI CFA_SP SP+-5
          CFI DPL0 Frame(CFA_SP, 4)
          CFI DPH0 Frame(CFA_SP, 5)
        MOVX    @DPTR,A
        POP     DPH
          CFI CFA_SP SP+-4
          CFI DPH0 SameValue
        POP     DPL
          CFI CFA_SP SP+-3
          CFI DPL0 SameValue
        LJMP    ?BRET
          CFI EndBlock cfiBlock1
//  103 
//  104 /**************************************************************************************************
//  105  * @fn      HalAdcRead
//  106  *
//  107  * @brief   Read the ADC based on given channel and resolution
//  108  *
//  109  * @param   channel - channel where ADC will be read
//  110  * @param   resolution - the resolution of the value
//  111  *
//  112  * @return  16 bit value of the ADC in offset binary format.
//  113  *
//  114  *          Note that the ADC is "bipolar", which means the GND (0V) level is mid-scale.
//  115  *          Note2: This function assumes that ADCCON3 contains the voltage reference.
//  116  **************************************************************************************************/

        RSEG BANKED_CODE:CODE:NOROOT(0)
//  117 uint16 HalAdcRead (uint8 channel, uint8 resolution)
HalAdcRead:
          CFI Block cfiBlock2 Using cfiCommon0
          CFI Function HalAdcRead
        CODE
//  118 {
        REQUIRE ?V0
        REQUIRE ?V1
        MOV     A,#-0xa
        LCALL   ?BANKED_ENTER_XDATA
          CFI DPH0 load(1, XDATA, add(CFA_XSP16, literal(-1)))
          CFI DPL0 load(1, XDATA, add(CFA_XSP16, literal(-2)))
          CFI ?BRET_EXT load(1, XDATA, add(CFA_XSP16, literal(-3)))
          CFI ?RET_HIGH load(1, XDATA, add(CFA_XSP16, literal(-4)))
          CFI ?RET_LOW load(1, XDATA, add(CFA_XSP16, literal(-5)))
          CFI R7 load(1, XDATA, add(CFA_XSP16, literal(-6)))
          CFI V1 load(1, XDATA, add(CFA_XSP16, literal(-7)))
          CFI V0 load(1, XDATA, add(CFA_XSP16, literal(-8)))
          CFI VB load(1, XDATA, add(CFA_XSP16, literal(-9)))
          CFI R6 load(1, XDATA, add(CFA_XSP16, literal(-10)))
          CFI CFA_SP SP+0
          CFI CFA_XSP16 add(XSP16, 10)
        ; Saved register size: 10
        ; Auto size: 0
        MOV     A,R1
        MOV     R4,A
        MOV     A,R2
        MOV     R5,A
//  119   int16  reading = 0;
//  120 
//  121 #if (HAL_ADC == TRUE)
//  122   uint8   i, resbits;
//  123   uint8  adcChannel = 1;
        MOV     R1,#0x1
//  124 
//  125   /*
//  126    * If Analog input channel is AIN0..AIN7, make sure corresponing P0 I/O pin is enabled.  The code
//  127    * does NOT disable the pin at the end of this function.  I think it is better to leave the pin
//  128    * enabled because the results will be more accurate.  Because of the inherent capacitance on the
//  129    * pin, it takes time for the voltage on the pin to charge up to its steady-state level.  If
//  130    * HalAdcRead() has to turn on the pin for every conversion, the results may show a lower voltage
//  131    * than actuality because the pin did not have time to fully charge.
//  132    */
//  133   if (channel <= HAL_ADC_CHANNEL_7)
        MOV     A,R4
        CLR     C
        SUBB    A,#0x8
        JNC     ??HalAdcRead_0
//  134   {
//  135     for (i=0; i < channel; i++)
        MOV     R0,#0x0
        SJMP    ??HalAdcRead_1
//  136     {
//  137       adcChannel <<= 1;
??HalAdcRead_2:
        CLR     C
        RLC     A
        MOV     R1,A
//  138     }
        INC     R0
??HalAdcRead_1:
        MOV     A,R0
        CLR     C
        SUBB    A,R4
        MOV     A,R1
        JC      ??HalAdcRead_2
//  139 
//  140     /* Enable channel */
//  141     ADCCFG |= adcChannel;
        ORL     0xf2,A
//  142   }
//  143 
//  144   /* Convert resolution to decimation rate */
//  145   switch (resolution)
??HalAdcRead_0:
        MOV     A,R5
        DEC     A
        JZ      ??HalAdcRead_3
        DEC     A
        JZ      ??HalAdcRead_4
        DEC     A
        JZ      ??HalAdcRead_5
        SJMP    ??HalAdcRead_6
//  146   {
//  147     case HAL_ADC_RESOLUTION_8:
//  148       resbits = HAL_ADC_DEC_064;
??HalAdcRead_3:
        MOV     R2,#0x0
//  149       break;
        SJMP    ??HalAdcRead_7
//  150     case HAL_ADC_RESOLUTION_10:
//  151       resbits = HAL_ADC_DEC_128;
??HalAdcRead_4:
        MOV     R2,#0x10
//  152       break;
        SJMP    ??HalAdcRead_7
//  153     case HAL_ADC_RESOLUTION_12:
//  154       resbits = HAL_ADC_DEC_256;
??HalAdcRead_5:
        MOV     R2,#0x20
//  155       break;
        SJMP    ??HalAdcRead_7
//  156     case HAL_ADC_RESOLUTION_14:
//  157     default:
//  158       resbits = HAL_ADC_DEC_512;
??HalAdcRead_6:
        MOV     R2,#0x30
//  159       break;
//  160   }
//  161 
//  162   /* writing to this register starts the extra conversion */
//  163   ADCCON3 = channel | resbits | adcRef;
??HalAdcRead_7:
        MOV     DPTR,#adcRef
        MOVX    A,@DPTR
        MOV     R0,A
        MOV     A,R4
        ORL     A,R2
        ORL     A,R0
        MOV     0xb6,A
//  164 
//  165   /* Wait for the conversion to be done */
//  166   while (!(ADCCON1 & HAL_ADC_EOC));
??HalAdcRead_8:
        MOV     A,0xb4
        MOV     C,0xE0 /* A   */.7
        JNC     ??HalAdcRead_8
//  167 
//  168   /* Disable channel after done conversion */
//  169   if (channel <= HAL_ADC_CHANNEL_7)
        MOV     A,R4
        CLR     C
        SUBB    A,#0x8
        JNC     ??HalAdcRead_9
//  170     ADCCFG &= (adcChannel ^ 0xFF);
        MOV     A,#-0x1
        XRL     A,R1
        ANL     0xf2,A
//  171 
//  172   /* Read the result */
//  173   reading = (int16) (ADCL);
??HalAdcRead_9:
        MOV     A,0xba
        MOV     ?V0,A
//  174   reading |= (int16) (ADCH << 8);
        MOV     A,0xbb
        MOV     R2,?V0
        MOV     R3,A
//  175 
//  176   /* Treat small negative as 0 */
//  177   if (reading < 0)
        CLR     C
        SUBB    A,#0x0
        MOV     C,0xD0 /* PSW */.2
        XRL     A,PSW
        RLC     A
        JNC     ??HalAdcRead_10
//  178     reading = 0;
        MOV     R2,#0x0
        MOV     R3,#0x0
//  179 
//  180   switch (resolution)
??HalAdcRead_10:
        MOV     A,R5
        DEC     A
        JZ      ??HalAdcRead_11
        DEC     A
        JZ      ??HalAdcRead_12
        DEC     A
        JZ      ??HalAdcRead_13
        SJMP    ??HalAdcRead_14
//  181   {
//  182     case HAL_ADC_RESOLUTION_8:
//  183       reading >>= 8;
??HalAdcRead_11:
        MOV     ?V0,R2
        MOV     ?V1,R3
        MOV     A,#0x8
        SJMP    ??HalAdcRead_15
//  184       break;
//  185     case HAL_ADC_RESOLUTION_10:
//  186       reading >>= 6;
??HalAdcRead_12:
        MOV     ?V0,R2
        MOV     ?V1,R3
        MOV     A,#0x6
        SJMP    ??HalAdcRead_15
//  187       break;
//  188     case HAL_ADC_RESOLUTION_12:
//  189       reading >>= 4;
??HalAdcRead_13:
        MOV     ?V0,R2
        MOV     ?V1,R3
        MOV     A,#0x4
        SJMP    ??HalAdcRead_15
//  190       break;
//  191     case HAL_ADC_RESOLUTION_14:
//  192     default:
//  193       reading >>= 2;
??HalAdcRead_14:
        MOV     ?V0,R2
        MOV     ?V1,R3
        MOV     A,#0x2
??HalAdcRead_15:
        MOV     R0,#?V0
        LCALL   ?SS_SHR
        MOV     R2,?V0
        MOV     R3,?V1
//  194     break;
//  195   }
//  196 #else
//  197   // unused arguments
//  198   (void) channel;
//  199   (void) resolution;
//  200 #endif
//  201 
//  202   return ((uint16)reading);
        MOV     R7,#0x2
        LJMP    ?BANKED_LEAVE_XDATA
          CFI EndBlock cfiBlock2
        REQUIRE ADCCFG
        REQUIRE ADCCON3
        REQUIRE ADCCON1
        REQUIRE ADCL
        REQUIRE ADCH
//  203 }
//  204 
//  205 /**************************************************************************************************
//  206  * @fn      HalAdcSetReference
//  207  *
//  208  * @brief   Sets the reference voltage for the ADC and initializes the service
//  209  *
//  210  * @param   reference - the reference voltage to be used by the ADC
//  211  *
//  212  * @return  none
//  213  *
//  214  **************************************************************************************************/

        RSEG BANKED_CODE:CODE:NOROOT(0)
//  215 void HalAdcSetReference ( uint8 reference )
HalAdcSetReference:
          CFI Block cfiBlock3 Using cfiCommon0
          CFI Function HalAdcSetReference
        CODE
//  216 {
        PUSH    DPL
          CFI DPL0 Frame(CFA_SP, 4)
          CFI CFA_SP SP+-4
        PUSH    DPH
          CFI DPH0 Frame(CFA_SP, 5)
          CFI CFA_SP SP+-5
        ; Saved register size: 2
        ; Auto size: 0
//  217 #if (HAL_ADC == TRUE)
//  218   adcRef = reference;
        MOV     A,R1
        MOV     DPTR,#adcRef
        LJMP    ?Subroutine0 & 0xFFFF
          CFI EndBlock cfiBlock3
//  219 #endif
//  220 }
//  221 
//  222 /*********************************************************************
//  223  * @fn      HalAdcCheckVdd
//  224  *
//  225  * @brief   Check for minimum Vdd specified.
//  226  *
//  227  * @param   vdd - The board-specific Vdd reading to check for.
//  228  *
//  229  * @return  TRUE if the Vdd measured is greater than the 'vdd' minimum parameter;
//  230  *          FALSE if not.
//  231  *
//  232  *********************************************************************/

        RSEG BANKED_CODE:CODE:NOROOT(0)
//  233 bool HalAdcCheckVdd(uint8 vdd)
HalAdcCheckVdd:
          CFI Block cfiBlock4 Using cfiCommon0
          CFI Function HalAdcCheckVdd
        CODE
//  234 {
        ; Saved register size: 0
        ; Auto size: 0
        MOV     A,R1
        MOV     R0,A
//  235   ADCCON3 = 0x0F;
        MOV     0xb6,#0xf
//  236   while (!(ADCCON1 & 0x80));
??HalAdcCheckVdd_0:
        MOV     A,0xb4
        MOV     C,0xE0 /* A   */.7
        JNC     ??HalAdcCheckVdd_0
//  237   return (ADCH > vdd);
        MOV     A,R0
        CLR     C
        SUBB    A,0xbb
        JNC     ??HalAdcCheckVdd_1
        MOV     R1,#0x1
        SJMP    ??HalAdcCheckVdd_2
??HalAdcCheckVdd_1:
        MOV     R1,#0x0
??HalAdcCheckVdd_2:
        LJMP    ?BRET
          CFI EndBlock cfiBlock4
        REQUIRE ADCCON3
        REQUIRE ADCCON1
        REQUIRE ADCH
//  238 }

        RSEG BANK_RELAYS:CODE:REORDER:NOROOT(0)
??HalAdcInit?relay:
        CODE
        LCALL   ?BDISPATCH
        DATA24
        DC24    HalAdcInit

        RSEG BANK_RELAYS:CODE:REORDER:NOROOT(0)
??HalAdcRead?relay:
        CODE
        LCALL   ?BDISPATCH
        DATA24
        DC24    HalAdcRead

        RSEG BANK_RELAYS:CODE:REORDER:NOROOT(0)
??HalAdcSetReference?relay:
        CODE
        LCALL   ?BDISPATCH
        DATA24
        DC24    HalAdcSetReference

        RSEG BANK_RELAYS:CODE:REORDER:NOROOT(0)
??HalAdcCheckVdd?relay:
        CODE
        LCALL   ?BDISPATCH
        DATA24
        DC24    HalAdcCheckVdd

        END
//  239 
//  240 /**************************************************************************************************
//  241 **************************************************************************************************/
// 
// 219 bytes in segment BANKED_CODE
//  24 bytes in segment BANK_RELAYS
//   5 bytes in segment SFR_AN
//   1 byte  in segment XDATA_Z
// 
// 243 bytes of CODE  memory
//   0 bytes of DATA  memory (+ 5 bytes shared)
//   1 byte  of XDATA memory
//
//Errors: none
//Warnings: none
