// Seed: 2455997882
module module_0 ();
  wire id_1;
  tri  id_2;
  logic [7:0] id_3, id_4;
  id_5(
      .id_0(id_3)
  );
  logic [7:0] id_6;
  assign id_6[1'b0] = 1;
  wire id_7;
  assign id_2 = 1'b0;
  assign id_4[1] = id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    input wire id_2,
    input wor  id_3
);
  id_5(
      .id_0(""), .id_1(id_1), .id_2((1'b0)), .id_3(1)
  ); module_0();
endmodule
