-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2014.4
-- Copyright (C) 2014 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity CCLabel_calCentroid is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    set_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    set_ce0 : OUT STD_LOGIC;
    set_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    starData_status_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    starData_status_ce0 : OUT STD_LOGIC;
    starData_status_we0 : OUT STD_LOGIC;
    starData_status_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    starData_status_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    starData_totalIntensity_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    starData_totalIntensity_ce0 : OUT STD_LOGIC;
    starData_totalIntensity_we0 : OUT STD_LOGIC;
    starData_totalIntensity_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    starData_totalIntensity_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    starData_totalIntensity_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    starData_totalIntensity_ce1 : OUT STD_LOGIC;
    starData_totalIntensity_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    starData_x_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    starData_x_ce0 : OUT STD_LOGIC;
    starData_x_we0 : OUT STD_LOGIC;
    starData_x_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    starData_x_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    starData_x_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    starData_x_ce1 : OUT STD_LOGIC;
    starData_x_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    starData_y_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    starData_y_ce0 : OUT STD_LOGIC;
    starData_y_we0 : OUT STD_LOGIC;
    starData_y_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    starData_y_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    starData_y_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    starData_y_ce1 : OUT STD_LOGIC;
    starData_y_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    centroidData_root_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    centroidData_root_EN_A : OUT STD_LOGIC;
    centroidData_root_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    centroidData_root_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    centroidData_root_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    centroidData_x_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    centroidData_x_EN_A : OUT STD_LOGIC;
    centroidData_x_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    centroidData_x_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    centroidData_x_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    centroidData_y_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    centroidData_y_EN_A : OUT STD_LOGIC;
    centroidData_y_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    centroidData_y_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    centroidData_y_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    setCount : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of CCLabel_calCentroid is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_st5_fsm_4 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_st6_fsm_5 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_pp0_stg0_fsm_6 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_st32_fsm_7 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_true : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_bdd_26 : BOOLEAN;
    signal temp_root_reg_251 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_287_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_bdd_118 : BOOLEAN;
    signal tmp_s_fu_292_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_s_reg_388 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_fu_302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_408 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_bdd_135 : BOOLEAN;
    signal tmp_i_fu_308_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i_reg_412 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_sig_cseq_ST_st4_fsm_3 : STD_LOGIC;
    signal ap_sig_bdd_144 : BOOLEAN;
    signal ap_sig_cseq_ST_st5_fsm_4 : STD_LOGIC;
    signal ap_sig_bdd_154 : BOOLEAN;
    signal tmp_1_i_fu_313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal starData_totalIntensity_addr_1_reg_437 : STD_LOGIC_VECTOR (4 downto 0);
    signal starData_x_addr_1_reg_448 : STD_LOGIC_VECTOR (4 downto 0);
    signal starData_y_addr_1_reg_459 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_1_fu_340_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_st6_fsm_5 : STD_LOGIC;
    signal ap_sig_bdd_179 : BOOLEAN;
    signal tmp_3_fu_346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_reg_470 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg0_fsm_6 : STD_LOGIC;
    signal ap_sig_bdd_188 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it4 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it5 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it6 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it7 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it8 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it9 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it10 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it11 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it12 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it13 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it14 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it15 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it16 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it17 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it18 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it19 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it20 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it21 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it22 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it23 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it24 : STD_LOGIC := '0';
    signal tmp_9_fu_351_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_9_reg_474 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_356_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_reg_486 : STD_LOGIC_VECTOR (31 downto 0);
    signal starData_status_load_reg_491 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_starData_status_load_reg_491_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_starData_status_load_reg_491_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_starData_status_load_reg_491_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_starData_status_load_reg_491_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_starData_status_load_reg_491_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_starData_status_load_reg_491_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_starData_status_load_reg_491_pp0_it8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_starData_status_load_reg_491_pp0_it9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_starData_status_load_reg_491_pp0_it10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_starData_status_load_reg_491_pp0_it11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_starData_status_load_reg_491_pp0_it12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_starData_status_load_reg_491_pp0_it13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_starData_status_load_reg_491_pp0_it14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_starData_status_load_reg_491_pp0_it15 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_starData_status_load_reg_491_pp0_it16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_starData_status_load_reg_491_pp0_it17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_starData_status_load_reg_491_pp0_it18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_starData_status_load_reg_491_pp0_it19 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_starData_status_load_reg_491_pp0_it20 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_starData_status_load_reg_491_pp0_it21 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_starData_status_load_reg_491_pp0_it22 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_starData_status_load_reg_491_pp0_it23 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_362_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_12_reg_510 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_510_pp0_it2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_510_pp0_it3 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_510_pp0_it4 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_510_pp0_it5 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_510_pp0_it6 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_510_pp0_it7 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_510_pp0_it8 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_510_pp0_it9 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_510_pp0_it10 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_510_pp0_it11 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_510_pp0_it12 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_510_pp0_it13 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_510_pp0_it14 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_510_pp0_it15 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_510_pp0_it16 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_510_pp0_it17 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_510_pp0_it18 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_510_pp0_it19 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_510_pp0_it20 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_510_pp0_it21 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_510_pp0_it22 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_510_pp0_it23 : STD_LOGIC_VECTOR (63 downto 0);
    signal starData_x_load_2_reg_516 : STD_LOGIC_VECTOR (31 downto 0);
    signal starData_totalIntensity_load_2_reg_521 : STD_LOGIC_VECTOR (31 downto 0);
    signal starData_y_load_2_reg_526 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_275_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_reg_531 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_278_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_reg_536 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_281_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_reg_542 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_1_reg_228 : STD_LOGIC_VECTOR (31 downto 0);
    signal root_reg_240 : STD_LOGIC_VECTOR (31 downto 0);
    signal temp_root_phi_fu_256_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal centroidDataCount_fu_48 : STD_LOGIC_VECTOR (31 downto 0);
    signal centroidDataCount_1_fu_367_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_st32_fsm_7 : STD_LOGIC;
    signal ap_sig_bdd_445 : BOOLEAN;
    signal centroidData_root_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_265_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal centroidData_x_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_270_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal centroidData_y_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_265_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_265_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_270_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_270_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_275_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_278_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_281_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_265_ce : STD_LOGIC;
    signal grp_fu_270_ce : STD_LOGIC;
    signal grp_fu_275_ce : STD_LOGIC;
    signal grp_fu_278_ce : STD_LOGIC;
    signal grp_fu_281_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);

    component CCLabel_fdiv_32ns_32ns_32_16 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component CCLabel_uitofp_32ns_32_6 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    CCLabel_fdiv_32ns_32ns_32_16_U9 : component CCLabel_fdiv_32ns_32ns_32_16
    generic map (
        ID => 1,
        NUM_STAGE => 16,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_265_p0,
        din1 => grp_fu_265_p1,
        ce => grp_fu_265_ce,
        dout => grp_fu_265_p2);

    CCLabel_fdiv_32ns_32ns_32_16_U10 : component CCLabel_fdiv_32ns_32ns_32_16
    generic map (
        ID => 1,
        NUM_STAGE => 16,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_270_p0,
        din1 => grp_fu_270_p1,
        ce => grp_fu_270_ce,
        dout => grp_fu_270_p2);

    CCLabel_uitofp_32ns_32_6_U11 : component CCLabel_uitofp_32ns_32_6
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_275_p0,
        ce => grp_fu_275_ce,
        dout => grp_fu_275_p1);

    CCLabel_uitofp_32ns_32_6_U12 : component CCLabel_uitofp_32ns_32_6
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_278_p0,
        ce => grp_fu_278_ce,
        dout => grp_fu_278_p1);

    CCLabel_uitofp_32ns_32_6_U13 : component CCLabel_uitofp_32ns_32_6
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_281_p0,
        ce => grp_fu_281_ce,
        dout => grp_fu_281_p1);





    -- the current state (ap_CS_fsm) of the state machine. --
    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it0 assign process. --
    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6) and (ap_const_lv1_0 = tmp_3_fu_346_p2))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (tmp_fu_287_p2 = ap_const_lv1_0))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it1 assign process. --
    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6) and not((ap_const_lv1_0 = tmp_3_fu_346_p2)))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
                elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (tmp_fu_287_p2 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6) and (ap_const_lv1_0 = tmp_3_fu_346_p2)))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it10 assign process. --
    ap_reg_ppiten_pp0_it10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it11 assign process. --
    ap_reg_ppiten_pp0_it11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it12 assign process. --
    ap_reg_ppiten_pp0_it12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it13 assign process. --
    ap_reg_ppiten_pp0_it13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it14 assign process. --
    ap_reg_ppiten_pp0_it14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it15 assign process. --
    ap_reg_ppiten_pp0_it15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it16 assign process. --
    ap_reg_ppiten_pp0_it16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it17 assign process. --
    ap_reg_ppiten_pp0_it17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it18 assign process. --
    ap_reg_ppiten_pp0_it18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it19 assign process. --
    ap_reg_ppiten_pp0_it19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it2 assign process. --
    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it20 assign process. --
    ap_reg_ppiten_pp0_it20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it21 assign process. --
    ap_reg_ppiten_pp0_it21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it22 assign process. --
    ap_reg_ppiten_pp0_it22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it23 assign process. --
    ap_reg_ppiten_pp0_it23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it24 assign process. --
    ap_reg_ppiten_pp0_it24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it3 assign process. --
    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it4 assign process. --
    ap_reg_ppiten_pp0_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it5 assign process. --
    ap_reg_ppiten_pp0_it5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it6 assign process. --
    ap_reg_ppiten_pp0_it6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it7 assign process. --
    ap_reg_ppiten_pp0_it7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it8 assign process. --
    ap_reg_ppiten_pp0_it8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it9 assign process. --
    ap_reg_ppiten_pp0_it9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
            else
                ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
            end if;
        end if;
    end process;


    -- centroidDataCount_fu_48 assign process. --
    centroidDataCount_fu_48_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((starData_status_q0 = ap_const_lv1_0)))) then 
                centroidDataCount_fu_48 <= centroidDataCount_1_fu_367_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (tmp_fu_287_p2 = ap_const_lv1_0))) then 
                centroidDataCount_fu_48 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    -- root_reg_240 assign process. --
    root_reg_240_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = tmp_2_fu_302_p2))) then 
                root_reg_240 <= temp_1_reg_228;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (ap_const_lv1_0 = tmp_1_i_fu_313_p2))) then 
                root_reg_240 <= set_q0;
            end if; 
        end if;
    end process;

    -- temp_1_reg_228 assign process. --
    temp_1_reg_228_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
                temp_1_reg_228 <= i_1_fu_340_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                temp_1_reg_228 <= ap_const_lv32_1;
            end if; 
        end if;
    end process;

    -- temp_root_reg_251 assign process. --
    temp_root_reg_251_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (tmp_fu_287_p2 = ap_const_lv1_0))) then 
                temp_root_reg_251 <= ap_const_lv32_1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_const_lv1_0 = tmp_3_reg_470)))) then 
                temp_root_reg_251 <= i_reg_486;
            end if; 
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_true = ap_true)) then
                ap_reg_ppstg_starData_status_load_reg_491_pp0_it10 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it9;
                ap_reg_ppstg_starData_status_load_reg_491_pp0_it11 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it10;
                ap_reg_ppstg_starData_status_load_reg_491_pp0_it12 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it11;
                ap_reg_ppstg_starData_status_load_reg_491_pp0_it13 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it12;
                ap_reg_ppstg_starData_status_load_reg_491_pp0_it14 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it13;
                ap_reg_ppstg_starData_status_load_reg_491_pp0_it15 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it14;
                ap_reg_ppstg_starData_status_load_reg_491_pp0_it16 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it15;
                ap_reg_ppstg_starData_status_load_reg_491_pp0_it17 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it16;
                ap_reg_ppstg_starData_status_load_reg_491_pp0_it18 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it17;
                ap_reg_ppstg_starData_status_load_reg_491_pp0_it19 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it18;
                ap_reg_ppstg_starData_status_load_reg_491_pp0_it2 <= starData_status_load_reg_491;
                ap_reg_ppstg_starData_status_load_reg_491_pp0_it20 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it19;
                ap_reg_ppstg_starData_status_load_reg_491_pp0_it21 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it20;
                ap_reg_ppstg_starData_status_load_reg_491_pp0_it22 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it21;
                ap_reg_ppstg_starData_status_load_reg_491_pp0_it23 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it22;
                ap_reg_ppstg_starData_status_load_reg_491_pp0_it3 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it2;
                ap_reg_ppstg_starData_status_load_reg_491_pp0_it4 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it3;
                ap_reg_ppstg_starData_status_load_reg_491_pp0_it5 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it4;
                ap_reg_ppstg_starData_status_load_reg_491_pp0_it6 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it5;
                ap_reg_ppstg_starData_status_load_reg_491_pp0_it7 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it6;
                ap_reg_ppstg_starData_status_load_reg_491_pp0_it8 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it7;
                ap_reg_ppstg_starData_status_load_reg_491_pp0_it9 <= ap_reg_ppstg_starData_status_load_reg_491_pp0_it8;
                ap_reg_ppstg_tmp_12_reg_510_pp0_it10(0) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9(0);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it10(1) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9(1);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it10(2) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9(2);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it10(3) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9(3);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it10(4) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9(4);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it10(5) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9(5);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it10(6) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9(6);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it10(7) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9(7);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it10(8) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9(8);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it10(9) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9(9);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it10(10) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9(10);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it10(11) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9(11);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it10(12) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9(12);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it10(13) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9(13);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it10(14) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9(14);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it10(15) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9(15);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it10(16) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9(16);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it10(17) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9(17);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it10(18) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9(18);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it10(19) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9(19);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it10(20) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9(20);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it10(21) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9(21);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it10(22) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9(22);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it10(23) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9(23);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it10(24) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9(24);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it10(25) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9(25);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it10(26) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9(26);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it10(27) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9(27);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it10(28) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9(28);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it10(29) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9(29);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it10(30) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9(30);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it10(31) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it9(31);
                ap_reg_ppstg_tmp_12_reg_510_pp0_it11(0) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10(0);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it11(1) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10(1);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it11(2) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10(2);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it11(3) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10(3);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it11(4) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10(4);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it11(5) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10(5);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it11(6) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10(6);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it11(7) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10(7);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it11(8) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10(8);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it11(9) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10(9);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it11(10) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10(10);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it11(11) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10(11);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it11(12) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10(12);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it11(13) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10(13);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it11(14) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10(14);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it11(15) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10(15);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it11(16) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10(16);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it11(17) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10(17);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it11(18) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10(18);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it11(19) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10(19);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it11(20) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10(20);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it11(21) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10(21);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it11(22) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10(22);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it11(23) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10(23);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it11(24) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10(24);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it11(25) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10(25);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it11(26) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10(26);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it11(27) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10(27);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it11(28) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10(28);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it11(29) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10(29);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it11(30) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10(30);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it11(31) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it10(31);
                ap_reg_ppstg_tmp_12_reg_510_pp0_it12(0) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11(0);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it12(1) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11(1);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it12(2) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11(2);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it12(3) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11(3);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it12(4) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11(4);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it12(5) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11(5);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it12(6) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11(6);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it12(7) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11(7);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it12(8) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11(8);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it12(9) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11(9);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it12(10) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11(10);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it12(11) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11(11);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it12(12) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11(12);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it12(13) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11(13);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it12(14) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11(14);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it12(15) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11(15);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it12(16) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11(16);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it12(17) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11(17);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it12(18) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11(18);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it12(19) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11(19);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it12(20) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11(20);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it12(21) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11(21);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it12(22) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11(22);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it12(23) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11(23);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it12(24) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11(24);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it12(25) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11(25);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it12(26) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11(26);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it12(27) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11(27);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it12(28) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11(28);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it12(29) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11(29);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it12(30) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11(30);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it12(31) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it11(31);
                ap_reg_ppstg_tmp_12_reg_510_pp0_it13(0) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12(0);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it13(1) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12(1);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it13(2) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12(2);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it13(3) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12(3);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it13(4) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12(4);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it13(5) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12(5);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it13(6) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12(6);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it13(7) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12(7);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it13(8) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12(8);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it13(9) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12(9);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it13(10) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12(10);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it13(11) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12(11);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it13(12) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12(12);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it13(13) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12(13);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it13(14) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12(14);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it13(15) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12(15);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it13(16) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12(16);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it13(17) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12(17);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it13(18) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12(18);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it13(19) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12(19);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it13(20) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12(20);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it13(21) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12(21);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it13(22) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12(22);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it13(23) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12(23);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it13(24) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12(24);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it13(25) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12(25);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it13(26) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12(26);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it13(27) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12(27);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it13(28) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12(28);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it13(29) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12(29);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it13(30) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12(30);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it13(31) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it12(31);
                ap_reg_ppstg_tmp_12_reg_510_pp0_it14(0) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13(0);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it14(1) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13(1);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it14(2) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13(2);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it14(3) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13(3);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it14(4) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13(4);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it14(5) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13(5);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it14(6) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13(6);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it14(7) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13(7);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it14(8) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13(8);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it14(9) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13(9);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it14(10) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13(10);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it14(11) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13(11);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it14(12) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13(12);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it14(13) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13(13);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it14(14) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13(14);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it14(15) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13(15);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it14(16) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13(16);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it14(17) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13(17);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it14(18) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13(18);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it14(19) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13(19);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it14(20) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13(20);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it14(21) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13(21);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it14(22) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13(22);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it14(23) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13(23);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it14(24) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13(24);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it14(25) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13(25);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it14(26) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13(26);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it14(27) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13(27);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it14(28) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13(28);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it14(29) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13(29);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it14(30) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13(30);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it14(31) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it13(31);
                ap_reg_ppstg_tmp_12_reg_510_pp0_it15(0) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14(0);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it15(1) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14(1);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it15(2) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14(2);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it15(3) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14(3);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it15(4) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14(4);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it15(5) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14(5);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it15(6) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14(6);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it15(7) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14(7);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it15(8) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14(8);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it15(9) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14(9);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it15(10) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14(10);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it15(11) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14(11);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it15(12) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14(12);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it15(13) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14(13);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it15(14) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14(14);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it15(15) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14(15);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it15(16) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14(16);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it15(17) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14(17);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it15(18) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14(18);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it15(19) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14(19);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it15(20) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14(20);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it15(21) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14(21);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it15(22) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14(22);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it15(23) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14(23);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it15(24) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14(24);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it15(25) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14(25);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it15(26) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14(26);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it15(27) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14(27);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it15(28) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14(28);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it15(29) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14(29);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it15(30) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14(30);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it15(31) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it14(31);
                ap_reg_ppstg_tmp_12_reg_510_pp0_it16(0) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15(0);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it16(1) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15(1);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it16(2) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15(2);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it16(3) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15(3);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it16(4) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15(4);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it16(5) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15(5);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it16(6) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15(6);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it16(7) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15(7);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it16(8) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15(8);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it16(9) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15(9);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it16(10) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15(10);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it16(11) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15(11);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it16(12) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15(12);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it16(13) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15(13);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it16(14) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15(14);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it16(15) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15(15);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it16(16) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15(16);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it16(17) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15(17);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it16(18) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15(18);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it16(19) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15(19);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it16(20) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15(20);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it16(21) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15(21);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it16(22) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15(22);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it16(23) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15(23);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it16(24) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15(24);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it16(25) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15(25);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it16(26) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15(26);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it16(27) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15(27);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it16(28) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15(28);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it16(29) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15(29);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it16(30) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15(30);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it16(31) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it15(31);
                ap_reg_ppstg_tmp_12_reg_510_pp0_it17(0) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16(0);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it17(1) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16(1);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it17(2) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16(2);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it17(3) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16(3);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it17(4) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16(4);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it17(5) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16(5);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it17(6) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16(6);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it17(7) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16(7);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it17(8) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16(8);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it17(9) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16(9);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it17(10) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16(10);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it17(11) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16(11);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it17(12) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16(12);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it17(13) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16(13);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it17(14) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16(14);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it17(15) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16(15);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it17(16) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16(16);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it17(17) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16(17);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it17(18) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16(18);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it17(19) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16(19);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it17(20) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16(20);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it17(21) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16(21);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it17(22) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16(22);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it17(23) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16(23);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it17(24) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16(24);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it17(25) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16(25);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it17(26) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16(26);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it17(27) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16(27);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it17(28) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16(28);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it17(29) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16(29);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it17(30) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16(30);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it17(31) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it16(31);
                ap_reg_ppstg_tmp_12_reg_510_pp0_it18(0) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17(0);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it18(1) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17(1);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it18(2) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17(2);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it18(3) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17(3);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it18(4) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17(4);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it18(5) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17(5);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it18(6) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17(6);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it18(7) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17(7);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it18(8) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17(8);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it18(9) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17(9);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it18(10) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17(10);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it18(11) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17(11);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it18(12) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17(12);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it18(13) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17(13);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it18(14) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17(14);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it18(15) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17(15);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it18(16) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17(16);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it18(17) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17(17);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it18(18) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17(18);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it18(19) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17(19);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it18(20) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17(20);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it18(21) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17(21);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it18(22) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17(22);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it18(23) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17(23);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it18(24) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17(24);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it18(25) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17(25);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it18(26) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17(26);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it18(27) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17(27);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it18(28) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17(28);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it18(29) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17(29);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it18(30) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17(30);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it18(31) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it17(31);
                ap_reg_ppstg_tmp_12_reg_510_pp0_it19(0) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18(0);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it19(1) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18(1);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it19(2) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18(2);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it19(3) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18(3);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it19(4) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18(4);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it19(5) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18(5);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it19(6) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18(6);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it19(7) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18(7);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it19(8) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18(8);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it19(9) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18(9);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it19(10) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18(10);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it19(11) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18(11);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it19(12) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18(12);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it19(13) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18(13);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it19(14) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18(14);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it19(15) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18(15);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it19(16) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18(16);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it19(17) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18(17);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it19(18) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18(18);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it19(19) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18(19);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it19(20) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18(20);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it19(21) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18(21);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it19(22) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18(22);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it19(23) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18(23);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it19(24) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18(24);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it19(25) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18(25);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it19(26) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18(26);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it19(27) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18(27);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it19(28) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18(28);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it19(29) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18(29);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it19(30) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18(30);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it19(31) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it18(31);
                ap_reg_ppstg_tmp_12_reg_510_pp0_it2(0) <= tmp_12_reg_510(0);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it2(1) <= tmp_12_reg_510(1);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it2(2) <= tmp_12_reg_510(2);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it2(3) <= tmp_12_reg_510(3);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it2(4) <= tmp_12_reg_510(4);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it2(5) <= tmp_12_reg_510(5);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it2(6) <= tmp_12_reg_510(6);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it2(7) <= tmp_12_reg_510(7);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it2(8) <= tmp_12_reg_510(8);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it2(9) <= tmp_12_reg_510(9);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it2(10) <= tmp_12_reg_510(10);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it2(11) <= tmp_12_reg_510(11);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it2(12) <= tmp_12_reg_510(12);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it2(13) <= tmp_12_reg_510(13);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it2(14) <= tmp_12_reg_510(14);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it2(15) <= tmp_12_reg_510(15);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it2(16) <= tmp_12_reg_510(16);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it2(17) <= tmp_12_reg_510(17);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it2(18) <= tmp_12_reg_510(18);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it2(19) <= tmp_12_reg_510(19);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it2(20) <= tmp_12_reg_510(20);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it2(21) <= tmp_12_reg_510(21);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it2(22) <= tmp_12_reg_510(22);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it2(23) <= tmp_12_reg_510(23);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it2(24) <= tmp_12_reg_510(24);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it2(25) <= tmp_12_reg_510(25);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it2(26) <= tmp_12_reg_510(26);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it2(27) <= tmp_12_reg_510(27);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it2(28) <= tmp_12_reg_510(28);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it2(29) <= tmp_12_reg_510(29);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it2(30) <= tmp_12_reg_510(30);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it2(31) <= tmp_12_reg_510(31);
                ap_reg_ppstg_tmp_12_reg_510_pp0_it20(0) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19(0);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it20(1) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19(1);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it20(2) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19(2);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it20(3) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19(3);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it20(4) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19(4);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it20(5) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19(5);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it20(6) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19(6);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it20(7) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19(7);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it20(8) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19(8);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it20(9) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19(9);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it20(10) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19(10);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it20(11) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19(11);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it20(12) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19(12);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it20(13) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19(13);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it20(14) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19(14);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it20(15) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19(15);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it20(16) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19(16);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it20(17) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19(17);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it20(18) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19(18);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it20(19) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19(19);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it20(20) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19(20);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it20(21) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19(21);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it20(22) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19(22);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it20(23) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19(23);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it20(24) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19(24);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it20(25) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19(25);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it20(26) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19(26);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it20(27) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19(27);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it20(28) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19(28);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it20(29) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19(29);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it20(30) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19(30);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it20(31) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it19(31);
                ap_reg_ppstg_tmp_12_reg_510_pp0_it21(0) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20(0);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it21(1) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20(1);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it21(2) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20(2);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it21(3) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20(3);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it21(4) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20(4);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it21(5) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20(5);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it21(6) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20(6);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it21(7) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20(7);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it21(8) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20(8);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it21(9) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20(9);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it21(10) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20(10);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it21(11) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20(11);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it21(12) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20(12);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it21(13) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20(13);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it21(14) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20(14);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it21(15) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20(15);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it21(16) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20(16);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it21(17) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20(17);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it21(18) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20(18);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it21(19) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20(19);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it21(20) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20(20);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it21(21) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20(21);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it21(22) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20(22);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it21(23) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20(23);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it21(24) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20(24);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it21(25) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20(25);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it21(26) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20(26);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it21(27) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20(27);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it21(28) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20(28);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it21(29) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20(29);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it21(30) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20(30);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it21(31) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it20(31);
                ap_reg_ppstg_tmp_12_reg_510_pp0_it22(0) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21(0);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it22(1) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21(1);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it22(2) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21(2);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it22(3) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21(3);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it22(4) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21(4);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it22(5) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21(5);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it22(6) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21(6);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it22(7) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21(7);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it22(8) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21(8);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it22(9) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21(9);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it22(10) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21(10);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it22(11) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21(11);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it22(12) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21(12);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it22(13) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21(13);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it22(14) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21(14);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it22(15) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21(15);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it22(16) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21(16);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it22(17) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21(17);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it22(18) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21(18);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it22(19) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21(19);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it22(20) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21(20);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it22(21) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21(21);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it22(22) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21(22);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it22(23) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21(23);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it22(24) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21(24);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it22(25) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21(25);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it22(26) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21(26);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it22(27) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21(27);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it22(28) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21(28);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it22(29) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21(29);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it22(30) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21(30);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it22(31) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it21(31);
                ap_reg_ppstg_tmp_12_reg_510_pp0_it23(0) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22(0);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it23(1) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22(1);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it23(2) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22(2);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it23(3) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22(3);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it23(4) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22(4);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it23(5) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22(5);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it23(6) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22(6);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it23(7) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22(7);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it23(8) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22(8);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it23(9) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22(9);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it23(10) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22(10);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it23(11) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22(11);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it23(12) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22(12);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it23(13) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22(13);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it23(14) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22(14);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it23(15) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22(15);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it23(16) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22(16);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it23(17) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22(17);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it23(18) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22(18);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it23(19) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22(19);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it23(20) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22(20);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it23(21) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22(21);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it23(22) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22(22);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it23(23) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22(23);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it23(24) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22(24);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it23(25) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22(25);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it23(26) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22(26);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it23(27) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22(27);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it23(28) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22(28);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it23(29) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22(29);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it23(30) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22(30);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it23(31) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it22(31);
                ap_reg_ppstg_tmp_12_reg_510_pp0_it3(0) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2(0);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it3(1) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2(1);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it3(2) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2(2);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it3(3) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2(3);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it3(4) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2(4);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it3(5) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2(5);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it3(6) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2(6);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it3(7) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2(7);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it3(8) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2(8);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it3(9) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2(9);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it3(10) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2(10);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it3(11) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2(11);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it3(12) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2(12);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it3(13) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2(13);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it3(14) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2(14);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it3(15) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2(15);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it3(16) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2(16);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it3(17) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2(17);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it3(18) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2(18);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it3(19) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2(19);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it3(20) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2(20);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it3(21) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2(21);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it3(22) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2(22);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it3(23) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2(23);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it3(24) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2(24);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it3(25) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2(25);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it3(26) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2(26);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it3(27) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2(27);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it3(28) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2(28);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it3(29) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2(29);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it3(30) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2(30);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it3(31) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it2(31);
                ap_reg_ppstg_tmp_12_reg_510_pp0_it4(0) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3(0);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it4(1) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3(1);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it4(2) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3(2);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it4(3) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3(3);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it4(4) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3(4);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it4(5) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3(5);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it4(6) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3(6);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it4(7) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3(7);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it4(8) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3(8);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it4(9) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3(9);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it4(10) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3(10);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it4(11) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3(11);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it4(12) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3(12);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it4(13) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3(13);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it4(14) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3(14);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it4(15) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3(15);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it4(16) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3(16);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it4(17) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3(17);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it4(18) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3(18);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it4(19) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3(19);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it4(20) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3(20);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it4(21) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3(21);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it4(22) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3(22);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it4(23) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3(23);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it4(24) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3(24);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it4(25) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3(25);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it4(26) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3(26);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it4(27) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3(27);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it4(28) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3(28);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it4(29) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3(29);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it4(30) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3(30);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it4(31) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it3(31);
                ap_reg_ppstg_tmp_12_reg_510_pp0_it5(0) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4(0);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it5(1) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4(1);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it5(2) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4(2);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it5(3) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4(3);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it5(4) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4(4);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it5(5) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4(5);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it5(6) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4(6);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it5(7) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4(7);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it5(8) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4(8);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it5(9) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4(9);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it5(10) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4(10);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it5(11) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4(11);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it5(12) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4(12);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it5(13) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4(13);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it5(14) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4(14);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it5(15) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4(15);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it5(16) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4(16);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it5(17) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4(17);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it5(18) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4(18);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it5(19) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4(19);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it5(20) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4(20);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it5(21) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4(21);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it5(22) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4(22);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it5(23) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4(23);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it5(24) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4(24);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it5(25) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4(25);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it5(26) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4(26);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it5(27) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4(27);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it5(28) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4(28);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it5(29) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4(29);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it5(30) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4(30);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it5(31) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it4(31);
                ap_reg_ppstg_tmp_12_reg_510_pp0_it6(0) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5(0);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it6(1) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5(1);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it6(2) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5(2);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it6(3) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5(3);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it6(4) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5(4);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it6(5) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5(5);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it6(6) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5(6);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it6(7) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5(7);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it6(8) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5(8);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it6(9) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5(9);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it6(10) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5(10);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it6(11) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5(11);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it6(12) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5(12);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it6(13) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5(13);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it6(14) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5(14);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it6(15) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5(15);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it6(16) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5(16);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it6(17) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5(17);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it6(18) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5(18);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it6(19) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5(19);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it6(20) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5(20);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it6(21) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5(21);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it6(22) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5(22);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it6(23) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5(23);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it6(24) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5(24);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it6(25) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5(25);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it6(26) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5(26);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it6(27) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5(27);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it6(28) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5(28);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it6(29) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5(29);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it6(30) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5(30);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it6(31) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it5(31);
                ap_reg_ppstg_tmp_12_reg_510_pp0_it7(0) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6(0);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it7(1) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6(1);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it7(2) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6(2);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it7(3) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6(3);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it7(4) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6(4);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it7(5) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6(5);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it7(6) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6(6);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it7(7) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6(7);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it7(8) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6(8);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it7(9) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6(9);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it7(10) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6(10);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it7(11) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6(11);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it7(12) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6(12);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it7(13) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6(13);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it7(14) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6(14);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it7(15) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6(15);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it7(16) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6(16);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it7(17) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6(17);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it7(18) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6(18);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it7(19) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6(19);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it7(20) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6(20);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it7(21) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6(21);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it7(22) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6(22);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it7(23) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6(23);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it7(24) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6(24);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it7(25) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6(25);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it7(26) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6(26);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it7(27) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6(27);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it7(28) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6(28);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it7(29) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6(29);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it7(30) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6(30);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it7(31) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it6(31);
                ap_reg_ppstg_tmp_12_reg_510_pp0_it8(0) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7(0);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it8(1) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7(1);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it8(2) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7(2);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it8(3) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7(3);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it8(4) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7(4);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it8(5) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7(5);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it8(6) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7(6);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it8(7) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7(7);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it8(8) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7(8);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it8(9) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7(9);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it8(10) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7(10);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it8(11) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7(11);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it8(12) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7(12);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it8(13) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7(13);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it8(14) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7(14);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it8(15) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7(15);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it8(16) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7(16);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it8(17) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7(17);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it8(18) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7(18);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it8(19) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7(19);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it8(20) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7(20);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it8(21) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7(21);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it8(22) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7(22);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it8(23) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7(23);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it8(24) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7(24);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it8(25) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7(25);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it8(26) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7(26);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it8(27) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7(27);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it8(28) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7(28);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it8(29) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7(29);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it8(30) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7(30);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it8(31) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it7(31);
                ap_reg_ppstg_tmp_12_reg_510_pp0_it9(0) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8(0);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it9(1) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8(1);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it9(2) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8(2);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it9(3) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8(3);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it9(4) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8(4);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it9(5) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8(5);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it9(6) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8(6);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it9(7) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8(7);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it9(8) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8(8);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it9(9) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8(9);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it9(10) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8(10);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it9(11) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8(11);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it9(12) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8(12);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it9(13) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8(13);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it9(14) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8(14);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it9(15) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8(15);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it9(16) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8(16);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it9(17) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8(17);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it9(18) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8(18);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it9(19) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8(19);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it9(20) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8(20);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it9(21) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8(21);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it9(22) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8(22);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it9(23) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8(23);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it9(24) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8(24);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it9(25) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8(25);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it9(26) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8(26);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it9(27) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8(27);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it9(28) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8(28);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it9(29) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8(29);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it9(30) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8(30);
    ap_reg_ppstg_tmp_12_reg_510_pp0_it9(31) <= ap_reg_ppstg_tmp_12_reg_510_pp0_it8(31);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_3_fu_346_p2)))) then
                i_reg_486 <= i_fu_356_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6)) then
                starData_status_load_reg_491 <= starData_status_q0;
                tmp_3_reg_470 <= tmp_3_fu_346_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((ap_const_lv1_0 = tmp_1_i_fu_313_p2)))) then
                starData_totalIntensity_addr_1_reg_437 <= tmp_i_reg_412(5 - 1 downto 0);
                starData_x_addr_1_reg_448 <= tmp_i_reg_412(5 - 1 downto 0);
                starData_y_addr_1_reg_459 <= tmp_i_reg_412(5 - 1 downto 0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not((ap_const_lv1_0 = starData_status_load_reg_491))) then
                starData_totalIntensity_load_2_reg_521 <= starData_totalIntensity_q1;
                starData_x_load_2_reg_516 <= starData_x_q1;
                starData_y_load_2_reg_526 <= starData_y_q1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not((ap_const_lv1_0 = ap_reg_ppstg_starData_status_load_reg_491_pp0_it7))) then
                tmp_10_reg_536 <= grp_fu_278_p1;
                tmp_11_reg_542 <= grp_fu_281_p1;
                tmp_4_reg_531 <= grp_fu_275_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6) and not((starData_status_q0 = ap_const_lv1_0)))) then
                tmp_12_reg_510(0) <= tmp_12_fu_362_p1(0);
    tmp_12_reg_510(1) <= tmp_12_fu_362_p1(1);
    tmp_12_reg_510(2) <= tmp_12_fu_362_p1(2);
    tmp_12_reg_510(3) <= tmp_12_fu_362_p1(3);
    tmp_12_reg_510(4) <= tmp_12_fu_362_p1(4);
    tmp_12_reg_510(5) <= tmp_12_fu_362_p1(5);
    tmp_12_reg_510(6) <= tmp_12_fu_362_p1(6);
    tmp_12_reg_510(7) <= tmp_12_fu_362_p1(7);
    tmp_12_reg_510(8) <= tmp_12_fu_362_p1(8);
    tmp_12_reg_510(9) <= tmp_12_fu_362_p1(9);
    tmp_12_reg_510(10) <= tmp_12_fu_362_p1(10);
    tmp_12_reg_510(11) <= tmp_12_fu_362_p1(11);
    tmp_12_reg_510(12) <= tmp_12_fu_362_p1(12);
    tmp_12_reg_510(13) <= tmp_12_fu_362_p1(13);
    tmp_12_reg_510(14) <= tmp_12_fu_362_p1(14);
    tmp_12_reg_510(15) <= tmp_12_fu_362_p1(15);
    tmp_12_reg_510(16) <= tmp_12_fu_362_p1(16);
    tmp_12_reg_510(17) <= tmp_12_fu_362_p1(17);
    tmp_12_reg_510(18) <= tmp_12_fu_362_p1(18);
    tmp_12_reg_510(19) <= tmp_12_fu_362_p1(19);
    tmp_12_reg_510(20) <= tmp_12_fu_362_p1(20);
    tmp_12_reg_510(21) <= tmp_12_fu_362_p1(21);
    tmp_12_reg_510(22) <= tmp_12_fu_362_p1(22);
    tmp_12_reg_510(23) <= tmp_12_fu_362_p1(23);
    tmp_12_reg_510(24) <= tmp_12_fu_362_p1(24);
    tmp_12_reg_510(25) <= tmp_12_fu_362_p1(25);
    tmp_12_reg_510(26) <= tmp_12_fu_362_p1(26);
    tmp_12_reg_510(27) <= tmp_12_fu_362_p1(27);
    tmp_12_reg_510(28) <= tmp_12_fu_362_p1(28);
    tmp_12_reg_510(29) <= tmp_12_fu_362_p1(29);
    tmp_12_reg_510(30) <= tmp_12_fu_362_p1(30);
    tmp_12_reg_510(31) <= tmp_12_fu_362_p1(31);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then
                tmp_2_reg_408 <= tmp_2_fu_302_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6) and not((ap_const_lv1_0 = tmp_3_fu_346_p2)))) then
                tmp_9_reg_474(0) <= tmp_9_fu_351_p1(0);
    tmp_9_reg_474(1) <= tmp_9_fu_351_p1(1);
    tmp_9_reg_474(2) <= tmp_9_fu_351_p1(2);
    tmp_9_reg_474(3) <= tmp_9_fu_351_p1(3);
    tmp_9_reg_474(4) <= tmp_9_fu_351_p1(4);
    tmp_9_reg_474(5) <= tmp_9_fu_351_p1(5);
    tmp_9_reg_474(6) <= tmp_9_fu_351_p1(6);
    tmp_9_reg_474(7) <= tmp_9_fu_351_p1(7);
    tmp_9_reg_474(8) <= tmp_9_fu_351_p1(8);
    tmp_9_reg_474(9) <= tmp_9_fu_351_p1(9);
    tmp_9_reg_474(10) <= tmp_9_fu_351_p1(10);
    tmp_9_reg_474(11) <= tmp_9_fu_351_p1(11);
    tmp_9_reg_474(12) <= tmp_9_fu_351_p1(12);
    tmp_9_reg_474(13) <= tmp_9_fu_351_p1(13);
    tmp_9_reg_474(14) <= tmp_9_fu_351_p1(14);
    tmp_9_reg_474(15) <= tmp_9_fu_351_p1(15);
    tmp_9_reg_474(16) <= tmp_9_fu_351_p1(16);
    tmp_9_reg_474(17) <= tmp_9_fu_351_p1(17);
    tmp_9_reg_474(18) <= tmp_9_fu_351_p1(18);
    tmp_9_reg_474(19) <= tmp_9_fu_351_p1(19);
    tmp_9_reg_474(20) <= tmp_9_fu_351_p1(20);
    tmp_9_reg_474(21) <= tmp_9_fu_351_p1(21);
    tmp_9_reg_474(22) <= tmp_9_fu_351_p1(22);
    tmp_9_reg_474(23) <= tmp_9_fu_351_p1(23);
    tmp_9_reg_474(24) <= tmp_9_fu_351_p1(24);
    tmp_9_reg_474(25) <= tmp_9_fu_351_p1(25);
    tmp_9_reg_474(26) <= tmp_9_fu_351_p1(26);
    tmp_9_reg_474(27) <= tmp_9_fu_351_p1(27);
    tmp_9_reg_474(28) <= tmp_9_fu_351_p1(28);
    tmp_9_reg_474(29) <= tmp_9_fu_351_p1(29);
    tmp_9_reg_474(30) <= tmp_9_fu_351_p1(30);
    tmp_9_reg_474(31) <= tmp_9_fu_351_p1(31);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then
                tmp_i_reg_412(0) <= tmp_i_fu_308_p1(0);
    tmp_i_reg_412(1) <= tmp_i_fu_308_p1(1);
    tmp_i_reg_412(2) <= tmp_i_fu_308_p1(2);
    tmp_i_reg_412(3) <= tmp_i_fu_308_p1(3);
    tmp_i_reg_412(4) <= tmp_i_fu_308_p1(4);
    tmp_i_reg_412(5) <= tmp_i_fu_308_p1(5);
    tmp_i_reg_412(6) <= tmp_i_fu_308_p1(6);
    tmp_i_reg_412(7) <= tmp_i_fu_308_p1(7);
    tmp_i_reg_412(8) <= tmp_i_fu_308_p1(8);
    tmp_i_reg_412(9) <= tmp_i_fu_308_p1(9);
    tmp_i_reg_412(10) <= tmp_i_fu_308_p1(10);
    tmp_i_reg_412(11) <= tmp_i_fu_308_p1(11);
    tmp_i_reg_412(12) <= tmp_i_fu_308_p1(12);
    tmp_i_reg_412(13) <= tmp_i_fu_308_p1(13);
    tmp_i_reg_412(14) <= tmp_i_fu_308_p1(14);
    tmp_i_reg_412(15) <= tmp_i_fu_308_p1(15);
    tmp_i_reg_412(16) <= tmp_i_fu_308_p1(16);
    tmp_i_reg_412(17) <= tmp_i_fu_308_p1(17);
    tmp_i_reg_412(18) <= tmp_i_fu_308_p1(18);
    tmp_i_reg_412(19) <= tmp_i_fu_308_p1(19);
    tmp_i_reg_412(20) <= tmp_i_fu_308_p1(20);
    tmp_i_reg_412(21) <= tmp_i_fu_308_p1(21);
    tmp_i_reg_412(22) <= tmp_i_fu_308_p1(22);
    tmp_i_reg_412(23) <= tmp_i_fu_308_p1(23);
    tmp_i_reg_412(24) <= tmp_i_fu_308_p1(24);
    tmp_i_reg_412(25) <= tmp_i_fu_308_p1(25);
    tmp_i_reg_412(26) <= tmp_i_fu_308_p1(26);
    tmp_i_reg_412(27) <= tmp_i_fu_308_p1(27);
    tmp_i_reg_412(28) <= tmp_i_fu_308_p1(28);
    tmp_i_reg_412(29) <= tmp_i_fu_308_p1(29);
    tmp_i_reg_412(30) <= tmp_i_fu_308_p1(30);
    tmp_i_reg_412(31) <= tmp_i_fu_308_p1(31);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((tmp_fu_287_p2 = ap_const_lv1_0)))) then
                tmp_s_reg_388(0) <= tmp_s_fu_292_p1(0);
    tmp_s_reg_388(1) <= tmp_s_fu_292_p1(1);
    tmp_s_reg_388(2) <= tmp_s_fu_292_p1(2);
    tmp_s_reg_388(3) <= tmp_s_fu_292_p1(3);
    tmp_s_reg_388(4) <= tmp_s_fu_292_p1(4);
    tmp_s_reg_388(5) <= tmp_s_fu_292_p1(5);
    tmp_s_reg_388(6) <= tmp_s_fu_292_p1(6);
    tmp_s_reg_388(7) <= tmp_s_fu_292_p1(7);
    tmp_s_reg_388(8) <= tmp_s_fu_292_p1(8);
    tmp_s_reg_388(9) <= tmp_s_fu_292_p1(9);
    tmp_s_reg_388(10) <= tmp_s_fu_292_p1(10);
    tmp_s_reg_388(11) <= tmp_s_fu_292_p1(11);
    tmp_s_reg_388(12) <= tmp_s_fu_292_p1(12);
    tmp_s_reg_388(13) <= tmp_s_fu_292_p1(13);
    tmp_s_reg_388(14) <= tmp_s_fu_292_p1(14);
    tmp_s_reg_388(15) <= tmp_s_fu_292_p1(15);
    tmp_s_reg_388(16) <= tmp_s_fu_292_p1(16);
    tmp_s_reg_388(17) <= tmp_s_fu_292_p1(17);
    tmp_s_reg_388(18) <= tmp_s_fu_292_p1(18);
    tmp_s_reg_388(19) <= tmp_s_fu_292_p1(19);
    tmp_s_reg_388(20) <= tmp_s_fu_292_p1(20);
    tmp_s_reg_388(21) <= tmp_s_fu_292_p1(21);
    tmp_s_reg_388(22) <= tmp_s_fu_292_p1(22);
    tmp_s_reg_388(23) <= tmp_s_fu_292_p1(23);
    tmp_s_reg_388(24) <= tmp_s_fu_292_p1(24);
    tmp_s_reg_388(25) <= tmp_s_fu_292_p1(25);
    tmp_s_reg_388(26) <= tmp_s_fu_292_p1(26);
    tmp_s_reg_388(27) <= tmp_s_fu_292_p1(27);
    tmp_s_reg_388(28) <= tmp_s_fu_292_p1(28);
    tmp_s_reg_388(29) <= tmp_s_fu_292_p1(29);
    tmp_s_reg_388(30) <= tmp_s_fu_292_p1(30);
    tmp_s_reg_388(31) <= tmp_s_fu_292_p1(31);
            end if;
        end if;
    end process;
    tmp_s_reg_388(63 downto 32) <= "00000000000000000000000000000000";
    tmp_i_reg_412(63 downto 32) <= "00000000000000000000000000000000";
    tmp_9_reg_474(63 downto 32) <= "00000000000000000000000000000000";
    tmp_12_reg_510(63 downto 32) <= "00000000000000000000000000000000";
    ap_reg_ppstg_tmp_12_reg_510_pp0_it2(63 downto 32) <= "00000000000000000000000000000000";
    ap_reg_ppstg_tmp_12_reg_510_pp0_it3(63 downto 32) <= "00000000000000000000000000000000";
    ap_reg_ppstg_tmp_12_reg_510_pp0_it4(63 downto 32) <= "00000000000000000000000000000000";
    ap_reg_ppstg_tmp_12_reg_510_pp0_it5(63 downto 32) <= "00000000000000000000000000000000";
    ap_reg_ppstg_tmp_12_reg_510_pp0_it6(63 downto 32) <= "00000000000000000000000000000000";
    ap_reg_ppstg_tmp_12_reg_510_pp0_it7(63 downto 32) <= "00000000000000000000000000000000";
    ap_reg_ppstg_tmp_12_reg_510_pp0_it8(63 downto 32) <= "00000000000000000000000000000000";
    ap_reg_ppstg_tmp_12_reg_510_pp0_it9(63 downto 32) <= "00000000000000000000000000000000";
    ap_reg_ppstg_tmp_12_reg_510_pp0_it10(63 downto 32) <= "00000000000000000000000000000000";
    ap_reg_ppstg_tmp_12_reg_510_pp0_it11(63 downto 32) <= "00000000000000000000000000000000";
    ap_reg_ppstg_tmp_12_reg_510_pp0_it12(63 downto 32) <= "00000000000000000000000000000000";
    ap_reg_ppstg_tmp_12_reg_510_pp0_it13(63 downto 32) <= "00000000000000000000000000000000";
    ap_reg_ppstg_tmp_12_reg_510_pp0_it14(63 downto 32) <= "00000000000000000000000000000000";
    ap_reg_ppstg_tmp_12_reg_510_pp0_it15(63 downto 32) <= "00000000000000000000000000000000";
    ap_reg_ppstg_tmp_12_reg_510_pp0_it16(63 downto 32) <= "00000000000000000000000000000000";
    ap_reg_ppstg_tmp_12_reg_510_pp0_it17(63 downto 32) <= "00000000000000000000000000000000";
    ap_reg_ppstg_tmp_12_reg_510_pp0_it18(63 downto 32) <= "00000000000000000000000000000000";
    ap_reg_ppstg_tmp_12_reg_510_pp0_it19(63 downto 32) <= "00000000000000000000000000000000";
    ap_reg_ppstg_tmp_12_reg_510_pp0_it20(63 downto 32) <= "00000000000000000000000000000000";
    ap_reg_ppstg_tmp_12_reg_510_pp0_it21(63 downto 32) <= "00000000000000000000000000000000";
    ap_reg_ppstg_tmp_12_reg_510_pp0_it22(63 downto 32) <= "00000000000000000000000000000000";
    ap_reg_ppstg_tmp_12_reg_510_pp0_it23(63 downto 32) <= "00000000000000000000000000000000";

    -- the next state (ap_NS_fsm) of the state machine. --
    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, tmp_fu_287_p2, tmp_2_fu_302_p2, tmp_1_i_fu_313_p2, tmp_3_fu_346_p2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it23, ap_reg_ppiten_pp0_it24)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if ((tmp_fu_287_p2 = ap_const_lv1_0)) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_6;
                else
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                end if;
            when ap_ST_st3_fsm_2 => 
                if (not((ap_const_lv1_0 = tmp_2_fu_302_p2))) then
                    ap_NS_fsm <= ap_ST_st6_fsm_5;
                else
                    ap_NS_fsm <= ap_ST_st4_fsm_3;
                end if;
            when ap_ST_st4_fsm_3 => 
                ap_NS_fsm <= ap_ST_st5_fsm_4;
            when ap_ST_st5_fsm_4 => 
                if (not((ap_const_lv1_0 = tmp_1_i_fu_313_p2))) then
                    ap_NS_fsm <= ap_ST_st6_fsm_5;
                else
                    ap_NS_fsm <= ap_ST_st4_fsm_3;
                end if;
            when ap_ST_st6_fsm_5 => 
                ap_NS_fsm <= ap_ST_st2_fsm_1;
            when ap_ST_pp0_stg0_fsm_6 => 
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it24) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it23)))) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_lv1_0 = tmp_3_fu_346_p2) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_6;
                elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_lv1_0 = tmp_3_fu_346_p2) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))) then
                    ap_NS_fsm <= ap_ST_st32_fsm_7;
                else
                    ap_NS_fsm <= ap_ST_st32_fsm_7;
                end if;
            when ap_ST_st32_fsm_7 => 
                ap_NS_fsm <= ap_ST_st1_fsm_0;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;

    -- ap_done assign process. --
    ap_done_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0, ap_sig_cseq_ST_st32_fsm_7)
    begin
        if (((not((ap_const_logic_1 = ap_start)) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0)) or (ap_const_logic_1 = ap_sig_cseq_ST_st32_fsm_7))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_idle assign process. --
    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if ((not((ap_const_logic_1 = ap_start)) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_ready assign process. --
    ap_ready_assign_proc : process(ap_sig_cseq_ST_st32_fsm_7)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st32_fsm_7)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= centroidDataCount_fu_48;

    -- ap_sig_bdd_118 assign process. --
    ap_sig_bdd_118_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_118 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    -- ap_sig_bdd_135 assign process. --
    ap_sig_bdd_135_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_135 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    -- ap_sig_bdd_144 assign process. --
    ap_sig_bdd_144_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_144 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    -- ap_sig_bdd_154 assign process. --
    ap_sig_bdd_154_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_154 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    -- ap_sig_bdd_179 assign process. --
    ap_sig_bdd_179_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_179 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    -- ap_sig_bdd_188 assign process. --
    ap_sig_bdd_188_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_188 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    -- ap_sig_bdd_26 assign process. --
    ap_sig_bdd_26_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_26 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    -- ap_sig_bdd_445 assign process. --
    ap_sig_bdd_445_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_445 <= (ap_const_lv1_1 = ap_CS_fsm(7 downto 7));
    end process;


    -- ap_sig_cseq_ST_pp0_stg0_fsm_6 assign process. --
    ap_sig_cseq_ST_pp0_stg0_fsm_6_assign_proc : process(ap_sig_bdd_188)
    begin
        if (ap_sig_bdd_188) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st1_fsm_0 assign process. --
    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_bdd_26)
    begin
        if (ap_sig_bdd_26) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st2_fsm_1 assign process. --
    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_bdd_118)
    begin
        if (ap_sig_bdd_118) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st32_fsm_7 assign process. --
    ap_sig_cseq_ST_st32_fsm_7_assign_proc : process(ap_sig_bdd_445)
    begin
        if (ap_sig_bdd_445) then 
            ap_sig_cseq_ST_st32_fsm_7 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st32_fsm_7 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st3_fsm_2 assign process. --
    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_bdd_135)
    begin
        if (ap_sig_bdd_135) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st4_fsm_3 assign process. --
    ap_sig_cseq_ST_st4_fsm_3_assign_proc : process(ap_sig_bdd_144)
    begin
        if (ap_sig_bdd_144) then 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st5_fsm_4 assign process. --
    ap_sig_cseq_ST_st5_fsm_4_assign_proc : process(ap_sig_bdd_154)
    begin
        if (ap_sig_bdd_154) then 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st6_fsm_5 assign process. --
    ap_sig_cseq_ST_st6_fsm_5_assign_proc : process(ap_sig_bdd_179)
    begin
        if (ap_sig_bdd_179) then 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;

    centroidDataCount_1_fu_367_p2 <= std_logic_vector(unsigned(centroidDataCount_fu_48) + unsigned(ap_const_lv32_1));
    centroidData_root_Addr_A <= std_logic_vector(shift_left(unsigned(centroidData_root_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    centroidData_root_Addr_A_orig <= tmp_12_fu_362_p1(32 - 1 downto 0);
    centroidData_root_Din_A <= temp_root_reg_251;

    -- centroidData_root_EN_A assign process. --
    centroidData_root_EN_A_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_6, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) then 
            centroidData_root_EN_A <= ap_const_logic_1;
        else 
            centroidData_root_EN_A <= ap_const_logic_0;
        end if; 
    end process;


    -- centroidData_root_WEN_A assign process. --
    centroidData_root_WEN_A_assign_proc : process(starData_status_q0, ap_sig_cseq_ST_pp0_stg0_fsm_6, ap_reg_ppiten_pp0_it1)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((starData_status_q0 = ap_const_lv1_0))))) then 
            centroidData_root_WEN_A <= ap_const_lv4_F;
        else 
            centroidData_root_WEN_A <= ap_const_lv4_0;
        end if; 
    end process;

    centroidData_x_Addr_A <= std_logic_vector(shift_left(unsigned(centroidData_x_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    centroidData_x_Addr_A_orig <= ap_reg_ppstg_tmp_12_reg_510_pp0_it23(32 - 1 downto 0);
    centroidData_x_Din_A <= grp_fu_265_p2;

    -- centroidData_x_EN_A assign process. --
    centroidData_x_EN_A_assign_proc : process(ap_reg_ppiten_pp0_it24)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp0_it24)) then 
            centroidData_x_EN_A <= ap_const_logic_1;
        else 
            centroidData_x_EN_A <= ap_const_logic_0;
        end if; 
    end process;


    -- centroidData_x_WEN_A assign process. --
    centroidData_x_WEN_A_assign_proc : process(ap_reg_ppiten_pp0_it24, ap_reg_ppstg_starData_status_load_reg_491_pp0_it23)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it24) and not((ap_const_lv1_0 = ap_reg_ppstg_starData_status_load_reg_491_pp0_it23))))) then 
            centroidData_x_WEN_A <= ap_const_lv4_F;
        else 
            centroidData_x_WEN_A <= ap_const_lv4_0;
        end if; 
    end process;

    centroidData_y_Addr_A <= std_logic_vector(shift_left(unsigned(centroidData_y_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    centroidData_y_Addr_A_orig <= ap_reg_ppstg_tmp_12_reg_510_pp0_it23(32 - 1 downto 0);
    centroidData_y_Din_A <= grp_fu_270_p2;

    -- centroidData_y_EN_A assign process. --
    centroidData_y_EN_A_assign_proc : process(ap_reg_ppiten_pp0_it24)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp0_it24)) then 
            centroidData_y_EN_A <= ap_const_logic_1;
        else 
            centroidData_y_EN_A <= ap_const_logic_0;
        end if; 
    end process;


    -- centroidData_y_WEN_A assign process. --
    centroidData_y_WEN_A_assign_proc : process(ap_reg_ppiten_pp0_it24, ap_reg_ppstg_starData_status_load_reg_491_pp0_it23)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it24) and not((ap_const_lv1_0 = ap_reg_ppstg_starData_status_load_reg_491_pp0_it23))))) then 
            centroidData_y_WEN_A <= ap_const_lv4_F;
        else 
            centroidData_y_WEN_A <= ap_const_lv4_0;
        end if; 
    end process;

    grp_fu_265_ce <= ap_const_logic_1;
    grp_fu_265_p0 <= tmp_4_reg_531;
    grp_fu_265_p1 <= tmp_10_reg_536;
    grp_fu_270_ce <= ap_const_logic_1;
    grp_fu_270_p0 <= tmp_11_reg_542;
    grp_fu_270_p1 <= tmp_10_reg_536;
    grp_fu_275_ce <= ap_const_logic_1;
    grp_fu_275_p0 <= starData_x_load_2_reg_516;
    grp_fu_278_ce <= ap_const_logic_1;
    grp_fu_278_p0 <= starData_totalIntensity_load_2_reg_521;
    grp_fu_281_ce <= ap_const_logic_1;
    grp_fu_281_p0 <= starData_y_load_2_reg_526;
    i_1_fu_340_p2 <= std_logic_vector(unsigned(temp_1_reg_228) + unsigned(ap_const_lv32_1));
    i_fu_356_p2 <= std_logic_vector(unsigned(temp_root_phi_fu_256_p4) + unsigned(ap_const_lv32_1));

    -- set_address0 assign process. --
    set_address0_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, tmp_s_fu_292_p1, tmp_i_fu_308_p1, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
            set_address0 <= tmp_i_fu_308_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
            set_address0 <= tmp_s_fu_292_p1(5 - 1 downto 0);
        else 
            set_address0 <= "XXXXX";
        end if; 
    end process;


    -- set_ce0 assign process. --
    set_ce0_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, ap_sig_cseq_ST_st4_fsm_3)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) or (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3))) then 
            set_ce0 <= ap_const_logic_1;
        else 
            set_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- starData_status_address0 assign process. --
    starData_status_address0_assign_proc : process(tmp_s_reg_388, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_6, ap_reg_ppiten_pp0_it0, tmp_9_fu_351_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            starData_status_address0 <= tmp_s_reg_388(5 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            starData_status_address0 <= tmp_9_fu_351_p1(5 - 1 downto 0);
        else 
            starData_status_address0 <= "XXXXX";
        end if; 
    end process;


    -- starData_status_ce0 assign process. --
    starData_status_ce0_assign_proc : process(ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_6, ap_reg_ppiten_pp0_it0)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0)))) then 
            starData_status_ce0 <= ap_const_logic_1;
        else 
            starData_status_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    starData_status_d0 <= ap_const_lv1_0;

    -- starData_status_we0 assign process. --
    starData_status_we0_assign_proc : process(ap_sig_cseq_ST_st5_fsm_4, tmp_1_i_fu_313_p2)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((ap_const_lv1_0 = tmp_1_i_fu_313_p2))))) then 
            starData_status_we0 <= ap_const_logic_1;
        else 
            starData_status_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- starData_totalIntensity_address0 assign process. --
    starData_totalIntensity_address0_assign_proc : process(tmp_s_reg_388, ap_sig_cseq_ST_st5_fsm_4, starData_totalIntensity_addr_1_reg_437, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            starData_totalIntensity_address0 <= starData_totalIntensity_addr_1_reg_437;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            starData_totalIntensity_address0 <= tmp_s_reg_388(5 - 1 downto 0);
        else 
            starData_totalIntensity_address0 <= "XXXXX";
        end if; 
    end process;


    -- starData_totalIntensity_address1 assign process. --
    starData_totalIntensity_address1_assign_proc : process(tmp_i_reg_412, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_6, ap_reg_ppiten_pp0_it1, tmp_9_reg_474)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) then 
            starData_totalIntensity_address1 <= tmp_9_reg_474(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            starData_totalIntensity_address1 <= tmp_i_reg_412(5 - 1 downto 0);
        else 
            starData_totalIntensity_address1 <= "XXXXX";
        end if; 
    end process;


    -- starData_totalIntensity_ce0 assign process. --
    starData_totalIntensity_ce0_assign_proc : process(ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) or (ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5))) then 
            starData_totalIntensity_ce0 <= ap_const_logic_1;
        else 
            starData_totalIntensity_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- starData_totalIntensity_ce1 assign process. --
    starData_totalIntensity_ce1_assign_proc : process(ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_6, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))) then 
            starData_totalIntensity_ce1 <= ap_const_logic_1;
        else 
            starData_totalIntensity_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    starData_totalIntensity_d0 <= std_logic_vector(unsigned(starData_totalIntensity_q1) + unsigned(starData_totalIntensity_q0));

    -- starData_totalIntensity_we0 assign process. --
    starData_totalIntensity_we0_assign_proc : process(tmp_2_reg_408, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (ap_const_lv1_0 = tmp_2_reg_408)))) then 
            starData_totalIntensity_we0 <= ap_const_logic_1;
        else 
            starData_totalIntensity_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- starData_x_address0 assign process. --
    starData_x_address0_assign_proc : process(tmp_s_reg_388, ap_sig_cseq_ST_st5_fsm_4, starData_x_addr_1_reg_448, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            starData_x_address0 <= starData_x_addr_1_reg_448;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            starData_x_address0 <= tmp_s_reg_388(5 - 1 downto 0);
        else 
            starData_x_address0 <= "XXXXX";
        end if; 
    end process;


    -- starData_x_address1 assign process. --
    starData_x_address1_assign_proc : process(tmp_i_reg_412, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_6, ap_reg_ppiten_pp0_it1, tmp_9_reg_474)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) then 
            starData_x_address1 <= tmp_9_reg_474(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            starData_x_address1 <= tmp_i_reg_412(5 - 1 downto 0);
        else 
            starData_x_address1 <= "XXXXX";
        end if; 
    end process;


    -- starData_x_ce0 assign process. --
    starData_x_ce0_assign_proc : process(ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) or (ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5))) then 
            starData_x_ce0 <= ap_const_logic_1;
        else 
            starData_x_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- starData_x_ce1 assign process. --
    starData_x_ce1_assign_proc : process(ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_6, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))) then 
            starData_x_ce1 <= ap_const_logic_1;
        else 
            starData_x_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    starData_x_d0 <= std_logic_vector(unsigned(starData_x_q1) + unsigned(starData_x_q0));

    -- starData_x_we0 assign process. --
    starData_x_we0_assign_proc : process(tmp_2_reg_408, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (ap_const_lv1_0 = tmp_2_reg_408)))) then 
            starData_x_we0 <= ap_const_logic_1;
        else 
            starData_x_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- starData_y_address0 assign process. --
    starData_y_address0_assign_proc : process(tmp_s_reg_388, ap_sig_cseq_ST_st5_fsm_4, starData_y_addr_1_reg_459, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            starData_y_address0 <= starData_y_addr_1_reg_459;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            starData_y_address0 <= tmp_s_reg_388(5 - 1 downto 0);
        else 
            starData_y_address0 <= "XXXXX";
        end if; 
    end process;


    -- starData_y_address1 assign process. --
    starData_y_address1_assign_proc : process(tmp_i_reg_412, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_6, ap_reg_ppiten_pp0_it1, tmp_9_reg_474)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) then 
            starData_y_address1 <= tmp_9_reg_474(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
            starData_y_address1 <= tmp_i_reg_412(5 - 1 downto 0);
        else 
            starData_y_address1 <= "XXXXX";
        end if; 
    end process;


    -- starData_y_ce0 assign process. --
    starData_y_ce0_assign_proc : process(ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) or (ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5))) then 
            starData_y_ce0 <= ap_const_logic_1;
        else 
            starData_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    -- starData_y_ce1 assign process. --
    starData_y_ce1_assign_proc : process(ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_pp0_stg0_fsm_6, ap_reg_ppiten_pp0_it1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))) then 
            starData_y_ce1 <= ap_const_logic_1;
        else 
            starData_y_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    starData_y_d0 <= std_logic_vector(unsigned(starData_y_q1) + unsigned(starData_y_q0));

    -- starData_y_we0 assign process. --
    starData_y_we0_assign_proc : process(tmp_2_reg_408, ap_sig_cseq_ST_st6_fsm_5)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (ap_const_lv1_0 = tmp_2_reg_408)))) then 
            starData_y_we0 <= ap_const_logic_1;
        else 
            starData_y_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- temp_root_phi_fu_256_p4 assign process. --
    temp_root_phi_fu_256_p4_assign_proc : process(temp_root_reg_251, tmp_3_reg_470, ap_sig_cseq_ST_pp0_stg0_fsm_6, ap_reg_ppiten_pp0_it1, i_reg_486)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_6) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_const_lv1_0 = tmp_3_reg_470)))) then 
            temp_root_phi_fu_256_p4 <= i_reg_486;
        else 
            temp_root_phi_fu_256_p4 <= temp_root_reg_251;
        end if; 
    end process;

    tmp_12_fu_362_p1 <= std_logic_vector(resize(unsigned(centroidDataCount_fu_48),64));
    tmp_1_i_fu_313_p2 <= "1" when (root_reg_240 = set_q0) else "0";
    tmp_2_fu_302_p2 <= "1" when (set_q0 = temp_1_reg_228) else "0";
    tmp_3_fu_346_p2 <= "1" when (unsigned(temp_root_phi_fu_256_p4) < unsigned(setCount)) else "0";
    tmp_9_fu_351_p1 <= std_logic_vector(resize(unsigned(temp_root_phi_fu_256_p4),64));
    tmp_fu_287_p2 <= "1" when (unsigned(temp_1_reg_228) < unsigned(setCount)) else "0";
    tmp_i_fu_308_p1 <= std_logic_vector(resize(unsigned(root_reg_240),64));
    tmp_s_fu_292_p1 <= std_logic_vector(resize(unsigned(temp_1_reg_228),64));
end behav;
