"""CPU functionality."""

import sys

#create instructions for LDI, PRN, HLT, and MUL programs
LDI = 0b10000010
PRN = 0b01000111
HLT = 0b00000001
MUL = 0b10100010


class CPU:
    """Main CPU class."""

    def __init__(self):
        """Construct a new CPU."""
        # setup ram, register, and pc
        self.ram = [0] * 256
        self.reg = [0] * 8
        self.pc = 0
        self.branchtable = {}
        self.branchtable[HLT] = self.handle_hlt
        self.branchtable[LDI] = self.handle_ldi
        self.branchtable[PRN] = self.handle_prn
        self.branchtable[MUL] = self.handle_mul
        self.halted = False
        

        
    def ram_read(self, mar):
      return self.ram[mar]
    
    
    def ram_write(self, mdr, value):
      self.ram[mdr] = value
      
      
    def load(self):
        """Load a program into memory."""

        if len(sys.argv) != 2:
            print("format: ls8.py [filename]")
            sys.exit(1)

        program = sys.argv[1]
        address = 0

        # For now, we've just hardcoded a program:

        # program = [
        #     # From print8.ls8
        #     0b10000010, # LDI R0,8
        #     0b00000000,
        #     0b00001000,
        #     0b01000111, # PRN R0
        #     0b00000000,
        #     0b00000001, # HLT
        # ]
        
        #open file
        with open(program) as file:
            #read the lines
            for line in file:
                #parse out comments
                line = line.strip().split("#")[0]
                #cast numbers from strings to ints
                val = line.strip()
                #ignore blank lines
                if line == "":
                    continue

                value = int(val, 2)
                self.ram[address] = value
                address +=1


    def alu(self, op, reg_a, reg_b):
        """ALU operations."""

        if op == "ADD":
            self.reg[reg_a] += self.reg[reg_b]
        #elif op == "SUB": etc
        elif op == "MUL":
            self.reg[reg_a] *= self.reg[reg_b]
            
        else:
            raise Exception("Unsupported ALU operation")

    def trace(self):
        """
        Handy function to print out the CPU state. You might want to call this
        from run() if you need help debugging.
        """

        print(f"TRACE: %02X | %02X %02X %02X |" % (
            self.pc,
            #self.fl,
            #self.ie,
            self.ram_read(self.pc),
            self.ram_read(self.pc + 1),
            self.ram_read(self.pc + 2)
        ), end='')

        for i in range(8):
            print(" %02X" % self.reg[i], end='')

        print()
        
        
    def handle_ldi(self):
        operand_a = self.ram_read(self.pc + 1)
        operand_b = self.ram_read(self.pc + 2)

        self.reg[operand_a] = operand_b

    def handle_prn(self):
        operand_a = self.ram_read(self.pc + 1)
        print(self.reg[operand_a])

    def handle_hlt(self):
        self.halted = True

    def handle_mul(self):
        operand_a = self.ram_read(self.pc + 1)
        operand_b = self.ram_read(self.pc + 2)
        self.alu("MUL", operand_a, operand_b)
        
    def run(self):
        while self.halted != True:
            IR = self.ram[self.pc]
            val = IR
            op_count = val >> 6
            IR_length = op_count + 1
            self.branchtable[IR]()

            if IR == 0 or None:
                print(f"Unknown instructions and index {self.pc}")
                sys.exit(1)
            self.pc += IR_length

    # def run(self):
    #     """Run the CPU."""

    #     #set running to True
    #     running = True

    #     #while cpu is running
    #     while running:
    #         #  set instruction register per step 3
    #         IR = self.ram[self.pc]

    #         # set operand_a to pc+1 per step 3
    #         operand_a = self.ram_read(self.pc + 1)
    #         # set operand_b to pc+2 per step 3
    #         operand_b = self.ram_read(self.pc + 2)

    #         # if the instruction register is LDI
    #         if IR == LDI:
    #             #set register of operand_a to operand_b, jump 3 in PC (to PRN currently)
    #             self.reg[operand_a] = operand_b
    #             self.pc +=3

    #         # if the instruction register is PRN
    #         elif IR == PRN:
    #             #print the register of operand_a, jump 2 in PC
    #             print(self.reg[operand_a])
    #             self.pc +=2

    #         elif IR == MUL:
    #             self.alu('MUL', operand_a, operand_b)
    #             # self.reg[operand_a] *= self.reg[operand_b]
    #             self.pc += 3
                
    #         # if the instruction register is the halt command
    #         elif IR == HLT:
    #             #set running to false and exit
    #             running = False
    #             sys.exit(0)
    #         # if anything else, invalid command and quit with failure code 1
    #         else:
    #             print(f"Invalid Command: {self.ram[self.pc]}")
    #             sys.exit(1)
