
*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/nanwu/GNN_DFG/bb/dfg_67/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2397.203 ; gain = 0.000 ; free physical = 108181 ; free virtual = 122037
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2399.316 ; gain = 0.000 ; free physical = 109194 ; free virtual = 123047
INFO: [Netlist 29-17] Analyzing 1027 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2731.250 ; gain = 0.000 ; free physical = 111055 ; free virtual = 124908
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2731.250 ; gain = 339.984 ; free physical = 111055 ; free virtual = 124908
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nanwu/GNN_DFG/bb/dfg_67/project_tmp/solution_tmp/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2856.719 ; gain = 115.562 ; free physical = 112710 ; free virtual = 126499

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 162f1c567

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2856.719 ; gain = 0.000 ; free physical = 112708 ; free virtual = 126497

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 9 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1071ead28

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2966.715 ; gain = 24.012 ; free physical = 112416 ; free virtual = 126157
INFO: [Opt 31-389] Phase Retarget created 33 cells and removed 45 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 123c2e12e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2966.715 ; gain = 24.012 ; free physical = 112384 ; free virtual = 126125
INFO: [Opt 31-389] Phase Constant propagation created 53 cells and removed 247 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 96ea5ff2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.80 . Memory (MB): peak = 2966.715 ; gain = 24.012 ; free physical = 112192 ; free virtual = 125935
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 105 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 96ea5ff2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2966.715 ; gain = 24.012 ; free physical = 111920 ; free virtual = 125663
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 96ea5ff2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.90 . Memory (MB): peak = 2966.715 ; gain = 24.012 ; free physical = 111877 ; free virtual = 125619
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 96ea5ff2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2966.715 ; gain = 24.012 ; free physical = 111832 ; free virtual = 125574
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              33  |              45  |                                              0  |
|  Constant propagation         |              53  |             247  |                                              0  |
|  Sweep                        |               0  |             105  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2966.715 ; gain = 0.000 ; free physical = 111362 ; free virtual = 125109
Ending Logic Optimization Task | Checksum: c232c2f2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2966.715 ; gain = 24.012 ; free physical = 111360 ; free virtual = 125108

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c232c2f2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2966.715 ; gain = 0.000 ; free physical = 111324 ; free virtual = 125071

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c232c2f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2966.715 ; gain = 0.000 ; free physical = 111330 ; free virtual = 125077

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2966.715 ; gain = 0.000 ; free physical = 111337 ; free virtual = 125085
Ending Netlist Obfuscation Task | Checksum: c232c2f2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2966.715 ; gain = 0.000 ; free physical = 111336 ; free virtual = 125083
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_67/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nanwu/GNN_DFG/bb/dfg_67/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3170.684 ; gain = 0.000 ; free physical = 112913 ; free virtual = 126730
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 27b1c5c3

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3170.684 ; gain = 0.000 ; free physical = 112913 ; free virtual = 126730
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3170.684 ; gain = 0.000 ; free physical = 112912 ; free virtual = 126730

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 89c5e17e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.40 . Memory (MB): peak = 3170.684 ; gain = 0.000 ; free physical = 112921 ; free virtual = 126740

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 131615955

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3170.684 ; gain = 0.000 ; free physical = 112867 ; free virtual = 126685

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 131615955

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3170.684 ; gain = 0.000 ; free physical = 112872 ; free virtual = 126690
Phase 1 Placer Initialization | Checksum: 131615955

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3170.684 ; gain = 0.000 ; free physical = 112872 ; free virtual = 126690

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 116d0228f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3176.621 ; gain = 5.938 ; free physical = 112806 ; free virtual = 126624

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 9409a643

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3176.621 ; gain = 5.938 ; free physical = 112340 ; free virtual = 126158

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 179 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 76 nets or cells. Created 0 new cell, deleted 76 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3184.625 ; gain = 0.000 ; free physical = 112457 ; free virtual = 126276

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             76  |                    76  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             76  |                    76  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1d16b3fd9

Time (s): cpu = 00:00:41 ; elapsed = 00:00:10 . Memory (MB): peak = 3184.625 ; gain = 13.941 ; free physical = 112417 ; free virtual = 126235
Phase 2.3 Global Placement Core | Checksum: 29c261155

Time (s): cpu = 00:00:42 ; elapsed = 00:00:10 . Memory (MB): peak = 3184.625 ; gain = 13.941 ; free physical = 112399 ; free virtual = 126217
Phase 2 Global Placement | Checksum: 29c261155

Time (s): cpu = 00:00:42 ; elapsed = 00:00:10 . Memory (MB): peak = 3184.625 ; gain = 13.941 ; free physical = 112402 ; free virtual = 126220

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2aade893d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:10 . Memory (MB): peak = 3184.625 ; gain = 13.941 ; free physical = 112436 ; free virtual = 126254

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1acefd799

Time (s): cpu = 00:00:45 ; elapsed = 00:00:11 . Memory (MB): peak = 3184.625 ; gain = 13.941 ; free physical = 113078 ; free virtual = 126896

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 261bfa51d

Time (s): cpu = 00:00:45 ; elapsed = 00:00:11 . Memory (MB): peak = 3184.625 ; gain = 13.941 ; free physical = 113019 ; free virtual = 126838

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 23ea9a688

Time (s): cpu = 00:00:45 ; elapsed = 00:00:11 . Memory (MB): peak = 3184.625 ; gain = 13.941 ; free physical = 112995 ; free virtual = 126814

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c135b572

Time (s): cpu = 00:00:47 ; elapsed = 00:00:12 . Memory (MB): peak = 3184.625 ; gain = 13.941 ; free physical = 113506 ; free virtual = 127332

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d8fb0cbe

Time (s): cpu = 00:00:47 ; elapsed = 00:00:13 . Memory (MB): peak = 3184.625 ; gain = 13.941 ; free physical = 113506 ; free virtual = 127302

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2932a8ab4

Time (s): cpu = 00:00:47 ; elapsed = 00:00:13 . Memory (MB): peak = 3184.625 ; gain = 13.941 ; free physical = 113494 ; free virtual = 127289
Phase 3 Detail Placement | Checksum: 2932a8ab4

Time (s): cpu = 00:00:47 ; elapsed = 00:00:13 . Memory (MB): peak = 3184.625 ; gain = 13.941 ; free physical = 113485 ; free virtual = 127280

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1659c2b11

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.968 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 10c508627

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3184.625 ; gain = 0.000 ; free physical = 113241 ; free virtual = 127037
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 18e97e745

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3184.625 ; gain = 0.000 ; free physical = 113158 ; free virtual = 126954
Phase 4.1.1.1 BUFG Insertion | Checksum: 1659c2b11

Time (s): cpu = 00:00:53 ; elapsed = 00:00:14 . Memory (MB): peak = 3184.625 ; gain = 13.941 ; free physical = 112961 ; free virtual = 126757
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.968. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:53 ; elapsed = 00:00:14 . Memory (MB): peak = 3184.625 ; gain = 13.941 ; free physical = 112826 ; free virtual = 126622
Phase 4.1 Post Commit Optimization | Checksum: 1d32496c5

Time (s): cpu = 00:00:53 ; elapsed = 00:00:15 . Memory (MB): peak = 3184.625 ; gain = 13.941 ; free physical = 112727 ; free virtual = 126523

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d32496c5

Time (s): cpu = 00:00:53 ; elapsed = 00:00:15 . Memory (MB): peak = 3184.625 ; gain = 13.941 ; free physical = 112663 ; free virtual = 126459

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d32496c5

Time (s): cpu = 00:00:53 ; elapsed = 00:00:15 . Memory (MB): peak = 3184.625 ; gain = 13.941 ; free physical = 112609 ; free virtual = 126405
Phase 4.3 Placer Reporting | Checksum: 1d32496c5

Time (s): cpu = 00:00:53 ; elapsed = 00:00:15 . Memory (MB): peak = 3184.625 ; gain = 13.941 ; free physical = 112565 ; free virtual = 126361

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3184.625 ; gain = 0.000 ; free physical = 112561 ; free virtual = 126357

Time (s): cpu = 00:00:53 ; elapsed = 00:00:15 . Memory (MB): peak = 3184.625 ; gain = 13.941 ; free physical = 112561 ; free virtual = 126357
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 25bf61cc5

Time (s): cpu = 00:00:53 ; elapsed = 00:00:15 . Memory (MB): peak = 3184.625 ; gain = 13.941 ; free physical = 112507 ; free virtual = 126311
Ending Placer Task | Checksum: 17ce87016

Time (s): cpu = 00:00:53 ; elapsed = 00:00:15 . Memory (MB): peak = 3184.625 ; gain = 13.941 ; free physical = 112457 ; free virtual = 126260
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:16 . Memory (MB): peak = 3184.625 ; gain = 13.941 ; free physical = 112472 ; free virtual = 126275
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3184.625 ; gain = 0.000 ; free physical = 112267 ; free virtual = 126090
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_67/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3184.625 ; gain = 0.000 ; free physical = 112579 ; free virtual = 126413
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3184.625 ; gain = 0.000 ; free physical = 112674 ; free virtual = 126509
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3184.625 ; gain = 0.000 ; free physical = 112229 ; free virtual = 126098
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_67/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f3cca219 ConstDB: 0 ShapeSum: 891bcdfd RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "p_19[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_19[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_19[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_19[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_19[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_19[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_19[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_19[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_19[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_19[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_19[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_19[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_19[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_19[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_19[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_19[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_19[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_19[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_19[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_19[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_19[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_19[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_19[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_19[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_19[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_19[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_19[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_19[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_19[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_19[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_19[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_19[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_19[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_19[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_19[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_19[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_19[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_19[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_19[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_19[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_19[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_19[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_19[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_19[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_19[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_19[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_19[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_19[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_19[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_19[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_19[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_19[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_19[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_19[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_19[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_19[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_19[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_19[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_19[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_19[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_19[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_19[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_19[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_19[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_9[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_9[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_13[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_13[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_11[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_11[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 114b6e11e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3228.180 ; gain = 0.000 ; free physical = 111087 ; free virtual = 124987
Post Restoration Checksum: NetGraph: 17bdcef7 NumContArr: fcf91227 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 114b6e11e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3229.980 ; gain = 1.801 ; free physical = 111109 ; free virtual = 125010

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 114b6e11e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3238.980 ; gain = 10.801 ; free physical = 111069 ; free virtual = 124973

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 114b6e11e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3238.980 ; gain = 10.801 ; free physical = 111068 ; free virtual = 124971
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 237466d08

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3253.863 ; gain = 25.684 ; free physical = 111520 ; free virtual = 125429
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.003  | TNS=0.000  | WHS=0.092  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1affef93e

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3253.863 ; gain = 25.684 ; free physical = 111474 ; free virtual = 125391

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10703
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10703
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1affef93e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 3257.215 ; gain = 29.035 ; free physical = 111468 ; free virtual = 125385
Phase 3 Initial Routing | Checksum: 1116c718e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3257.215 ; gain = 29.035 ; free physical = 111462 ; free virtual = 125373

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 579
 Number of Nodes with overlaps = 135
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.464  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1dfd3ad07

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 3257.215 ; gain = 29.035 ; free physical = 110478 ; free virtual = 124399
Phase 4 Rip-up And Reroute | Checksum: 1dfd3ad07

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 3257.215 ; gain = 29.035 ; free physical = 110469 ; free virtual = 124397

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1dfd3ad07

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 3257.215 ; gain = 29.035 ; free physical = 110472 ; free virtual = 124400

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1dfd3ad07

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 3257.215 ; gain = 29.035 ; free physical = 110469 ; free virtual = 124397
Phase 5 Delay and Skew Optimization | Checksum: 1dfd3ad07

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 3257.215 ; gain = 29.035 ; free physical = 110464 ; free virtual = 124392

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21fcede34

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 3257.215 ; gain = 29.035 ; free physical = 110417 ; free virtual = 124346
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.464  | TNS=0.000  | WHS=0.099  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 21fcede34

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 3257.215 ; gain = 29.035 ; free physical = 110417 ; free virtual = 124346
Phase 6 Post Hold Fix | Checksum: 21fcede34

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 3257.215 ; gain = 29.035 ; free physical = 110417 ; free virtual = 124346

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.24516 %
  Global Horizontal Routing Utilization  = 1.58959 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 210c50e16

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 3257.215 ; gain = 29.035 ; free physical = 110415 ; free virtual = 124343

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 210c50e16

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 3257.215 ; gain = 29.035 ; free physical = 110414 ; free virtual = 124342

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 115de5c29

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 3289.230 ; gain = 61.051 ; free physical = 110992 ; free virtual = 124921

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.464  | TNS=0.000  | WHS=0.099  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 115de5c29

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 3289.230 ; gain = 61.051 ; free physical = 110987 ; free virtual = 124915
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 3289.230 ; gain = 61.051 ; free physical = 111072 ; free virtual = 125000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 93 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 3289.230 ; gain = 104.605 ; free physical = 111070 ; free virtual = 124999
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3289.230 ; gain = 0.000 ; free physical = 110959 ; free virtual = 124909
INFO: [Common 17-1381] The checkpoint '/home/nanwu/GNN_DFG/bb/dfg_67/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/nanwu/GNN_DFG/bb/dfg_67/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/nanwu/GNN_DFG/bb/dfg_67/project_tmp/solution_tmp/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
100 Infos, 94 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Apr 28 10:04:31 2021...
