Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Wed May 18 16:21:53 2022
| Host         : ubuntu running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_utilization -file rocketchip_wrapper_utilization_placed.rpt -pb rocketchip_wrapper_utilization_placed.pb
| Design       : rocketchip_wrapper
| Device       : xczu9egffvb1156-2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 39045 |     0 |    274080 | 14.25 |
|   LUT as Logic             | 37697 |     0 |    274080 | 13.75 |
|   LUT as Memory            |  1348 |     0 |    144000 |  0.94 |
|     LUT as Distributed RAM |  1346 |     0 |           |       |
|     LUT as Shift Register  |     2 |     0 |           |       |
| CLB Registers              | 19932 |     0 |    548160 |  3.64 |
|   Register as Flip Flop    | 19932 |     0 |    548160 |  3.64 |
|   Register as Latch        |     0 |     0 |    548160 |  0.00 |
| CARRY8                     |   754 |     0 |     34260 |  2.20 |
| F7 Muxes                   |  1423 |     0 |    137040 |  1.04 |
| F8 Muxes                   |   162 |     0 |     68520 |  0.24 |
| F9 Muxes                   |     0 |     0 |     34260 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 4     |          Yes |           - |        Reset |
| 318   |          Yes |         Set |            - |
| 19610 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+-------+-------+-----------+-------+
|                 Site Type                 |  Used | Fixed | Available | Util% |
+-------------------------------------------+-------+-------+-----------+-------+
| CLB                                       |  7445 |     0 |     34260 | 21.73 |
|   CLBL                                    |  3423 |     0 |           |       |
|   CLBM                                    |  4022 |     0 |           |       |
| LUT as Logic                              | 37697 |     0 |    274080 | 13.75 |
|   using O5 output only                    |   145 |       |           |       |
|   using O6 output only                    | 33456 |       |           |       |
|   using O5 and O6                         |  4096 |       |           |       |
| LUT as Memory                             |  1348 |     0 |    144000 |  0.94 |
|   LUT as Distributed RAM                  |  1346 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |    36 |       |           |       |
|     using O5 and O6                       |  1310 |       |           |       |
|   LUT as Shift Register                   |     2 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |     2 |       |           |       |
|     using O5 and O6                       |     0 |       |           |       |
| LUT Flip Flop Pairs                       |  7471 |     0 |    274080 |  2.73 |
|   fully used LUT-FF pairs                 |   839 |       |           |       |
|   LUT-FF pairs with one unused LUT output |  6571 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |  6130 |       |           |       |
| Unique Control Sets                       |   571 |       |           |       |
+-------------------------------------------+-------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   24 |     0 |       912 |  2.63 |
|   RAMB36/FIFO*    |    0 |     0 |       912 |  0.00 |
|   RAMB18          |   48 |     0 |      1824 |  2.63 |
|     RAMB18E2 only |   48 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   15 |     0 |      2520 |  0.60 |
|   DSP48E2 only |   15 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    3 |     3 |       328 |  0.91 |
| HPIOB_M          |    1 |     1 |        96 |  1.04 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    1 |     1 |        96 |  1.04 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    1 |     1 |        60 |  1.67 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_S          |    0 |     0 |        60 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    1 |     1 |        96 |  1.04 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        60 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       208 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       404 |  0.50 |
|   BUFGCE             |    2 |     0 |       116 |  1.72 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |       168 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    1 |     0 |         4 | 25.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |        24 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |         6 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |        12 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        12 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+-------+---------------------+
|  Ref Name  |  Used | Functional Category |
+------------+-------+---------------------+
| LUT6       | 22198 |                 CLB |
| FDRE       | 19610 |            Register |
| LUT5       |  6653 |                 CLB |
| LUT3       |  5129 |                 CLB |
| LUT4       |  4950 |                 CLB |
| LUT2       |  2499 |                 CLB |
| RAMD32     |  2316 |                 CLB |
| MUXF7      |  1423 |                 CLB |
| CARRY8     |   754 |                 CLB |
| LUT1       |   364 |                 CLB |
| RAMS32     |   324 |                 CLB |
| FDSE       |   318 |            Register |
| MUXF8      |   162 |                 CLB |
| RAMB18E2   |    48 |           Block Ram |
| RAMD64E    |    16 |                 CLB |
| DSP48E2    |    15 |          Arithmetic |
| FDCE       |     4 |            Register |
| SRL16E     |     2 |                 CLB |
| BUFGCE     |     2 |               Clock |
| PS8        |     1 |            Advanced |
| OBUFT      |     1 |                 I/O |
| MMCME4_ADV |     1 |               Clock |
| IBUFCTRL   |     1 |              Others |
| DIFFINBUF  |     1 |                 I/O |
+------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------------------------+------+
|            Ref Name           | Used |
+-------------------------------+------+
| system_processing_system7_0_0 |    1 |
+-------------------------------+------+


