# Flappy-Bird---Verilog
Flappy Bird created using Verilog on the Nexys A7 Board

Programmed using Xilinx Vivado 2024
Plug in a VGA Monitor and play.

Add clock wizard and set to 106.47MHz.

Then add all the COE Files to run by using block memory block.
The images and COE files are all attached, the names of the COE Files are listed in the code already.

Copy and Paste all the Code into Vivado to Play

Usage:
Start: press BTN0 to begin the game
Flap: press BTN0 again to flap the bird upward
Difficulty: set SW[0..2] before start for levels 0–3 (faster pipes)
Reset: after game‑over, press BTN0 to restart
Unlock Hat: move the board quickly (accelerometer) to make a crown appear
![image0 (5)](https://github.com/user-attachments/assets/824c32b9-2bb6-4b91-b8b4-44a0d037823a)
![image1 (3)](https://github.com/user-attachments/assets/3c911796-da77-4136-a1d3-66a01cc2afad)
![image2 (1)](https://github.com/user-attachments/assets/d4427f95-4025-4334-99f3-93a9b4ebb346)
