

================================================================
== Vitis HLS Report for 'twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_30_16_5_3_0_s'
================================================================
* Date:           Thu Jan 27 12:44:12 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.829 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  16.000 ns|  16.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.82>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_k_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_k"   --->   Operation 6 'read' 'p_k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_3 = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %p_read7"   --->   Operation 7 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_4 = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %p_read6"   --->   Operation 8 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_5 = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %p_read5"   --->   Operation 9 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_6 = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %p_read4"   --->   Operation 10 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_7 = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %p_read3"   --->   Operation 11 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_8 = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %p_read2"   --->   Operation 12 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_9 = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %p_read1"   --->   Operation 13 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read39 = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %p_read"   --->   Operation 14 'read' 'p_read39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_twiddleTable_M_imag_0_0_0_addr = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 0"   --->   Operation 15 'getelementptr' 'p_twiddleTable_M_imag_0_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (0.69ns)   --->   "%lut_out_imag_V_4 = load i4 %p_twiddleTable_M_imag_0_0_0_addr"   --->   Operation 16 'load' 'lut_out_imag_V_4' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_1 : Operation 17 [1/1] (0.70ns)   --->   "%index_cos_V = add i4 %p_k_read, i4 12"   --->   Operation 17 'add' 'index_cos_V' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%index_invert_control_imag_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %p_k_read, i32 2"   --->   Operation 18 'bitselect' 'index_invert_control_imag_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lut_index_imag_V = trunc i4 %p_k_read"   --->   Operation 19 'trunc' 'lut_index_imag_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.43ns)   --->   "%lut_index_imag_V_1 = sub i2 0, i2 %lut_index_imag_V"   --->   Operation 20 'sub' 'lut_index_imag_V_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.27ns)   --->   "%lut_index_imag_V_2 = select i1 %index_invert_control_imag_2, i2 %lut_index_imag_V_1, i2 %lut_index_imag_V" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:113]   --->   Operation 21 'select' 'lut_index_imag_V_2' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln573 = zext i2 %lut_index_imag_V_2"   --->   Operation 22 'zext' 'zext_ln573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_twiddleTable_M_imag_0_0_0_addr_1 = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 %zext_ln573"   --->   Operation 23 'getelementptr' 'p_twiddleTable_M_imag_0_0_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (0.69ns)   --->   "%lut_out_imag_V = load i4 %p_twiddleTable_M_imag_0_0_0_addr_1"   --->   Operation 24 'load' 'lut_out_imag_V' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%index_invert_control_real_V = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_cos_V, i32 2"   --->   Operation 25 'bitselect' 'index_invert_control_real_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%lut_index_real_V = trunc i4 %index_cos_V"   --->   Operation 26 'trunc' 'lut_index_real_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.43ns)   --->   "%lut_index_real_V_1 = sub i2 0, i2 %lut_index_real_V"   --->   Operation 27 'sub' 'lut_index_real_V_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.27ns)   --->   "%lut_index_real_V_2 = select i1 %index_invert_control_real_V, i2 %lut_index_real_V_1, i2 %lut_index_real_V" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:131]   --->   Operation 28 'select' 'lut_index_real_V_2' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln573_1 = zext i2 %lut_index_real_V_2"   --->   Operation 29 'zext' 'zext_ln573_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_twiddleTable_M_imag_0_0_0_addr_2 = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 %zext_ln573_1"   --->   Operation 30 'getelementptr' 'p_twiddleTable_M_imag_0_0_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.69ns)   --->   "%lut_out_real_V = load i4 %p_twiddleTable_M_imag_0_0_0_addr_2"   --->   Operation 31 'load' 'lut_out_real_V' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%index_V = shl i4 %p_k_read, i4 1"   --->   Operation 32 'shl' 'index_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.70ns)   --->   "%index_cos_V_1 = add i4 %index_V, i4 12"   --->   Operation 33 'add' 'index_cos_V_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%index_invert_control_imag_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %p_k_read, i32 1"   --->   Operation 34 'bitselect' 'index_invert_control_imag_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.65ns)   --->   "%icmp_ln1049_4 = icmp_eq  i4 %index_V, i4 4"   --->   Operation 35 'icmp' 'icmp_ln1049_4' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.65ns)   --->   "%icmp_ln1049_5 = icmp_eq  i4 %index_V, i4 12"   --->   Operation 36 'icmp' 'icmp_ln1049_5' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i4 %p_k_read"   --->   Operation 37 'trunc' 'trunc_ln674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%lut_index_imag_V_3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %trunc_ln674, i1 0"   --->   Operation 38 'bitconcatenate' 'lut_index_imag_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.43ns)   --->   "%lut_index_imag_V_4 = sub i2 0, i2 %lut_index_imag_V_3"   --->   Operation 39 'sub' 'lut_index_imag_V_4' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.27ns)   --->   "%lut_index_imag_V_5 = select i1 %index_invert_control_imag_1, i2 %lut_index_imag_V_4, i2 %lut_index_imag_V_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:113]   --->   Operation 40 'select' 'lut_index_imag_V_5' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln573_2 = zext i2 %lut_index_imag_V_5"   --->   Operation 41 'zext' 'zext_ln573_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_twiddleTable_M_imag_0_0_0_addr_3 = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 %zext_ln573_2"   --->   Operation 42 'getelementptr' 'p_twiddleTable_M_imag_0_0_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (0.69ns)   --->   "%lut_out_imag_V_2 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_3"   --->   Operation 43 'load' 'lut_out_imag_V_2' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%index_invert_control_real_V_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_cos_V_1, i32 2"   --->   Operation 44 'bitselect' 'index_invert_control_real_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.65ns)   --->   "%icmp_ln1049_7 = icmp_eq  i4 %index_V, i4 0"   --->   Operation 45 'icmp' 'icmp_ln1049_7' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%lut_index_real_V_3 = trunc i4 %index_cos_V_1"   --->   Operation 46 'trunc' 'lut_index_real_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.43ns)   --->   "%lut_index_real_V_4 = sub i2 0, i2 %lut_index_real_V_3"   --->   Operation 47 'sub' 'lut_index_real_V_4' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.27ns)   --->   "%lut_index_real_V_5 = select i1 %index_invert_control_real_V_1, i2 %lut_index_real_V_4, i2 %lut_index_real_V_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:131]   --->   Operation 48 'select' 'lut_index_real_V_5' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln573_3 = zext i2 %lut_index_real_V_5"   --->   Operation 49 'zext' 'zext_ln573_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_twiddleTable_M_imag_0_0_0_addr_4 = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 %zext_ln573_3"   --->   Operation 50 'getelementptr' 'p_twiddleTable_M_imag_0_0_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (0.69ns)   --->   "%lut_out_real_V_1 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_4"   --->   Operation 51 'load' 'lut_out_real_V_1' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln315 = shl i4 %p_k_read, i4 2"   --->   Operation 52 'shl' 'shl_ln315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.70ns)   --->   "%index_V_1 = sub i4 %shl_ln315, i4 %p_k_read"   --->   Operation 53 'sub' 'index_V_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.70ns)   --->   "%index_cos_V_2 = add i4 %index_V_1, i4 12"   --->   Operation 54 'add' 'index_cos_V_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%index_invert_control_imag = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_V_1, i32 2"   --->   Operation 55 'bitselect' 'index_invert_control_imag' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%lut_index_imag_V_6 = trunc i4 %index_V_1"   --->   Operation 56 'trunc' 'lut_index_imag_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.43ns)   --->   "%lut_index_imag_V_7 = sub i2 0, i2 %lut_index_imag_V_6"   --->   Operation 57 'sub' 'lut_index_imag_V_7' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.27ns)   --->   "%lut_index_imag_V_8 = select i1 %index_invert_control_imag, i2 %lut_index_imag_V_7, i2 %lut_index_imag_V_6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:113]   --->   Operation 58 'select' 'lut_index_imag_V_8' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln573_4 = zext i2 %lut_index_imag_V_8"   --->   Operation 59 'zext' 'zext_ln573_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_twiddleTable_M_imag_0_0_0_addr_5 = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 %zext_ln573_4"   --->   Operation 60 'getelementptr' 'p_twiddleTable_M_imag_0_0_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (0.69ns)   --->   "%lut_out_imag_V_3 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_5"   --->   Operation 61 'load' 'lut_out_imag_V_3' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%index_invert_control_real_V_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_cos_V_2, i32 2"   --->   Operation 62 'bitselect' 'index_invert_control_real_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.65ns)   --->   "%icmp_ln1049_11 = icmp_eq  i4 %shl_ln315, i4 %p_k_read"   --->   Operation 63 'icmp' 'icmp_ln1049_11' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%lut_index_real_V_6 = trunc i4 %index_cos_V_2"   --->   Operation 64 'trunc' 'lut_index_real_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.43ns)   --->   "%lut_index_real_V_7 = sub i2 0, i2 %lut_index_real_V_6"   --->   Operation 65 'sub' 'lut_index_real_V_7' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.27ns)   --->   "%lut_index_real_V_8 = select i1 %index_invert_control_real_V_2, i2 %lut_index_real_V_7, i2 %lut_index_real_V_6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:131]   --->   Operation 66 'select' 'lut_index_real_V_8' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln573_5 = zext i2 %lut_index_real_V_8"   --->   Operation 67 'zext' 'zext_ln573_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_twiddleTable_M_imag_0_0_0_addr_6 = getelementptr i18 %p_twiddleTable_M_imag_0_0_0, i64 0, i64 %zext_ln573_5"   --->   Operation 68 'getelementptr' 'p_twiddleTable_M_imag_0_0_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [2/2] (0.69ns)   --->   "%lut_out_real_V_2 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_6"   --->   Operation 69 'load' 'lut_out_real_V_2' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>

State 2 <SV = 1> <Delay = 2.37>
ST_2 : Operation 70 [1/2] (0.69ns)   --->   "%lut_out_imag_V_4 = load i4 %p_twiddleTable_M_imag_0_0_0_addr"   --->   Operation 70 'load' 'lut_out_imag_V_4' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node imagSinVal)   --->   "%output_negate_control_imag = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %p_k_read, i32 3"   --->   Operation 71 'bitselect' 'output_negate_control_imag' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.65ns)   --->   "%icmp_ln1049 = icmp_eq  i4 %p_k_read, i4 4"   --->   Operation 72 'icmp' 'icmp_ln1049' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.65ns)   --->   "%icmp_ln1049_1 = icmp_eq  i4 %p_k_read, i4 12"   --->   Operation 73 'icmp' 'icmp_ln1049_1' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node temp_out_sin_V)   --->   "%output_saturation_control_imag = or i1 %icmp_ln1049, i1 %icmp_ln1049_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:111]   --->   Operation 74 'or' 'output_saturation_control_imag' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/2] (0.69ns)   --->   "%lut_out_imag_V = load i4 %p_twiddleTable_M_imag_0_0_0_addr_1"   --->   Operation 75 'load' 'lut_out_imag_V' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_2 : Operation 76 [1/1] (0.29ns) (out node of the LUT)   --->   "%temp_out_sin_V = select i1 %output_saturation_control_imag, i18 196608, i18 %lut_out_imag_V" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:117]   --->   Operation 76 'select' 'temp_out_sin_V' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln712_2 = sext i18 %temp_out_sin_V"   --->   Operation 77 'sext' 'sext_ln712_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.79ns)   --->   "%r = sub i19 0, i19 %sext_ln712_2"   --->   Operation 78 'sub' 'r' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r, i32 18"   --->   Operation 79 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%p_Val2_1 = trunc i19 %r"   --->   Operation 80 'trunc' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%p_Result_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r, i32 17"   --->   Operation 81 'bitselect' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%xor_ln794 = xor i1 %p_Result_s, i1 1"   --->   Operation 82 'xor' 'xor_ln794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%overflow = and i1 %p_Result_31, i1 %xor_ln794"   --->   Operation 83 'and' 'overflow' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%xor_ln340 = xor i1 %p_Result_s, i1 %p_Result_31"   --->   Operation 84 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%select_ln384 = select i1 %overflow, i18 131071, i18 131072"   --->   Operation 85 'select' 'select_ln384' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %xor_ln340, i18 %select_ln384, i18 %p_Val2_1"   --->   Operation 86 'select' 'select_ln340' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.29ns) (out node of the LUT)   --->   "%imagSinVal = select i1 %output_negate_control_imag, i18 %select_ln340, i18 %temp_out_sin_V"   --->   Operation 87 'select' 'imagSinVal' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node realCosVal)   --->   "%output_negate_control_real_V = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_cos_V, i32 3"   --->   Operation 88 'bitselect' 'output_negate_control_real_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.65ns)   --->   "%icmp_ln1049_2 = icmp_eq  i4 %index_cos_V, i4 4"   --->   Operation 89 'icmp' 'icmp_ln1049_2' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.65ns)   --->   "%icmp_ln1049_3 = icmp_eq  i4 %p_k_read, i4 0"   --->   Operation 90 'icmp' 'icmp_ln1049_3' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node temp_out_cos_V)   --->   "%output_saturation_control_real_V = or i1 %icmp_ln1049_2, i1 %icmp_ln1049_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:129]   --->   Operation 91 'or' 'output_saturation_control_real_V' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/2] (0.69ns)   --->   "%lut_out_real_V = load i4 %p_twiddleTable_M_imag_0_0_0_addr_2"   --->   Operation 92 'load' 'lut_out_real_V' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_2 : Operation 93 [1/1] (0.29ns) (out node of the LUT)   --->   "%temp_out_cos_V = select i1 %output_saturation_control_real_V, i18 196608, i18 %lut_out_real_V" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:134]   --->   Operation 93 'select' 'temp_out_cos_V' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln712_3 = sext i18 %temp_out_cos_V"   --->   Operation 94 'sext' 'sext_ln712_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.79ns)   --->   "%r_V_8 = sub i19 0, i19 %sext_ln712_3"   --->   Operation 95 'sub' 'r_V_8' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%p_Result_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_V_8, i32 18"   --->   Operation 96 'bitselect' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%p_Val2_4 = trunc i19 %r_V_8"   --->   Operation 97 'trunc' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%p_Result_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_V_8, i32 17"   --->   Operation 98 'bitselect' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%xor_ln794_1 = xor i1 %p_Result_32, i1 1"   --->   Operation 99 'xor' 'xor_ln794_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%overflow_1 = and i1 %p_Result_33, i1 %xor_ln794_1"   --->   Operation 100 'and' 'overflow_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%xor_ln340_1 = xor i1 %p_Result_32, i1 %p_Result_33"   --->   Operation 101 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%select_ln384_1 = select i1 %overflow_1, i18 131071, i18 131072"   --->   Operation 102 'select' 'select_ln384_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln340_1 = select i1 %xor_ln340_1, i18 %select_ln384_1, i18 %p_Val2_4"   --->   Operation 103 'select' 'select_ln340_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.29ns) (out node of the LUT)   --->   "%realCosVal = select i1 %output_negate_control_real_V, i18 %select_ln340_1, i18 %temp_out_cos_V"   --->   Operation 104 'select' 'realCosVal' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node temp_out_sin_V_2)   --->   "%output_saturation_control_imag_1 = or i1 %icmp_ln1049_4, i1 %icmp_ln1049_5" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:111]   --->   Operation 105 'or' 'output_saturation_control_imag_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/2] (0.69ns)   --->   "%lut_out_imag_V_2 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_3"   --->   Operation 106 'load' 'lut_out_imag_V_2' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_2 : Operation 107 [1/1] (0.29ns) (out node of the LUT)   --->   "%temp_out_sin_V_2 = select i1 %output_saturation_control_imag_1, i18 196608, i18 %lut_out_imag_V_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:117]   --->   Operation 107 'select' 'temp_out_sin_V_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln712_4 = sext i18 %temp_out_sin_V_2"   --->   Operation 108 'sext' 'sext_ln712_4' <Predicate = (index_invert_control_imag_2)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.79ns)   --->   "%r_7 = sub i19 0, i19 %sext_ln712_4"   --->   Operation 109 'sub' 'r_7' <Predicate = (index_invert_control_imag_2)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_7, i32 18"   --->   Operation 110 'bitselect' 'p_Result_34' <Predicate = (index_invert_control_imag_2)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_2)   --->   "%p_Val2_7 = trunc i19 %r_7"   --->   Operation 111 'trunc' 'p_Val2_7' <Predicate = (index_invert_control_imag_2)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%p_Result_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_7, i32 17"   --->   Operation 112 'bitselect' 'p_Result_35' <Predicate = (index_invert_control_imag_2)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_2)   --->   "%xor_ln794_2 = xor i1 %p_Result_34, i1 1"   --->   Operation 113 'xor' 'xor_ln794_2' <Predicate = (index_invert_control_imag_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_2)   --->   "%overflow_2 = and i1 %p_Result_35, i1 %xor_ln794_2"   --->   Operation 114 'and' 'overflow_2' <Predicate = (index_invert_control_imag_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_2)   --->   "%xor_ln340_2 = xor i1 %p_Result_34, i1 %p_Result_35"   --->   Operation 115 'xor' 'xor_ln340_2' <Predicate = (index_invert_control_imag_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_2)   --->   "%select_ln384_2 = select i1 %overflow_2, i18 131071, i18 131072"   --->   Operation 116 'select' 'select_ln384_2' <Predicate = (index_invert_control_imag_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln340_2 = select i1 %xor_ln340_2, i18 %select_ln384_2, i18 %p_Val2_7"   --->   Operation 117 'select' 'select_ln340_2' <Predicate = (index_invert_control_imag_2)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.29ns) (out node of the LUT)   --->   "%imagSinVal_1 = select i1 %index_invert_control_imag_2, i18 %select_ln340_2, i18 %temp_out_sin_V_2"   --->   Operation 118 'select' 'imagSinVal_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node realCosVal_1)   --->   "%output_negate_control_real_V_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_cos_V_1, i32 3"   --->   Operation 119 'bitselect' 'output_negate_control_real_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.65ns)   --->   "%icmp_ln1049_6 = icmp_eq  i4 %index_cos_V_1, i4 4"   --->   Operation 120 'icmp' 'icmp_ln1049_6' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node temp_out_cos_V_1)   --->   "%output_saturation_control_real_V_1 = or i1 %icmp_ln1049_6, i1 %icmp_ln1049_7" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:129]   --->   Operation 121 'or' 'output_saturation_control_real_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/2] (0.69ns)   --->   "%lut_out_real_V_1 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_4"   --->   Operation 122 'load' 'lut_out_real_V_1' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_2 : Operation 123 [1/1] (0.29ns) (out node of the LUT)   --->   "%temp_out_cos_V_1 = select i1 %output_saturation_control_real_V_1, i18 196608, i18 %lut_out_real_V_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:134]   --->   Operation 123 'select' 'temp_out_cos_V_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln712_5 = sext i18 %temp_out_cos_V_1"   --->   Operation 124 'sext' 'sext_ln712_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.79ns)   --->   "%r_V_9 = sub i19 0, i19 %sext_ln712_5"   --->   Operation 125 'sub' 'r_V_9' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_V_9, i32 18"   --->   Operation 126 'bitselect' 'p_Result_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%p_Val2_10 = trunc i19 %r_V_9"   --->   Operation 127 'trunc' 'p_Val2_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%p_Result_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_V_9, i32 17"   --->   Operation 128 'bitselect' 'p_Result_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%xor_ln794_3 = xor i1 %p_Result_36, i1 1"   --->   Operation 129 'xor' 'xor_ln794_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%overflow_3 = and i1 %p_Result_37, i1 %xor_ln794_3"   --->   Operation 130 'and' 'overflow_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%xor_ln340_3 = xor i1 %p_Result_36, i1 %p_Result_37"   --->   Operation 131 'xor' 'xor_ln340_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%select_ln384_3 = select i1 %overflow_3, i18 131071, i18 131072"   --->   Operation 132 'select' 'select_ln384_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln340_3 = select i1 %xor_ln340_3, i18 %select_ln384_3, i18 %p_Val2_10"   --->   Operation 133 'select' 'select_ln340_3' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.29ns) (out node of the LUT)   --->   "%realCosVal_1 = select i1 %output_negate_control_real_V_1, i18 %select_ln340_3, i18 %temp_out_cos_V_1"   --->   Operation 134 'select' 'realCosVal_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node imagSinVal_2)   --->   "%output_negate_control_imag_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_V_1, i32 3"   --->   Operation 135 'bitselect' 'output_negate_control_imag_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.65ns)   --->   "%icmp_ln1049_8 = icmp_eq  i4 %index_V_1, i4 4"   --->   Operation 136 'icmp' 'icmp_ln1049_8' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.65ns)   --->   "%icmp_ln1049_9 = icmp_eq  i4 %index_V_1, i4 12"   --->   Operation 137 'icmp' 'icmp_ln1049_9' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node temp_out_sin_V_3)   --->   "%output_saturation_control_imag_2 = or i1 %icmp_ln1049_8, i1 %icmp_ln1049_9" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:111]   --->   Operation 138 'or' 'output_saturation_control_imag_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/2] (0.69ns)   --->   "%lut_out_imag_V_3 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_5"   --->   Operation 139 'load' 'lut_out_imag_V_3' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_2 : Operation 140 [1/1] (0.29ns) (out node of the LUT)   --->   "%temp_out_sin_V_3 = select i1 %output_saturation_control_imag_2, i18 196608, i18 %lut_out_imag_V_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:117]   --->   Operation 140 'select' 'temp_out_sin_V_3' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln712_6 = sext i18 %temp_out_sin_V_3"   --->   Operation 141 'sext' 'sext_ln712_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.79ns)   --->   "%r_8 = sub i19 0, i19 %sext_ln712_6"   --->   Operation 142 'sub' 'r_8' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%p_Result_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_8, i32 18"   --->   Operation 143 'bitselect' 'p_Result_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%p_Val2_13 = trunc i19 %r_8"   --->   Operation 144 'trunc' 'p_Val2_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%p_Result_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_8, i32 17"   --->   Operation 145 'bitselect' 'p_Result_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%xor_ln794_4 = xor i1 %p_Result_38, i1 1"   --->   Operation 146 'xor' 'xor_ln794_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%overflow_4 = and i1 %p_Result_39, i1 %xor_ln794_4"   --->   Operation 147 'and' 'overflow_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%xor_ln340_4 = xor i1 %p_Result_38, i1 %p_Result_39"   --->   Operation 148 'xor' 'xor_ln340_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%select_ln384_4 = select i1 %overflow_4, i18 131071, i18 131072"   --->   Operation 149 'select' 'select_ln384_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln340_4 = select i1 %xor_ln340_4, i18 %select_ln384_4, i18 %p_Val2_13"   --->   Operation 150 'select' 'select_ln340_4' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.29ns) (out node of the LUT)   --->   "%imagSinVal_2 = select i1 %output_negate_control_imag_2, i18 %select_ln340_4, i18 %temp_out_sin_V_3"   --->   Operation 151 'select' 'imagSinVal_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node realCosVal_2)   --->   "%output_negate_control_real_V_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %index_cos_V_2, i32 3"   --->   Operation 152 'bitselect' 'output_negate_control_real_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.65ns)   --->   "%icmp_ln1049_10 = icmp_eq  i4 %index_cos_V_2, i4 4"   --->   Operation 153 'icmp' 'icmp_ln1049_10' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node temp_out_cos_V_2)   --->   "%output_saturation_control_real_V_2 = or i1 %icmp_ln1049_10, i1 %icmp_ln1049_11" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:129]   --->   Operation 154 'or' 'output_saturation_control_real_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/2] (0.69ns)   --->   "%lut_out_real_V_2 = load i4 %p_twiddleTable_M_imag_0_0_0_addr_6"   --->   Operation 155 'load' 'lut_out_real_V_2' <Predicate = true> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 16> <ROM>
ST_2 : Operation 156 [1/1] (0.29ns) (out node of the LUT)   --->   "%temp_out_cos_V_2 = select i1 %output_saturation_control_real_V_2, i18 196608, i18 %lut_out_real_V_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:134]   --->   Operation 156 'select' 'temp_out_cos_V_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln712_7 = sext i18 %temp_out_cos_V_2"   --->   Operation 157 'sext' 'sext_ln712_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.79ns)   --->   "%r_V_10 = sub i19 0, i19 %sext_ln712_7"   --->   Operation 158 'sub' 'r_V_10' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%p_Result_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_V_10, i32 18"   --->   Operation 159 'bitselect' 'p_Result_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_5)   --->   "%p_Val2_16 = trunc i19 %r_V_10"   --->   Operation 160 'trunc' 'p_Val2_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%p_Result_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %r_V_10, i32 17"   --->   Operation 161 'bitselect' 'p_Result_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_5)   --->   "%xor_ln794_5 = xor i1 %p_Result_40, i1 1"   --->   Operation 162 'xor' 'xor_ln794_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_5)   --->   "%overflow_5 = and i1 %p_Result_41, i1 %xor_ln794_5"   --->   Operation 163 'and' 'overflow_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_5)   --->   "%xor_ln340_5 = xor i1 %p_Result_40, i1 %p_Result_41"   --->   Operation 164 'xor' 'xor_ln340_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_5)   --->   "%select_ln384_5 = select i1 %overflow_5, i18 131071, i18 131072"   --->   Operation 165 'select' 'select_ln384_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln340_5 = select i1 %xor_ln340_5, i18 %select_ln384_5, i18 %p_Val2_16"   --->   Operation 166 'select' 'select_ln340_5' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.29ns) (out node of the LUT)   --->   "%realCosVal_2 = select i1 %output_negate_control_real_V_2, i18 %select_ln340_5, i18 %temp_out_cos_V_2"   --->   Operation 167 'select' 'realCosVal_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.29>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i29 %p_read_6"   --->   Operation 168 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln1171_1 = sext i18 %lut_out_imag_V_4"   --->   Operation 169 'sext' 'sext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [2/2] (2.29ns)   --->   "%mul_ln1246 = mul i46 %sext_ln1171, i46 %sext_ln1171_1"   --->   Operation 170 'mul' 'mul_ln1246' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln1171_2 = sext i29 %p_read39"   --->   Operation 171 'sext' 'sext_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [2/2] (2.29ns)   --->   "%mul_ln712 = mul i46 %sext_ln1171_2, i46 %sext_ln1171_1"   --->   Operation 172 'mul' 'mul_ln712' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln1171_3 = sext i29 %p_read_9"   --->   Operation 173 'sext' 'sext_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1171_4 = sext i18 %realCosVal"   --->   Operation 174 'sext' 'sext_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln1171_5 = sext i29 %p_read_5"   --->   Operation 175 'sext' 'sext_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln1171_6 = sext i18 %imagSinVal"   --->   Operation 176 'sext' 'sext_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [2/2] (2.29ns)   --->   "%mul_ln712_1 = mul i46 %sext_ln1171_3, i46 %sext_ln1171_4"   --->   Operation 177 'mul' 'mul_ln712_1' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [2/2] (2.29ns)   --->   "%mul_ln1246_1 = mul i46 %sext_ln1171_5, i46 %sext_ln1171_6"   --->   Operation 178 'mul' 'mul_ln1246_1' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [2/2] (2.29ns)   --->   "%mul_ln712_2 = mul i46 %sext_ln1171_3, i46 %sext_ln1171_6"   --->   Operation 179 'mul' 'mul_ln712_2' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [2/2] (2.29ns)   --->   "%mul_ln1245 = mul i46 %sext_ln1171_5, i46 %sext_ln1171_4"   --->   Operation 180 'mul' 'mul_ln1245' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln1171_7 = sext i29 %p_read_8"   --->   Operation 181 'sext' 'sext_ln1171_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln1171_8 = sext i18 %realCosVal_1"   --->   Operation 182 'sext' 'sext_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln1171_9 = sext i29 %p_read_4"   --->   Operation 183 'sext' 'sext_ln1171_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln1171_10 = sext i18 %imagSinVal_1"   --->   Operation 184 'sext' 'sext_ln1171_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [2/2] (2.29ns)   --->   "%mul_ln712_3 = mul i46 %sext_ln1171_7, i46 %sext_ln1171_8"   --->   Operation 185 'mul' 'mul_ln712_3' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [2/2] (2.29ns)   --->   "%mul_ln1246_2 = mul i46 %sext_ln1171_9, i46 %sext_ln1171_10"   --->   Operation 186 'mul' 'mul_ln1246_2' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [2/2] (2.29ns)   --->   "%mul_ln712_4 = mul i46 %sext_ln1171_7, i46 %sext_ln1171_10"   --->   Operation 187 'mul' 'mul_ln712_4' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 188 [2/2] (2.29ns)   --->   "%mul_ln1245_1 = mul i46 %sext_ln1171_9, i46 %sext_ln1171_8"   --->   Operation 188 'mul' 'mul_ln1245_1' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln1171_11 = sext i29 %p_read_7"   --->   Operation 189 'sext' 'sext_ln1171_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln1171_12 = sext i18 %realCosVal_2"   --->   Operation 190 'sext' 'sext_ln1171_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln1171_13 = sext i29 %p_read_3"   --->   Operation 191 'sext' 'sext_ln1171_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln1171_14 = sext i18 %imagSinVal_2"   --->   Operation 192 'sext' 'sext_ln1171_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [2/2] (2.29ns)   --->   "%mul_ln712_5 = mul i46 %sext_ln1171_11, i46 %sext_ln1171_12"   --->   Operation 193 'mul' 'mul_ln712_5' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [2/2] (2.29ns)   --->   "%mul_ln1246_3 = mul i46 %sext_ln1171_13, i46 %sext_ln1171_14"   --->   Operation 194 'mul' 'mul_ln1246_3' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 195 [2/2] (2.29ns)   --->   "%mul_ln712_6 = mul i46 %sext_ln1171_11, i46 %sext_ln1171_14"   --->   Operation 195 'mul' 'mul_ln712_6' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [2/2] (2.29ns)   --->   "%mul_ln1245_2 = mul i46 %sext_ln1171_13, i46 %sext_ln1171_12"   --->   Operation 196 'mul' 'mul_ln1245_2' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.29>
ST_4 : Operation 197 [1/2] (2.29ns)   --->   "%mul_ln1246 = mul i46 %sext_ln1171, i46 %sext_ln1171_1"   --->   Operation 197 'mul' 'mul_ln1246' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 198 [1/2] (2.29ns)   --->   "%mul_ln712 = mul i46 %sext_ln1171_2, i46 %sext_ln1171_1"   --->   Operation 198 'mul' 'mul_ln712' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [1/2] (2.29ns)   --->   "%mul_ln712_1 = mul i46 %sext_ln1171_3, i46 %sext_ln1171_4"   --->   Operation 199 'mul' 'mul_ln712_1' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 200 [1/2] (2.29ns)   --->   "%mul_ln1246_1 = mul i46 %sext_ln1171_5, i46 %sext_ln1171_6"   --->   Operation 200 'mul' 'mul_ln1246_1' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/2] (2.29ns)   --->   "%mul_ln712_2 = mul i46 %sext_ln1171_3, i46 %sext_ln1171_6"   --->   Operation 201 'mul' 'mul_ln712_2' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 202 [1/2] (2.29ns)   --->   "%mul_ln1245 = mul i46 %sext_ln1171_5, i46 %sext_ln1171_4"   --->   Operation 202 'mul' 'mul_ln1245' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [1/2] (2.29ns)   --->   "%mul_ln712_3 = mul i46 %sext_ln1171_7, i46 %sext_ln1171_8"   --->   Operation 203 'mul' 'mul_ln712_3' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 204 [1/2] (2.29ns)   --->   "%mul_ln1246_2 = mul i46 %sext_ln1171_9, i46 %sext_ln1171_10"   --->   Operation 204 'mul' 'mul_ln1246_2' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 205 [1/2] (2.29ns)   --->   "%mul_ln712_4 = mul i46 %sext_ln1171_7, i46 %sext_ln1171_10"   --->   Operation 205 'mul' 'mul_ln712_4' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 206 [1/2] (2.29ns)   --->   "%mul_ln1245_1 = mul i46 %sext_ln1171_9, i46 %sext_ln1171_8"   --->   Operation 206 'mul' 'mul_ln1245_1' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 207 [1/2] (2.29ns)   --->   "%mul_ln712_5 = mul i46 %sext_ln1171_11, i46 %sext_ln1171_12"   --->   Operation 207 'mul' 'mul_ln712_5' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 208 [1/2] (2.29ns)   --->   "%mul_ln1246_3 = mul i46 %sext_ln1171_13, i46 %sext_ln1171_14"   --->   Operation 208 'mul' 'mul_ln1246_3' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 209 [1/2] (2.29ns)   --->   "%mul_ln712_6 = mul i46 %sext_ln1171_11, i46 %sext_ln1171_14"   --->   Operation 209 'mul' 'mul_ln712_6' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 210 [1/2] (2.29ns)   --->   "%mul_ln1245_2 = mul i46 %sext_ln1171_13, i46 %sext_ln1171_12"   --->   Operation 210 'mul' 'mul_ln1245_2' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.95>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%r_V = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i29.i16, i29 %p_read39, i16 0"   --->   Operation 211 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i45 %r_V"   --->   Operation 212 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (0.95ns)   --->   "%ret_V = sub i46 %sext_ln712, i46 %mul_ln1246"   --->   Operation 213 'sub' 'ret_V' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%p_val_V = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %ret_V, i32 16, i32 45"   --->   Operation 214 'partselect' 'p_val_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%r_V_1 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i29.i16, i29 %p_read_6, i16 0"   --->   Operation 215 'bitconcatenate' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln712_1 = sext i45 %r_V_1"   --->   Operation 216 'sext' 'sext_ln712_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.95ns)   --->   "%ret_V_48 = add i46 %mul_ln712, i46 %sext_ln712_1"   --->   Operation 217 'add' 'ret_V_48' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%p_val_V_1 = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %ret_V_48, i32 16, i32 45"   --->   Operation 218 'partselect' 'p_val_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.95ns)   --->   "%ret_V_49 = sub i46 %mul_ln712_1, i46 %mul_ln1246_1"   --->   Operation 219 'sub' 'ret_V_49' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%p_val_V_2 = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %ret_V_49, i32 16, i32 45"   --->   Operation 220 'partselect' 'p_val_V_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.95ns)   --->   "%ret_V_50 = add i46 %mul_ln1245, i46 %mul_ln712_2"   --->   Operation 221 'add' 'ret_V_50' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%p_val_V_3 = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %ret_V_50, i32 16, i32 45"   --->   Operation 222 'partselect' 'p_val_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.95ns)   --->   "%ret_V_51 = sub i46 %mul_ln712_3, i46 %mul_ln1246_2"   --->   Operation 223 'sub' 'ret_V_51' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%p_val_V_4 = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %ret_V_51, i32 16, i32 45"   --->   Operation 224 'partselect' 'p_val_V_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.95ns)   --->   "%ret_V_52 = add i46 %mul_ln1245_1, i46 %mul_ln712_4"   --->   Operation 225 'add' 'ret_V_52' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%p_val_V_5 = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %ret_V_52, i32 16, i32 45"   --->   Operation 226 'partselect' 'p_val_V_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (0.95ns)   --->   "%ret_V_53 = sub i46 %mul_ln712_5, i46 %mul_ln1246_3"   --->   Operation 227 'sub' 'ret_V_53' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%p_val_V_6 = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %ret_V_53, i32 16, i32 45"   --->   Operation 228 'partselect' 'p_val_V_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.95ns)   --->   "%ret_V_54 = add i46 %mul_ln1245_2, i46 %mul_ln712_6"   --->   Operation 229 'add' 'ret_V_54' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%p_val_V_7 = partselect i30 @_ssdm_op_PartSelect.i30.i46.i32.i32, i46 %ret_V_54, i32 16, i32 45"   --->   Operation 230 'partselect' 'p_val_V_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%mrv = insertvalue i240 <undef>, i30 %p_val_V" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:122]   --->   Operation 231 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i240 %mrv, i30 %p_val_V_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:122]   --->   Operation 232 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i240 %mrv_1, i30 %p_val_V_4" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:122]   --->   Operation 233 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i240 %mrv_2, i30 %p_val_V_6" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:122]   --->   Operation 234 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i240 %mrv_3, i30 %p_val_V_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:122]   --->   Operation 235 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i240 %mrv_4, i30 %p_val_V_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:122]   --->   Operation 236 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i240 %mrv_5, i30 %p_val_V_5" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:122]   --->   Operation 237 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i240 %mrv_6, i30 %p_val_V_7" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:122]   --->   Operation 238 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i240 %mrv_7" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:122]   --->   Operation 239 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_twiddleTable_M_imag_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111111]; IO mode=ap_memory:ce=0
Port [ p_k]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_k_read                           (read          ) [ 011000]
p_read_3                           (read          ) [ 011100]
p_read_4                           (read          ) [ 011100]
p_read_5                           (read          ) [ 011100]
p_read_6                           (read          ) [ 011111]
p_read_7                           (read          ) [ 011100]
p_read_8                           (read          ) [ 011100]
p_read_9                           (read          ) [ 011100]
p_read39                           (read          ) [ 011111]
p_twiddleTable_M_imag_0_0_0_addr   (getelementptr ) [ 011000]
index_cos_V                        (add           ) [ 011000]
index_invert_control_imag_2        (bitselect     ) [ 011000]
lut_index_imag_V                   (trunc         ) [ 000000]
lut_index_imag_V_1                 (sub           ) [ 000000]
lut_index_imag_V_2                 (select        ) [ 000000]
zext_ln573                         (zext          ) [ 000000]
p_twiddleTable_M_imag_0_0_0_addr_1 (getelementptr ) [ 011000]
index_invert_control_real_V        (bitselect     ) [ 000000]
lut_index_real_V                   (trunc         ) [ 000000]
lut_index_real_V_1                 (sub           ) [ 000000]
lut_index_real_V_2                 (select        ) [ 000000]
zext_ln573_1                       (zext          ) [ 000000]
p_twiddleTable_M_imag_0_0_0_addr_2 (getelementptr ) [ 011000]
index_V                            (shl           ) [ 000000]
index_cos_V_1                      (add           ) [ 011000]
index_invert_control_imag_1        (bitselect     ) [ 000000]
icmp_ln1049_4                      (icmp          ) [ 011000]
icmp_ln1049_5                      (icmp          ) [ 011000]
trunc_ln674                        (trunc         ) [ 000000]
lut_index_imag_V_3                 (bitconcatenate) [ 000000]
lut_index_imag_V_4                 (sub           ) [ 000000]
lut_index_imag_V_5                 (select        ) [ 000000]
zext_ln573_2                       (zext          ) [ 000000]
p_twiddleTable_M_imag_0_0_0_addr_3 (getelementptr ) [ 011000]
index_invert_control_real_V_1      (bitselect     ) [ 000000]
icmp_ln1049_7                      (icmp          ) [ 011000]
lut_index_real_V_3                 (trunc         ) [ 000000]
lut_index_real_V_4                 (sub           ) [ 000000]
lut_index_real_V_5                 (select        ) [ 000000]
zext_ln573_3                       (zext          ) [ 000000]
p_twiddleTable_M_imag_0_0_0_addr_4 (getelementptr ) [ 011000]
shl_ln315                          (shl           ) [ 000000]
index_V_1                          (sub           ) [ 011000]
index_cos_V_2                      (add           ) [ 011000]
index_invert_control_imag          (bitselect     ) [ 000000]
lut_index_imag_V_6                 (trunc         ) [ 000000]
lut_index_imag_V_7                 (sub           ) [ 000000]
lut_index_imag_V_8                 (select        ) [ 000000]
zext_ln573_4                       (zext          ) [ 000000]
p_twiddleTable_M_imag_0_0_0_addr_5 (getelementptr ) [ 011000]
index_invert_control_real_V_2      (bitselect     ) [ 000000]
icmp_ln1049_11                     (icmp          ) [ 011000]
lut_index_real_V_6                 (trunc         ) [ 000000]
lut_index_real_V_7                 (sub           ) [ 000000]
lut_index_real_V_8                 (select        ) [ 000000]
zext_ln573_5                       (zext          ) [ 000000]
p_twiddleTable_M_imag_0_0_0_addr_6 (getelementptr ) [ 011000]
lut_out_imag_V_4                   (load          ) [ 010100]
output_negate_control_imag         (bitselect     ) [ 000000]
icmp_ln1049                        (icmp          ) [ 000000]
icmp_ln1049_1                      (icmp          ) [ 000000]
output_saturation_control_imag     (or            ) [ 000000]
lut_out_imag_V                     (load          ) [ 000000]
temp_out_sin_V                     (select        ) [ 000000]
sext_ln712_2                       (sext          ) [ 000000]
r                                  (sub           ) [ 000000]
p_Result_s                         (bitselect     ) [ 000000]
p_Val2_1                           (trunc         ) [ 000000]
p_Result_31                        (bitselect     ) [ 000000]
xor_ln794                          (xor           ) [ 000000]
overflow                           (and           ) [ 000000]
xor_ln340                          (xor           ) [ 000000]
select_ln384                       (select        ) [ 000000]
select_ln340                       (select        ) [ 000000]
imagSinVal                         (select        ) [ 010100]
output_negate_control_real_V       (bitselect     ) [ 000000]
icmp_ln1049_2                      (icmp          ) [ 000000]
icmp_ln1049_3                      (icmp          ) [ 000000]
output_saturation_control_real_V   (or            ) [ 000000]
lut_out_real_V                     (load          ) [ 000000]
temp_out_cos_V                     (select        ) [ 000000]
sext_ln712_3                       (sext          ) [ 000000]
r_V_8                              (sub           ) [ 000000]
p_Result_32                        (bitselect     ) [ 000000]
p_Val2_4                           (trunc         ) [ 000000]
p_Result_33                        (bitselect     ) [ 000000]
xor_ln794_1                        (xor           ) [ 000000]
overflow_1                         (and           ) [ 000000]
xor_ln340_1                        (xor           ) [ 000000]
select_ln384_1                     (select        ) [ 000000]
select_ln340_1                     (select        ) [ 000000]
realCosVal                         (select        ) [ 010100]
output_saturation_control_imag_1   (or            ) [ 000000]
lut_out_imag_V_2                   (load          ) [ 000000]
temp_out_sin_V_2                   (select        ) [ 000000]
sext_ln712_4                       (sext          ) [ 000000]
r_7                                (sub           ) [ 000000]
p_Result_34                        (bitselect     ) [ 000000]
p_Val2_7                           (trunc         ) [ 000000]
p_Result_35                        (bitselect     ) [ 000000]
xor_ln794_2                        (xor           ) [ 000000]
overflow_2                         (and           ) [ 000000]
xor_ln340_2                        (xor           ) [ 000000]
select_ln384_2                     (select        ) [ 000000]
select_ln340_2                     (select        ) [ 000000]
imagSinVal_1                       (select        ) [ 010100]
output_negate_control_real_V_1     (bitselect     ) [ 000000]
icmp_ln1049_6                      (icmp          ) [ 000000]
output_saturation_control_real_V_1 (or            ) [ 000000]
lut_out_real_V_1                   (load          ) [ 000000]
temp_out_cos_V_1                   (select        ) [ 000000]
sext_ln712_5                       (sext          ) [ 000000]
r_V_9                              (sub           ) [ 000000]
p_Result_36                        (bitselect     ) [ 000000]
p_Val2_10                          (trunc         ) [ 000000]
p_Result_37                        (bitselect     ) [ 000000]
xor_ln794_3                        (xor           ) [ 000000]
overflow_3                         (and           ) [ 000000]
xor_ln340_3                        (xor           ) [ 000000]
select_ln384_3                     (select        ) [ 000000]
select_ln340_3                     (select        ) [ 000000]
realCosVal_1                       (select        ) [ 010100]
output_negate_control_imag_2       (bitselect     ) [ 000000]
icmp_ln1049_8                      (icmp          ) [ 000000]
icmp_ln1049_9                      (icmp          ) [ 000000]
output_saturation_control_imag_2   (or            ) [ 000000]
lut_out_imag_V_3                   (load          ) [ 000000]
temp_out_sin_V_3                   (select        ) [ 000000]
sext_ln712_6                       (sext          ) [ 000000]
r_8                                (sub           ) [ 000000]
p_Result_38                        (bitselect     ) [ 000000]
p_Val2_13                          (trunc         ) [ 000000]
p_Result_39                        (bitselect     ) [ 000000]
xor_ln794_4                        (xor           ) [ 000000]
overflow_4                         (and           ) [ 000000]
xor_ln340_4                        (xor           ) [ 000000]
select_ln384_4                     (select        ) [ 000000]
select_ln340_4                     (select        ) [ 000000]
imagSinVal_2                       (select        ) [ 010100]
output_negate_control_real_V_2     (bitselect     ) [ 000000]
icmp_ln1049_10                     (icmp          ) [ 000000]
output_saturation_control_real_V_2 (or            ) [ 000000]
lut_out_real_V_2                   (load          ) [ 000000]
temp_out_cos_V_2                   (select        ) [ 000000]
sext_ln712_7                       (sext          ) [ 000000]
r_V_10                             (sub           ) [ 000000]
p_Result_40                        (bitselect     ) [ 000000]
p_Val2_16                          (trunc         ) [ 000000]
p_Result_41                        (bitselect     ) [ 000000]
xor_ln794_5                        (xor           ) [ 000000]
overflow_5                         (and           ) [ 000000]
xor_ln340_5                        (xor           ) [ 000000]
select_ln384_5                     (select        ) [ 000000]
select_ln340_5                     (select        ) [ 000000]
realCosVal_2                       (select        ) [ 010100]
sext_ln1171                        (sext          ) [ 010010]
sext_ln1171_1                      (sext          ) [ 010010]
sext_ln1171_2                      (sext          ) [ 010010]
sext_ln1171_3                      (sext          ) [ 010010]
sext_ln1171_4                      (sext          ) [ 010010]
sext_ln1171_5                      (sext          ) [ 010010]
sext_ln1171_6                      (sext          ) [ 010010]
sext_ln1171_7                      (sext          ) [ 010010]
sext_ln1171_8                      (sext          ) [ 010010]
sext_ln1171_9                      (sext          ) [ 010010]
sext_ln1171_10                     (sext          ) [ 010010]
sext_ln1171_11                     (sext          ) [ 010010]
sext_ln1171_12                     (sext          ) [ 010010]
sext_ln1171_13                     (sext          ) [ 010010]
sext_ln1171_14                     (sext          ) [ 010010]
mul_ln1246                         (mul           ) [ 010001]
mul_ln712                          (mul           ) [ 010001]
mul_ln712_1                        (mul           ) [ 010001]
mul_ln1246_1                       (mul           ) [ 010001]
mul_ln712_2                        (mul           ) [ 010001]
mul_ln1245                         (mul           ) [ 010001]
mul_ln712_3                        (mul           ) [ 010001]
mul_ln1246_2                       (mul           ) [ 010001]
mul_ln712_4                        (mul           ) [ 010001]
mul_ln1245_1                       (mul           ) [ 010001]
mul_ln712_5                        (mul           ) [ 010001]
mul_ln1246_3                       (mul           ) [ 010001]
mul_ln712_6                        (mul           ) [ 010001]
mul_ln1245_2                       (mul           ) [ 010001]
r_V                                (bitconcatenate) [ 000000]
sext_ln712                         (sext          ) [ 000000]
ret_V                              (sub           ) [ 000000]
p_val_V                            (partselect    ) [ 000000]
r_V_1                              (bitconcatenate) [ 000000]
sext_ln712_1                       (sext          ) [ 000000]
ret_V_48                           (add           ) [ 000000]
p_val_V_1                          (partselect    ) [ 000000]
ret_V_49                           (sub           ) [ 000000]
p_val_V_2                          (partselect    ) [ 000000]
ret_V_50                           (add           ) [ 000000]
p_val_V_3                          (partselect    ) [ 000000]
ret_V_51                           (sub           ) [ 000000]
p_val_V_4                          (partselect    ) [ 000000]
ret_V_52                           (add           ) [ 000000]
p_val_V_5                          (partselect    ) [ 000000]
ret_V_53                           (sub           ) [ 000000]
p_val_V_6                          (partselect    ) [ 000000]
ret_V_54                           (add           ) [ 000000]
p_val_V_7                          (partselect    ) [ 000000]
mrv                                (insertvalue   ) [ 000000]
mrv_1                              (insertvalue   ) [ 000000]
mrv_2                              (insertvalue   ) [ 000000]
mrv_3                              (insertvalue   ) [ 000000]
mrv_4                              (insertvalue   ) [ 000000]
mrv_5                              (insertvalue   ) [ 000000]
mrv_6                              (insertvalue   ) [ 000000]
mrv_7                              (insertvalue   ) [ 000000]
ret_ln122                          (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_twiddleTable_M_imag_0_0_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_twiddleTable_M_imag_0_0_0"/><MemPortTyVec>1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_k">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_k"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i29"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i45.i29.i16"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="p_k_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="0"/>
<pin id="80" dir="0" index="1" bw="4" slack="0"/>
<pin id="81" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_k_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read_3_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="29" slack="0"/>
<pin id="86" dir="0" index="1" bw="29" slack="0"/>
<pin id="87" dir="1" index="2" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_read_4_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="29" slack="0"/>
<pin id="92" dir="0" index="1" bw="29" slack="0"/>
<pin id="93" dir="1" index="2" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_read_5_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="29" slack="0"/>
<pin id="98" dir="0" index="1" bw="29" slack="0"/>
<pin id="99" dir="1" index="2" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_read_6_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="29" slack="0"/>
<pin id="104" dir="0" index="1" bw="29" slack="0"/>
<pin id="105" dir="1" index="2" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_read_7_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="29" slack="0"/>
<pin id="110" dir="0" index="1" bw="29" slack="0"/>
<pin id="111" dir="1" index="2" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_read_8_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="29" slack="0"/>
<pin id="116" dir="0" index="1" bw="29" slack="0"/>
<pin id="117" dir="1" index="2" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_read_9_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="29" slack="0"/>
<pin id="122" dir="0" index="1" bw="29" slack="0"/>
<pin id="123" dir="1" index="2" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_read39_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="29" slack="0"/>
<pin id="128" dir="0" index="1" bw="29" slack="0"/>
<pin id="129" dir="1" index="2" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read39/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_twiddleTable_M_imag_0_0_0_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="18" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_twiddleTable_M_imag_0_0_0_addr/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="4" slack="0"/>
<pin id="142" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="0"/>
<pin id="145" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="146" dir="0" index="5" bw="18" slack="0"/>
<pin id="147" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="8" bw="4" slack="0"/>
<pin id="150" dir="0" index="9" bw="18" slack="2147483647"/>
<pin id="151" dir="0" index="10" bw="0" slack="0"/>
<pin id="153" dir="0" index="12" bw="4" slack="2147483647"/>
<pin id="154" dir="0" index="13" bw="18" slack="0"/>
<pin id="155" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="16" bw="4" slack="0"/>
<pin id="158" dir="0" index="17" bw="18" slack="2147483647"/>
<pin id="159" dir="0" index="18" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="20" bw="4" slack="2147483647"/>
<pin id="162" dir="0" index="21" bw="18" slack="2147483647"/>
<pin id="163" dir="0" index="22" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="24" bw="4" slack="2147483647"/>
<pin id="166" dir="0" index="25" bw="18" slack="2147483647"/>
<pin id="167" dir="0" index="26" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="18" slack="0"/>
<pin id="148" dir="1" index="7" bw="18" slack="0"/>
<pin id="152" dir="1" index="11" bw="18" slack="0"/>
<pin id="156" dir="1" index="15" bw="18" slack="0"/>
<pin id="160" dir="1" index="19" bw="18" slack="0"/>
<pin id="164" dir="1" index="23" bw="18" slack="0"/>
<pin id="168" dir="1" index="27" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lut_out_imag_V_4/1 lut_out_imag_V/1 lut_out_real_V/1 lut_out_imag_V_2/1 lut_out_real_V_1/1 lut_out_imag_V_3/1 lut_out_real_V_2/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_twiddleTable_M_imag_0_0_0_addr_1_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="18" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="2" slack="0"/>
<pin id="174" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_twiddleTable_M_imag_0_0_0_addr_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_twiddleTable_M_imag_0_0_0_addr_2_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="18" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="2" slack="0"/>
<pin id="182" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_twiddleTable_M_imag_0_0_0_addr_2/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_twiddleTable_M_imag_0_0_0_addr_3_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="18" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="2" slack="0"/>
<pin id="190" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_twiddleTable_M_imag_0_0_0_addr_3/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_twiddleTable_M_imag_0_0_0_addr_4_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="18" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="2" slack="0"/>
<pin id="198" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_twiddleTable_M_imag_0_0_0_addr_4/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="p_twiddleTable_M_imag_0_0_0_addr_5_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="18" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="2" slack="0"/>
<pin id="206" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_twiddleTable_M_imag_0_0_0_addr_5/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_twiddleTable_M_imag_0_0_0_addr_6_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="18" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="2" slack="0"/>
<pin id="214" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_twiddleTable_M_imag_0_0_0_addr_6/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="index_cos_V_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="0" index="1" bw="3" slack="0"/>
<pin id="221" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_cos_V/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="index_invert_control_imag_2_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="4" slack="0"/>
<pin id="227" dir="0" index="2" bw="3" slack="0"/>
<pin id="228" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="index_invert_control_imag_2/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="lut_index_imag_V_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lut_index_imag_V/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="lut_index_imag_V_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="2" slack="0"/>
<pin id="239" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="lut_index_imag_V_1/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="lut_index_imag_V_2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="2" slack="0"/>
<pin id="245" dir="0" index="2" bw="2" slack="0"/>
<pin id="246" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_index_imag_V_2/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln573_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="2" slack="0"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="index_invert_control_real_V_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="4" slack="0"/>
<pin id="258" dir="0" index="2" bw="3" slack="0"/>
<pin id="259" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="index_invert_control_real_V/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="lut_index_real_V_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="0"/>
<pin id="265" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lut_index_real_V/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="lut_index_real_V_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="2" slack="0"/>
<pin id="270" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="lut_index_real_V_1/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="lut_index_real_V_2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="2" slack="0"/>
<pin id="276" dir="0" index="2" bw="2" slack="0"/>
<pin id="277" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_index_real_V_2/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln573_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="2" slack="0"/>
<pin id="283" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573_1/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="index_V_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="index_V/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="index_cos_V_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="0"/>
<pin id="294" dir="0" index="1" bw="3" slack="0"/>
<pin id="295" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_cos_V_1/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="index_invert_control_imag_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="4" slack="0"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="index_invert_control_imag_1/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln1049_4_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="0" index="1" bw="4" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_4/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="icmp_ln1049_5_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="0"/>
<pin id="314" dir="0" index="1" bw="3" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_5/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="trunc_ln674_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="lut_index_imag_V_3_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="2" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="1" slack="0"/>
<pin id="326" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lut_index_imag_V_3/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="lut_index_imag_V_4_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="2" slack="0"/>
<pin id="333" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="lut_index_imag_V_4/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="lut_index_imag_V_5_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="2" slack="0"/>
<pin id="339" dir="0" index="2" bw="2" slack="0"/>
<pin id="340" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_index_imag_V_5/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln573_2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="2" slack="0"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573_2/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="index_invert_control_real_V_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="4" slack="0"/>
<pin id="352" dir="0" index="2" bw="3" slack="0"/>
<pin id="353" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="index_invert_control_real_V_1/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="icmp_ln1049_7_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_7/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="lut_index_real_V_3_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="0"/>
<pin id="365" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lut_index_real_V_3/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="lut_index_real_V_4_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="2" slack="0"/>
<pin id="370" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="lut_index_real_V_4/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="lut_index_real_V_5_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="2" slack="0"/>
<pin id="376" dir="0" index="2" bw="2" slack="0"/>
<pin id="377" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_index_real_V_5/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln573_3_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="2" slack="0"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573_3/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="shl_ln315_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="0"/>
<pin id="388" dir="0" index="1" bw="3" slack="0"/>
<pin id="389" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln315/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="index_V_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="4" slack="0"/>
<pin id="394" dir="0" index="1" bw="4" slack="0"/>
<pin id="395" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="index_V_1/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="index_cos_V_2_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="0"/>
<pin id="400" dir="0" index="1" bw="3" slack="0"/>
<pin id="401" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_cos_V_2/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="index_invert_control_imag_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="4" slack="0"/>
<pin id="407" dir="0" index="2" bw="3" slack="0"/>
<pin id="408" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="index_invert_control_imag/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="lut_index_imag_V_6_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="4" slack="0"/>
<pin id="414" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lut_index_imag_V_6/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="lut_index_imag_V_7_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="2" slack="0"/>
<pin id="419" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="lut_index_imag_V_7/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="lut_index_imag_V_8_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="2" slack="0"/>
<pin id="425" dir="0" index="2" bw="2" slack="0"/>
<pin id="426" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_index_imag_V_8/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln573_4_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="2" slack="0"/>
<pin id="432" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573_4/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="index_invert_control_real_V_2_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="4" slack="0"/>
<pin id="438" dir="0" index="2" bw="3" slack="0"/>
<pin id="439" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="index_invert_control_real_V_2/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="icmp_ln1049_11_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="4" slack="0"/>
<pin id="445" dir="0" index="1" bw="4" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_11/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="lut_index_real_V_6_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="4" slack="0"/>
<pin id="451" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="lut_index_real_V_6/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="lut_index_real_V_7_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="2" slack="0"/>
<pin id="456" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="lut_index_real_V_7/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="lut_index_real_V_8_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="2" slack="0"/>
<pin id="462" dir="0" index="2" bw="2" slack="0"/>
<pin id="463" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lut_index_real_V_8/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln573_5_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="2" slack="0"/>
<pin id="469" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln573_5/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="output_negate_control_imag_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="4" slack="1"/>
<pin id="475" dir="0" index="2" bw="3" slack="0"/>
<pin id="476" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="output_negate_control_imag/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="icmp_ln1049_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="1"/>
<pin id="481" dir="0" index="1" bw="4" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="icmp_ln1049_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="4" slack="1"/>
<pin id="486" dir="0" index="1" bw="3" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_1/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="output_saturation_control_imag_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="output_saturation_control_imag/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="temp_out_sin_V_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="17" slack="0"/>
<pin id="498" dir="0" index="2" bw="18" slack="0"/>
<pin id="499" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_out_sin_V/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="sext_ln712_2_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="18" slack="0"/>
<pin id="505" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_2/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="r_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="18" slack="0"/>
<pin id="510" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="p_Result_s_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="19" slack="0"/>
<pin id="516" dir="0" index="2" bw="6" slack="0"/>
<pin id="517" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="p_Val2_1_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="19" slack="0"/>
<pin id="523" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_1/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="p_Result_31_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="19" slack="0"/>
<pin id="528" dir="0" index="2" bw="6" slack="0"/>
<pin id="529" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_31/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="xor_ln794_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="1" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln794/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="overflow_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="xor_ln340_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="select_ln384_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="18" slack="0"/>
<pin id="554" dir="0" index="2" bw="18" slack="0"/>
<pin id="555" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln384/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="select_ln340_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="18" slack="0"/>
<pin id="562" dir="0" index="2" bw="18" slack="0"/>
<pin id="563" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="imagSinVal_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="18" slack="0"/>
<pin id="570" dir="0" index="2" bw="18" slack="0"/>
<pin id="571" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="imagSinVal/2 "/>
</bind>
</comp>

<comp id="575" class="1004" name="output_negate_control_real_V_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="4" slack="1"/>
<pin id="578" dir="0" index="2" bw="3" slack="0"/>
<pin id="579" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="output_negate_control_real_V/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="icmp_ln1049_2_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="4" slack="1"/>
<pin id="584" dir="0" index="1" bw="4" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_2/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="icmp_ln1049_3_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="4" slack="1"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_3/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="output_saturation_control_real_V_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="output_saturation_control_real_V/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="temp_out_cos_V_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="17" slack="0"/>
<pin id="601" dir="0" index="2" bw="18" slack="0"/>
<pin id="602" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_out_cos_V/2 "/>
</bind>
</comp>

<comp id="606" class="1004" name="sext_ln712_3_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="18" slack="0"/>
<pin id="608" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_3/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="r_V_8_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="18" slack="0"/>
<pin id="613" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_8/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="p_Result_32_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="19" slack="0"/>
<pin id="619" dir="0" index="2" bw="6" slack="0"/>
<pin id="620" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_32/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="p_Val2_4_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="19" slack="0"/>
<pin id="626" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_4/2 "/>
</bind>
</comp>

<comp id="628" class="1004" name="p_Result_33_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="19" slack="0"/>
<pin id="631" dir="0" index="2" bw="6" slack="0"/>
<pin id="632" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_33/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="xor_ln794_1_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln794_1/2 "/>
</bind>
</comp>

<comp id="642" class="1004" name="overflow_1_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_1/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="xor_ln340_1_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_1/2 "/>
</bind>
</comp>

<comp id="654" class="1004" name="select_ln384_1_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="18" slack="0"/>
<pin id="657" dir="0" index="2" bw="18" slack="0"/>
<pin id="658" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln384_1/2 "/>
</bind>
</comp>

<comp id="662" class="1004" name="select_ln340_1_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="18" slack="0"/>
<pin id="665" dir="0" index="2" bw="18" slack="0"/>
<pin id="666" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_1/2 "/>
</bind>
</comp>

<comp id="670" class="1004" name="realCosVal_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="0"/>
<pin id="672" dir="0" index="1" bw="18" slack="0"/>
<pin id="673" dir="0" index="2" bw="18" slack="0"/>
<pin id="674" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="realCosVal/2 "/>
</bind>
</comp>

<comp id="678" class="1004" name="output_saturation_control_imag_1_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="1"/>
<pin id="680" dir="0" index="1" bw="1" slack="1"/>
<pin id="681" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="output_saturation_control_imag_1/2 "/>
</bind>
</comp>

<comp id="682" class="1004" name="temp_out_sin_V_2_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="17" slack="0"/>
<pin id="685" dir="0" index="2" bw="18" slack="0"/>
<pin id="686" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_out_sin_V_2/2 "/>
</bind>
</comp>

<comp id="690" class="1004" name="sext_ln712_4_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="18" slack="0"/>
<pin id="692" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_4/2 "/>
</bind>
</comp>

<comp id="694" class="1004" name="r_7_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="18" slack="0"/>
<pin id="697" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_7/2 "/>
</bind>
</comp>

<comp id="700" class="1004" name="p_Result_34_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="19" slack="0"/>
<pin id="703" dir="0" index="2" bw="6" slack="0"/>
<pin id="704" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_34/2 "/>
</bind>
</comp>

<comp id="708" class="1004" name="p_Val2_7_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="19" slack="0"/>
<pin id="710" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_7/2 "/>
</bind>
</comp>

<comp id="712" class="1004" name="p_Result_35_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="0"/>
<pin id="714" dir="0" index="1" bw="19" slack="0"/>
<pin id="715" dir="0" index="2" bw="6" slack="0"/>
<pin id="716" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_35/2 "/>
</bind>
</comp>

<comp id="720" class="1004" name="xor_ln794_2_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="1" slack="0"/>
<pin id="723" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln794_2/2 "/>
</bind>
</comp>

<comp id="726" class="1004" name="overflow_2_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="1" slack="0"/>
<pin id="729" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_2/2 "/>
</bind>
</comp>

<comp id="732" class="1004" name="xor_ln340_2_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="1" slack="0"/>
<pin id="735" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_2/2 "/>
</bind>
</comp>

<comp id="738" class="1004" name="select_ln384_2_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="18" slack="0"/>
<pin id="741" dir="0" index="2" bw="18" slack="0"/>
<pin id="742" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln384_2/2 "/>
</bind>
</comp>

<comp id="746" class="1004" name="select_ln340_2_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="18" slack="0"/>
<pin id="749" dir="0" index="2" bw="18" slack="0"/>
<pin id="750" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_2/2 "/>
</bind>
</comp>

<comp id="754" class="1004" name="imagSinVal_1_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="1"/>
<pin id="756" dir="0" index="1" bw="18" slack="0"/>
<pin id="757" dir="0" index="2" bw="18" slack="0"/>
<pin id="758" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="imagSinVal_1/2 "/>
</bind>
</comp>

<comp id="761" class="1004" name="output_negate_control_real_V_1_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="4" slack="1"/>
<pin id="764" dir="0" index="2" bw="3" slack="0"/>
<pin id="765" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="output_negate_control_real_V_1/2 "/>
</bind>
</comp>

<comp id="768" class="1004" name="icmp_ln1049_6_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="4" slack="1"/>
<pin id="770" dir="0" index="1" bw="4" slack="0"/>
<pin id="771" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_6/2 "/>
</bind>
</comp>

<comp id="773" class="1004" name="output_saturation_control_real_V_1_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="1" slack="1"/>
<pin id="776" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="output_saturation_control_real_V_1/2 "/>
</bind>
</comp>

<comp id="778" class="1004" name="temp_out_cos_V_1_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="0"/>
<pin id="780" dir="0" index="1" bw="17" slack="0"/>
<pin id="781" dir="0" index="2" bw="18" slack="0"/>
<pin id="782" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_out_cos_V_1/2 "/>
</bind>
</comp>

<comp id="786" class="1004" name="sext_ln712_5_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="18" slack="0"/>
<pin id="788" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_5/2 "/>
</bind>
</comp>

<comp id="790" class="1004" name="r_V_9_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="0"/>
<pin id="792" dir="0" index="1" bw="18" slack="0"/>
<pin id="793" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_9/2 "/>
</bind>
</comp>

<comp id="796" class="1004" name="p_Result_36_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="0"/>
<pin id="798" dir="0" index="1" bw="19" slack="0"/>
<pin id="799" dir="0" index="2" bw="6" slack="0"/>
<pin id="800" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_36/2 "/>
</bind>
</comp>

<comp id="804" class="1004" name="p_Val2_10_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="19" slack="0"/>
<pin id="806" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_10/2 "/>
</bind>
</comp>

<comp id="808" class="1004" name="p_Result_37_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="0"/>
<pin id="810" dir="0" index="1" bw="19" slack="0"/>
<pin id="811" dir="0" index="2" bw="6" slack="0"/>
<pin id="812" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_37/2 "/>
</bind>
</comp>

<comp id="816" class="1004" name="xor_ln794_3_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="0"/>
<pin id="818" dir="0" index="1" bw="1" slack="0"/>
<pin id="819" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln794_3/2 "/>
</bind>
</comp>

<comp id="822" class="1004" name="overflow_3_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="0"/>
<pin id="824" dir="0" index="1" bw="1" slack="0"/>
<pin id="825" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_3/2 "/>
</bind>
</comp>

<comp id="828" class="1004" name="xor_ln340_3_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="0"/>
<pin id="830" dir="0" index="1" bw="1" slack="0"/>
<pin id="831" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_3/2 "/>
</bind>
</comp>

<comp id="834" class="1004" name="select_ln384_3_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="1" slack="0"/>
<pin id="836" dir="0" index="1" bw="18" slack="0"/>
<pin id="837" dir="0" index="2" bw="18" slack="0"/>
<pin id="838" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln384_3/2 "/>
</bind>
</comp>

<comp id="842" class="1004" name="select_ln340_3_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="0"/>
<pin id="844" dir="0" index="1" bw="18" slack="0"/>
<pin id="845" dir="0" index="2" bw="18" slack="0"/>
<pin id="846" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_3/2 "/>
</bind>
</comp>

<comp id="850" class="1004" name="realCosVal_1_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="0"/>
<pin id="852" dir="0" index="1" bw="18" slack="0"/>
<pin id="853" dir="0" index="2" bw="18" slack="0"/>
<pin id="854" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="realCosVal_1/2 "/>
</bind>
</comp>

<comp id="858" class="1004" name="output_negate_control_imag_2_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="1" slack="0"/>
<pin id="860" dir="0" index="1" bw="4" slack="1"/>
<pin id="861" dir="0" index="2" bw="3" slack="0"/>
<pin id="862" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="output_negate_control_imag_2/2 "/>
</bind>
</comp>

<comp id="865" class="1004" name="icmp_ln1049_8_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="4" slack="1"/>
<pin id="867" dir="0" index="1" bw="4" slack="0"/>
<pin id="868" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_8/2 "/>
</bind>
</comp>

<comp id="870" class="1004" name="icmp_ln1049_9_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="4" slack="1"/>
<pin id="872" dir="0" index="1" bw="3" slack="0"/>
<pin id="873" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_9/2 "/>
</bind>
</comp>

<comp id="875" class="1004" name="output_saturation_control_imag_2_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="0"/>
<pin id="877" dir="0" index="1" bw="1" slack="0"/>
<pin id="878" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="output_saturation_control_imag_2/2 "/>
</bind>
</comp>

<comp id="881" class="1004" name="temp_out_sin_V_3_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="0"/>
<pin id="883" dir="0" index="1" bw="17" slack="0"/>
<pin id="884" dir="0" index="2" bw="18" slack="0"/>
<pin id="885" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_out_sin_V_3/2 "/>
</bind>
</comp>

<comp id="889" class="1004" name="sext_ln712_6_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="18" slack="0"/>
<pin id="891" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_6/2 "/>
</bind>
</comp>

<comp id="893" class="1004" name="r_8_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="0"/>
<pin id="895" dir="0" index="1" bw="18" slack="0"/>
<pin id="896" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_8/2 "/>
</bind>
</comp>

<comp id="899" class="1004" name="p_Result_38_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="0"/>
<pin id="901" dir="0" index="1" bw="19" slack="0"/>
<pin id="902" dir="0" index="2" bw="6" slack="0"/>
<pin id="903" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_38/2 "/>
</bind>
</comp>

<comp id="907" class="1004" name="p_Val2_13_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="19" slack="0"/>
<pin id="909" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_13/2 "/>
</bind>
</comp>

<comp id="911" class="1004" name="p_Result_39_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="0"/>
<pin id="913" dir="0" index="1" bw="19" slack="0"/>
<pin id="914" dir="0" index="2" bw="6" slack="0"/>
<pin id="915" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_39/2 "/>
</bind>
</comp>

<comp id="919" class="1004" name="xor_ln794_4_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="0"/>
<pin id="921" dir="0" index="1" bw="1" slack="0"/>
<pin id="922" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln794_4/2 "/>
</bind>
</comp>

<comp id="925" class="1004" name="overflow_4_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="0"/>
<pin id="927" dir="0" index="1" bw="1" slack="0"/>
<pin id="928" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_4/2 "/>
</bind>
</comp>

<comp id="931" class="1004" name="xor_ln340_4_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="0"/>
<pin id="933" dir="0" index="1" bw="1" slack="0"/>
<pin id="934" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_4/2 "/>
</bind>
</comp>

<comp id="937" class="1004" name="select_ln384_4_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="0"/>
<pin id="939" dir="0" index="1" bw="18" slack="0"/>
<pin id="940" dir="0" index="2" bw="18" slack="0"/>
<pin id="941" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln384_4/2 "/>
</bind>
</comp>

<comp id="945" class="1004" name="select_ln340_4_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="0"/>
<pin id="947" dir="0" index="1" bw="18" slack="0"/>
<pin id="948" dir="0" index="2" bw="18" slack="0"/>
<pin id="949" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_4/2 "/>
</bind>
</comp>

<comp id="953" class="1004" name="imagSinVal_2_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="1" slack="0"/>
<pin id="955" dir="0" index="1" bw="18" slack="0"/>
<pin id="956" dir="0" index="2" bw="18" slack="0"/>
<pin id="957" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="imagSinVal_2/2 "/>
</bind>
</comp>

<comp id="961" class="1004" name="output_negate_control_real_V_2_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="0"/>
<pin id="963" dir="0" index="1" bw="4" slack="1"/>
<pin id="964" dir="0" index="2" bw="3" slack="0"/>
<pin id="965" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="output_negate_control_real_V_2/2 "/>
</bind>
</comp>

<comp id="968" class="1004" name="icmp_ln1049_10_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="4" slack="1"/>
<pin id="970" dir="0" index="1" bw="4" slack="0"/>
<pin id="971" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049_10/2 "/>
</bind>
</comp>

<comp id="973" class="1004" name="output_saturation_control_real_V_2_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="1" slack="0"/>
<pin id="975" dir="0" index="1" bw="1" slack="1"/>
<pin id="976" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="output_saturation_control_real_V_2/2 "/>
</bind>
</comp>

<comp id="978" class="1004" name="temp_out_cos_V_2_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="0"/>
<pin id="980" dir="0" index="1" bw="17" slack="0"/>
<pin id="981" dir="0" index="2" bw="18" slack="0"/>
<pin id="982" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_out_cos_V_2/2 "/>
</bind>
</comp>

<comp id="986" class="1004" name="sext_ln712_7_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="18" slack="0"/>
<pin id="988" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_7/2 "/>
</bind>
</comp>

<comp id="990" class="1004" name="r_V_10_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="0"/>
<pin id="992" dir="0" index="1" bw="18" slack="0"/>
<pin id="993" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_10/2 "/>
</bind>
</comp>

<comp id="996" class="1004" name="p_Result_40_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="0"/>
<pin id="998" dir="0" index="1" bw="19" slack="0"/>
<pin id="999" dir="0" index="2" bw="6" slack="0"/>
<pin id="1000" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_40/2 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="p_Val2_16_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="19" slack="0"/>
<pin id="1006" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Val2_16/2 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="p_Result_41_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="0"/>
<pin id="1010" dir="0" index="1" bw="19" slack="0"/>
<pin id="1011" dir="0" index="2" bw="6" slack="0"/>
<pin id="1012" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_41/2 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="xor_ln794_5_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="0"/>
<pin id="1018" dir="0" index="1" bw="1" slack="0"/>
<pin id="1019" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln794_5/2 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="overflow_5_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="1" slack="0"/>
<pin id="1024" dir="0" index="1" bw="1" slack="0"/>
<pin id="1025" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow_5/2 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="xor_ln340_5_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="0"/>
<pin id="1030" dir="0" index="1" bw="1" slack="0"/>
<pin id="1031" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_5/2 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="select_ln384_5_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="0"/>
<pin id="1036" dir="0" index="1" bw="18" slack="0"/>
<pin id="1037" dir="0" index="2" bw="18" slack="0"/>
<pin id="1038" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln384_5/2 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="select_ln340_5_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="1" slack="0"/>
<pin id="1044" dir="0" index="1" bw="18" slack="0"/>
<pin id="1045" dir="0" index="2" bw="18" slack="0"/>
<pin id="1046" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_5/2 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="realCosVal_2_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="1" slack="0"/>
<pin id="1052" dir="0" index="1" bw="18" slack="0"/>
<pin id="1053" dir="0" index="2" bw="18" slack="0"/>
<pin id="1054" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="realCosVal_2/2 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="sext_ln1171_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="29" slack="2"/>
<pin id="1060" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171/3 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="sext_ln1171_1_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="18" slack="1"/>
<pin id="1063" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_1/3 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="grp_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="29" slack="0"/>
<pin id="1066" dir="0" index="1" bw="18" slack="0"/>
<pin id="1067" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1246/3 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="sext_ln1171_2_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="29" slack="2"/>
<pin id="1072" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_2/3 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="grp_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="29" slack="0"/>
<pin id="1075" dir="0" index="1" bw="18" slack="0"/>
<pin id="1076" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln712/3 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="sext_ln1171_3_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="29" slack="2"/>
<pin id="1081" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_3/3 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="sext_ln1171_4_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="18" slack="1"/>
<pin id="1084" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_4/3 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="sext_ln1171_5_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="29" slack="2"/>
<pin id="1087" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_5/3 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="sext_ln1171_6_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="18" slack="1"/>
<pin id="1090" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_6/3 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="grp_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="29" slack="0"/>
<pin id="1093" dir="0" index="1" bw="18" slack="0"/>
<pin id="1094" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln712_1/3 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="grp_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="29" slack="0"/>
<pin id="1099" dir="0" index="1" bw="18" slack="0"/>
<pin id="1100" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1246_1/3 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="grp_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="29" slack="0"/>
<pin id="1105" dir="0" index="1" bw="18" slack="0"/>
<pin id="1106" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln712_2/3 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="grp_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="29" slack="0"/>
<pin id="1111" dir="0" index="1" bw="18" slack="0"/>
<pin id="1112" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1245/3 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="sext_ln1171_7_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="29" slack="2"/>
<pin id="1117" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_7/3 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="sext_ln1171_8_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="18" slack="1"/>
<pin id="1120" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_8/3 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="sext_ln1171_9_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="29" slack="2"/>
<pin id="1123" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_9/3 "/>
</bind>
</comp>

<comp id="1124" class="1004" name="sext_ln1171_10_fu_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="18" slack="1"/>
<pin id="1126" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_10/3 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="grp_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="29" slack="0"/>
<pin id="1129" dir="0" index="1" bw="18" slack="0"/>
<pin id="1130" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln712_3/3 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="grp_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="29" slack="0"/>
<pin id="1135" dir="0" index="1" bw="18" slack="0"/>
<pin id="1136" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1246_2/3 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="grp_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="29" slack="0"/>
<pin id="1141" dir="0" index="1" bw="18" slack="0"/>
<pin id="1142" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln712_4/3 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="grp_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="29" slack="0"/>
<pin id="1147" dir="0" index="1" bw="18" slack="0"/>
<pin id="1148" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1245_1/3 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="sext_ln1171_11_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="29" slack="2"/>
<pin id="1153" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_11/3 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="sext_ln1171_12_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="18" slack="1"/>
<pin id="1156" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_12/3 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="sext_ln1171_13_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="29" slack="2"/>
<pin id="1159" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_13/3 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="sext_ln1171_14_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="18" slack="1"/>
<pin id="1162" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1171_14/3 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="grp_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="29" slack="0"/>
<pin id="1165" dir="0" index="1" bw="18" slack="0"/>
<pin id="1166" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln712_5/3 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="grp_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="29" slack="0"/>
<pin id="1171" dir="0" index="1" bw="18" slack="0"/>
<pin id="1172" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1246_3/3 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="grp_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="29" slack="0"/>
<pin id="1177" dir="0" index="1" bw="18" slack="0"/>
<pin id="1178" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln712_6/3 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="grp_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="29" slack="0"/>
<pin id="1183" dir="0" index="1" bw="18" slack="0"/>
<pin id="1184" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1245_2/3 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="r_V_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="45" slack="0"/>
<pin id="1189" dir="0" index="1" bw="29" slack="4"/>
<pin id="1190" dir="0" index="2" bw="1" slack="0"/>
<pin id="1191" dir="1" index="3" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="sext_ln712_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="45" slack="0"/>
<pin id="1196" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712/5 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="ret_V_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="45" slack="0"/>
<pin id="1200" dir="0" index="1" bw="46" slack="1"/>
<pin id="1201" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/5 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="p_val_V_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="30" slack="0"/>
<pin id="1205" dir="0" index="1" bw="46" slack="0"/>
<pin id="1206" dir="0" index="2" bw="6" slack="0"/>
<pin id="1207" dir="0" index="3" bw="7" slack="0"/>
<pin id="1208" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_val_V/5 "/>
</bind>
</comp>

<comp id="1213" class="1004" name="r_V_1_fu_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="45" slack="0"/>
<pin id="1215" dir="0" index="1" bw="29" slack="4"/>
<pin id="1216" dir="0" index="2" bw="1" slack="0"/>
<pin id="1217" dir="1" index="3" bw="45" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_1/5 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="sext_ln712_1_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="45" slack="0"/>
<pin id="1222" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_1/5 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="ret_V_48_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="46" slack="1"/>
<pin id="1226" dir="0" index="1" bw="45" slack="0"/>
<pin id="1227" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_48/5 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="p_val_V_1_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="30" slack="0"/>
<pin id="1231" dir="0" index="1" bw="46" slack="0"/>
<pin id="1232" dir="0" index="2" bw="6" slack="0"/>
<pin id="1233" dir="0" index="3" bw="7" slack="0"/>
<pin id="1234" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_val_V_1/5 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="ret_V_49_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="46" slack="1"/>
<pin id="1241" dir="0" index="1" bw="46" slack="1"/>
<pin id="1242" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_49/5 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="p_val_V_2_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="30" slack="0"/>
<pin id="1245" dir="0" index="1" bw="46" slack="0"/>
<pin id="1246" dir="0" index="2" bw="6" slack="0"/>
<pin id="1247" dir="0" index="3" bw="7" slack="0"/>
<pin id="1248" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_val_V_2/5 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="ret_V_50_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="46" slack="1"/>
<pin id="1255" dir="0" index="1" bw="46" slack="1"/>
<pin id="1256" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_50/5 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="p_val_V_3_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="30" slack="0"/>
<pin id="1259" dir="0" index="1" bw="46" slack="0"/>
<pin id="1260" dir="0" index="2" bw="6" slack="0"/>
<pin id="1261" dir="0" index="3" bw="7" slack="0"/>
<pin id="1262" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_val_V_3/5 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="ret_V_51_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="46" slack="1"/>
<pin id="1269" dir="0" index="1" bw="46" slack="1"/>
<pin id="1270" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_51/5 "/>
</bind>
</comp>

<comp id="1271" class="1004" name="p_val_V_4_fu_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="30" slack="0"/>
<pin id="1273" dir="0" index="1" bw="46" slack="0"/>
<pin id="1274" dir="0" index="2" bw="6" slack="0"/>
<pin id="1275" dir="0" index="3" bw="7" slack="0"/>
<pin id="1276" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_val_V_4/5 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="ret_V_52_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="46" slack="1"/>
<pin id="1283" dir="0" index="1" bw="46" slack="1"/>
<pin id="1284" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_52/5 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="p_val_V_5_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="30" slack="0"/>
<pin id="1287" dir="0" index="1" bw="46" slack="0"/>
<pin id="1288" dir="0" index="2" bw="6" slack="0"/>
<pin id="1289" dir="0" index="3" bw="7" slack="0"/>
<pin id="1290" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_val_V_5/5 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="ret_V_53_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="46" slack="1"/>
<pin id="1297" dir="0" index="1" bw="46" slack="1"/>
<pin id="1298" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_53/5 "/>
</bind>
</comp>

<comp id="1299" class="1004" name="p_val_V_6_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="30" slack="0"/>
<pin id="1301" dir="0" index="1" bw="46" slack="0"/>
<pin id="1302" dir="0" index="2" bw="6" slack="0"/>
<pin id="1303" dir="0" index="3" bw="7" slack="0"/>
<pin id="1304" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_val_V_6/5 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="ret_V_54_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="46" slack="1"/>
<pin id="1311" dir="0" index="1" bw="46" slack="1"/>
<pin id="1312" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_54/5 "/>
</bind>
</comp>

<comp id="1313" class="1004" name="p_val_V_7_fu_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="30" slack="0"/>
<pin id="1315" dir="0" index="1" bw="46" slack="0"/>
<pin id="1316" dir="0" index="2" bw="6" slack="0"/>
<pin id="1317" dir="0" index="3" bw="7" slack="0"/>
<pin id="1318" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_val_V_7/5 "/>
</bind>
</comp>

<comp id="1323" class="1004" name="mrv_fu_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="240" slack="0"/>
<pin id="1325" dir="0" index="1" bw="30" slack="0"/>
<pin id="1326" dir="1" index="2" bw="240" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/5 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="mrv_1_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="240" slack="0"/>
<pin id="1331" dir="0" index="1" bw="30" slack="0"/>
<pin id="1332" dir="1" index="2" bw="240" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/5 "/>
</bind>
</comp>

<comp id="1335" class="1004" name="mrv_2_fu_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="240" slack="0"/>
<pin id="1337" dir="0" index="1" bw="30" slack="0"/>
<pin id="1338" dir="1" index="2" bw="240" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/5 "/>
</bind>
</comp>

<comp id="1341" class="1004" name="mrv_3_fu_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="240" slack="0"/>
<pin id="1343" dir="0" index="1" bw="30" slack="0"/>
<pin id="1344" dir="1" index="2" bw="240" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/5 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="mrv_4_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="240" slack="0"/>
<pin id="1349" dir="0" index="1" bw="30" slack="0"/>
<pin id="1350" dir="1" index="2" bw="240" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/5 "/>
</bind>
</comp>

<comp id="1353" class="1004" name="mrv_5_fu_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="240" slack="0"/>
<pin id="1355" dir="0" index="1" bw="30" slack="0"/>
<pin id="1356" dir="1" index="2" bw="240" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/5 "/>
</bind>
</comp>

<comp id="1359" class="1004" name="mrv_6_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="240" slack="0"/>
<pin id="1361" dir="0" index="1" bw="30" slack="0"/>
<pin id="1362" dir="1" index="2" bw="240" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/5 "/>
</bind>
</comp>

<comp id="1365" class="1004" name="mrv_7_fu_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="240" slack="0"/>
<pin id="1367" dir="0" index="1" bw="30" slack="0"/>
<pin id="1368" dir="1" index="2" bw="240" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/5 "/>
</bind>
</comp>

<comp id="1371" class="1005" name="p_k_read_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="4" slack="1"/>
<pin id="1373" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_k_read "/>
</bind>
</comp>

<comp id="1379" class="1005" name="p_read_3_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="29" slack="2"/>
<pin id="1381" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="1384" class="1005" name="p_read_4_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="29" slack="2"/>
<pin id="1386" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="p_read_5_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="29" slack="2"/>
<pin id="1391" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="p_read_5 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="p_read_6_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="29" slack="2"/>
<pin id="1396" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="p_read_6 "/>
</bind>
</comp>

<comp id="1400" class="1005" name="p_read_7_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="29" slack="2"/>
<pin id="1402" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="p_read_7 "/>
</bind>
</comp>

<comp id="1405" class="1005" name="p_read_8_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="29" slack="2"/>
<pin id="1407" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="p_read_8 "/>
</bind>
</comp>

<comp id="1410" class="1005" name="p_read_9_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="29" slack="2"/>
<pin id="1412" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="p_read_9 "/>
</bind>
</comp>

<comp id="1415" class="1005" name="p_read39_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="29" slack="2"/>
<pin id="1417" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="p_read39 "/>
</bind>
</comp>

<comp id="1421" class="1005" name="p_twiddleTable_M_imag_0_0_0_addr_reg_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="4" slack="1"/>
<pin id="1423" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_twiddleTable_M_imag_0_0_0_addr "/>
</bind>
</comp>

<comp id="1426" class="1005" name="index_cos_V_reg_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="4" slack="1"/>
<pin id="1428" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="index_cos_V "/>
</bind>
</comp>

<comp id="1432" class="1005" name="index_invert_control_imag_2_reg_1432">
<pin_list>
<pin id="1433" dir="0" index="0" bw="1" slack="1"/>
<pin id="1434" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="index_invert_control_imag_2 "/>
</bind>
</comp>

<comp id="1437" class="1005" name="p_twiddleTable_M_imag_0_0_0_addr_1_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="4" slack="1"/>
<pin id="1439" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_twiddleTable_M_imag_0_0_0_addr_1 "/>
</bind>
</comp>

<comp id="1442" class="1005" name="p_twiddleTable_M_imag_0_0_0_addr_2_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="4" slack="1"/>
<pin id="1444" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_twiddleTable_M_imag_0_0_0_addr_2 "/>
</bind>
</comp>

<comp id="1447" class="1005" name="index_cos_V_1_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="4" slack="1"/>
<pin id="1449" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="index_cos_V_1 "/>
</bind>
</comp>

<comp id="1453" class="1005" name="icmp_ln1049_4_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="1" slack="1"/>
<pin id="1455" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1049_4 "/>
</bind>
</comp>

<comp id="1458" class="1005" name="icmp_ln1049_5_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="1" slack="1"/>
<pin id="1460" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1049_5 "/>
</bind>
</comp>

<comp id="1463" class="1005" name="p_twiddleTable_M_imag_0_0_0_addr_3_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="4" slack="1"/>
<pin id="1465" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_twiddleTable_M_imag_0_0_0_addr_3 "/>
</bind>
</comp>

<comp id="1468" class="1005" name="icmp_ln1049_7_reg_1468">
<pin_list>
<pin id="1469" dir="0" index="0" bw="1" slack="1"/>
<pin id="1470" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1049_7 "/>
</bind>
</comp>

<comp id="1473" class="1005" name="p_twiddleTable_M_imag_0_0_0_addr_4_reg_1473">
<pin_list>
<pin id="1474" dir="0" index="0" bw="4" slack="1"/>
<pin id="1475" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_twiddleTable_M_imag_0_0_0_addr_4 "/>
</bind>
</comp>

<comp id="1478" class="1005" name="index_V_1_reg_1478">
<pin_list>
<pin id="1479" dir="0" index="0" bw="4" slack="1"/>
<pin id="1480" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="index_V_1 "/>
</bind>
</comp>

<comp id="1485" class="1005" name="index_cos_V_2_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="4" slack="1"/>
<pin id="1487" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="index_cos_V_2 "/>
</bind>
</comp>

<comp id="1491" class="1005" name="p_twiddleTable_M_imag_0_0_0_addr_5_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="4" slack="1"/>
<pin id="1493" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_twiddleTable_M_imag_0_0_0_addr_5 "/>
</bind>
</comp>

<comp id="1496" class="1005" name="icmp_ln1049_11_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="1" slack="1"/>
<pin id="1498" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1049_11 "/>
</bind>
</comp>

<comp id="1501" class="1005" name="p_twiddleTable_M_imag_0_0_0_addr_6_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="4" slack="1"/>
<pin id="1503" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_twiddleTable_M_imag_0_0_0_addr_6 "/>
</bind>
</comp>

<comp id="1506" class="1005" name="lut_out_imag_V_4_reg_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="18" slack="1"/>
<pin id="1508" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="lut_out_imag_V_4 "/>
</bind>
</comp>

<comp id="1511" class="1005" name="imagSinVal_reg_1511">
<pin_list>
<pin id="1512" dir="0" index="0" bw="18" slack="1"/>
<pin id="1513" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="imagSinVal "/>
</bind>
</comp>

<comp id="1516" class="1005" name="realCosVal_reg_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="18" slack="1"/>
<pin id="1518" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="realCosVal "/>
</bind>
</comp>

<comp id="1521" class="1005" name="imagSinVal_1_reg_1521">
<pin_list>
<pin id="1522" dir="0" index="0" bw="18" slack="1"/>
<pin id="1523" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="imagSinVal_1 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="realCosVal_1_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="18" slack="1"/>
<pin id="1528" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="realCosVal_1 "/>
</bind>
</comp>

<comp id="1531" class="1005" name="imagSinVal_2_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="18" slack="1"/>
<pin id="1533" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="imagSinVal_2 "/>
</bind>
</comp>

<comp id="1536" class="1005" name="realCosVal_2_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="18" slack="1"/>
<pin id="1538" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="realCosVal_2 "/>
</bind>
</comp>

<comp id="1541" class="1005" name="sext_ln1171_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="46" slack="1"/>
<pin id="1543" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171 "/>
</bind>
</comp>

<comp id="1546" class="1005" name="sext_ln1171_1_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="46" slack="1"/>
<pin id="1548" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_1 "/>
</bind>
</comp>

<comp id="1552" class="1005" name="sext_ln1171_2_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="46" slack="1"/>
<pin id="1554" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_2 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="sext_ln1171_3_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="46" slack="1"/>
<pin id="1559" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_3 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="sext_ln1171_4_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="46" slack="1"/>
<pin id="1565" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_4 "/>
</bind>
</comp>

<comp id="1569" class="1005" name="sext_ln1171_5_reg_1569">
<pin_list>
<pin id="1570" dir="0" index="0" bw="46" slack="1"/>
<pin id="1571" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_5 "/>
</bind>
</comp>

<comp id="1575" class="1005" name="sext_ln1171_6_reg_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="46" slack="1"/>
<pin id="1577" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_6 "/>
</bind>
</comp>

<comp id="1581" class="1005" name="sext_ln1171_7_reg_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="46" slack="1"/>
<pin id="1583" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_7 "/>
</bind>
</comp>

<comp id="1587" class="1005" name="sext_ln1171_8_reg_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="46" slack="1"/>
<pin id="1589" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_8 "/>
</bind>
</comp>

<comp id="1593" class="1005" name="sext_ln1171_9_reg_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="46" slack="1"/>
<pin id="1595" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_9 "/>
</bind>
</comp>

<comp id="1599" class="1005" name="sext_ln1171_10_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="46" slack="1"/>
<pin id="1601" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_10 "/>
</bind>
</comp>

<comp id="1605" class="1005" name="sext_ln1171_11_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="46" slack="1"/>
<pin id="1607" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_11 "/>
</bind>
</comp>

<comp id="1611" class="1005" name="sext_ln1171_12_reg_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="46" slack="1"/>
<pin id="1613" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_12 "/>
</bind>
</comp>

<comp id="1617" class="1005" name="sext_ln1171_13_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="46" slack="1"/>
<pin id="1619" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_13 "/>
</bind>
</comp>

<comp id="1623" class="1005" name="sext_ln1171_14_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="46" slack="1"/>
<pin id="1625" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1171_14 "/>
</bind>
</comp>

<comp id="1629" class="1005" name="mul_ln1246_reg_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="46" slack="1"/>
<pin id="1631" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1246 "/>
</bind>
</comp>

<comp id="1634" class="1005" name="mul_ln712_reg_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="46" slack="1"/>
<pin id="1636" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln712 "/>
</bind>
</comp>

<comp id="1639" class="1005" name="mul_ln712_1_reg_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="46" slack="1"/>
<pin id="1641" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln712_1 "/>
</bind>
</comp>

<comp id="1644" class="1005" name="mul_ln1246_1_reg_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="46" slack="1"/>
<pin id="1646" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1246_1 "/>
</bind>
</comp>

<comp id="1649" class="1005" name="mul_ln712_2_reg_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="46" slack="1"/>
<pin id="1651" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln712_2 "/>
</bind>
</comp>

<comp id="1654" class="1005" name="mul_ln1245_reg_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="46" slack="1"/>
<pin id="1656" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1245 "/>
</bind>
</comp>

<comp id="1659" class="1005" name="mul_ln712_3_reg_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="46" slack="1"/>
<pin id="1661" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln712_3 "/>
</bind>
</comp>

<comp id="1664" class="1005" name="mul_ln1246_2_reg_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="46" slack="1"/>
<pin id="1666" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1246_2 "/>
</bind>
</comp>

<comp id="1669" class="1005" name="mul_ln712_4_reg_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="46" slack="1"/>
<pin id="1671" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln712_4 "/>
</bind>
</comp>

<comp id="1674" class="1005" name="mul_ln1245_1_reg_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="46" slack="1"/>
<pin id="1676" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1245_1 "/>
</bind>
</comp>

<comp id="1679" class="1005" name="mul_ln712_5_reg_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="46" slack="1"/>
<pin id="1681" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln712_5 "/>
</bind>
</comp>

<comp id="1684" class="1005" name="mul_ln1246_3_reg_1684">
<pin_list>
<pin id="1685" dir="0" index="0" bw="46" slack="1"/>
<pin id="1686" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1246_3 "/>
</bind>
</comp>

<comp id="1689" class="1005" name="mul_ln712_6_reg_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="46" slack="1"/>
<pin id="1691" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln712_6 "/>
</bind>
</comp>

<comp id="1694" class="1005" name="mul_ln1245_2_reg_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="46" slack="1"/>
<pin id="1696" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1245_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="22" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="169"><net_src comp="132" pin="3"/><net_sink comp="140" pin=16"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="24" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="170" pin="3"/><net_sink comp="140" pin=13"/></net>

<net id="183"><net_src comp="16" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="24" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="178" pin="3"/><net_sink comp="140" pin=10"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="24" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="186" pin="3"/><net_sink comp="140" pin=8"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="24" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="194" pin="3"/><net_sink comp="140" pin=5"/></net>

<net id="207"><net_src comp="16" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="24" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="202" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="215"><net_src comp="16" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="24" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="210" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="222"><net_src comp="78" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="26" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="28" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="78" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="30" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="78" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="32" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="232" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="224" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="236" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="232" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="253"><net_src comp="242" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="260"><net_src comp="28" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="218" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="30" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="266"><net_src comp="218" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="32" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="263" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="255" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="267" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="263" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="284"><net_src comp="273" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="290"><net_src comp="78" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="34" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="286" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="26" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="303"><net_src comp="28" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="78" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="36" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="310"><net_src comp="286" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="38" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="286" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="26" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="78" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="40" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="42" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="334"><net_src comp="32" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="322" pin="3"/><net_sink comp="330" pin=1"/></net>

<net id="341"><net_src comp="298" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="330" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="322" pin="3"/><net_sink comp="336" pin=2"/></net>

<net id="347"><net_src comp="336" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="354"><net_src comp="28" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="292" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="30" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="361"><net_src comp="286" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="44" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="292" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="32" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="363" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="378"><net_src comp="349" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="367" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="363" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="384"><net_src comp="373" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="390"><net_src comp="78" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="46" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="386" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="78" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="392" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="26" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="409"><net_src comp="28" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="392" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="30" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="415"><net_src comp="392" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="32" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="412" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="404" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="416" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="412" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="433"><net_src comp="422" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="440"><net_src comp="28" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="398" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="30" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="447"><net_src comp="386" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="78" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="398" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="32" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="449" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="464"><net_src comp="435" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="453" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="449" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="470"><net_src comp="459" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="477"><net_src comp="28" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="48" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="483"><net_src comp="38" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="26" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="479" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="484" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="500"><net_src comp="489" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="50" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="140" pin="23"/><net_sink comp="495" pin=2"/></net>

<net id="506"><net_src comp="495" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="511"><net_src comp="52" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="503" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="518"><net_src comp="54" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="507" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="56" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="524"><net_src comp="507" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="530"><net_src comp="54" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="507" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="58" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="537"><net_src comp="513" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="60" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="525" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="533" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="513" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="525" pin="3"/><net_sink comp="545" pin=1"/></net>

<net id="556"><net_src comp="539" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="62" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="64" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="564"><net_src comp="545" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="551" pin="3"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="521" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="572"><net_src comp="472" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="559" pin="3"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="495" pin="3"/><net_sink comp="567" pin=2"/></net>

<net id="580"><net_src comp="28" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="48" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="586"><net_src comp="38" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="591"><net_src comp="44" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="596"><net_src comp="582" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="587" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="603"><net_src comp="592" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="50" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="605"><net_src comp="140" pin="19"/><net_sink comp="598" pin=2"/></net>

<net id="609"><net_src comp="598" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="614"><net_src comp="52" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="606" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="621"><net_src comp="54" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="622"><net_src comp="610" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="623"><net_src comp="56" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="627"><net_src comp="610" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="633"><net_src comp="54" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="610" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="58" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="640"><net_src comp="616" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="60" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="628" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="636" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="616" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="628" pin="3"/><net_sink comp="648" pin=1"/></net>

<net id="659"><net_src comp="642" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="62" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="661"><net_src comp="64" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="667"><net_src comp="648" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="654" pin="3"/><net_sink comp="662" pin=1"/></net>

<net id="669"><net_src comp="624" pin="1"/><net_sink comp="662" pin=2"/></net>

<net id="675"><net_src comp="575" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="676"><net_src comp="662" pin="3"/><net_sink comp="670" pin=1"/></net>

<net id="677"><net_src comp="598" pin="3"/><net_sink comp="670" pin=2"/></net>

<net id="687"><net_src comp="678" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="50" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="689"><net_src comp="140" pin="15"/><net_sink comp="682" pin=2"/></net>

<net id="693"><net_src comp="682" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="698"><net_src comp="52" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="690" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="705"><net_src comp="54" pin="0"/><net_sink comp="700" pin=0"/></net>

<net id="706"><net_src comp="694" pin="2"/><net_sink comp="700" pin=1"/></net>

<net id="707"><net_src comp="56" pin="0"/><net_sink comp="700" pin=2"/></net>

<net id="711"><net_src comp="694" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="717"><net_src comp="54" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="718"><net_src comp="694" pin="2"/><net_sink comp="712" pin=1"/></net>

<net id="719"><net_src comp="58" pin="0"/><net_sink comp="712" pin=2"/></net>

<net id="724"><net_src comp="700" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="60" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="712" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="720" pin="2"/><net_sink comp="726" pin=1"/></net>

<net id="736"><net_src comp="700" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="712" pin="3"/><net_sink comp="732" pin=1"/></net>

<net id="743"><net_src comp="726" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="744"><net_src comp="62" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="745"><net_src comp="64" pin="0"/><net_sink comp="738" pin=2"/></net>

<net id="751"><net_src comp="732" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="752"><net_src comp="738" pin="3"/><net_sink comp="746" pin=1"/></net>

<net id="753"><net_src comp="708" pin="1"/><net_sink comp="746" pin=2"/></net>

<net id="759"><net_src comp="746" pin="3"/><net_sink comp="754" pin=1"/></net>

<net id="760"><net_src comp="682" pin="3"/><net_sink comp="754" pin=2"/></net>

<net id="766"><net_src comp="28" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="48" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="772"><net_src comp="38" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="777"><net_src comp="768" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="783"><net_src comp="773" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="784"><net_src comp="50" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="785"><net_src comp="140" pin="11"/><net_sink comp="778" pin=2"/></net>

<net id="789"><net_src comp="778" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="794"><net_src comp="52" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="786" pin="1"/><net_sink comp="790" pin=1"/></net>

<net id="801"><net_src comp="54" pin="0"/><net_sink comp="796" pin=0"/></net>

<net id="802"><net_src comp="790" pin="2"/><net_sink comp="796" pin=1"/></net>

<net id="803"><net_src comp="56" pin="0"/><net_sink comp="796" pin=2"/></net>

<net id="807"><net_src comp="790" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="813"><net_src comp="54" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="814"><net_src comp="790" pin="2"/><net_sink comp="808" pin=1"/></net>

<net id="815"><net_src comp="58" pin="0"/><net_sink comp="808" pin=2"/></net>

<net id="820"><net_src comp="796" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="60" pin="0"/><net_sink comp="816" pin=1"/></net>

<net id="826"><net_src comp="808" pin="3"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="816" pin="2"/><net_sink comp="822" pin=1"/></net>

<net id="832"><net_src comp="796" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="808" pin="3"/><net_sink comp="828" pin=1"/></net>

<net id="839"><net_src comp="822" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="840"><net_src comp="62" pin="0"/><net_sink comp="834" pin=1"/></net>

<net id="841"><net_src comp="64" pin="0"/><net_sink comp="834" pin=2"/></net>

<net id="847"><net_src comp="828" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="848"><net_src comp="834" pin="3"/><net_sink comp="842" pin=1"/></net>

<net id="849"><net_src comp="804" pin="1"/><net_sink comp="842" pin=2"/></net>

<net id="855"><net_src comp="761" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="856"><net_src comp="842" pin="3"/><net_sink comp="850" pin=1"/></net>

<net id="857"><net_src comp="778" pin="3"/><net_sink comp="850" pin=2"/></net>

<net id="863"><net_src comp="28" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="864"><net_src comp="48" pin="0"/><net_sink comp="858" pin=2"/></net>

<net id="869"><net_src comp="38" pin="0"/><net_sink comp="865" pin=1"/></net>

<net id="874"><net_src comp="26" pin="0"/><net_sink comp="870" pin=1"/></net>

<net id="879"><net_src comp="865" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="880"><net_src comp="870" pin="2"/><net_sink comp="875" pin=1"/></net>

<net id="886"><net_src comp="875" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="887"><net_src comp="50" pin="0"/><net_sink comp="881" pin=1"/></net>

<net id="888"><net_src comp="140" pin="7"/><net_sink comp="881" pin=2"/></net>

<net id="892"><net_src comp="881" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="897"><net_src comp="52" pin="0"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="889" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="904"><net_src comp="54" pin="0"/><net_sink comp="899" pin=0"/></net>

<net id="905"><net_src comp="893" pin="2"/><net_sink comp="899" pin=1"/></net>

<net id="906"><net_src comp="56" pin="0"/><net_sink comp="899" pin=2"/></net>

<net id="910"><net_src comp="893" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="916"><net_src comp="54" pin="0"/><net_sink comp="911" pin=0"/></net>

<net id="917"><net_src comp="893" pin="2"/><net_sink comp="911" pin=1"/></net>

<net id="918"><net_src comp="58" pin="0"/><net_sink comp="911" pin=2"/></net>

<net id="923"><net_src comp="899" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="60" pin="0"/><net_sink comp="919" pin=1"/></net>

<net id="929"><net_src comp="911" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="919" pin="2"/><net_sink comp="925" pin=1"/></net>

<net id="935"><net_src comp="899" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="911" pin="3"/><net_sink comp="931" pin=1"/></net>

<net id="942"><net_src comp="925" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="943"><net_src comp="62" pin="0"/><net_sink comp="937" pin=1"/></net>

<net id="944"><net_src comp="64" pin="0"/><net_sink comp="937" pin=2"/></net>

<net id="950"><net_src comp="931" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="951"><net_src comp="937" pin="3"/><net_sink comp="945" pin=1"/></net>

<net id="952"><net_src comp="907" pin="1"/><net_sink comp="945" pin=2"/></net>

<net id="958"><net_src comp="858" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="959"><net_src comp="945" pin="3"/><net_sink comp="953" pin=1"/></net>

<net id="960"><net_src comp="881" pin="3"/><net_sink comp="953" pin=2"/></net>

<net id="966"><net_src comp="28" pin="0"/><net_sink comp="961" pin=0"/></net>

<net id="967"><net_src comp="48" pin="0"/><net_sink comp="961" pin=2"/></net>

<net id="972"><net_src comp="38" pin="0"/><net_sink comp="968" pin=1"/></net>

<net id="977"><net_src comp="968" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="983"><net_src comp="973" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="984"><net_src comp="50" pin="0"/><net_sink comp="978" pin=1"/></net>

<net id="985"><net_src comp="140" pin="3"/><net_sink comp="978" pin=2"/></net>

<net id="989"><net_src comp="978" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="994"><net_src comp="52" pin="0"/><net_sink comp="990" pin=0"/></net>

<net id="995"><net_src comp="986" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="1001"><net_src comp="54" pin="0"/><net_sink comp="996" pin=0"/></net>

<net id="1002"><net_src comp="990" pin="2"/><net_sink comp="996" pin=1"/></net>

<net id="1003"><net_src comp="56" pin="0"/><net_sink comp="996" pin=2"/></net>

<net id="1007"><net_src comp="990" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1013"><net_src comp="54" pin="0"/><net_sink comp="1008" pin=0"/></net>

<net id="1014"><net_src comp="990" pin="2"/><net_sink comp="1008" pin=1"/></net>

<net id="1015"><net_src comp="58" pin="0"/><net_sink comp="1008" pin=2"/></net>

<net id="1020"><net_src comp="996" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1021"><net_src comp="60" pin="0"/><net_sink comp="1016" pin=1"/></net>

<net id="1026"><net_src comp="1008" pin="3"/><net_sink comp="1022" pin=0"/></net>

<net id="1027"><net_src comp="1016" pin="2"/><net_sink comp="1022" pin=1"/></net>

<net id="1032"><net_src comp="996" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1033"><net_src comp="1008" pin="3"/><net_sink comp="1028" pin=1"/></net>

<net id="1039"><net_src comp="1022" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1040"><net_src comp="62" pin="0"/><net_sink comp="1034" pin=1"/></net>

<net id="1041"><net_src comp="64" pin="0"/><net_sink comp="1034" pin=2"/></net>

<net id="1047"><net_src comp="1028" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1048"><net_src comp="1034" pin="3"/><net_sink comp="1042" pin=1"/></net>

<net id="1049"><net_src comp="1004" pin="1"/><net_sink comp="1042" pin=2"/></net>

<net id="1055"><net_src comp="961" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1056"><net_src comp="1042" pin="3"/><net_sink comp="1050" pin=1"/></net>

<net id="1057"><net_src comp="978" pin="3"/><net_sink comp="1050" pin=2"/></net>

<net id="1068"><net_src comp="1058" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1069"><net_src comp="1061" pin="1"/><net_sink comp="1064" pin=1"/></net>

<net id="1077"><net_src comp="1070" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1078"><net_src comp="1061" pin="1"/><net_sink comp="1073" pin=1"/></net>

<net id="1095"><net_src comp="1079" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1096"><net_src comp="1082" pin="1"/><net_sink comp="1091" pin=1"/></net>

<net id="1101"><net_src comp="1085" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1102"><net_src comp="1088" pin="1"/><net_sink comp="1097" pin=1"/></net>

<net id="1107"><net_src comp="1079" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1108"><net_src comp="1088" pin="1"/><net_sink comp="1103" pin=1"/></net>

<net id="1113"><net_src comp="1085" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1114"><net_src comp="1082" pin="1"/><net_sink comp="1109" pin=1"/></net>

<net id="1131"><net_src comp="1115" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1132"><net_src comp="1118" pin="1"/><net_sink comp="1127" pin=1"/></net>

<net id="1137"><net_src comp="1121" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1138"><net_src comp="1124" pin="1"/><net_sink comp="1133" pin=1"/></net>

<net id="1143"><net_src comp="1115" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1144"><net_src comp="1124" pin="1"/><net_sink comp="1139" pin=1"/></net>

<net id="1149"><net_src comp="1121" pin="1"/><net_sink comp="1145" pin=0"/></net>

<net id="1150"><net_src comp="1118" pin="1"/><net_sink comp="1145" pin=1"/></net>

<net id="1167"><net_src comp="1151" pin="1"/><net_sink comp="1163" pin=0"/></net>

<net id="1168"><net_src comp="1154" pin="1"/><net_sink comp="1163" pin=1"/></net>

<net id="1173"><net_src comp="1157" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1174"><net_src comp="1160" pin="1"/><net_sink comp="1169" pin=1"/></net>

<net id="1179"><net_src comp="1151" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1180"><net_src comp="1160" pin="1"/><net_sink comp="1175" pin=1"/></net>

<net id="1185"><net_src comp="1157" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1186"><net_src comp="1154" pin="1"/><net_sink comp="1181" pin=1"/></net>

<net id="1192"><net_src comp="66" pin="0"/><net_sink comp="1187" pin=0"/></net>

<net id="1193"><net_src comp="68" pin="0"/><net_sink comp="1187" pin=2"/></net>

<net id="1197"><net_src comp="1187" pin="3"/><net_sink comp="1194" pin=0"/></net>

<net id="1202"><net_src comp="1194" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1209"><net_src comp="70" pin="0"/><net_sink comp="1203" pin=0"/></net>

<net id="1210"><net_src comp="1198" pin="2"/><net_sink comp="1203" pin=1"/></net>

<net id="1211"><net_src comp="72" pin="0"/><net_sink comp="1203" pin=2"/></net>

<net id="1212"><net_src comp="74" pin="0"/><net_sink comp="1203" pin=3"/></net>

<net id="1218"><net_src comp="66" pin="0"/><net_sink comp="1213" pin=0"/></net>

<net id="1219"><net_src comp="68" pin="0"/><net_sink comp="1213" pin=2"/></net>

<net id="1223"><net_src comp="1213" pin="3"/><net_sink comp="1220" pin=0"/></net>

<net id="1228"><net_src comp="1220" pin="1"/><net_sink comp="1224" pin=1"/></net>

<net id="1235"><net_src comp="70" pin="0"/><net_sink comp="1229" pin=0"/></net>

<net id="1236"><net_src comp="1224" pin="2"/><net_sink comp="1229" pin=1"/></net>

<net id="1237"><net_src comp="72" pin="0"/><net_sink comp="1229" pin=2"/></net>

<net id="1238"><net_src comp="74" pin="0"/><net_sink comp="1229" pin=3"/></net>

<net id="1249"><net_src comp="70" pin="0"/><net_sink comp="1243" pin=0"/></net>

<net id="1250"><net_src comp="1239" pin="2"/><net_sink comp="1243" pin=1"/></net>

<net id="1251"><net_src comp="72" pin="0"/><net_sink comp="1243" pin=2"/></net>

<net id="1252"><net_src comp="74" pin="0"/><net_sink comp="1243" pin=3"/></net>

<net id="1263"><net_src comp="70" pin="0"/><net_sink comp="1257" pin=0"/></net>

<net id="1264"><net_src comp="1253" pin="2"/><net_sink comp="1257" pin=1"/></net>

<net id="1265"><net_src comp="72" pin="0"/><net_sink comp="1257" pin=2"/></net>

<net id="1266"><net_src comp="74" pin="0"/><net_sink comp="1257" pin=3"/></net>

<net id="1277"><net_src comp="70" pin="0"/><net_sink comp="1271" pin=0"/></net>

<net id="1278"><net_src comp="1267" pin="2"/><net_sink comp="1271" pin=1"/></net>

<net id="1279"><net_src comp="72" pin="0"/><net_sink comp="1271" pin=2"/></net>

<net id="1280"><net_src comp="74" pin="0"/><net_sink comp="1271" pin=3"/></net>

<net id="1291"><net_src comp="70" pin="0"/><net_sink comp="1285" pin=0"/></net>

<net id="1292"><net_src comp="1281" pin="2"/><net_sink comp="1285" pin=1"/></net>

<net id="1293"><net_src comp="72" pin="0"/><net_sink comp="1285" pin=2"/></net>

<net id="1294"><net_src comp="74" pin="0"/><net_sink comp="1285" pin=3"/></net>

<net id="1305"><net_src comp="70" pin="0"/><net_sink comp="1299" pin=0"/></net>

<net id="1306"><net_src comp="1295" pin="2"/><net_sink comp="1299" pin=1"/></net>

<net id="1307"><net_src comp="72" pin="0"/><net_sink comp="1299" pin=2"/></net>

<net id="1308"><net_src comp="74" pin="0"/><net_sink comp="1299" pin=3"/></net>

<net id="1319"><net_src comp="70" pin="0"/><net_sink comp="1313" pin=0"/></net>

<net id="1320"><net_src comp="1309" pin="2"/><net_sink comp="1313" pin=1"/></net>

<net id="1321"><net_src comp="72" pin="0"/><net_sink comp="1313" pin=2"/></net>

<net id="1322"><net_src comp="74" pin="0"/><net_sink comp="1313" pin=3"/></net>

<net id="1327"><net_src comp="76" pin="0"/><net_sink comp="1323" pin=0"/></net>

<net id="1328"><net_src comp="1203" pin="4"/><net_sink comp="1323" pin=1"/></net>

<net id="1333"><net_src comp="1323" pin="2"/><net_sink comp="1329" pin=0"/></net>

<net id="1334"><net_src comp="1243" pin="4"/><net_sink comp="1329" pin=1"/></net>

<net id="1339"><net_src comp="1329" pin="2"/><net_sink comp="1335" pin=0"/></net>

<net id="1340"><net_src comp="1271" pin="4"/><net_sink comp="1335" pin=1"/></net>

<net id="1345"><net_src comp="1335" pin="2"/><net_sink comp="1341" pin=0"/></net>

<net id="1346"><net_src comp="1299" pin="4"/><net_sink comp="1341" pin=1"/></net>

<net id="1351"><net_src comp="1341" pin="2"/><net_sink comp="1347" pin=0"/></net>

<net id="1352"><net_src comp="1229" pin="4"/><net_sink comp="1347" pin=1"/></net>

<net id="1357"><net_src comp="1347" pin="2"/><net_sink comp="1353" pin=0"/></net>

<net id="1358"><net_src comp="1257" pin="4"/><net_sink comp="1353" pin=1"/></net>

<net id="1363"><net_src comp="1353" pin="2"/><net_sink comp="1359" pin=0"/></net>

<net id="1364"><net_src comp="1285" pin="4"/><net_sink comp="1359" pin=1"/></net>

<net id="1369"><net_src comp="1359" pin="2"/><net_sink comp="1365" pin=0"/></net>

<net id="1370"><net_src comp="1313" pin="4"/><net_sink comp="1365" pin=1"/></net>

<net id="1374"><net_src comp="78" pin="2"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="1376"><net_src comp="1371" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="1377"><net_src comp="1371" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="1378"><net_src comp="1371" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="1382"><net_src comp="84" pin="2"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="1387"><net_src comp="90" pin="2"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1392"><net_src comp="96" pin="2"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1397"><net_src comp="102" pin="2"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1399"><net_src comp="1394" pin="1"/><net_sink comp="1213" pin=1"/></net>

<net id="1403"><net_src comp="108" pin="2"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="1151" pin=0"/></net>

<net id="1408"><net_src comp="114" pin="2"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1413"><net_src comp="120" pin="2"/><net_sink comp="1410" pin=0"/></net>

<net id="1414"><net_src comp="1410" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1418"><net_src comp="126" pin="2"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1420"><net_src comp="1415" pin="1"/><net_sink comp="1187" pin=1"/></net>

<net id="1424"><net_src comp="132" pin="3"/><net_sink comp="1421" pin=0"/></net>

<net id="1425"><net_src comp="1421" pin="1"/><net_sink comp="140" pin=16"/></net>

<net id="1429"><net_src comp="218" pin="2"/><net_sink comp="1426" pin=0"/></net>

<net id="1430"><net_src comp="1426" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="1431"><net_src comp="1426" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="1435"><net_src comp="224" pin="3"/><net_sink comp="1432" pin=0"/></net>

<net id="1436"><net_src comp="1432" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="1440"><net_src comp="170" pin="3"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="140" pin=13"/></net>

<net id="1445"><net_src comp="178" pin="3"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="140" pin=10"/></net>

<net id="1450"><net_src comp="292" pin="2"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="1452"><net_src comp="1447" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1456"><net_src comp="306" pin="2"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="1461"><net_src comp="312" pin="2"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="1466"><net_src comp="186" pin="3"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="140" pin=8"/></net>

<net id="1471"><net_src comp="357" pin="2"/><net_sink comp="1468" pin=0"/></net>

<net id="1472"><net_src comp="1468" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="1476"><net_src comp="194" pin="3"/><net_sink comp="1473" pin=0"/></net>

<net id="1477"><net_src comp="1473" pin="1"/><net_sink comp="140" pin=5"/></net>

<net id="1481"><net_src comp="392" pin="2"/><net_sink comp="1478" pin=0"/></net>

<net id="1482"><net_src comp="1478" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="1483"><net_src comp="1478" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="1484"><net_src comp="1478" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="1488"><net_src comp="398" pin="2"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="1490"><net_src comp="1485" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="1494"><net_src comp="202" pin="3"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="1499"><net_src comp="443" pin="2"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="973" pin=1"/></net>

<net id="1504"><net_src comp="210" pin="3"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="1509"><net_src comp="140" pin="27"/><net_sink comp="1506" pin=0"/></net>

<net id="1510"><net_src comp="1506" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1514"><net_src comp="567" pin="3"/><net_sink comp="1511" pin=0"/></net>

<net id="1515"><net_src comp="1511" pin="1"/><net_sink comp="1088" pin=0"/></net>

<net id="1519"><net_src comp="670" pin="3"/><net_sink comp="1516" pin=0"/></net>

<net id="1520"><net_src comp="1516" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1524"><net_src comp="754" pin="3"/><net_sink comp="1521" pin=0"/></net>

<net id="1525"><net_src comp="1521" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1529"><net_src comp="850" pin="3"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1534"><net_src comp="953" pin="3"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1539"><net_src comp="1050" pin="3"/><net_sink comp="1536" pin=0"/></net>

<net id="1540"><net_src comp="1536" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1544"><net_src comp="1058" pin="1"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1549"><net_src comp="1061" pin="1"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="1064" pin=1"/></net>

<net id="1551"><net_src comp="1546" pin="1"/><net_sink comp="1073" pin=1"/></net>

<net id="1555"><net_src comp="1070" pin="1"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1560"><net_src comp="1079" pin="1"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="1091" pin=0"/></net>

<net id="1562"><net_src comp="1557" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1566"><net_src comp="1082" pin="1"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="1091" pin=1"/></net>

<net id="1568"><net_src comp="1563" pin="1"/><net_sink comp="1109" pin=1"/></net>

<net id="1572"><net_src comp="1085" pin="1"/><net_sink comp="1569" pin=0"/></net>

<net id="1573"><net_src comp="1569" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1574"><net_src comp="1569" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1578"><net_src comp="1088" pin="1"/><net_sink comp="1575" pin=0"/></net>

<net id="1579"><net_src comp="1575" pin="1"/><net_sink comp="1097" pin=1"/></net>

<net id="1580"><net_src comp="1575" pin="1"/><net_sink comp="1103" pin=1"/></net>

<net id="1584"><net_src comp="1115" pin="1"/><net_sink comp="1581" pin=0"/></net>

<net id="1585"><net_src comp="1581" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1586"><net_src comp="1581" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1590"><net_src comp="1118" pin="1"/><net_sink comp="1587" pin=0"/></net>

<net id="1591"><net_src comp="1587" pin="1"/><net_sink comp="1127" pin=1"/></net>

<net id="1592"><net_src comp="1587" pin="1"/><net_sink comp="1145" pin=1"/></net>

<net id="1596"><net_src comp="1121" pin="1"/><net_sink comp="1593" pin=0"/></net>

<net id="1597"><net_src comp="1593" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1598"><net_src comp="1593" pin="1"/><net_sink comp="1145" pin=0"/></net>

<net id="1602"><net_src comp="1124" pin="1"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="1133" pin=1"/></net>

<net id="1604"><net_src comp="1599" pin="1"/><net_sink comp="1139" pin=1"/></net>

<net id="1608"><net_src comp="1151" pin="1"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="1163" pin=0"/></net>

<net id="1610"><net_src comp="1605" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1614"><net_src comp="1154" pin="1"/><net_sink comp="1611" pin=0"/></net>

<net id="1615"><net_src comp="1611" pin="1"/><net_sink comp="1163" pin=1"/></net>

<net id="1616"><net_src comp="1611" pin="1"/><net_sink comp="1181" pin=1"/></net>

<net id="1620"><net_src comp="1157" pin="1"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1622"><net_src comp="1617" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1626"><net_src comp="1160" pin="1"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="1169" pin=1"/></net>

<net id="1628"><net_src comp="1623" pin="1"/><net_sink comp="1175" pin=1"/></net>

<net id="1632"><net_src comp="1064" pin="2"/><net_sink comp="1629" pin=0"/></net>

<net id="1633"><net_src comp="1629" pin="1"/><net_sink comp="1198" pin=1"/></net>

<net id="1637"><net_src comp="1073" pin="2"/><net_sink comp="1634" pin=0"/></net>

<net id="1638"><net_src comp="1634" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="1642"><net_src comp="1091" pin="2"/><net_sink comp="1639" pin=0"/></net>

<net id="1643"><net_src comp="1639" pin="1"/><net_sink comp="1239" pin=0"/></net>

<net id="1647"><net_src comp="1097" pin="2"/><net_sink comp="1644" pin=0"/></net>

<net id="1648"><net_src comp="1644" pin="1"/><net_sink comp="1239" pin=1"/></net>

<net id="1652"><net_src comp="1103" pin="2"/><net_sink comp="1649" pin=0"/></net>

<net id="1653"><net_src comp="1649" pin="1"/><net_sink comp="1253" pin=1"/></net>

<net id="1657"><net_src comp="1109" pin="2"/><net_sink comp="1654" pin=0"/></net>

<net id="1658"><net_src comp="1654" pin="1"/><net_sink comp="1253" pin=0"/></net>

<net id="1662"><net_src comp="1127" pin="2"/><net_sink comp="1659" pin=0"/></net>

<net id="1663"><net_src comp="1659" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1667"><net_src comp="1133" pin="2"/><net_sink comp="1664" pin=0"/></net>

<net id="1668"><net_src comp="1664" pin="1"/><net_sink comp="1267" pin=1"/></net>

<net id="1672"><net_src comp="1139" pin="2"/><net_sink comp="1669" pin=0"/></net>

<net id="1673"><net_src comp="1669" pin="1"/><net_sink comp="1281" pin=1"/></net>

<net id="1677"><net_src comp="1145" pin="2"/><net_sink comp="1674" pin=0"/></net>

<net id="1678"><net_src comp="1674" pin="1"/><net_sink comp="1281" pin=0"/></net>

<net id="1682"><net_src comp="1163" pin="2"/><net_sink comp="1679" pin=0"/></net>

<net id="1683"><net_src comp="1679" pin="1"/><net_sink comp="1295" pin=0"/></net>

<net id="1687"><net_src comp="1169" pin="2"/><net_sink comp="1684" pin=0"/></net>

<net id="1688"><net_src comp="1684" pin="1"/><net_sink comp="1295" pin=1"/></net>

<net id="1692"><net_src comp="1175" pin="2"/><net_sink comp="1689" pin=0"/></net>

<net id="1693"><net_src comp="1689" pin="1"/><net_sink comp="1309" pin=1"/></net>

<net id="1697"><net_src comp="1181" pin="2"/><net_sink comp="1694" pin=0"/></net>

<net id="1698"><net_src comp="1694" pin="1"/><net_sink comp="1309" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> > > : p_read | {1 }
	Port: twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> > > : p_read1 | {1 }
	Port: twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> > > : p_read2 | {1 }
	Port: twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> > > : p_read3 | {1 }
	Port: twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> > > : p_read4 | {1 }
	Port: twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> > > : p_read5 | {1 }
	Port: twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> > > : p_read6 | {1 }
	Port: twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> > > : p_read7 | {1 }
	Port: twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> > > : p_twiddleTable_M_imag_0_0_0 | {1 2 }
	Port: twiddleFactorMulS2S<16, 4, 0, 0, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> >, complex<ap_fixed<30, 16, 5, 3, 0> > > : p_k | {1 }
  - Chain level:
	State 1
		lut_out_imag_V_4 : 1
		lut_index_imag_V_1 : 1
		lut_index_imag_V_2 : 2
		zext_ln573 : 3
		p_twiddleTable_M_imag_0_0_0_addr_1 : 4
		lut_out_imag_V : 5
		index_invert_control_real_V : 1
		lut_index_real_V : 1
		lut_index_real_V_1 : 2
		lut_index_real_V_2 : 3
		zext_ln573_1 : 4
		p_twiddleTable_M_imag_0_0_0_addr_2 : 5
		lut_out_real_V : 6
		lut_index_imag_V_3 : 1
		lut_index_imag_V_4 : 2
		lut_index_imag_V_5 : 3
		zext_ln573_2 : 4
		p_twiddleTable_M_imag_0_0_0_addr_3 : 5
		lut_out_imag_V_2 : 6
		index_invert_control_real_V_1 : 1
		lut_index_real_V_3 : 1
		lut_index_real_V_4 : 2
		lut_index_real_V_5 : 3
		zext_ln573_3 : 4
		p_twiddleTable_M_imag_0_0_0_addr_4 : 5
		lut_out_real_V_1 : 6
		index_cos_V_2 : 1
		index_invert_control_imag : 1
		lut_index_imag_V_6 : 1
		lut_index_imag_V_7 : 2
		lut_index_imag_V_8 : 3
		zext_ln573_4 : 4
		p_twiddleTable_M_imag_0_0_0_addr_5 : 5
		lut_out_imag_V_3 : 6
		index_invert_control_real_V_2 : 2
		lut_index_real_V_6 : 2
		lut_index_real_V_7 : 3
		lut_index_real_V_8 : 4
		zext_ln573_5 : 5
		p_twiddleTable_M_imag_0_0_0_addr_6 : 6
		lut_out_real_V_2 : 7
	State 2
		output_saturation_control_imag : 1
		temp_out_sin_V : 1
		sext_ln712_2 : 2
		r : 3
		p_Result_s : 4
		p_Val2_1 : 4
		p_Result_31 : 4
		xor_ln794 : 5
		overflow : 5
		xor_ln340 : 5
		select_ln384 : 5
		select_ln340 : 6
		imagSinVal : 7
		output_saturation_control_real_V : 1
		temp_out_cos_V : 1
		sext_ln712_3 : 2
		r_V_8 : 3
		p_Result_32 : 4
		p_Val2_4 : 4
		p_Result_33 : 4
		xor_ln794_1 : 5
		overflow_1 : 5
		xor_ln340_1 : 5
		select_ln384_1 : 5
		select_ln340_1 : 6
		realCosVal : 7
		temp_out_sin_V_2 : 1
		sext_ln712_4 : 2
		r_7 : 3
		p_Result_34 : 4
		p_Val2_7 : 4
		p_Result_35 : 4
		xor_ln794_2 : 5
		overflow_2 : 5
		xor_ln340_2 : 5
		select_ln384_2 : 5
		select_ln340_2 : 6
		imagSinVal_1 : 7
		output_saturation_control_real_V_1 : 1
		temp_out_cos_V_1 : 1
		sext_ln712_5 : 2
		r_V_9 : 3
		p_Result_36 : 4
		p_Val2_10 : 4
		p_Result_37 : 4
		xor_ln794_3 : 5
		overflow_3 : 5
		xor_ln340_3 : 5
		select_ln384_3 : 5
		select_ln340_3 : 6
		realCosVal_1 : 7
		output_saturation_control_imag_2 : 1
		temp_out_sin_V_3 : 1
		sext_ln712_6 : 2
		r_8 : 3
		p_Result_38 : 4
		p_Val2_13 : 4
		p_Result_39 : 4
		xor_ln794_4 : 5
		overflow_4 : 5
		xor_ln340_4 : 5
		select_ln384_4 : 5
		select_ln340_4 : 6
		imagSinVal_2 : 7
		output_saturation_control_real_V_2 : 1
		temp_out_cos_V_2 : 1
		sext_ln712_7 : 2
		r_V_10 : 3
		p_Result_40 : 4
		p_Val2_16 : 4
		p_Result_41 : 4
		xor_ln794_5 : 5
		overflow_5 : 5
		xor_ln340_5 : 5
		select_ln384_5 : 5
		select_ln340_5 : 6
		realCosVal_2 : 7
	State 3
		mul_ln1246 : 1
		mul_ln712 : 1
		mul_ln712_1 : 1
		mul_ln1246_1 : 1
		mul_ln712_2 : 1
		mul_ln1245 : 1
		mul_ln712_3 : 1
		mul_ln1246_2 : 1
		mul_ln712_4 : 1
		mul_ln1245_1 : 1
		mul_ln712_5 : 1
		mul_ln1246_3 : 1
		mul_ln712_6 : 1
		mul_ln1245_2 : 1
	State 4
	State 5
		sext_ln712 : 1
		ret_V : 2
		p_val_V : 3
		sext_ln712_1 : 1
		ret_V_48 : 2
		p_val_V_1 : 3
		p_val_V_2 : 1
		p_val_V_3 : 1
		p_val_V_4 : 1
		p_val_V_5 : 1
		p_val_V_6 : 1
		p_val_V_7 : 1
		mrv : 4
		mrv_1 : 5
		mrv_2 : 6
		mrv_3 : 7
		mrv_4 : 8
		mrv_5 : 9
		mrv_6 : 10
		mrv_7 : 11
		ret_ln122 : 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit              |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|
|          |                grp_fu_1064                |    2    |   153   |    43   |
|          |                grp_fu_1073                |    2    |   153   |    43   |
|          |                grp_fu_1091                |    2    |   153   |    43   |
|          |                grp_fu_1097                |    2    |   153   |    43   |
|          |                grp_fu_1103                |    2    |   153   |    43   |
|          |                grp_fu_1109                |    2    |   153   |    43   |
|    mul   |                grp_fu_1127                |    2    |   153   |    43   |
|          |                grp_fu_1133                |    2    |   153   |    43   |
|          |                grp_fu_1139                |    2    |   153   |    43   |
|          |                grp_fu_1145                |    2    |   153   |    43   |
|          |                grp_fu_1163                |    2    |   153   |    43   |
|          |                grp_fu_1169                |    2    |   153   |    43   |
|          |                grp_fu_1175                |    2    |   153   |    43   |
|          |                grp_fu_1181                |    2    |   153   |    43   |
|----------|-------------------------------------------|---------|---------|---------|
|          |         lut_index_imag_V_2_fu_242         |    0    |    0    |    2    |
|          |         lut_index_real_V_2_fu_273         |    0    |    0    |    2    |
|          |         lut_index_imag_V_5_fu_336         |    0    |    0    |    2    |
|          |         lut_index_real_V_5_fu_373         |    0    |    0    |    2    |
|          |         lut_index_imag_V_8_fu_422         |    0    |    0    |    2    |
|          |         lut_index_real_V_8_fu_459         |    0    |    0    |    2    |
|          |           temp_out_sin_V_fu_495           |    0    |    0    |    18   |
|          |            select_ln384_fu_551            |    0    |    0    |    18   |
|          |            select_ln340_fu_559            |    0    |    0    |    18   |
|          |             imagSinVal_fu_567             |    0    |    0    |    18   |
|          |           temp_out_cos_V_fu_598           |    0    |    0    |    18   |
|          |           select_ln384_1_fu_654           |    0    |    0    |    18   |
|          |           select_ln340_1_fu_662           |    0    |    0    |    18   |
|          |             realCosVal_fu_670             |    0    |    0    |    18   |
|  select  |          temp_out_sin_V_2_fu_682          |    0    |    0    |    18   |
|          |           select_ln384_2_fu_738           |    0    |    0    |    18   |
|          |           select_ln340_2_fu_746           |    0    |    0    |    18   |
|          |            imagSinVal_1_fu_754            |    0    |    0    |    18   |
|          |          temp_out_cos_V_1_fu_778          |    0    |    0    |    18   |
|          |           select_ln384_3_fu_834           |    0    |    0    |    18   |
|          |           select_ln340_3_fu_842           |    0    |    0    |    18   |
|          |            realCosVal_1_fu_850            |    0    |    0    |    18   |
|          |          temp_out_sin_V_3_fu_881          |    0    |    0    |    18   |
|          |           select_ln384_4_fu_937           |    0    |    0    |    18   |
|          |           select_ln340_4_fu_945           |    0    |    0    |    18   |
|          |            imagSinVal_2_fu_953            |    0    |    0    |    18   |
|          |          temp_out_cos_V_2_fu_978          |    0    |    0    |    18   |
|          |           select_ln384_5_fu_1034          |    0    |    0    |    18   |
|          |           select_ln340_5_fu_1042          |    0    |    0    |    18   |
|          |            realCosVal_2_fu_1050           |    0    |    0    |    18   |
|----------|-------------------------------------------|---------|---------|---------|
|          |         lut_index_imag_V_1_fu_236         |    0    |    0    |    9    |
|          |         lut_index_real_V_1_fu_267         |    0    |    0    |    9    |
|          |         lut_index_imag_V_4_fu_330         |    0    |    0    |    9    |
|          |         lut_index_real_V_4_fu_367         |    0    |    0    |    9    |
|          |              index_V_1_fu_392             |    0    |    0    |    12   |
|          |         lut_index_imag_V_7_fu_416         |    0    |    0    |    9    |
|          |         lut_index_real_V_7_fu_453         |    0    |    0    |    9    |
|          |                  r_fu_507                 |    0    |    0    |    25   |
|    sub   |                r_V_8_fu_610               |    0    |    0    |    25   |
|          |                 r_7_fu_694                |    0    |    0    |    25   |
|          |                r_V_9_fu_790               |    0    |    0    |    25   |
|          |                 r_8_fu_893                |    0    |    0    |    25   |
|          |               r_V_10_fu_990               |    0    |    0    |    25   |
|          |               ret_V_fu_1198               |    0    |    0    |    53   |
|          |              ret_V_49_fu_1239             |    0    |    0    |    53   |
|          |              ret_V_51_fu_1267             |    0    |    0    |    53   |
|          |              ret_V_53_fu_1295             |    0    |    0    |    53   |
|----------|-------------------------------------------|---------|---------|---------|
|          |             index_cos_V_fu_218            |    0    |    0    |    12   |
|          |            index_cos_V_1_fu_292           |    0    |    0    |    12   |
|          |            index_cos_V_2_fu_398           |    0    |    0    |    12   |
|    add   |              ret_V_48_fu_1224             |    0    |    0    |    53   |
|          |              ret_V_50_fu_1253             |    0    |    0    |    53   |
|          |              ret_V_52_fu_1281             |    0    |    0    |    53   |
|          |              ret_V_54_fu_1309             |    0    |    0    |    53   |
|----------|-------------------------------------------|---------|---------|---------|
|          |            icmp_ln1049_4_fu_306           |    0    |    0    |    9    |
|          |            icmp_ln1049_5_fu_312           |    0    |    0    |    9    |
|          |            icmp_ln1049_7_fu_357           |    0    |    0    |    9    |
|          |           icmp_ln1049_11_fu_443           |    0    |    0    |    9    |
|          |             icmp_ln1049_fu_479            |    0    |    0    |    9    |
|   icmp   |            icmp_ln1049_1_fu_484           |    0    |    0    |    9    |
|          |            icmp_ln1049_2_fu_582           |    0    |    0    |    9    |
|          |            icmp_ln1049_3_fu_587           |    0    |    0    |    9    |
|          |            icmp_ln1049_6_fu_768           |    0    |    0    |    9    |
|          |            icmp_ln1049_8_fu_865           |    0    |    0    |    9    |
|          |            icmp_ln1049_9_fu_870           |    0    |    0    |    9    |
|          |           icmp_ln1049_10_fu_968           |    0    |    0    |    9    |
|----------|-------------------------------------------|---------|---------|---------|
|          |              xor_ln794_fu_533             |    0    |    0    |    2    |
|          |              xor_ln340_fu_545             |    0    |    0    |    2    |
|          |             xor_ln794_1_fu_636            |    0    |    0    |    2    |
|          |             xor_ln340_1_fu_648            |    0    |    0    |    2    |
|          |             xor_ln794_2_fu_720            |    0    |    0    |    2    |
|    xor   |             xor_ln340_2_fu_732            |    0    |    0    |    2    |
|          |             xor_ln794_3_fu_816            |    0    |    0    |    2    |
|          |             xor_ln340_3_fu_828            |    0    |    0    |    2    |
|          |             xor_ln794_4_fu_919            |    0    |    0    |    2    |
|          |             xor_ln340_4_fu_931            |    0    |    0    |    2    |
|          |            xor_ln794_5_fu_1016            |    0    |    0    |    2    |
|          |            xor_ln340_5_fu_1028            |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|
|          |   output_saturation_control_imag_fu_489   |    0    |    0    |    2    |
|          |  output_saturation_control_real_V_fu_592  |    0    |    0    |    2    |
|    or    |  output_saturation_control_imag_1_fu_678  |    0    |    0    |    2    |
|          | output_saturation_control_real_V_1_fu_773 |    0    |    0    |    2    |
|          |  output_saturation_control_imag_2_fu_875  |    0    |    0    |    2    |
|          | output_saturation_control_real_V_2_fu_973 |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|
|          |              overflow_fu_539              |    0    |    0    |    2    |
|          |             overflow_1_fu_642             |    0    |    0    |    2    |
|    and   |             overflow_2_fu_726             |    0    |    0    |    2    |
|          |             overflow_3_fu_822             |    0    |    0    |    2    |
|          |             overflow_4_fu_925             |    0    |    0    |    2    |
|          |             overflow_5_fu_1022            |    0    |    0    |    2    |
|----------|-------------------------------------------|---------|---------|---------|
|          |            p_k_read_read_fu_78            |    0    |    0    |    0    |
|          |            p_read_3_read_fu_84            |    0    |    0    |    0    |
|          |            p_read_4_read_fu_90            |    0    |    0    |    0    |
|          |            p_read_5_read_fu_96            |    0    |    0    |    0    |
|   read   |            p_read_6_read_fu_102           |    0    |    0    |    0    |
|          |            p_read_7_read_fu_108           |    0    |    0    |    0    |
|          |            p_read_8_read_fu_114           |    0    |    0    |    0    |
|          |            p_read_9_read_fu_120           |    0    |    0    |    0    |
|          |            p_read39_read_fu_126           |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |     index_invert_control_imag_2_fu_224    |    0    |    0    |    0    |
|          |     index_invert_control_real_V_fu_255    |    0    |    0    |    0    |
|          |     index_invert_control_imag_1_fu_298    |    0    |    0    |    0    |
|          |    index_invert_control_real_V_1_fu_349   |    0    |    0    |    0    |
|          |      index_invert_control_imag_fu_404     |    0    |    0    |    0    |
|          |    index_invert_control_real_V_2_fu_435   |    0    |    0    |    0    |
|          |     output_negate_control_imag_fu_472     |    0    |    0    |    0    |
|          |             p_Result_s_fu_513             |    0    |    0    |    0    |
|          |             p_Result_31_fu_525            |    0    |    0    |    0    |
|          |    output_negate_control_real_V_fu_575    |    0    |    0    |    0    |
|          |             p_Result_32_fu_616            |    0    |    0    |    0    |
| bitselect|             p_Result_33_fu_628            |    0    |    0    |    0    |
|          |             p_Result_34_fu_700            |    0    |    0    |    0    |
|          |             p_Result_35_fu_712            |    0    |    0    |    0    |
|          |   output_negate_control_real_V_1_fu_761   |    0    |    0    |    0    |
|          |             p_Result_36_fu_796            |    0    |    0    |    0    |
|          |             p_Result_37_fu_808            |    0    |    0    |    0    |
|          |    output_negate_control_imag_2_fu_858    |    0    |    0    |    0    |
|          |             p_Result_38_fu_899            |    0    |    0    |    0    |
|          |             p_Result_39_fu_911            |    0    |    0    |    0    |
|          |   output_negate_control_real_V_2_fu_961   |    0    |    0    |    0    |
|          |             p_Result_40_fu_996            |    0    |    0    |    0    |
|          |            p_Result_41_fu_1008            |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |          lut_index_imag_V_fu_232          |    0    |    0    |    0    |
|          |          lut_index_real_V_fu_263          |    0    |    0    |    0    |
|          |             trunc_ln674_fu_318            |    0    |    0    |    0    |
|          |         lut_index_real_V_3_fu_363         |    0    |    0    |    0    |
|          |         lut_index_imag_V_6_fu_412         |    0    |    0    |    0    |
|   trunc  |         lut_index_real_V_6_fu_449         |    0    |    0    |    0    |
|          |              p_Val2_1_fu_521              |    0    |    0    |    0    |
|          |              p_Val2_4_fu_624              |    0    |    0    |    0    |
|          |              p_Val2_7_fu_708              |    0    |    0    |    0    |
|          |              p_Val2_10_fu_804             |    0    |    0    |    0    |
|          |              p_Val2_13_fu_907             |    0    |    0    |    0    |
|          |             p_Val2_16_fu_1004             |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |             zext_ln573_fu_250             |    0    |    0    |    0    |
|          |            zext_ln573_1_fu_281            |    0    |    0    |    0    |
|   zext   |            zext_ln573_2_fu_344            |    0    |    0    |    0    |
|          |            zext_ln573_3_fu_381            |    0    |    0    |    0    |
|          |            zext_ln573_4_fu_430            |    0    |    0    |    0    |
|          |            zext_ln573_5_fu_467            |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|    shl   |               index_V_fu_286              |    0    |    0    |    0    |
|          |              shl_ln315_fu_386             |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |         lut_index_imag_V_3_fu_322         |    0    |    0    |    0    |
|bitconcatenate|                r_V_fu_1187                |    0    |    0    |    0    |
|          |               r_V_1_fu_1213               |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |            sext_ln712_2_fu_503            |    0    |    0    |    0    |
|          |            sext_ln712_3_fu_606            |    0    |    0    |    0    |
|          |            sext_ln712_4_fu_690            |    0    |    0    |    0    |
|          |            sext_ln712_5_fu_786            |    0    |    0    |    0    |
|          |            sext_ln712_6_fu_889            |    0    |    0    |    0    |
|          |            sext_ln712_7_fu_986            |    0    |    0    |    0    |
|          |            sext_ln1171_fu_1058            |    0    |    0    |    0    |
|          |           sext_ln1171_1_fu_1061           |    0    |    0    |    0    |
|          |           sext_ln1171_2_fu_1070           |    0    |    0    |    0    |
|          |           sext_ln1171_3_fu_1079           |    0    |    0    |    0    |
|          |           sext_ln1171_4_fu_1082           |    0    |    0    |    0    |
|   sext   |           sext_ln1171_5_fu_1085           |    0    |    0    |    0    |
|          |           sext_ln1171_6_fu_1088           |    0    |    0    |    0    |
|          |           sext_ln1171_7_fu_1115           |    0    |    0    |    0    |
|          |           sext_ln1171_8_fu_1118           |    0    |    0    |    0    |
|          |           sext_ln1171_9_fu_1121           |    0    |    0    |    0    |
|          |           sext_ln1171_10_fu_1124          |    0    |    0    |    0    |
|          |           sext_ln1171_11_fu_1151          |    0    |    0    |    0    |
|          |           sext_ln1171_12_fu_1154          |    0    |    0    |    0    |
|          |           sext_ln1171_13_fu_1157          |    0    |    0    |    0    |
|          |           sext_ln1171_14_fu_1160          |    0    |    0    |    0    |
|          |             sext_ln712_fu_1194            |    0    |    0    |    0    |
|          |            sext_ln712_1_fu_1220           |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |              p_val_V_fu_1203              |    0    |    0    |    0    |
|          |             p_val_V_1_fu_1229             |    0    |    0    |    0    |
|          |             p_val_V_2_fu_1243             |    0    |    0    |    0    |
|partselect|             p_val_V_3_fu_1257             |    0    |    0    |    0    |
|          |             p_val_V_4_fu_1271             |    0    |    0    |    0    |
|          |             p_val_V_5_fu_1285             |    0    |    0    |    0    |
|          |             p_val_V_6_fu_1299             |    0    |    0    |    0    |
|          |             p_val_V_7_fu_1313             |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|          |                mrv_fu_1323                |    0    |    0    |    0    |
|          |               mrv_1_fu_1329               |    0    |    0    |    0    |
|          |               mrv_2_fu_1335               |    0    |    0    |    0    |
|insertvalue|               mrv_3_fu_1341               |    0    |    0    |    0    |
|          |               mrv_4_fu_1347               |    0    |    0    |    0    |
|          |               mrv_5_fu_1353               |    0    |    0    |    0    |
|          |               mrv_6_fu_1359               |    0    |    0    |    0    |
|          |               mrv_7_fu_1365               |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|
|   Total  |                                           |    28   |   2142  |   1878  |
|----------|-------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------------+--------+
|                                           |   FF   |
+-------------------------------------------+--------+
|          icmp_ln1049_11_reg_1496          |    1   |
|           icmp_ln1049_4_reg_1453          |    1   |
|           icmp_ln1049_5_reg_1458          |    1   |
|           icmp_ln1049_7_reg_1468          |    1   |
|           imagSinVal_1_reg_1521           |   18   |
|           imagSinVal_2_reg_1531           |   18   |
|            imagSinVal_reg_1511            |   18   |
|             index_V_1_reg_1478            |    4   |
|           index_cos_V_1_reg_1447          |    4   |
|           index_cos_V_2_reg_1485          |    4   |
|            index_cos_V_reg_1426           |    4   |
|    index_invert_control_imag_2_reg_1432   |    1   |
|         lut_out_imag_V_4_reg_1506         |   18   |
|           mul_ln1245_1_reg_1674           |   46   |
|           mul_ln1245_2_reg_1694           |   46   |
|            mul_ln1245_reg_1654            |   46   |
|           mul_ln1246_1_reg_1644           |   46   |
|           mul_ln1246_2_reg_1664           |   46   |
|           mul_ln1246_3_reg_1684           |   46   |
|            mul_ln1246_reg_1629            |   46   |
|            mul_ln712_1_reg_1639           |   46   |
|            mul_ln712_2_reg_1649           |   46   |
|            mul_ln712_3_reg_1659           |   46   |
|            mul_ln712_4_reg_1669           |   46   |
|            mul_ln712_5_reg_1679           |   46   |
|            mul_ln712_6_reg_1689           |   46   |
|             mul_ln712_reg_1634            |   46   |
|             p_k_read_reg_1371             |    4   |
|             p_read39_reg_1415             |   29   |
|             p_read_3_reg_1379             |   29   |
|             p_read_4_reg_1384             |   29   |
|             p_read_5_reg_1389             |   29   |
|             p_read_6_reg_1394             |   29   |
|             p_read_7_reg_1400             |   29   |
|             p_read_8_reg_1405             |   29   |
|             p_read_9_reg_1410             |   29   |
|p_twiddleTable_M_imag_0_0_0_addr_1_reg_1437|    4   |
|p_twiddleTable_M_imag_0_0_0_addr_2_reg_1442|    4   |
|p_twiddleTable_M_imag_0_0_0_addr_3_reg_1463|    4   |
|p_twiddleTable_M_imag_0_0_0_addr_4_reg_1473|    4   |
|p_twiddleTable_M_imag_0_0_0_addr_5_reg_1491|    4   |
|p_twiddleTable_M_imag_0_0_0_addr_6_reg_1501|    4   |
| p_twiddleTable_M_imag_0_0_0_addr_reg_1421 |    4   |
|           realCosVal_1_reg_1526           |   18   |
|           realCosVal_2_reg_1536           |   18   |
|            realCosVal_reg_1516            |   18   |
|          sext_ln1171_10_reg_1599          |   46   |
|          sext_ln1171_11_reg_1605          |   46   |
|          sext_ln1171_12_reg_1611          |   46   |
|          sext_ln1171_13_reg_1617          |   46   |
|          sext_ln1171_14_reg_1623          |   46   |
|           sext_ln1171_1_reg_1546          |   46   |
|           sext_ln1171_2_reg_1552          |   46   |
|           sext_ln1171_3_reg_1557          |   46   |
|           sext_ln1171_4_reg_1563          |   46   |
|           sext_ln1171_5_reg_1569          |   46   |
|           sext_ln1171_6_reg_1575          |   46   |
|           sext_ln1171_7_reg_1581          |   46   |
|           sext_ln1171_8_reg_1587          |   46   |
|           sext_ln1171_9_reg_1593          |   46   |
|            sext_ln1171_reg_1541           |   46   |
+-------------------------------------------+--------+
|                   Total                   |  1745  |
+-------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_140 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_140 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_140 |  p5  |   2  |  18  |   36   ||    9    |
| grp_access_fu_140 |  p8  |   2  |   4  |    8   ||    9    |
| grp_access_fu_140 |  p10 |   2  |   0  |    0   ||    9    |
| grp_access_fu_140 |  p13 |   2  |  18  |   36   ||    9    |
| grp_access_fu_140 |  p16 |   2  |   4  |    8   ||    9    |
|    grp_fu_1064    |  p0  |   2  |  29  |   58   ||    9    |
|    grp_fu_1064    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1073    |  p0  |   2  |  29  |   58   ||    9    |
|    grp_fu_1073    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1091    |  p0  |   2  |  29  |   58   ||    9    |
|    grp_fu_1091    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1097    |  p0  |   2  |  29  |   58   ||    9    |
|    grp_fu_1097    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1103    |  p0  |   2  |  29  |   58   ||    9    |
|    grp_fu_1103    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1109    |  p0  |   2  |  29  |   58   ||    9    |
|    grp_fu_1109    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1127    |  p0  |   2  |  29  |   58   ||    9    |
|    grp_fu_1127    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1133    |  p0  |   2  |  29  |   58   ||    9    |
|    grp_fu_1133    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1139    |  p0  |   2  |  29  |   58   ||    9    |
|    grp_fu_1139    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1145    |  p0  |   2  |  29  |   58   ||    9    |
|    grp_fu_1145    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1163    |  p0  |   2  |  29  |   58   ||    9    |
|    grp_fu_1163    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1169    |  p0  |   2  |  29  |   58   ||    9    |
|    grp_fu_1169    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1175    |  p0  |   2  |  29  |   58   ||    9    |
|    grp_fu_1175    |  p1  |   2  |  18  |   36   ||    9    |
|    grp_fu_1181    |  p0  |   2  |  29  |   58   ||    9    |
|    grp_fu_1181    |  p1  |   2  |  18  |   36   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1412  ||  13.545 ||   315   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   28   |    -   |  2142  |  1878  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   13   |    -   |   315  |
|  Register |    -   |    -   |  1745  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   28   |   13   |  3887  |  2193  |
+-----------+--------+--------+--------+--------+
