module full_sub(
    input a,
    input b,
    input bin,
    output d,
    output bout
);

assign d = a ^ b ^ bin;
assign bout = (~a & b) | (~a & bin) | (b & bin);

endmodule