--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml and_or.twx and_or.ncd -o and_or.twr and_or.pcf -ucf
and_or.ucf

Design file:              and_or.ncd
Physical constraint file: and_or.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk1
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
min_hour    |    6.267(R)|    0.043(R)|clk1_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock clk1 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
an<0>       |    6.610(R)|clk1_BUFGP        |   0.000|
an<1>       |    6.621(R)|clk1_BUFGP        |   0.000|
an<2>       |    6.666(R)|clk1_BUFGP        |   0.000|
an<3>       |    7.391(R)|clk1_BUFGP        |   0.000|
ca<0>       |    7.119(R)|clk1_BUFGP        |   0.000|
ca<1>       |    7.422(R)|clk1_BUFGP        |   0.000|
ca<2>       |    7.125(R)|clk1_BUFGP        |   0.000|
ca<3>       |    7.086(R)|clk1_BUFGP        |   0.000|
ca<4>       |    7.112(R)|clk1_BUFGP        |   0.000|
ca<5>       |    7.122(R)|clk1_BUFGP        |   0.000|
ca<6>       |    6.877(R)|clk1_BUFGP        |   0.000|
ca<7>       |    7.154(R)|clk1_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |    4.122|         |         |         |
forward        |    8.261|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock forward
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
forward        |    3.489|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Apr 29 20:01:17 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 133 MB



