verilog xil_defaultlib --include "C:/Xilinx/Vivado/2021.1/data/xilinx_vip/include" --include "../../../../SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/ec67/hdl" --include "../../../../SKL_Zed_PS_SPI.gen/sources_1/bd/Zed_SPI/ipshared/f42d/hdl" \
"../../../bd/Zed_SPI/ip/Zed_SPI_processing_system7_0_0/sim/Zed_SPI_processing_system7_0_0.v" \
"../../../bd/Zed_SPI/ip/Zed_SPI_xbar_2/sim/Zed_SPI_xbar_2.v" \
"../../../bd/Zed_SPI/ipshared/6db3/src/PL_SPI.v" \
"../../../bd/Zed_SPI/ipshared/6db3/hdl/PL_SPI_ADAR_v1_0_S00_AXI.v" \
"../../../bd/Zed_SPI/ipshared/6db3/hdl/PL_SPI_ADAR_v1_0.v" \
"../../../bd/Zed_SPI/ip/Zed_SPI_PL_SPI_ADAR_v1_0_0_0/sim/Zed_SPI_PL_SPI_ADAR_v1_0_0_0.v" \
"../../../bd/Zed_SPI/ipshared/28df/src/PL_SPI_9910.v" \
"../../../bd/Zed_SPI/ipshared/28df/hdl/PL_SPI_DDS_v1_0_S00_AXI.v" \
"../../../bd/Zed_SPI/ipshared/28df/hdl/PL_SPI_DDS_v1_0.v" \
"../../../bd/Zed_SPI/ip/Zed_SPI_PL_SPI_DDS_v1_0_0_0/sim/Zed_SPI_PL_SPI_DDS_v1_0_0_0.v" \
"../../../bd/Zed_SPI/ip/Zed_SPI_auto_pc_0/sim/Zed_SPI_auto_pc_0.v" \
"../../../bd/Zed_SPI/sim/Zed_SPI.v" \

verilog xil_defaultlib "glbl.v"

nosort
