Benchmark,Samples,Test,Statistic,P-Value,Observation,Expected
DCT,Vivado-Catapult--TP,ttest,728.124169,0.0,False,False
DCT,Vivado-Catapult--TP,KS-test,1.0,0.0,False,False
DCT,Vivado-Catapult--TP,AD-test,3033.674885,0.001,False,False
DCT,Vivado-Catapult--Area,ttest,73.059759,0.0,False,False
DCT,Vivado-Catapult--Area,KS-test,0.730275,0.0,False,False
DCT,Vivado-Catapult--Area,AD-test,2274.792274,0.001,False,False
DCT,Catapult-FPGA-TP,ttest,126.636485,0.0,False,True
DCT,Catapult-FPGA-TP,KS-test,0.96055,5e-06,False,True
DCT,Catapult-FPGA-TP,AD-test,2165.558566,0.001,False,True
DCT,Catapult-FPGA-Area,ttest,2.360856,0.018276,False,True
DCT,Catapult-FPGA-Area,KS-test,0.04267,0.034167,False,True
DCT,Catapult-FPGA-Area,AD-test,4.023129,0.007911,False,True
DCT,Catapult-ASIC--TP,ttest,-10.859994,0.0,False,True
DCT,Catapult-ASIC--TP,KS-test,0.227481,0.99985,True,True
DCT,Catapult-ASIC--TP,AD-test,90.642205,0.001,False,True
DCT,Catapult-ASIC--Area,ttest,8.242364,0.0,False,True
DCT,Catapult-ASIC--Area,KS-test,0.09896,0.99985,True,True
DCT,Catapult-ASIC--Area,AD-test,56.828441,0.001,False,True
Histogram,Vivado-Catapult--TP,ttest,-53.293782,0.0,False,False
Histogram,Vivado-Catapult--TP,KS-test,0.832669,0.0,False,False
Histogram,Vivado-Catapult--TP,AD-test,996.358235,0.001,False,False
Histogram,Vivado-Catapult--Area,ttest,-32.79983,0.0,False,False
Histogram,Vivado-Catapult--Area,KS-test,1.0,0.0,False,False
Histogram,Vivado-Catapult--Area,AD-test,1420.697437,0.001,False,False
Histogram,Catapult-FPGA--TP,ttest,0.711959,0.476533,True,True
Histogram,Catapult-FPGA--TP,KS-test,0.015476,0.969137,True,True
Histogram,Catapult-FPGA--TP,AD-test,-0.761181,0.25,True,True
Histogram,Catapult-FPGA-Area,ttest,0.214442,0.830214,True,True
Histogram,Catapult-FPGA-Area,KS-test,0.017168,0.928331,True,True
Histogram,Catapult-FPGA-Area,AD-test,-0.893481,0.25,True,True
Histogram,Catapult-ASIC--TP,ttest,7.500925,0.0,False,True
Histogram,Catapult-ASIC--TP,KS-test,0.158517,0.999786,True,True
Histogram,Catapult-ASIC--TP,AD-test,49.395661,0.001,False,True
Histogram,Catapult-ASIC-Area,ttest,-4.005348,6.3e-05,False,True
Histogram,Catapult-ASIC-Area,KS-test,0.148367,0.999786,True,True
Histogram,Catapult-ASIC-Area,AD-test,44.967586,0.001,False,True
Mat_mul,Vivado-Catapult--TP,ttest,22.318534,0.0,False,False
Mat_mul,Vivado-Catapult--TP,KS-test,0.341567,1.0,False,False
Mat_mul,Vivado-Catapult--TP,AD-test,631.306061,0.001,False,False
Mat_mul,Vivado-Catapult--Area,ttest,68.260334,0.0,False,False
Mat_mul,Vivado-Catapult--Area,KS-test,0.63567,1.0,False,False
Mat_mul,Vivado-Catapult--Area,AD-test,2355.684465,0.001,False,False
Mat_mul,Catapult-FPGA--TP,ttest,-0.023652,0.981131,True,True
Mat_mul,Catapult-FPGA--TP,KS-test,0.00138,1.0,True,True
Mat_mul,Catapult-FPGA--TP,AD-test,-1.310923,0.25,True,True
Mat_mul,Catapult-FPGA-Area,ttest,0.000317,0.999747,True,True
Mat_mul,Catapult-FPGA-Area,KS-test,0.001174,1.0,True,True
Mat_mul,Catapult-FPGA-Area,AD-test,-1.311123,0.25,True,True
Mat_mul,Catapult-ASIC--TP,ttest,0.054662,0.956409,True,True
Mat_mul,Catapult-ASIC--TP,KS-test,0.000559,1.0,True,True
Mat_mul,Catapult-ASIC--TP,AD-test,-1.311324,0.25,True,True
Mat_mul,Catapult-ASIC-Area,ttest,-0.121984,0.902914,True,True
Mat_mul,Catapult-ASIC-Area,KS-test,0.00102,1.0,True,True
Mat_mul,Catapult-ASIC-Area,AD-test,-1.300647,0.25,True,True
MergeSort,Vivado-Catapult--TP,ttest,-40.873437,0.0,False,False
MergeSort,Vivado-Catapult--TP,KS-test,0.880259,0.0,False,False
MergeSort,Vivado-Catapult--TP,AD-test,5568.861481,0.001,False,False
MergeSort,Vivado-Catapult--Area,ttest,3.970873,7.2e-05,False,False
MergeSort,Vivado-Catapult--Area,KS-test,0.808152,0.0,False,False
MergeSort,Vivado-Catapult--Area,AD-test,5968.447928,0.001,False,False
MergeSort,Catapult-FPGA--TP,ttest,-0.040614,0.967604,True,True
MergeSort,Catapult-FPGA--TP,KS-test,0.004192,0.999963,True,True
MergeSort,Catapult-FPGA--TP,AD-test,-1.221279,0.25,True,True
MergeSort,Catapult-FPGA-Area,ttest,-0.205867,0.836896,True,True
MergeSort,Catapult-FPGA-Area,KS-test,0.016066,0.104271,True,True
MergeSort,Catapult-FPGA-Area,AD-test,1.095323,0.115294,False,True
MergeSort,Catapult-ASIC--TP,ttest,0.806467,0.419989,True,True
MergeSort,Catapult-ASIC--TP,KS-test,0.073517,1.0,True,True
MergeSort,Catapult-ASIC--TP,AD-test,40.064532,0.001,False,True
MergeSort,Catapult-ASIC-Area,ttest,5.281793,0.0,False,True
MergeSort,Catapult-ASIC-Area,KS-test,0.21251,1.0,True,True
MergeSort,Catapult-ASIC-Area,AD-test,302.658186,0.001,False,True
normals,Vivado-Catapult--TP,ttest,190.195583,0.0,False,False
normals,Vivado-Catapult--TP,KS-test,1.0,0.0,False,False
normals,Vivado-Catapult--TP,AD-test,2984.717316,0.001,False,False
normals,Vivado-Catapult--Area,ttest,77.187197,0.0,False,False
normals,Vivado-Catapult--Area,KS-test,0.870609,0.0,False,False
normals,Vivado-Catapult--Area,AD-test,2808.656537,0.001,False,False
normals,Catapult-FPGA--TP,ttest,118.202628,0.0,False,True
normals,Catapult-FPGA--TP,KS-test,0.871717,1.0,False,True
normals,Catapult-FPGA--TP,AD-test,3706.612266,0.001,False,True
normals,Catapult-FPGA--Area,ttest,-12.800215,0.0,False,True
normals,Catapult-FPGA--Area,KS-test,0.14473,1.0,True,True
normals,Catapult-FPGA--Area,AD-test,128.255431,0.001,False,True
normals,Catapult-ASIC--TP,ttest,238.422019,0.0,False,True
normals,Catapult-ASIC--TP,KS-test,1.0,1.0,False,True
normals,Catapult-ASIC--TP,AD-test,4317.747201,0.001,False,True
normals,Catapult-ASIC--Area,ttest,-63.637593,0.0,False,True
normals,Catapult-ASIC--Area,KS-test,0.534625,1.0,False,True
normals,Catapult-ASIC--Area,AD-test,2088.363083,0.001,False,True
sobely,Vivado-Catapult--TP,ttest,-20.437604,0.0,False,False
sobely,Vivado-Catapult--TP,KS-test,0.70625,0.0,False,False
sobely,Vivado-Catapult--TP,AD-test,297.699361,0.001,False,False
sobely,Vivado-Catapult--Area,ttest,19.613626,0.0,False,False
sobely,Vivado-Catapult--Area,KS-test,0.561458,0.0,False,False
sobely,Vivado-Catapult--Area,AD-test,279.795587,0.001,False,False
sobelx,Vivado-Catapult--TP,ttest,-20.574993,0.0,False,False
sobelx,Vivado-Catapult--TP,KS-test,0.709926,0.0,False,False
sobelx,Vivado-Catapult--TP,AD-test,308.107196,0.001,False,False
sobelx,Vivado-Catapult--Area,ttest,19.507481,0.0,False,False
sobelx,Vivado-Catapult--Area,KS-test,0.563521,0.0,False,False
sobelx,Vivado-Catapult--Area,AD-test,273.616159,0.001,False,False
sobely,Catapult-FPGA--TP,ttest,36.21654,0.0,False,True
sobely,Catapult-FPGA--TP,KS-test,0.735417,0.0,False,True
sobely,Catapult-FPGA--TP,AD-test,380.751547,0.001,False,True
sobely,Catapult-FPGA--Area,ttest,-1.092878,0.274722,True,True
sobely,Catapult-FPGA--Area,KS-test,0.033333,0.952818,True,True
sobely,Catapult-FPGA--Area,AD-test,-0.610845,0.25,True,True
sobelx,Catapult-FPGA--TP,ttest,36.25729,0.0,False,True
sobelx,Catapult-FPGA--TP,KS-test,0.7375,0.0,False,True
sobelx,Catapult-FPGA--TP,AD-test,380.870947,0.001,False,True
sobelx,Catapult-FPGA--Area,ttest,-1.099604,0.271781,True,True
sobelx,Catapult-FPGA--Area,KS-test,0.033333,0.952818,True,True
sobelx,Catapult-FPGA--Area,AD-test,-0.595119,0.25,True,True
sobely,Catapult-ASIC--TP,ttest,26.805815,0.0,False,True
sobely,Catapult-ASIC--TP,KS-test,0.604475,0.0,False,True
sobely,Catapult-ASIC--TP,AD-test,282.606026,0.001,False,True
sobely,Catapult-ASIC--Area,ttest,-3.641652,0.000286,False,True
sobely,Catapult-ASIC--Area,KS-test,0.114542,0.005723,False,True
sobely,Catapult-ASIC--Area,AD-test,7.671664,0.001,False,True
sobelx,Catapult-ASIC--TP,ttest,26.760046,0.0,False,True
sobelx,Catapult-ASIC--TP,KS-test,0.603961,0.0,False,True
sobelx,Catapult-ASIC--TP,AD-test,281.780693,0.001,False,True
sobelx,Catapult-ASIC--Area,ttest,-3.573502,0.000371,False,True
sobelx,Catapult-ASIC--Area,KS-test,0.113778,0.006238,False,True
sobelx,Catapult-ASIC--Area,AD-test,7.374603,0.001,False,True
spmv,Vivado-Catapult--TP,ttest,23.719844,0.0,False,False
spmv,Vivado-Catapult--TP,KS-test,0.278768,1.0,False,False
spmv,Vivado-Catapult--TP,AD-test,397.927358,0.001,False,False
spmv,Vivado-Catapult--Area,ttest,83.818213,0.0,False,False
spmv,Vivado-Catapult--Area,KS-test,0.905729,1.0,False,False
spmv,Vivado-Catapult--Area,AD-test,2845.590191,0.001,False,False
spmv,Catapult-FPGA--TP,ttest,-18.251187,0.0,False,True
spmv,Catapult-FPGA--TP,KS-test,0.629256,0.999975,False,True
spmv,Catapult-FPGA--TP,AD-test,1183.97172,0.001,False,True
spmv,Catapult-FPGA--Area,ttest,-19.438078,0.0,False,True
spmv,Catapult-FPGA--Area,KS-test,0.305159,0.999975,True,True
spmv,Catapult-FPGA--Area,AD-test,409.104808,0.001,False,True
spmv,Catapult-ASIC--TP,ttest,6.82663,0.0,False,True
spmv,Catapult-ASIC--TP,KS-test,0.197368,0.0,False,True
spmv,Catapult-ASIC--TP,AD-test,84.635876,0.001,False,True
spmv,Catapult-ASIC--Area,ttest,-3.55855,0.000375,False,True
spmv,Catapult-ASIC--Area,KS-test,0.107895,0.0,False,True
spmv,Catapult-ASIC--Area,AD-test,71.943808,0.001,False,True
temp_match,Vivado-Catapult--TP,ttest,-58.670482,0.0,False,False
temp_match,Vivado-Catapult--TP,KS-test,0.57022,1.0,False,False
temp_match,Vivado-Catapult--TP,AD-test,2521.333704,0.001,False,False
temp_match,Vivado-Catapult--Area,ttest,126.895915,0.0,False,False
temp_match,Vivado-Catapult--Area,KS-test,0.766191,1.0,False,False
temp_match,Vivado-Catapult--Area,AD-test,5571.198594,0.001,False,False
temp_match,Catapult-FPGA--TP,ttest,0.030168,0.975933,True,True
temp_match,Catapult-FPGA--TP,KS-test,0.001018,1.0,True,True
temp_match,Catapult-FPGA--TP,AD-test,-1.305663,0.25,True,True
temp_match,Catapult-FPGA--Area,ttest,0.038077,0.969626,True,True
temp_match,Catapult-FPGA--Area,KS-test,0.000914,1.0,True,True
temp_match,Catapult-FPGA--Area,AD-test,-1.308497,0.25,True,True
temp_match,Catapult-ASIC--TP,ttest,0.789975,0.429553,True,True
temp_match,Catapult-ASIC--TP,KS-test,0.01639,0.168251,True,True
temp_match,Catapult-ASIC--TP,AD-test,0.809229,0.152325,True,True
temp_match,Catapult-ASIC--Area,ttest,2.104839,0.035319,False,True
temp_match,Catapult-ASIC--Area,KS-test,0.038207,3e-06,False,True
temp_match,Catapult-ASIC--Area,AD-test,12.682956,0.001,False,True
>>>>>>> b37feacd2c9089fd1a4e958cd27fd5047ae4075a
