
*** Running vivado
    with args -log video_crop_bd_rgb2bayer_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source video_crop_bd_rgb2bayer_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source video_crop_bd_rgb2bayer_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/andy/workdir/figkey/HLS/repo/2SPC/vivado/cfa/src/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top video_crop_bd_rgb2bayer_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13102 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1435.434 ; gain = 86.637 ; free physical = 4741 ; free virtual = 10389
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'video_crop_bd_rgb2bayer_0_0' [/home/andy/workdir/figkey/HLS/repo/2SPC/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_rgb2bayer_0_0/synth/video_crop_bd_rgb2bayer_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'rgb2bayer' [/home/andy/workdir/figkey/HLS/repo/2SPC/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ipshared/4a3d/hdl/verilog/rgb2bayer.v:12]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/andy/workdir/figkey/HLS/repo/2SPC/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ipshared/4a3d/hdl/verilog/rgb2bayer.v:188]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/workdir/figkey/HLS/repo/2SPC/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ipshared/4a3d/hdl/verilog/rgb2bayer.v:1179]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/workdir/figkey/HLS/repo/2SPC/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ipshared/4a3d/hdl/verilog/rgb2bayer.v:1181]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/workdir/figkey/HLS/repo/2SPC/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ipshared/4a3d/hdl/verilog/rgb2bayer.v:1207]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/workdir/figkey/HLS/repo/2SPC/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ipshared/4a3d/hdl/verilog/rgb2bayer.v:1209]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/workdir/figkey/HLS/repo/2SPC/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ipshared/4a3d/hdl/verilog/rgb2bayer.v:1211]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/workdir/figkey/HLS/repo/2SPC/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ipshared/4a3d/hdl/verilog/rgb2bayer.v:1213]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/workdir/figkey/HLS/repo/2SPC/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ipshared/4a3d/hdl/verilog/rgb2bayer.v:1215]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/workdir/figkey/HLS/repo/2SPC/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ipshared/4a3d/hdl/verilog/rgb2bayer.v:1217]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/workdir/figkey/HLS/repo/2SPC/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ipshared/4a3d/hdl/verilog/rgb2bayer.v:1219]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/andy/workdir/figkey/HLS/repo/2SPC/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ipshared/4a3d/hdl/verilog/rgb2bayer.v:1221]
WARNING: [Synth 8-6014] Unused sequential element m_axis_video_V_dest_V_1_sel_rd_reg was removed.  [/home/andy/workdir/figkey/HLS/repo/2SPC/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ipshared/4a3d/hdl/verilog/rgb2bayer.v:345]
WARNING: [Synth 8-6014] Unused sequential element m_axis_video_V_id_V_1_sel_rd_reg was removed.  [/home/andy/workdir/figkey/HLS/repo/2SPC/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ipshared/4a3d/hdl/verilog/rgb2bayer.v:371]
WARNING: [Synth 8-6014] Unused sequential element m_axis_video_V_keep_V_1_sel_rd_reg was removed.  [/home/andy/workdir/figkey/HLS/repo/2SPC/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ipshared/4a3d/hdl/verilog/rgb2bayer.v:397]
WARNING: [Synth 8-6014] Unused sequential element m_axis_video_V_strb_V_1_sel_rd_reg was removed.  [/home/andy/workdir/figkey/HLS/repo/2SPC/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ipshared/4a3d/hdl/verilog/rgb2bayer.v:459]
WARNING: [Synth 8-3936] Found unconnected internal register 's_axis_video_V_data_V_0_data_out_reg' and it is trimmed from '64' to '60' bits. [/home/andy/workdir/figkey/HLS/repo/2SPC/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ipshared/4a3d/hdl/verilog/rgb2bayer.v:873]
INFO: [Synth 8-6155] done synthesizing module 'rgb2bayer' (1#1) [/home/andy/workdir/figkey/HLS/repo/2SPC/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ipshared/4a3d/hdl/verilog/rgb2bayer.v:12]
INFO: [Synth 8-6155] done synthesizing module 'video_crop_bd_rgb2bayer_0_0' (2#1) [/home/andy/workdir/figkey/HLS/repo/2SPC/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_rgb2bayer_0_0/synth/video_crop_bd_rgb2bayer_0_0.v:58]
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TKEEP[7]
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TKEEP[6]
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TKEEP[5]
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TKEEP[4]
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TKEEP[3]
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TKEEP[2]
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TKEEP[1]
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TKEEP[0]
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TSTRB[7]
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TSTRB[6]
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TSTRB[5]
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TSTRB[4]
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TSTRB[3]
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TSTRB[2]
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TSTRB[1]
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TSTRB[0]
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TID[0]
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TDEST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1480.184 ; gain = 131.387 ; free physical = 4465 ; free virtual = 10113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1480.184 ; gain = 131.387 ; free physical = 4423 ; free virtual = 10071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1480.184 ; gain = 131.387 ; free physical = 4423 ; free virtual = 10071
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/andy/workdir/figkey/HLS/repo/2SPC/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_rgb2bayer_0_0/constraints/rgb2bayer_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/andy/workdir/figkey/HLS/repo/2SPC/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ip/video_crop_bd_rgb2bayer_0_0/constraints/rgb2bayer_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/andy/workdir/figkey/HLS/repo/2SPC/vivado/cfa/proj_1/proj_1.runs/video_crop_bd_rgb2bayer_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/andy/workdir/figkey/HLS/repo/2SPC/vivado/cfa/proj_1/proj_1.runs/video_crop_bd_rgb2bayer_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1863.949 ; gain = 0.000 ; free physical = 3926 ; free virtual = 9574
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1863.949 ; gain = 0.000 ; free physical = 3924 ; free virtual = 9572
Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1863.949 ; gain = 0.000 ; free physical = 3914 ; free virtual = 9562
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1863.949 ; gain = 515.152 ; free physical = 3777 ; free virtual = 9434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1863.949 ; gain = 515.152 ; free physical = 3777 ; free virtual = 9434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/andy/workdir/figkey/HLS/repo/2SPC/vivado/cfa/proj_1/proj_1.runs/video_crop_bd_rgb2bayer_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1863.949 ; gain = 515.152 ; free physical = 3778 ; free virtual = 9435
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 's_axis_video_V_data_V_0_payload_B_reg' and it is trimmed from '64' to '60' bits. [/home/andy/workdir/figkey/HLS/repo/2SPC/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ipshared/4a3d/hdl/verilog/rgb2bayer.v:716]
WARNING: [Synth 8-3936] Found unconnected internal register 's_axis_video_V_data_V_0_payload_A_reg' and it is trimmed from '64' to '60' bits. [/home/andy/workdir/figkey/HLS/repo/2SPC/vivado/cfa/proj_1/proj_1.srcs/sources_1/bd/video_crop_bd/ipshared/4a3d/hdl/verilog/rgb2bayer.v:710]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "sel_tmp3_fu_237_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_231_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp7_fu_225_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_fu_219_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp3_fu_237_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp4_fu_231_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp7_fu_225_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp_fu_219_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_axis_video_V_data_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_axis_video_V_data_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_axis_video_V_dest_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_axis_video_V_dest_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_axis_video_V_id_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_axis_video_V_id_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_axis_video_V_keep_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_axis_video_V_keep_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_axis_video_V_last_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_axis_video_V_last_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_axis_video_V_strb_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_axis_video_V_strb_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_axis_video_V_user_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "m_axis_video_V_user_V_1_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axis_video_V_data_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axis_video_V_data_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axis_video_V_dest_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axis_video_V_dest_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axis_video_V_last_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axis_video_V_last_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axis_video_V_user_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axis_video_V_user_V_0_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1863.949 ; gain = 515.152 ; free physical = 3986 ; free virtual = 9639
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               60 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 3     
	               24 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 11    
	   4 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rgb2bayer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               60 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 3     
	               24 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 11    
	   4 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TDATA[63]
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TDATA[62]
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TDATA[61]
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TDATA[60]
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TKEEP[7]
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TKEEP[6]
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TKEEP[5]
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TKEEP[4]
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TKEEP[3]
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TKEEP[2]
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TKEEP[1]
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TKEEP[0]
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TSTRB[7]
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TSTRB[6]
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TSTRB[5]
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TSTRB[4]
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TSTRB[3]
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TSTRB[2]
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TSTRB[1]
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TSTRB[0]
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TID[0]
WARNING: [Synth 8-3331] design rgb2bayer has unconnected port s_axis_video_TDEST[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_13_reg_689_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1863.949 ; gain = 515.152 ; free physical = 3973 ; free virtual = 9632
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1863.949 ; gain = 515.152 ; free physical = 4958 ; free virtual = 10621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1863.949 ; gain = 515.152 ; free physical = 4953 ; free virtual = 10616
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1863.949 ; gain = 515.152 ; free physical = 5001 ; free virtual = 10665
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1863.949 ; gain = 515.152 ; free physical = 4897 ; free virtual = 10561
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1863.949 ; gain = 515.152 ; free physical = 4897 ; free virtual = 10561
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1863.949 ; gain = 515.152 ; free physical = 4897 ; free virtual = 10561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1863.949 ; gain = 515.152 ; free physical = 4897 ; free virtual = 10561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1863.949 ; gain = 515.152 ; free physical = 4895 ; free virtual = 10560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1863.949 ; gain = 515.152 ; free physical = 4895 ; free virtual = 10560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    39|
|2     |LUT1   |     3|
|3     |LUT2   |    14|
|4     |LUT3   |    36|
|5     |LUT4   |   101|
|6     |LUT5   |    19|
|7     |LUT6   |    76|
|8     |FDRE   |   394|
|9     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |   683|
|2     |  inst   |rgb2bayer |   683|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1863.949 ; gain = 515.152 ; free physical = 4895 ; free virtual = 10559
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1863.949 ; gain = 131.387 ; free physical = 4941 ; free virtual = 10606
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1863.949 ; gain = 515.152 ; free physical = 4941 ; free virtual = 10606
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1863.949 ; gain = 0.000 ; free physical = 4783 ; free virtual = 10449
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1863.949 ; gain = 526.969 ; free physical = 4831 ; free virtual = 10498
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1863.949 ; gain = 0.000 ; free physical = 4831 ; free virtual = 10498
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/andy/workdir/figkey/HLS/repo/2SPC/vivado/cfa/proj_1/proj_1.runs/video_crop_bd_rgb2bayer_0_0_synth_1/video_crop_bd_rgb2bayer_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP video_crop_bd_rgb2bayer_0_0, cache-ID = a16493ca66f9c376
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1887.961 ; gain = 0.000 ; free physical = 4632 ; free virtual = 10314
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/andy/workdir/figkey/HLS/repo/2SPC/vivado/cfa/proj_1/proj_1.runs/video_crop_bd_rgb2bayer_0_0_synth_1/video_crop_bd_rgb2bayer_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file video_crop_bd_rgb2bayer_0_0_utilization_synth.rpt -pb video_crop_bd_rgb2bayer_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug  4 20:35:38 2021...
