

================================================================
== Vitis HLS Report for 'runWeight2Reg'
================================================================
* Date:           Thu Jan 20 09:42:07 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.970 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       41|       41| 0.410 us | 0.410 us |   41|   41|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1   |       40|       40|        10|          -|          -|     4|    no    |
        | + VITIS_LOOP_15_2  |        4|        4|         1|          -|          -|     4|    no    |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|       88|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|      659|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      293|    -|
|Register             |        -|     -|      238|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      238|     1040|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------+-----------------+---------+----+---+----+-----+
    |       Instance      |      Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+-----------------+---------+----+---+----+-----+
    |mul_9s_9s_9_1_1_U21  |mul_9s_9s_9_1_1  |        0|   0|  0|  49|    0|
    |mul_9s_9s_9_1_1_U22  |mul_9s_9s_9_1_1  |        0|   0|  0|  49|    0|
    |mux_42_1_1_1_U25     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U27     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U29     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U31     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U33     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U34     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U37     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U39     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U40     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U42     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U44     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U46     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U49     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U51     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U53     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_1_1_1_U55     |mux_42_1_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U23     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U24     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U26     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U28     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U30     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U32     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U35     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U36     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U38     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U41     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U43     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U45     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U47     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U48     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U50     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U52     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    |mux_42_8_1_1_U54     |mux_42_8_1_1     |        0|   0|  0|  17|    0|
    +---------------------+-----------------+---------+----+---+----+-----+
    |Total                |                 |        0|   0|  0| 659|    0|
    +---------------------+-----------------+---------+----+---+----+-----+

    * DSP: 
    +----------------------------------------+------------------------------------+---------------------+
    |                Instance                |               Module               |      Expression     |
    +----------------------------------------+------------------------------------+---------------------+
    |ama_addmuladd_9ns_9ns_9s_9ns_9_4_1_U56  |ama_addmuladd_9ns_9ns_9s_9ns_9_4_1  | i0 + i1 * (i2 + i3) |
    +----------------------------------------+------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln14_fu_506_p2   |     +    |   0|  0|  11|           3|           1|
    |add_ln15_fu_644_p2   |     +    |   0|  0|  11|           3|           1|
    |mul61_i_i_fu_530_p1  |     +    |   0|  0|  23|           9|           9|
    |tmp_fu_520_p2        |     +    |   0|  0|  23|           9|           9|
    |icmp_ln14_fu_500_p2  |   icmp   |   0|  0|   9|           3|           4|
    |icmp_ln15_fu_638_p2  |   icmp   |   0|  0|   9|           3|           4|
    |ap_block_state1      |    or    |   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  88|          31|          29|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  41|          8|    1|          8|
    |ap_done                |   9|          2|    1|          2|
    |ci_reg_328             |   9|          2|    3|          6|
    |co_1_blk_n             |   9|          2|    1|          2|
    |empty_15_blk_n         |   9|          2|    1|          2|
    |empty_blk_n            |   9|          2|    1|          2|
    |ki_reg_339             |   9|          2|    3|          6|
    |ko_2_blk_n             |   9|          2|    1|          2|
    |ko_2_out_blk_n         |   9|          2|    1|          2|
    |r_blk_n                |   9|          2|    1|          2|
    |r_out_blk_n            |   9|          2|    1|          2|
    |s_blk_n                |   9|          2|    1|          2|
    |s_out_blk_n            |   9|          2|    1|          2|
    |write_flag12_0_fu_188  |   9|          2|    1|          2|
    |write_flag15_0_fu_212  |   9|          2|    1|          2|
    |write_flag18_0_fu_204  |   9|          2|    1|          2|
    |write_flag21_0_fu_192  |   9|          2|    1|          2|
    |write_flag24_0_fu_180  |   9|          2|    1|          2|
    |write_flag27_0_fu_168  |   9|          2|    1|          2|
    |write_flag30_0_fu_156  |   9|          2|    1|          2|
    |write_flag33_0_fu_144  |   9|          2|    1|          2|
    |write_flag36_0_fu_132  |   9|          2|    1|          2|
    |write_flag39_0_fu_120  |   9|          2|    1|          2|
    |write_flag3_0_fu_116   |   9|          2|    1|          2|
    |write_flag42_0_fu_108  |   9|          2|    1|          2|
    |write_flag45_0_fu_96   |   9|          2|    1|          2|
    |write_flag6_0_fu_140   |   9|          2|    1|          2|
    |write_flag9_0_fu_164   |   9|          2|    1|          2|
    |write_flag_0_fu_92     |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 293|         64|   33|         72|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+---+----+-----+-----------+
    |              Name             | FF| LUT| Bits| Const Bits|
    +-------------------------------+---+----+-----+-----------+
    |add_ln14_reg_1533              |  3|   0|    3|          0|
    |ap_CS_fsm                      |  7|   0|    7|          0|
    |ap_done_reg                    |  1|   0|    1|          0|
    |ci_reg_328                     |  3|   0|    3|          0|
    |empty_27_reg_1509              |  9|   0|    9|          0|
    |empty_28_reg_1538              |  2|   0|    2|          0|
    |ki_reg_339                     |  3|   0|    3|          0|
    |mul2_i_i_reg_1520              |  7|   0|    9|          2|
    |mul4_i_i_reg_1525              |  9|   0|    9|          0|
    |tmp_2_reg_1514                 |  9|   0|    9|          0|
    |trunc_ln13_reg_1504            |  9|   0|    9|          0|
    |weight_l2_0_load_reg_1594      |  8|   0|    8|          0|
    |weight_l2_1_load_reg_1599      |  8|   0|    8|          0|
    |weight_l2_2_load_reg_1604      |  8|   0|    8|          0|
    |weight_l2_3_load_reg_1609      |  8|   0|    8|          0|
    |weight_regfile_0_0_018_fu_104  |  8|   0|    8|          0|
    |weight_regfile_0_1_021_fu_128  |  8|   0|    8|          0|
    |weight_regfile_0_2_024_fu_152  |  8|   0|    8|          0|
    |weight_regfile_0_3_027_fu_176  |  8|   0|    8|          0|
    |weight_regfile_1_0_030_fu_200  |  8|   0|    8|          0|
    |weight_regfile_1_1_031_fu_208  |  8|   0|    8|          0|
    |weight_regfile_1_2_029_fu_196  |  8|   0|    8|          0|
    |weight_regfile_1_3_028_fu_184  |  8|   0|    8|          0|
    |weight_regfile_2_0_026_fu_172  |  8|   0|    8|          0|
    |weight_regfile_2_1_025_fu_160  |  8|   0|    8|          0|
    |weight_regfile_2_2_023_fu_148  |  8|   0|    8|          0|
    |weight_regfile_2_3_022_fu_136  |  8|   0|    8|          0|
    |weight_regfile_3_0_020_fu_124  |  8|   0|    8|          0|
    |weight_regfile_3_1_019_fu_112  |  8|   0|    8|          0|
    |weight_regfile_3_2_017_fu_100  |  8|   0|    8|          0|
    |weight_regfile_3_3_016_fu_88   |  8|   0|    8|          0|
    |write_flag12_0_fu_188          |  1|   0|    1|          0|
    |write_flag15_0_fu_212          |  1|   0|    1|          0|
    |write_flag18_0_fu_204          |  1|   0|    1|          0|
    |write_flag21_0_fu_192          |  1|   0|    1|          0|
    |write_flag24_0_fu_180          |  1|   0|    1|          0|
    |write_flag27_0_fu_168          |  1|   0|    1|          0|
    |write_flag30_0_fu_156          |  1|   0|    1|          0|
    |write_flag33_0_fu_144          |  1|   0|    1|          0|
    |write_flag36_0_fu_132          |  1|   0|    1|          0|
    |write_flag39_0_fu_120          |  1|   0|    1|          0|
    |write_flag3_0_fu_116           |  1|   0|    1|          0|
    |write_flag42_0_fu_108          |  1|   0|    1|          0|
    |write_flag45_0_fu_96           |  1|   0|    1|          0|
    |write_flag6_0_fu_140           |  1|   0|    1|          0|
    |write_flag9_0_fu_164           |  1|   0|    1|          0|
    |write_flag_0_fu_92             |  1|   0|    1|          0|
    +-------------------------------+---+----+-----+-----------+
    |Total                          |238|   0|  240|          2|
    +-------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_start              |  in |    1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_done               | out |    1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_idle               | out |    1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_ready              | out |    1| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_0           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_1           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_2           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_3           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_4           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_5           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_6           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_7           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_8           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_9           | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_10          | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_11          | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_12          | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_13          | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_14          | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|ap_return_15          | out |    8| ap_ctrl_hs | runWeight2Reg | return value |
|weight_l2_0_address0  | out |    9|  ap_memory |  weight_l2_0  |     array    |
|weight_l2_0_ce0       | out |    1|  ap_memory |  weight_l2_0  |     array    |
|weight_l2_0_q0        |  in |    8|  ap_memory |  weight_l2_0  |     array    |
|weight_l2_1_address0  | out |    9|  ap_memory |  weight_l2_1  |     array    |
|weight_l2_1_ce0       | out |    1|  ap_memory |  weight_l2_1  |     array    |
|weight_l2_1_q0        |  in |    8|  ap_memory |  weight_l2_1  |     array    |
|weight_l2_2_address0  | out |    9|  ap_memory |  weight_l2_2  |     array    |
|weight_l2_2_ce0       | out |    1|  ap_memory |  weight_l2_2  |     array    |
|weight_l2_2_q0        |  in |    8|  ap_memory |  weight_l2_2  |     array    |
|weight_l2_3_address0  | out |    9|  ap_memory |  weight_l2_3  |     array    |
|weight_l2_3_ce0       | out |    1|  ap_memory |  weight_l2_3  |     array    |
|weight_l2_3_q0        |  in |    8|  ap_memory |  weight_l2_3  |     array    |
|empty_15_dout         |  in |    9|   ap_fifo  |    empty_15   |    pointer   |
|empty_15_empty_n      |  in |    1|   ap_fifo  |    empty_15   |    pointer   |
|empty_15_read         | out |    1|   ap_fifo  |    empty_15   |    pointer   |
|empty_dout            |  in |    9|   ap_fifo  |     empty     |    pointer   |
|empty_empty_n         |  in |    1|   ap_fifo  |     empty     |    pointer   |
|empty_read            | out |    1|   ap_fifo  |     empty     |    pointer   |
|ko_2_dout             |  in |    9|   ap_fifo  |      ko_2     |    pointer   |
|ko_2_empty_n          |  in |    1|   ap_fifo  |      ko_2     |    pointer   |
|ko_2_read             | out |    1|   ap_fifo  |      ko_2     |    pointer   |
|co_1_dout             |  in |    7|   ap_fifo  |      co_1     |    pointer   |
|co_1_empty_n          |  in |    1|   ap_fifo  |      co_1     |    pointer   |
|co_1_read             | out |    1|   ap_fifo  |      co_1     |    pointer   |
|r_dout                |  in |   32|   ap_fifo  |       r       |    pointer   |
|r_empty_n             |  in |    1|   ap_fifo  |       r       |    pointer   |
|r_read                | out |    1|   ap_fifo  |       r       |    pointer   |
|s_dout                |  in |   32|   ap_fifo  |       s       |    pointer   |
|s_empty_n             |  in |    1|   ap_fifo  |       s       |    pointer   |
|s_read                | out |    1|   ap_fifo  |       s       |    pointer   |
|ko_2_out_din          | out |    9|   ap_fifo  |    ko_2_out   |    pointer   |
|ko_2_out_full_n       |  in |    1|   ap_fifo  |    ko_2_out   |    pointer   |
|ko_2_out_write        | out |    1|   ap_fifo  |    ko_2_out   |    pointer   |
|r_out_din             | out |   32|   ap_fifo  |     r_out     |    pointer   |
|r_out_full_n          |  in |    1|   ap_fifo  |     r_out     |    pointer   |
|r_out_write           | out |    1|   ap_fifo  |     r_out     |    pointer   |
|s_out_din             | out |   32|   ap_fifo  |     s_out     |    pointer   |
|s_out_full_n          |  in |    1|   ap_fifo  |     s_out     |    pointer   |
|s_out_write           | out |    1|   ap_fifo  |     s_out     |    pointer   |
+----------------------+-----+-----+------------+---------------+--------------+

