
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/vedant/Practicals/AdvanceCA/Assignments/Assignment2/traces/619.lbm_s-2677B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000001 cycles: 2595144 heartbeat IPC: 3.85335 cumulative IPC: 3.85335 (Simulation time: 0 hr 0 min 40 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5185436 heartbeat IPC: 3.86057 cumulative IPC: 3.85696 (Simulation time: 0 hr 1 min 28 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 6480851 (Simulation time: 0 hr 1 min 50 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 30146504 heartbeat IPC: 0.400624 cumulative IPC: 0.211277 (Simulation time: 0 hr 3 min 57 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 77424006 heartbeat IPC: 0.211517 cumulative IPC: 0.211437 (Simulation time: 0 hr 7 min 19 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 125749578 heartbeat IPC: 0.20693 cumulative IPC: 0.209611 (Simulation time: 0 hr 10 min 10 sec) 
Finished CPU 0 instructions: 25000000 cycles: 119268727 cumulative IPC: 0.209611 (Simulation time: 0 hr 10 min 10 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.209611 instructions: 25000000 cycles: 119268727
cpu0_DTLB TOTAL     ACCESS:    4450409  HIT:    4416362  MISS:      34047
cpu0_DTLB LOAD      ACCESS:    1980515  HIT:    1975894  MISS:       4621
cpu0_DTLB RFO       ACCESS:    2469894  HIT:    2440468  MISS:      29426
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 515.702 cycles
cpu0_ITLB TOTAL     ACCESS:     472150  HIT:     472150  MISS:          0
cpu0_ITLB LOAD      ACCESS:     472150  HIT:     472150  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:     551696  HIT:     551696  MISS:          0
cpu0_L1I LOAD      ACCESS:     551696  HIT:     551696  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 933.596 cycles
cpu0_L1D TOTAL     ACCESS:    5915483  HIT:    3964914  MISS:    1950569
cpu0_L1D LOAD      ACCESS:    1404245  HIT:    1108694  MISS:     295551
cpu0_L1D RFO       ACCESS:    4493716  HIT:    2838707  MISS:    1655009
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17522  HIT:      17513  MISS:          9
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 765.567 cycles
cpu0_L2C TOTAL     ACCESS:    4440436  HIT:    3205106  MISS:    1235330
cpu0_L2C LOAD      ACCESS:     295551  HIT:          2  MISS:     295549
cpu0_L2C RFO       ACCESS:    1655009  HIT:     738425  MISS:     916584
cpu0_L2C PREFETCH  ACCESS:     834830  HIT:     811695  MISS:      23135
cpu0_L2C WRITEBACK ACCESS:    1655037  HIT:    1654984  MISS:         53
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:    1297597  ISSUED:     889783  USEFUL:      23115  USELESS:         20
cpu0_L2C AVERAGE MISS LATENCY: 1216.2 cycles
LLC TOTAL     ACCESS:    2155583  HIT:     950293  MISS:    1205290
LLC LOAD      ACCESS:     295549  HIT:          0  MISS:     295549
LLC RFO       ACCESS:     916526  HIT:      29946  MISS:     886580
LLC PREFETCH  ACCESS:      26764  HIT:       3653  MISS:      23111
LLC WRITEBACK ACCESS:     916735  HIT:     916694  MISS:         41
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1229.7 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      46598  ROW_BUFFER_MISS:    1158651
 DBUS AVG_CONGESTED_CYCLE:    4.00262
 WQ ROW_BUFFER_HIT:      17570  ROW_BUFFER_MISS:     869300  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 259.251
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.71772
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

