// Seed: 2684030579
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    output wire id_2,
    input wand id_3,
    input supply1 id_4,
    output uwire id_5,
    input supply1 id_6,
    input wire id_7,
    input uwire id_8,
    input wand id_9,
    output wor id_10,
    input uwire id_11
);
  assign id_2 = id_9;
  wire id_13;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    inout supply0 id_2,
    input wor id_3,
    output wand id_4,
    input supply1 id_5,
    input uwire id_6,
    output wor id_7,
    input tri id_8,
    input supply1 id_9,
    input tri id_10,
    output supply1 id_11,
    output uwire id_12,
    output wand id_13,
    input tri0 id_14
);
  assign id_12 = id_3;
  module_0(
      id_8, id_6, id_4, id_6, id_9, id_4, id_0, id_5, id_1, id_5, id_13, id_10
  );
endmodule
