Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov 18 18:51:15 2024
| Host         : DESKTOP-DVFFB09 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file xilinx_dma_pcie_ep_control_sets_placed.rpt
| Design       : xilinx_dma_pcie_ep
| Device       : xcu280
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1859 |
|    Minimum number of control sets                        |  1269 |
|    Addition due to synthesis replication                 |   590 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2290 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1859 |
| >= 0 to < 4        |   343 |
| >= 4 to < 6        |   273 |
| >= 6 to < 8        |   180 |
| >= 8 to < 10       |    99 |
| >= 10 to < 12      |    37 |
| >= 12 to < 14      |    86 |
| >= 14 to < 16      |    50 |
| >= 16              |   791 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           23365 |         4147 |
| No           | No                    | Yes                    |             722 |          228 |
| No           | Yes                   | No                     |           15151 |         3833 |
| Yes          | No                    | No                     |            6341 |         1581 |
| Yes          | No                    | Yes                    |             644 |          118 |
| Yes          | Yes                   | No                     |           23763 |         5253 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                                                                                                                                                      Clock Signal                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         Enable Signal                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                 Set/Reset Signal                                                                                                                                                                                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_2__2_n_0                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                                                                                                                                                                                      | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                                                                                                                                                                                                                        | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_2__6_n_0                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm_cs_reg[0]_0[0]                                                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                                                                                                                                                                                     | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_lite0_arvalid_nxt                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_lite0_wvalid_nxt                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__38_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/arststages_ff_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                                                                                                                                                                                     | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/sys_or_hot_rst_uclk_inst/arststages_ff[1]                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901                                                                                                                                                                                                                                                                                                                                                                  | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlplen_nxt                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__34_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__18_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                   | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_cc_output_mux_blk/m_axis_cc_tlast_second_reg                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__3_0                                                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_2__1_n_0                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload[106]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload[320]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[403]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__20_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[149]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__29_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clk_en_int_reg_rep__0_2[0]                                                                                                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_1[1]                                                                                                                                                                                                                                                                                                                                                                                                        | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_lite0_rready_nxt                                                                                                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_2__4_n_0                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[0]_1[0]                                                                                                                                                                                                                                                                                                                                                                                 | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_2__8_n_0                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                                                                                                                                                                                                                       | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[116]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__30_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_nxt                                                                                                                                                                                                                                                                                                                                 | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/barval_ff[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                        | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/barval_ff[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                                                                                                                                                                                                                       | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/save_4dw_chunk_ff[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_soft_dma_inst/r_fifo_occupancy[9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_2__3_n_0                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_2__0_n_0                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/FSM_sequential_wrlitesm_cs[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/save_4dw_chunk_ff[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/E[0]                                                                                                                                                                                                                                                                                                                                                        | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_vld_ff_reg_rep__10_n_0                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_acc_dbuf_nn1[511]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                                                                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_soft_dma_inst/w_fifo_occupancy[9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__38_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[234]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__21_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/FSM_sequential_wrlitesm_cs[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__38_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wmreqset_ff                                                                                                                                                                                                                                                                                                                                        | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__38_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_adr_reg[4]_10[0]                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/save_data_ff[127]_i_1_n_0                                                                                                                                                                                                                                                                                                                             | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[588]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__30_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/awaxiptr_ff[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_vld_ff_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                  | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_acc_dbuf_nn1[511]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_2__5_n_0                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[942]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__30_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/E[0]                                                                                                                                                                                                                                                                                                                                                        | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                                                                                                                                                                                                     | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                                                                                                                                                                                                     | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg1_2_stg2                                                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__21_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                                                                                                                                                                                                      | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg1_2_stg2                                                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_laln_nn1_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_lite0_bready_nxt                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_lite0_awvalid_nxt                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__38_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__20_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_2__7_n_0                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                                             | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__5_0                                                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__6_0                                                                                                                                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_2_n_0                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_2[1]                                                                                                                                                                                                                                                                                                                                                                                                        | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/CEB2                                                     | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/we[2]                                                    | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/CEB2                                                     | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__28_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_0_0_i_5_n_0                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__15_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_adr_reg[4]_10[0]                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__19_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DEN_O_i_1__11_n_0                                        | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/we[2]                                                    | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/rd                                                       | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/save_tdata_nxt                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/CEB2                                                     | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DEN_O_i_1__8_n_0                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_mgc_nn1[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/rd                                                       | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_ff8[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DEN_O_i_1__10_n_0                                       | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/we[2]                                                    | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/rd                                                       | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DEN_O_i_1__9_n_0                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/CEB2                                                     | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DEN_O_i_1__12_n_0                                        | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/CEB2                                                     | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/we[2]                                                    | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/rd                                                       | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/CEB2                                                     | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DEN_O_i_1__7_n_0                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/READ_ADDR_EN_O                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/we[2]                                                    | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/we[2]                                                    | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/CEB2                                                    | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/we[2]                                                   | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/rd                                                      | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/we[2]                                                   | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/CEB2                                                    | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head[511]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/core_clk_rst                                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/cc_link_down_reset_o_reg                                                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/rq_link_down_reset_o_reg                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DEN_O_i_1__14_n_0                                       | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_1[0]                                                                                                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/rd                                                      | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/we[2]                                                   | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/we[2]                                                   | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/rd                                                      | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/rd                                                       | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/CEB2                                                    | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/we[2]                                                   | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/rd                                                      | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/CEB2                                                    | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_cc_output_mux_blk/m_axis_cc_tdata_first_reg[255]_i_1_n_0                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__3_0                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_wptr[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_wptr[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_cold_reset0                                                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/FSM_sequential_cpldtlpSm_cs[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg[326]_i_1_n_0                                                                                                                                                                                                                                                            | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__5_0                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_rem_nn1[1][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                  | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_wrq_arb/Fifowhead.fifoInfo/RdPtr_reg0                                                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/arbchnls/genarb[0].inst/empty_ff_reg_0                                                                                                                                                                                                                                                                                                                                                                            | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg1_2_stg2                                                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__30_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/RdPtr_reg0                                                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/arbchnls/genarb[0].inst/WrEn                                                                                                                                                                                                                                                                                                                                                                  | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_0                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/output_fifo_occupancy[1]_i_2__0_n_0                                                                                                                                                                                                                                                 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/rq_link_down_reset_o_reg                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/RdPtr[1]_i_1__19_n_0                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_0                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/WB_CHNL_FIFO/empty_ff_reg_3                                                                                                                                                                                                                                                                                                                                                                                 | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__33_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DEN_O_i_1_n_0                                           | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/p_2_out[1]                                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clk_en_int_reg_rep__0_2[0]                                                                                                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__4_0                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DEN_O_i_1__1_n_0                                        | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/FSM_sequential_wrdatasm_cs[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clk_en_int_reg_rep_0[0]                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__4_0                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_litex_araddr_nxt[31]                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/pendCnt[7]_i_2_n_0                                                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/udma_wrapper/dma_top/reset_cntrlr/user_rst_n_3ff_reg[1][0]                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_laln_nn1_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_wch_dsc_adj_nn0                                                                                                                                                                                                                                                                                                                                                                                            | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_rch_dsc_adj_nn0                                                                                                                                                                                                                                                                                                                                                                                            | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__24_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__26_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rcp_laln_nn1[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head[119]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_arRlxOrdpendq1                                                                                                                                                                                                                                                                                                                                             | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/we[2]                                                   | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dbe_nn01                                                                                                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dbe_nn01                                                                                                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_c_e4_inst_1                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/rd                                                      | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dbe_nn01                                                                                                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[0]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[2]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[5]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[6]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[8]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[9]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[12]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[14]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[15]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[3]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[11]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[4]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[10]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[13]                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/lite_rresp_ff[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DEN_O_i_1__2_n_0                                        | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/CEB2                                                    | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/FSM_sequential_rdliteSM_cs[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                            | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__27_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/issueCnt[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/reset_cntrlr/user_rst_n_3ff_reg[1][0]                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/CEB2                                                    | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_cc_output_mux_blk/output_fifo_occupancy[1]_i_2_n_0                                                                                                                                                                                                                                                    | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/cc_link_down_reset_o_reg                                                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_reset_timer[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/gtreset                                                                                                                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/E[0]                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/cfg_phy_link_down_user_clk_o_reg_0                                                                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/we[2]                                                    | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/CEB2                                                     | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DEN_O_i_1__0_n_0                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/read_data_valid_reg_reg[0]                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/output_fifo_occupancy[1]_i_1__1_n_0                                                                                                                                                                                                                                                 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/cfg_phy_link_down_user_clk_o_reg_0                                                                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[1]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rcp_rcv_eop_101[7]                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DEN_O_i_1__3_n_0                                        | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__21_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dbe_nn01                                                                                                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/rd                                                       | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/we[2]                                                    | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/rd                                                       | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/CEB2                                                     | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DEN_O_i_1__4_n_0                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/output_fifo_occupancy[1]_i_1__2_n_0                                                                                                                                                                                                                                                 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/cfg_phy_link_down_user_clk_o_reg_0                                                                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/p_0_in                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/we[2]                                                    | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/rd                                                       | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_c_e4_inst_0                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_c_e4_inst_1                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DEN_O_i_1__5_n_0                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/CEB2                                                     | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/rd                                                      | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/txsync_start_cnt[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/IRQ_INST/arbirq/genarb[2].inst/arbhist_ff[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | sys_reset_n_ibuf/O                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.msix_ctl/msix_func_num_arr_index                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DEN_O_i_1__13_n_0                                        | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/TAR_BRDG/tar_adr_nn1_reg[5]_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/slv_sm_cur_100[2]                                                                                                                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/CEB2                                                     | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/rd                                                       | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DEN_O_i_1__6_n_0                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/rd                                                       | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/READ_ADDR_EN_O                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                                                                                                                                                                                                                                                                 | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                                                                                                                                                                                                                                                 | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_rem_nn1[0][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                  | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_rmm[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/E[0]                                                                                                                                                                                                                                                                                                                                                                                                                            | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[5]_1[0]                                                                                                                                                                                                                                                                                                                                                                                                        | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[0]_1[0]                                                                                                                                                                                                                                                                                                                                                                                 | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[0]_1[0]                                                                                                                                                                                                                                                                                                                                                                                 | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[4]_2[0]                                                                                                                                                                                                                                                                                                                                                                                                        | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_wr_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                   | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                                             | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/TAR_BRDG/arb_pri_nn1[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_0                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/we[2]                                                    | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/slv_sm_cur_100[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/slv_sm_cur_100[2]                                                                                                                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[0]_0                                                                                                                                                                                                                                                                                                                                                                                    | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__38_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/mst_sm_cur_100_reg[1]_0[0]                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[326]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[217]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__27_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[108]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__19_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[706]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__19_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_vld_ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_acc_dbuf_nn1[511]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_vld_ff_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[234]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_vld_ff_reg_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901                                                                                                                                                                                                                                                                                                                                                                  | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_301                                                                                                                                                                                                                                                                                                                                                                  | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_0_0_i_5_n_0                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__25_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[3]                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[10]                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_req_cnt[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                            | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__32_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_soft_dma_inst/wdataen_ff_reg[0]                                                                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_usr_mrs                                                                                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_wr                                                                                                                                                                                                                                                                                                                                                                                                            | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_cntr                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[4][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |              3 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrRd[2]_i_2__0_n_0                                                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrRd[2]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[15]                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              3 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrWr[2]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrRd[2]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_sm_500[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/FifoCntrRd[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                 | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal                                                                                                                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_usr_mpl                                                                                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[6][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/src_arst                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/pcierstidle_in[0]                                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrRd[2]_i_2__1_n_0                                                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrRd[2]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/min_mrs[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_0[0]                                                                                                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[14]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              3 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[9]                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_3[0]                                                                                                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/usr_min_mpl[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/usr_min_mrs[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/IRQ_INST/arbirq/genarb[2].inst/usr_irq_msk_reg[0]                                                                                                                                                                                                                                                                                                                                                                                        | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |              3 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/force_ready_flush_ff_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[0]                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[13]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19][0]                                                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/TAR_BRDG/tar_rdy_nn1_reg[1]_0[0]                                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_0                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/cq_axilt_slv/DAT_FIFO/FifoCntrRd[2]_i_1__10_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_0                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/cq_axilt_slv/dat_exp_nn1[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_0                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/FifoCntrWr[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                 | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/E[0]                                                                                                                                                                                                                                                                                                                                                                                    | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrRd[2]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_vld_rep_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                             | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__19_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_vld_rep_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                             | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__15_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/read_data_valid_reg_reg[0]                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__13_n_0                                                                                                                                                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/E[0]                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_0                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[1]                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_wrq_arb/Fifowhead.fifoInfo/FifoCntrRd[2]_i_1__13_n_0                                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_wrq_arb/Fifowhead.fifoInfo/FifoCntrRd[2]_i_1__13_n_0                                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/csma_ca_inst/backoff_state[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 | sys_reset_n_ibuf/O                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[470]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__28_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/save_4dw_chunk_ff[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              3 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/intclk_rrst_n_r[4]                                                                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/FSM_sequential_memreqsm_cs[2]_i_1_n_0                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[7]                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_vld_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                                 | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |              3 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrRd[2]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrWr[2]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrWr[2]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrRd[2]_i_2__2_n_0                                                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_pmon_now_nn0                                                                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_pmon_now_nn0_1                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__5_0                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[11]                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_head[71]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                            | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__15_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/csma_ca_inst/backoff_state[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 | sys_reset_n_ibuf/O                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[12]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[2]                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[8]                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rst_n_internal                                                                                                                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/mem_rc_rd                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_cntr                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/usr_axilt_slv/DAT_FIFO/FifoCntrRd[2]_i_1__8_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_0                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/repeat_ctr[3]_i_1__0_n_0                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/repeat_ctr[3]_i_1__4_n_0                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/repeat_ctr[3]_i_1__5_n_0                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/clk_usr_mpl_out_reg[2]_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/clk_mrs_out_reg[2]_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/repeat_ctr[3]_i_1__6_n_0                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/repeat_ctr[3]_i_1__8_n_0                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_ld_301_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/repeat_ctr[3]_i_1__9_n_0                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/repeat_ctr[3]_i_1__11_n_0                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/repeat_ctr[3]_i_1_n_0                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__36_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/repeat_ctr[3]_i_1__13_n_0                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/repeat_ctr[3]_i_1__3_n_0                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/repeat_ctr[3]_i_1__10_n_0                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[14]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/repeat_ctr[3]_i_1__7_n_0                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/repeat_ctr[3]_i_1__2_n_0                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/repeat_ctr[3]_i_1__1_n_0                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out_reg_0           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/txpu_parser_inst/rx_packet_rate[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                        | sys_reset_n_ibuf/O                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |              4 |         1.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/cw_exp_i/cw_exp[3]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                            | xdma_app_i/inst_xpu_tx/cw_exp_i/cw_exp[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/cw_exp_i/cw_exp[3]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                            | xdma_app_i/inst_xpu_rx/cw_exp_i/cw_exp[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/repeat_ctr[3]_i_1__12_n_0                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/E[0]                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/cfg_phy_link_down_user_clk_o_reg_0                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_sync_fifo_blk/fifo_occupancy[3]_i_1_n_0                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/cfg_phy_link_down_user_clk_o_reg_0                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dbe_nn01                                                                                                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_sync_fifo_blk/fifo_occupancy[3]_i_1__0_n_0                                                                                                                                                                                                                                                            | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/cfg_phy_link_down_user_clk_o_reg_0                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_arRlxOrdpendq1                                                                                                                                                                                                                                                                                                                                             | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_litex_araddr_nxt[11]                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_litex_wstrb_ff[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                             | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__38_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_litex_awaddr_nxt[11]                                                                                                                                                                                                                                                                                                                                  | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_litex_awaddr_nxt[31]                                                                                                                                                                                                                                                                                                                                  | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__38_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[12]                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/sys_reset_in_async_rst_inst/arststages_ff[1]                                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                4 |              4 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[5][0]                                                                                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                                                                                                                                                                                                            | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                                                                                                                                                                                 | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                                                                                                                                                                                 | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                                                                                                                                                                                                            | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                 |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[8]                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[13]                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                     | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[10]                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[14]                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[1][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[15]                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_ld                                                                                                                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_lbe_nxt                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_ld                                                                                                                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_fbe_nxt                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[3]                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_vld                                                                                                                                                                                                                                                                                                                                                                                                  | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/pcie_rq_seq_ret_rdptr_ff[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[2][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_num_tag[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_wpl_wen_500_reg[0]                                                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[3]_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_hdr_ld_500_reg[0]                                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[3]_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                 |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[1]                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wtlp_wpl_wen_503_reg[0]                                                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/reset_cntrlr/flush_txn_linkdown_ff_reg[3]_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wpl_hdr_vld_ff_reg_1[0]                                                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_2[0]                                                                                                                                                                                                                                                                                                                                                                                                        | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_1[1]                                                                                                                                                                                                                                                                                                                                                                                                        | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[9]                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wcp_vld_ff_reg[0]                                                                                                                                                                                                                                                                                                                                                                                            | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                 |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[16]                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                 |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[17]                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_int_req018_out                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_int_req[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                 |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[18]                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/RdPtr[2]_i_2__2_0[0]                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                 |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[0]                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/E[0]                                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/SS[0]                                                                                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                 |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[19]                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/rrq_rdy_100_reg_0                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/FifoCntrWr[3]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                 |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/FifoCntrRd[1]_i_1__7_n_0                                                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head[511]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[2]                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/E[0]                                                                                                                                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_vld_rep_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                             | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[435]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__29_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[326]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__29_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                 |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[7]                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/tstclk_rst_dly2                                 |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[4]                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_cnt_nn1[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                  | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[6]                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[11]                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[393]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__27_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                4 |              4 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[30]                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[25]                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[22]                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/fifo_occupancy[3]_i_1__1_n_0                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/cc_link_down_reset_o_reg                                                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[27]                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[21]                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[28]                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                4 |              4 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_vld_ff_reg_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_acc_dbuf_nn1[511]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                               |                3 |              4 |         1.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[20]                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[24]                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[29]                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[26]                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[23]                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/FifoCntrWr[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                  | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/FifoCntrWr[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/FifoCntrRd[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/mem_rc_wr_reg[0]                                                                                                                                                                                                                                                                                                                                                                                   | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/mem_rc_cntr                                                                                                                                                                                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_vld_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                                 | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__28_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                4 |              4 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_cc_output_mux_blk/out_data_valid_o_i_1__1_n_0                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0                                                                                                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/fifo_occupancy[3]_i_1__2_n_0                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/rq_link_down_reset_o_reg                                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg3_2_stg4                                                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__30_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[181]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__30_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                4 |              4 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_dsc_ld_901_reg_rep__1[0]                                                                                                                                                                                                                                                                                                                                                                                   | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[149]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__28_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_wch_dsc_adj_nn0                                                                                                                                                                                                                                                                                                                                                                                            | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                   | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_rch_dsc_adj_nn0                                                                                                                                                                                                                                                                                                                                                                                            | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn10                                                                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_fifo_rp_nn2[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_eod_nn1[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_out_303[63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_stp_nn1[5]                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_pnd_cnt_nn1[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              5 |         5.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_fifo_rp_nn2[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                     |                1 |              5 |         5.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                     |                1 |              5 |         5.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__29_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                5 |              5 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/sys_or_hot_rst_pclk_inst/arststages_ff[1]                                                                                                                                                                                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                     |                1 |              5 |         5.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/rcfg_cnt_ff[4]_i_2_n_0                                                                                                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/rcfg_cnt_ff[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                                             | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |              5 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                     |                1 |              5 |         5.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                     |                1 |              5 |         5.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                     |                1 |              5 |         5.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_wto_0                                                                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                1 |              5 |         5.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/awaxiptr_ff[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/wait_cnt[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST                                                                                                                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                                             | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                     |                1 |              5 |         5.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/barval_ff0                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/barval_ff[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[511]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__25_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_en                                                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__30_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                1 |              5 |         5.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                1 |              5 |         5.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/rdreq                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                1 |              5 |         5.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                1 |              5 |         5.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                    |                1 |              5 |         5.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                     |                1 |              5 |         5.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                     |                2 |              5 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_2[1]                                                                                                                                                                                                                                                                                                                                                                                                        | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wcp_rid_ord_nn10                                                                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |              5 |         1.25 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__30_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                5 |              5 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_num_tag[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                     |                5 |              5 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wmreqset_ff                                                                                                                                                                                                                                                                                                                                        | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrRd[2]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_2__6_n_0                             | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_1__6_n_0                                                 |                2 |              5 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_2__0_n_0                             | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_1__0_n_0                                                 |                2 |              5 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_2__4_n_0                             | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_1__4_n_0                                                 |                2 |              5 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[588]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |              5 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrRd[2]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_2__1_n_0                            | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_1__1_n_0                                                |                2 |              5 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[706]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__15_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__25_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                4 |              5 |         1.25 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_2__8_n_0                             | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_1__8_n_0                                                 |                2 |              5 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[108]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__25_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                4 |              5 |         1.25 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_2_n_0                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_1_n_0                                                   |                2 |              5 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_soft_dma_inst/wdataen_ff_reg[0]                                                                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              5 |         1.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[326]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__26_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |              5 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_2__7_n_0                             | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_1__7_n_0                                                 |                2 |              5 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/mst_sm_cur_100_reg[1]_1[0]                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[271]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__26_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_2__2_n_0                            | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_1__2_n_0                                                |                2 |              5 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_2__3_n_0                            | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_1__3_n_0                                                |                2 |              5 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__4_0                                                                                                                                                                                                                                                                                                                                                                   |                4 |              5 |         1.25 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/pcie_cq_np_req_count_o[5]_i_2_n_0                                                                                                                                                                                                                                                   | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/cfg_phy_link_down_user_clk_o_reg_0                                                                                                                                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_rst                                     |                1 |              5 |         5.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_2__5_n_0                             | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_1__5_n_0                                                 |                2 |              5 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                                                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/read_data_valid_reg_reg[0]                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__14_n_0                                                                                                                                                                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn1036_out                                                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                5 |              6 |         1.20 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/pendCnt[7]_i_2_n_0                                                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/udma_wrapper/dma_top/reset_cntrlr/user_rst_n_3ff_reg[1][1]                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__2_n_0                         |                3 |              6 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__7_n_0                          |                1 |              6 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_litex_araddr_nxt[11]                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__38_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/freq_counter_rst_reg_n_0                                               |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/freq_counter_rst_reg_n_0                                               |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/freq_counter_rst_reg_n_0                                                |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__1_0                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |              6 |         1.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__11_n_0                         |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/axib_bresp_rcv_cnt_ff[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                            | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/bresp_received                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_ld_301                                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/clear                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/axil_bresp_rcv_cnt_ff[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                            | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/WB_CHNL_FIFO/FifoCntrRd[2]_i_1__12_n_0                                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_0                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__10_n_0                        |                3 |              6 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_rem_nn1[1][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                  | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/FifoCntrRd[2]_i_1__11_n_0                                                                                                                                                                                                                                                                                                                                                  | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_0                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/freq_counter_rst_reg_n_0                                                |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/wdaxiptr_ff[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_rem_nn1[0][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                  | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/freq_counter_rst_reg_n_0                                               |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_litex_awaddr_nxt[11]                                                                                                                                                                                                                                                                                                                                  | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/freq_counter_rst_reg_n_0                                               |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_litex_awaddr_nxt[31]                                                                                                                                                                                                                                                                                                                                  | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/freq_counter_rst_reg_n_0                                               |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/read_ptr[3]_i_1__0_n_0                                                                                                                                                                                                                                                                 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/rq_link_down_reset_o_reg                                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__1_n_0                         |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tkeep_d_nxt                                                                                                                                                                                                                                                                                                                                 | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                4 |              6 |         1.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__14_n_0                        |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__12_n_0                         |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1_n_0                            |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/freq_counter_rst_reg_n_0                                                |                3 |              6 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__13_n_0                         |                1 |              6 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_sync_fifo_blk/srl_style_fifo.read_ptr[2]_i_1__0_n_0                                                                                                                                                                                                                                                   | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/cfg_phy_link_down_user_clk_o_reg_0                                                                                                                                                                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__3_n_0                         |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/ldbeat                                                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplsplitcntr_ff[5]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_do_ack0                                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/freq_counter_rst_reg_n_0                                                |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__15_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/read_ptr[3]_i_1_n_0                                                                                                                                                                                                                                                                    | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/cc_link_down_reset_o_reg                                                                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/mgmt_reset_n_o_reg_0                                                                                                                                                                                                                                                                                                                                                                          |                4 |              6 |         1.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/arbchnls/genarb[1].inst/E[0]                                                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/save_data_ff[127]_i_1_n_0                                                                                                                                                                                                                                                                                                                             | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_mpl_dst_301                                                                                                                                                                                                                                                                                                                                                                 | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_aln_302[5]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wrreqsetcnt_nxt                                                                                                                                                                                                                                                                                                                                    | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__38_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wmreqset_ff                                                                                                                                                                                                                                                                                                                                        | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/E[0]                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/memRead_ff_reg_2[0]                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpfbe_nxt[3]                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[3][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch                                                                                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |              6 |         1.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[5][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |              6 |         1.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                                                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                           |                4 |              6 |         1.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tdata_second_reg                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                      |                4 |              6 |         1.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/freq_counter_rst_reg_n_0                                               |                3 |              6 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/out_data_o[511]_i_2__0_n_0                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/cq_axilt_slv/REQ_FIFO/FifoCntrRd[2]_i_1__9_n_0                                                                                                                                                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_0                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[0]_0                                                                                                                                                                                                                                                                                                                                                                                    | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[0]_0                                                                                                                                                                                                                                                                                                                                                                                    | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[0]_0                                                                                                                                                                                                                                                                                                                                                                                    | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/read_data_valid_reg_reg[0]                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/cfg_phy_link_down_user_clk_o_reg_0                                                                                                                                                                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_sync_fifo_blk/srl_style_fifo.read_ptr[2]_i_1_n_0                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/cfg_phy_link_down_user_clk_o_reg_0                                                                                                                                                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/freq_counter_rst_reg_n_0                                                |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__0_n_0                          |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/freq_counter_rst_reg_n_0                                                |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__4_n_0                          |                3 |              6 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/freq_counter_rst_reg_n_0                                                |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__5_n_0                          |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/freq_counter_rst_reg_n_0                                                |                3 |              6 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__6_n_0                          |                3 |              6 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/freq_counter_rst_reg_n_0                                                |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__8_n_0                          |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/freq_counter_rst_reg_n_0                                                |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[234]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__20_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                6 |              6 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/out_data_o[511]_i_2_n_0                                                                                                                                                                                                                                                             | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/hold_clk[5]_i_1__9_n_0                          |                3 |              6 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wrq_laln_nn0313_out                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10                                                                                                                                                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                6 |              7 |         1.17 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_wr_nn0[0]                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/daddr[7]_i_1__3_n_0                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_wr_nn0[1]                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                5 |              7 |         1.40 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DADDR_O[7]_i_1__10_n_0                                  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                3 |              7 |         2.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_litex_awaddr_nxt[11]                                                                                                                                                                                                                                                                                                                                  | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/daddr[7]_i_1__21_n_0                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[9].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count[6]_i_1__8_n_0                                                                                                                                                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[8].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/daddr[7]_i_1__7_n_0                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                       | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |                1 |              7 |         7.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/sel_13                                                                                                                                                                                                                                                                                                                                                                                                 | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DADDR_O[7]_i_1__2_n_0                                   | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                2 |              7 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[3].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count[6]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DADDR_O[7]_i_1__11_n_0                                   | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                3 |              7 |         2.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/daddr[7]_i_1__17_n_0                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/daddr[7]_i_1__29_n_0                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[12].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/daddr[7]_i_1__15_n_0                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DADDR_O[7]_i_1__12_n_0                                   | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                2 |              7 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[6][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                     |                5 |              7 |         1.40 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[1][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                     |                5 |              7 |         1.40 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[12].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count[6]_i_1__11_n_0                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[11].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[13].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count[6]_i_1__12_n_0                                                                                                                                                                                                                                                                                                                 |                2 |              7 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[14].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count[6]_i_1__13_n_0                                                                                                                                                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[13].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DADDR_O[7]_i_1__4_n_0                                    | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                3 |              7 |         2.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[6].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count[6]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/m_axis_h2c_tready_0[0]                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |              7 |         1.40 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[5].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/daddr[7]_i_1__25_n_0                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DADDR_O[7]_i_1__14_n_0                                  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                3 |              7 |         2.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                      |                1 |              7 |         7.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[4][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                     |                5 |              7 |         1.40 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch                                                                                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                5 |              7 |         1.40 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                6 |              7 |         1.17 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/daddr[7]_i_1__9_n_0                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DADDR_O[7]_i_1__6_n_0                                    | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                2 |              7 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |              7 |         1.75 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DADDR_O[7]_i_1__13_n_0                                   | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                2 |              7 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/daddr[7]_i_1__13_n_0                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/daddr[7]_i_1_n_0                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DADDR_O[7]_i_1__9_n_0                                    | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                3 |              7 |         2.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[10].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count[6]_i_1__9_n_0                                                                                                                                                                                                                                                                                                                  |                1 |              7 |         7.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[11].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count[6]_i_1__10_n_0                                                                                                                                                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[10].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DADDR_O[7]_i_1__3_n_0                                   | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                3 |              7 |         2.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DADDR_O[7]_i_1__5_n_0                                    | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                2 |              7 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                                                                                                                                                                                                                            | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              7 |         7.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/daddr[7]_i_1__11_n_0                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[4].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count[6]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[3].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DADDR_O[7]_i_1__8_n_0                                    | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                2 |              7 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[2][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |              7 |         1.75 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[8].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count[6]_i_1__7_n_0                                                                                                                                                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_1[0]                                                                                                                                                                                                                                                                                                                                                                                                        | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                   |                6 |              7 |         1.17 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[7].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count[6]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[7].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/daddr[7]_i_1__19_n_0                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tkeep_reg[7]_i_1_n_0                                                                                                                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                                                                                                                                                                                                                            | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/read_data_valid_reg_reg[0]                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/cfg_phy_link_down_user_clk_o_reg_0                                                                                                                                                                                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[6].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[5].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count[6]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[4].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm_cs_reg[0]_0[0]                                                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[9].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count[6]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DADDR_O[7]_i_1__0_n_0                                    | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                2 |              7 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[15].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/daddr[7]_i_1__1_n_0                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/daddr[7]_i_1__5_n_0                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DADDR_O[7]_i_1_n_0                                      | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                2 |              7 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                                                                                                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DADDR_O[7]_i_1__7_n_0                                    | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                2 |              7 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload[106]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__16_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                5 |              7 |         1.40 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[15].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count[6]_i_1__14_n_0                                                                                                                                                                                                                                                                                                                 |                1 |              7 |         7.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload[106]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__12_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                4 |              7 |         1.75 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[14].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                                                        |                1 |              7 |         7.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DADDR_O[7]_i_1__1_n_0                                   | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                2 |              7 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].cdr_ctrl_on_eidle_i/non_sris.rxelecidle_cycle_count[6]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/daddr[7]_i_1__23_n_0                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/sel_13                                                                                                                                                                                                                                                                                                                                                                                                 | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/cplready_nxt                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                       | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/daddr[7]_i_1__27_n_0                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].receiver_detect_termination_i/sync_rxelecidle/sync_vec[0].sync_cell_i/SR[0]                                                                                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[0]_1[0]                                                                                                                                                                                                                                                                                                                                                                                 | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |              7 |         1.40 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__22_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/compl_data_valid                                                                                                                                                                                                                                                                    | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                         |                8 |              8 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/saved_compl_tag                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                      |                7 |              8 |         1.14 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/pcie_compl_delivered_tag2_o[7]_i_1_n_0                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                      |                6 |              8 |         1.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clk_en_int_reg_rep_0[0]                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/mascplready                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[3][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[5][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                6 |              8 |         1.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/WrPtr_reg[6]                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg3_2_stg4                                                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/WrPtr_reg[6]_0                                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_30011_out                                                                                                                                                                                                                                                                                                                                                            | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[0][7]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                  | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[0][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[1][7]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                  | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[1][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_len_rem_nn0149_out                                                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_did_nn1[1][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_len_rem_nn01                                                                                                                                                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_did_nn1[0][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_en                                                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__27_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                6 |              8 |         1.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_tlp_tagdone_reg_0                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_tlp_tag_reg[0]_1                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload[213]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[234]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__28_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                8 |              8 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[435]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__28_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/E[0]                                                                                                                                                                                                                                                                                                                                                                                                                 | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_rq_meter_mult_upd_ff_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_sel_ff_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                    | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_rq_meter_mult_upd_ff_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm512_cs_reg[0]                                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_hdr_ld_500_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/init_tag_nn1[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_rq_meter_mult_upd_ff_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/E[0]                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                                                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_tx/tsf_timer_i/counter_1M[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_rx/tsf_timer_i/counter_1M[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/s_axis_rq_tkeep_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/clk_usr_mrs_out_reg[2]_1[0]                                                                                                                                                                                                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rc_flush_cntr[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rcbclaimen                                                                                                                                                                                                                                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_rid_nn1[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/counter[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                        | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__0_0                                                                                                                                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[0][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[1][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_tlast_o_i_1__0_n_0                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__3_0                                                                                                                                                                                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/drp_done                                           | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                             |                4 |              9 |         2.25 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/drp_done                                            | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                              |                3 |              9 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/drp_done                                           | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                             |                3 |              9 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/drp_done                                           | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                             |                3 |              9 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tdata_first_reg[511]_i_1_n_0                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                      |                6 |              9 |         1.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_vld_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                                 | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__28_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                9 |              9 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_ent_nn1[1][8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                  | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[1][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_ent_nn1[0][8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                  | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_spc_nn1[0][7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/save_data_ff[511]_i_1_n_0                                                                                                                                                                                                                                                                                                                             | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_wpl_chn_500_reg[0]_0[0]                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                          |                2 |              9 |         4.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/drp_done                                            | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                              |                3 |              9 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/drp_done                                           | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                             |                3 |              9 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/drp_done                                            | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                              |                2 |              9 |         4.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/drp_done                                            | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                              |                4 |              9 |         2.25 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/drp_done                                            | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                              |                3 |              9 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_wrq_arb/Fifowhead.fifoInfo/Head[112]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                     |                4 |              9 |         2.25 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                6 |              9 |         1.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/drp_done                                            | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                              |                3 |              9 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpfbe_nxt[3]                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__34_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                5 |              9 |         1.80 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                                                                                                                                    | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                                                                                                                                    | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpfbe_nxt[3]                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |              9 |         1.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[271]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                7 |              9 |         1.29 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_soft_dma_inst/w_fifo_occupancy[9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/drp_done                                           | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                             |                2 |              9 |         4.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[271]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__29_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/csma_ca_inst/nav_reset_timeout_top_after_rts                                                                                                                                                                                                                                                                                                                                                                                                                          | sys_reset_n_ibuf/O                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_soft_dma_inst/r_fifo_occupancy[9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/drp_done                                            | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                              |                4 |              9 |         2.25 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_cc_output_mux_blk/out_tlast_o_i_1_n_0                                                                                                                                                                                                                                                                 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0                                                                                                                                                                                                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/drp_done                                           | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                             |                2 |              9 |         4.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[0]_0                                                                                                                                                                                                                                                                                                                                                                                    | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/drp_done                                            | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                              |                3 |              9 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                                                                                                                                                                      | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/axi_did_101[8]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                  | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/reg_ctl_run_nn2                                                                                                                                                                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/drp_done                                            | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                              |                4 |              9 |         2.25 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/drp_done                                            | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                              |                4 |              9 |         2.25 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_soft_dma_inst/E[0]                                                                                                                                                                                                                                                                                                                                                                            | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_ren_nn1_reg_0                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[706]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__14_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                8 |             10 |         1.25 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_301                                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_crd_nn1[1][9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_crd_nn1[0][9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_ld_3005_out                                                                                                                                                                                                                                                                                                                                                             | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tkeep_d_nxt                                                                                                                                                                                                                                                                                                                                 | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                4 |             10 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_bt_rem_500[9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                4 |             10 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_1[0]                                                                                                                                                                                                                                                                                                                                                                                                        | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                6 |             10 |         1.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                                                                                                                                                                                                                                                                                                   |                1 |             10 |        10.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_wr_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                 | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                     |                5 |             10 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_init_cntr                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/force_ready_flush_ff_reg[0]                                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                4 |             10 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_litex_araddr_nxt[11]                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             10 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_litex_araddr_nxt[11]                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             10 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901                                                                                                                                                                                                                                                                                                                                                                  | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |             10 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[6]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/E[0]                                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__2_0                                                                                                                                                                                                                                                                                                                                                                   |                6 |             10 |         1.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                                                                                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[403]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__28_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_do_ack0                                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__15_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                7 |             10 |         1.43 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_litex_awaddr_nxt[11]                                                                                                                                                                                                                                                                                                                                  | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__38_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__10_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[511]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                     |               10 |             10 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_wlen_nn1[9]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                 | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/out_data_o[511]_i_2__0_n_0                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__11_n_0                                                                                                                                                                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                   | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                3 |             11 |         3.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_dwa_rem_500[10]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |             11 |         3.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_2[1]                                                                                                                                                                                                                                                                                                                                                                                                        | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                7 |             11 |         1.57 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/mst_sm_cur_100_reg[0]_0[0]                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |             11 |         3.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_en                                                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                     |                9 |             11 |         1.22 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[403]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__29_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               10 |             11 |         1.10 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_vld_ff_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             11 |         1.83 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[352]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                     |               11 |             11 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[292]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__13_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                3 |             11 |         3.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                4 |             12 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[5].phy_txeq_i/preset                                                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                          |                5 |             12 |         2.40 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlplen_nxt                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__38_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                5 |             12 |         2.40 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[13].phy_txeq_i/preset                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn1036_out                                                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               10 |             12 |         1.20 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/preset                                                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                          |                5 |             12 |         2.40 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                5 |             12 |         2.40 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                4 |             12 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[116]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__27_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             12 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                4 |             12 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[942]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__21_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             12 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                4 |             12 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[11].phy_txeq_i/preset                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                4 |             12 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                3 |             12 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10                                                                                                                                                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               11 |             12 |         1.09 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_vld_rep_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                             | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__25_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/csma_ca_inst/backoff_wait_timer[11]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                           | sys_reset_n_ibuf/O                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                6 |             12 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                3 |             12 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm_cs_reg[0]_0[0]                                                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                8 |             12 |         1.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_1[1]                                                                                                                                                                                                                                                                                                                                                                                                        | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                8 |             12 |         1.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                3 |             12 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_2[0]                                                                                                                                                                                                                                                                                                                                                                                                        | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |               10 |             12 |         1.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                                                                                                                                                                                                                                                             |                2 |             12 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                3 |             12 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[12].phy_txeq_i/preset                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                          |                6 |             12 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                4 |             12 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/csma_ca_inst/backoff_wait_timer[11]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                           | sys_reset_n_ibuf/O                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                7 |             12 |         1.71 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_cc_output_mux_blk/out_data_valid_o_i_1__1_n_0                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__5_0                                                                                                                                                                                                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].phy_txeq_i/preset                                                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                4 |             12 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                5 |             12 |         2.40 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[14].phy_txeq_i/preset                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                          |                5 |             12 |         2.40 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[15].phy_txeq_i/preset                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_txeq_i/preset                                                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                          |                5 |             12 |         2.40 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[8].phy_txeq_i/preset                                                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                          |                5 |             12 |         2.40 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                4 |             12 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[9].phy_txeq_i/preset                                                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[4].phy_txeq_i/preset                                                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[3].phy_txeq_i/preset                                                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                          |                5 |             12 |         2.40 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                5 |             12 |         2.40 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[10].phy_txeq_i/preset                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[6].phy_txeq_i/preset                                                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                          |                5 |             12 |         2.40 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                                                                                                                                                                                                                                                                                             |                2 |             12 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[7].phy_txeq_i/preset                                                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                          |                5 |             12 |         2.40 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                                                                                                                                                                                         | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                                                                                                 |                3 |             13 |         4.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                                                                                                                                                                                         | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                                                                                                 |                3 |             13 |         4.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/csma_ca_inst/backoff_timer[12]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                | sys_reset_n_ibuf/O                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                5 |             13 |         2.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_tuser_o[61]_i_1__0_n_0                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__3_0                                                                                                                                                                                                                                                                                                                                                                   |                5 |             13 |         2.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             13 |         2.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                                                                                                                                                                                                                    | xdma_app_i/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[12]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             13 |         2.17 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/x0e1_store[14]_i_1_n_0                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             13 |         2.17 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                                                                                                                                                                                         | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                                                                                                                                                                                                           |                3 |             13 |         4.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                7 |             13 |         1.86 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/x0e1_store[14]_i_1__6_n_0                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/x0e1_store[14]_i_1__13_n_0                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             13 |         2.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/x0e1_store[14]_i_1__12_n_0                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             13 |         2.17 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_vld_ff_reg_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               10 |             13 |         1.30 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/tlpbytecntVal_ff[12]_i_1_n_0                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |             13 |         6.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             13 |         2.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             13 |         2.17 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |             13 |         4.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_2                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                7 |             13 |         1.86 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/x0e1_store[14]_i_1__5_n_0                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_301                                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                2 |             13 |         6.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/x0e1_store[14]_i_1__2_n_0                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             13 |         2.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             13 |         2.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/x0e1_store[14]_i_1__1_n_0                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             13 |         2.17 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/x0e1_store[14]_i_1__7_n_0                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/x0e1_store[14]_i_1__4_n_0                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             13 |         2.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                                                                                                                                                                                                                                           | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                   |                3 |             13 |         4.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             13 |         2.17 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             13 |         1.86 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/csma_ca_inst/backoff_timer[12]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                | sys_reset_n_ibuf/O                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/x0e1_store[14]_i_1__9_n_0                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             13 |         2.17 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/x0e1_store[14]_i_1__3_n_0                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             13 |         2.17 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/x0e1_store[14]_i_1__10_n_0                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             13 |         2.17 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/x0e1_store[14]_i_1__14_n_0                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             13 |         2.17 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                                                                                                                                                                                                                           | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                                                                                                                                                                                                                                             |                3 |             13 |         4.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_do_ack0                                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__18_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                9 |             13 |         1.44 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/x0e1_store[14]_i_1__11_n_0                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             13 |         2.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/x0e1_store[14]_i_1__0_n_0                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/x0e1_store[14]_i_1__8_n_0                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             13 |         2.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                                                                                                                                                                                                         | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                                                                                                                                                                                                                                           |                3 |             13 |         4.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplLenFirst_1_ff0                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |             13 |         6.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[292]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__18_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                9 |             14 |         1.56 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[0]_1[0]                                                                                                                                                                                                                                                                                                                                                                                 | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                 |                4 |             14 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_laln_nn1_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                5 |             14 |         2.80 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_vld_ff                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                9 |             14 |         1.56 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dbe_nn01                                                                                                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                2 |             14 |         7.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep_0                                                                                                                                                                                                                                                                                                                                                                      |                5 |             14 |         2.80 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlplen_nxt                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                4 |             14 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                               |                1 |             14 |        14.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/progdiv_cfg_store                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             15 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/progdiv_cfg_store                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                4 |             15 |         3.75 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/progclk_sel_store                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             15 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/csma_ca_inst/nav[14]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                          | xdma_app_i/inst_xpu_rx/csma_ca_inst/nav[14]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |             15 |         3.75 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/progdiv_cfg_store                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             15 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/progclk_sel_store                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             15 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/progclk_sel_store                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             15 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/progdiv_cfg_store                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             15 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/progdiv_cfg_store                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             15 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/progdiv_cfg_store                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             15 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/progclk_sel_store                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             15 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/progdiv_cfg_store                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             15 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__1_0                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |             15 |         3.75 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/progclk_sel_store                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             15 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/progclk_sel_store                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             15 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/progdiv_cfg_store                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             15 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/progdiv_cfg_store                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                4 |             15 |         3.75 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/progdiv_cfg_store                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                8 |             15 |         1.88 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/progdiv_cfg_store                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             15 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/progclk_sel_store                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             15 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/progclk_sel_store                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             15 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_2[1]                                                                                                                                                                                                                                                                                                                                                                                                        | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                7 |             15 |         2.14 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             15 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/progclk_sel_store                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             15 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/progclk_sel_store                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             15 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tsf_timer_i/tsf_pulse_1M                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_tx/csma_ca_inst/nav_reset_timeout_count[14]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                          |                2 |             15 |         7.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_1[1]                                                                                                                                                                                                                                                                                                                                                                                                        | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                9 |             15 |         1.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[511]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__24_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               10 |             15 |         1.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/csma_ca_inst/nav[14]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                          | xdma_app_i/inst_xpu_tx/csma_ca_inst/nav[14]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                4 |             15 |         3.75 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/progdiv_cfg_store                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             15 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/progclk_sel_store                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             15 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/progclk_sel_store                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             15 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_1[0]                                                                                                                                                                                                                                                                                                                                                                                                        | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |               10 |             15 |         1.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/progclk_sel_store                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             15 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/progdiv_cfg_store                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                4 |             15 |         3.75 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/progclk_sel_store                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             15 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tsf_timer_i/tsf_pulse_1M                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_rx/csma_ca_inst/nav_reset_timeout_count[14]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                          |                2 |             15 |         7.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/progdiv_cfg_store                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             15 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/progclk_sel_store                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                7 |             15 |         2.14 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/progclk_sel_store                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                4 |             15 |         3.75 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/progdiv_cfg_store                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             15 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/progdiv_cfg_store                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                7 |             15 |         2.14 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                      |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                7 |             16 |         2.29 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                      |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                      |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                      |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                      |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                      |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                      |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_pfch_2_stg1                                                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DI_O[15]_i_1__9_n_0                                      | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DO_USR_O[47]_i_1__9_n_0                                  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn1036_out                                                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |               13 |             16 |         1.23 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/do_r                                                     | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/drp_state_reg_n_0_[4]                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                              |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DO_USR_O[47]_i_1__7_n_0                                  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DI_O[15]_i_1__7_n_0                                      | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                2 |             16 |         8.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/drp_state_reg_n_0_[4]                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                              |                2 |             16 |         8.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[352]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__30_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             16 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/di_msk[15]_i_1__11_n_0                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DI_O[15]_i_1__6_n_0                                      | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[470]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__29_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             16 |         1.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DO_USR_O[47]_i_1__6_n_0                                  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                2 |             16 |         8.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/do_r                                                     | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                2 |             16 |         8.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/drp_state_reg_n_0_[4]                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                              |                2 |             16 |         8.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/di_msk[15]_i_1__6_n_0                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/di_msk[15]_i_1__7_n_0                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/drp_state_reg_n_0_[4]                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                             |                2 |             16 |         8.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/di_msk[15]_i_1_n_0                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DO_USR_O[47]_i_1__8_n_0                                  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                2 |             16 |         8.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/drp_state_reg_n_0_[4]                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                              |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/do_r                                                    | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DO_USR_O[47]_i_1__3_n_0                                 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/drp_state_reg_n_0_[4]                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                              |                2 |             16 |         8.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DI_O[15]_i_1__3_n_0                                     | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                4 |             16 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[181]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__15_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             16 |         1.14 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/do_r                                                    | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                2 |             16 |         8.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DI_O[15]_i_1_n_0                                        | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DO_USR_O[47]_i_1_n_0                                    | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                2 |             16 |         8.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/di_msk[15]_i_1__9_n_0                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/wpl_rd                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               10 |             16 |         1.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/di_msk[15]_i_1__13_n_0                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/drp_state_reg_n_0_[4]                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                              |                4 |             16 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/do_r                                                    | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DO_USR_O[47]_i_1__2_n_0                                 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                2 |             16 |         8.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DI_O[15]_i_1__2_n_0                                     | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                4 |             16 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10                                                                                                                                                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlplen_nxt                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DI_O[15]_i_1__5_n_0                                      | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[0]_0                                                                                                                                                                                                                                                                                                                                                                                    | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                7 |             16 |         2.29 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DO_USR_O[47]_i_1__5_n_0                                  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                4 |             16 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/drp_state_reg_n_0_[4]                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                             |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DI_O[15]_i_1__11_n_0                                     | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                4 |             16 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/do_r                                                     | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                5 |             16 |         3.20 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/di_msk[15]_i_1__3_n_0                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                7 |             16 |         2.29 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               11 |             16 |         1.45 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/drp_state_reg_n_0_[4]                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                              |                4 |             16 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/drp_state_reg_n_0_[4]                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                             |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/di_msk[15]_i_1__5_n_0                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               13 |             16 |         1.23 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               12 |             16 |         1.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/di_msk[15]_i_1__10_n_0                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                7 |             16 |         2.29 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               11 |             16 |         1.45 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               11 |             16 |         1.45 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               10 |             16 |         1.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/do_r                                                    | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                4 |             16 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/do_r                                                     | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                4 |             16 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               10 |             16 |         1.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_litex_awaddr_nxt[31]                                                                                                                                                                                                                                                                                                                                  | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DI_O[15]_i_1__8_n_0                                      | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                4 |             16 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                9 |             16 |         1.78 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                9 |             16 |         1.78 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DO_USR_O[47]_i_1__10_n_0                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                4 |             16 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[3]_2[0]                                                                                                                                                                                                                                                                                                                                                                                                        | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |               10 |             16 |         1.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/do_r                                                     | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                2 |             16 |         8.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                     |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DI_O[15]_i_1__10_n_0                                    | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                5 |             16 |         3.20 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DO_USR_O[47]_i_1__4_n_0                                  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                4 |             16 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               10 |             16 |         1.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               11 |             16 |         1.45 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DI_O[15]_i_1__4_n_0                                      | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                8 |             16 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/do_r                                                     | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                2 |             16 |         8.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/do_r                                                     | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DO_USR_O[47]_i_1__11_n_0                                 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/drp_state_reg_n_0_[4]                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                             |                4 |             16 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/di_msk[15]_i_1__4_n_0                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/drp_state_reg_n_0_[4]                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                              |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/di_msk[15]_i_1__2_n_0                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                8 |             16 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               10 |             16 |         1.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               10 |             16 |         1.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/drp_state_reg_n_0_[4]                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                              |                2 |             16 |         8.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               12 |             16 |         1.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/csma_ca_inst/nav_set                                                                                                                                                                                                                                                                                                                                                                                                                                                  | sys_reset_n_ibuf/O                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/di_msk[15]_i_1__12_n_0                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                      |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/drp_state_reg_n_0_[4]                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                             |                2 |             16 |         8.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/do_r                                                     | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DI_O[15]_i_1__0_n_0                                      | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                4 |             16 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/di_msk[15]_i_1__1_n_0                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                7 |             16 |         2.29 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                                                                                                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DI_O[15]_i_1__13_n_0                                     | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                4 |             16 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DO_USR_O[47]_i_1__1_n_0                                 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DI_O[15]_i_1__1_n_0                                     | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DO_USR_O[47]_i_1__13_n_0                                 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/compl_data_valid                                                                                                                                                                                                                                                                    | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                      |               12 |             16 |         1.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/do_r                                                    | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DI_O[15]_i_1__14_n_0                                    | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                      |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                9 |             16 |         1.78 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DO_USR_O[47]_i_1__14_n_0                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                4 |             16 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               10 |             16 |         1.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               10 |             16 |         1.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DI_O[15]_i_1__12_n_0                                     | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/do_r                                                     | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/csma_ca_inst/nav_set                                                                                                                                                                                                                                                                                                                                                                                                                                                  | sys_reset_n_ibuf/O                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DO_USR_O[47]_i_1__12_n_0                                 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/DO_USR_O[47]_i_1__0_n_0                                  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                8 |             16 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                8 |             16 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                8 |             16 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               10 |             16 |         1.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                9 |             16 |         1.78 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                8 |             16 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               10 |             16 |         1.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               10 |             16 |         1.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                9 |             16 |         1.78 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               10 |             16 |         1.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                9 |             16 |         1.78 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               10 |             16 |         1.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                8 |             16 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                8 |             16 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                9 |             16 |         1.78 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                9 |             16 |         1.78 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                8 |             16 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                7 |             16 |         2.29 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/di_msk[15]_i_1__14_n_0                             |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                7 |             16 |         2.29 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/di_msk[15]_i_1__8_n_0                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/drp_state_reg_n_0_[4]                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                             |                4 |             16 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/di_msk[15]_i_1__0_n_0                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/drp_state_reg_n_0_[4]                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                              |                5 |             16 |         3.20 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                8 |             16 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               10 |             16 |         1.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               10 |             16 |         1.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               11 |             16 |         1.45 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               11 |             16 |         1.45 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               13 |             16 |         1.23 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                7 |             16 |         2.29 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en                                      |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg3_2_stg4                                                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__27_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                9 |             16 |         1.78 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/do_r                                                     | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                3 |             16 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                9 |             16 |         1.78 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/do_r                                                    | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                4 |             16 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_301                                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |             17 |         4.25 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/xsdb_memory_read_inst/READ_ADDR_EN_O                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             17 |         3.40 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/save_data_ff[127]_i_1_n_0                                                                                                                                                                                                                                                                                                                             | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                8 |             17 |         2.12 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[588]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__24_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             17 |         1.06 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg[326]_i_1_n_0                                                                                                                                                                                                                                                            | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__3_0                                                                                                                                                                                                                                                                                                                                                                   |                6 |             17 |         2.83 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/rxpu_parser_inst/rx_packet_rate[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                        | sys_reset_n_ibuf/O                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                7 |             17 |         2.43 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__0_0                                                                                                                                                                                                                                                                                                                                                                   |                4 |             17 |         4.25 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                          |                3 |             17 |         5.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg2_2_stg3                                                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__25_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               14 |             17 |         1.21 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                          |                3 |             17 |         5.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                9 |             17 |         1.89 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__0__1_n_0                                                                                                                                   | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out  |                3 |             18 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__2__0_n_0                                                                                                                                   | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             18 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__1_n_0                                                                                                                                      | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             18 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__2_n_0                                                                                                                                      | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             18 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__1__0_n_0                                                                                                                                   | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             18 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__3_n_0                                                                                                                                      | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             18 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__1__1_n_0                                                                                                                                   | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out  |                3 |             18 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out |                3 |             18 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__7_n_0                                                                                                                                      | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out  |                3 |             18 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__9_n_0                                                                                                                                      | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out  |                3 |             18 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__0__0_n_0                                                                                                                                   | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out  |                3 |             18 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__8_n_0                                                                                                                                      | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out  |                3 |             18 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__6_n_0                                                                                                                                      | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out  |                3 |             18 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__5_n_0                                                                                                                                      | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out  |                3 |             18 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__4_n_0                                                                                                                                      | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out  |                3 |             18 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0__0_n_0                                                                                                                                      | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out  |                3 |             18 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_rd/m_axi_litex_araddr_nxt[31]                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__38_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                2 |             18 |         9.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__13_n_0  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                4 |             18 |         4.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__12_n_0  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |             18 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                                                                                                                                                                                                                                                             |                4 |             18 |         4.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__14_n_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |             18 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg[297]_i_2_n_0                                                                                                                                                                                                                                                            | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__3_0                                                                                                                                                                                                                                                                                                                                                                   |                6 |             18 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__1_n_0  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |             18 |         9.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__10_n_0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |             18 |         9.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__2_n_0  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |             18 |         9.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__3_n_0  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |             18 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1_n_0     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |             18 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__11_n_0  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |             18 |         9.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__7_n_0   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |             18 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__9_n_0   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |             18 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__8_n_0   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                4 |             18 |         4.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                          |                7 |             18 |         2.57 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_laln_nn1_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                7 |             18 |         2.57 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__5_n_0   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |             18 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__4_n_0   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |             18 |         9.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__0_n_0   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                                                                                                                                                                                                                                                                                             |                5 |             18 |         3.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                          |                2 |             18 |         9.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg2_2_stg3                                                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                 |                4 |             18 |         4.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_vld_ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               10 |             18 |         1.80 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[0]_1[0]                                                                                                                                                                                                                                                                                                                                                                                 | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               11 |             18 |         1.64 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/E[0]                                                                                                                                                                                                                                                                                                                                                                                                                            | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                     |                5 |             18 |         3.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[0][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             18 |         2.25 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[5][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             18 |         1.80 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[3][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             18 |         2.25 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                          |                4 |             18 |         4.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/freq_cnt_o[17]_i_1__6_n_0   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |             18 |         9.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[5].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                7 |             19 |         2.71 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[12].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__11_n_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               10 |             19 |         1.90 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_2_n_0                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1_n_0                                                   |                3 |             19 |         6.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[8].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__7_n_0                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                4 |             19 |         4.75 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[9].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                8 |             19 |         2.38 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[3].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                7 |             19 |         2.71 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[3].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             19 |         3.17 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[4].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                9 |             19 |         2.11 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tdata_second_reg                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__12_n_0                                                                                                                                                                                                                                                                                                                                                                     |                7 |             19 |         2.71 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_2__0_n_0                             | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1__0_n_0                                                 |                5 |             19 |         3.80 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[4].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                7 |             19 |         2.71 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[6].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                7 |             19 |         2.71 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                                                                     |                7 |             19 |         2.71 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_2__2_n_0                            | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1__2_n_0                                                |                5 |             19 |         3.80 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/p_1_in                                                                                                                                                                                                                                                                                                                                                                                                                                            | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/SR[0]                                                                                                                                                                                                                                                                                                                                                                                                                 |                4 |             19 |         4.75 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[6].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             19 |         3.80 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_2__6_n_0                             | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1__6_n_0                                                 |                4 |             19 |         4.75 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[10].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__9_n_0                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             19 |         3.17 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_head[71]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                            | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__14_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               18 |             19 |         1.06 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[10].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0]                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             19 |         3.80 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[7].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                8 |             19 |         2.38 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplength_0_ff0                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                4 |             19 |         4.75 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[7].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__6_n_0                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             19 |         3.17 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[5].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__4_n_0                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             19 |         3.80 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_2__4_n_0                             | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1__4_n_0                                                 |                5 |             19 |         3.80 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[8].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                8 |             19 |         2.38 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/cfg_phy_link_down_user_clk_o_reg_0                                                                                                                                                                                                                                                                                                                                                            |                8 |             19 |         2.38 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[13].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0]                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                7 |             19 |         2.71 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[13].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__12_n_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             19 |         3.80 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_2__5_n_0                             | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1__5_n_0                                                 |                3 |             19 |         6.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             19 |         3.17 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_2__7_n_0                             | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1__7_n_0                                                 |                4 |             19 |         4.75 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             19 |         3.17 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch                                                                                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             19 |         1.90 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_2__8_n_0                             | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1__9_n_0                                                 |                4 |             19 |         4.75 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[0].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                4 |             19 |         4.75 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[11].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0]                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             19 |         3.17 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[2].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             19 |         3.80 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_2__1_n_0                            | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1__1_n_0                                                |                5 |             19 |         3.80 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[14].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0]                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             19 |         3.17 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[12]_i_2__3_n_0                            | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1__3_n_0                                                |                3 |             19 |         6.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[14].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__13_n_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                7 |             19 |         2.71 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[15].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0]                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             19 |         3.17 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[15].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__14_n_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             19 |         3.17 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                8 |             19 |         2.38 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[1].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                7 |             19 |         2.71 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[9].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__8_n_0                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                4 |             19 |         4.75 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[11].phy_txeq_i/TXEQ_PRECURSOR[0]_i_1__10_n_0                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             19 |         3.80 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_lane[12].phy_txeq_i/sync_ctrl/sync_vec[0].sync_cell_i/E[0]                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                8 |             19 |         2.38 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_adr_reg[4]_10[0]                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |               11 |             20 |         1.82 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__2_0                                                                                                                                                                                                                                                                                                                                                                   |                6 |             20 |         3.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_hdr_rd_ff                                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |             20 |        10.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload[320]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__18_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               11 |             20 |         1.82 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                   | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                9 |             20 |         2.22 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/save_data_ff[127]_i_1_n_0                                                                                                                                                                                                                                                                                                                             | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                7 |             20 |         2.86 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[326]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__24_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                8 |             20 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_rc_vld_reg                                                                                                                                                                                                                                                                                                                                                                                    | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                9 |             20 |         2.22 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[108]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                 |                9 |             20 |         2.22 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |             20 |        10.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_laln_nn1_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                   |                6 |             20 |         3.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[706]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__25_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               19 |             20 |         1.05 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |             20 |        10.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_0_in0_out                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |             20 |        10.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tdata_second_reg                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__11_n_0                                                                                                                                                                                                                                                                                                                                                                     |                7 |             21 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[2][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             21 |         2.10 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clk_en_int_reg_rep__1_0                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__0_0                                                                                                                                                                                                                                                                                                                                                                   |                7 |             21 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_head[71]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                            | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__18_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             21 |         1.40 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_pfch_2_stg1                                                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__18_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                9 |             21 |         2.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/read_data_valid_reg_reg[0]                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                      |                5 |             21 |         4.20 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa512_tuser_nxt                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               10 |             21 |         2.10 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[1][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             21 |         2.10 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg_12                                                                                                                                                                                                                                                                                                                                                                   |                3 |             22 |         7.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg_15                                                                                                                                                                                                                                                                                                                                                                   |                3 |             22 |         7.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg_9                                                                                                                                                                                                                                                                                                                                                                    |                3 |             22 |         7.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[6][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                        |               13 |             22 |         1.69 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0                                                                                                                                                                                                                                                                                                                                                                   |               10 |             22 |         2.20 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg_2                                                                                                                                                                                                                                                                                                                                                                    |                3 |             22 |         7.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tdata_first_reg[511]_i_1_n_0                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__11_n_0                                                                                                                                                                                                                                                                                                                                                                     |                9 |             22 |         2.44 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg_4                                                                                                                                                                                                                                                                                                                                                                    |                3 |             22 |         7.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_scratch[4][31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_2_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                        |               12 |             22 |         1.83 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg_7                                                                                                                                                                                                                                                                                                                                                                    |                3 |             22 |         7.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg_6                                                                                                                                                                                                                                                                                                                                                                    |                3 |             22 |         7.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_ff_2                                                                                                                                                                                                                                                                                                                                                                                                                                                     |               15 |             22 |         1.47 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg_11                                                                                                                                                                                                                                                                                                                                                                   |                3 |             22 |         7.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg_13                                                                                                                                                                                                                                                                                                                                                                   |                3 |             22 |         7.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg_14                                                                                                                                                                                                                                                                                                                                                                   |                3 |             22 |         7.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg_3                                                                                                                                                                                                                                                                                                                                                                    |                3 |             22 |         7.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg_5                                                                                                                                                                                                                                                                                                                                                                    |                3 |             22 |         7.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg_0                                                                                                                                                                                                                                                                                                                                                                    |                3 |             22 |         7.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg_10                                                                                                                                                                                                                                                                                                                                                                   |                3 |             22 |         7.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg_8                                                                                                                                                                                                                                                                                                                                                                    |                3 |             22 |         7.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep_reg_1                                                                                                                                                                                                                                                                                                                                                                    |                3 |             22 |         7.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rrq_head_laln_nn1_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                8 |             22 |         2.75 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/di                                                       | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                5 |             23 |         4.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_umsk_nn1[23]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                        | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__5_0                                                                                                                                                                                                                                                                                                                                                                                                                  |               13 |             23 |         1.77 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/di                                                       | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                4 |             23 |         5.75 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/cal_on_tx_drpen_out                                 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                8 |             23 |         2.88 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/cal_on_tx_drpen_out                                 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                4 |             23 |         5.75 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/di                                                       | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                7 |             23 |         3.29 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/di                                                      | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                5 |             23 |         4.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/di                                                      | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                5 |             23 |         4.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/di                                                       | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                4 |             23 |         5.75 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/cal_on_tx_drpen_out                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                7 |             23 |         3.29 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/cal_on_tx_drpen_out                                 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                6 |             23 |         3.83 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/di                                                       | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                6 |             23 |         3.83 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/di                                                       | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                5 |             23 |         4.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/di                                                       | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                4 |             23 |         5.75 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/cal_on_tx_drpen_out                                 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                5 |             23 |         4.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/cal_on_tx_drpen_out                                 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                4 |             23 |         5.75 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/di                                                      | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                5 |             23 |         4.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/di                                                      | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                5 |             23 |         4.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/cal_on_tx_drpen_out                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                8 |             23 |         2.88 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/cal_on_tx_drpen_out                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                6 |             23 |         3.83 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/cal_on_tx_drpen_out                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                7 |             23 |         3.29 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/cal_on_tx_drpen_out                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                7 |             23 |         3.29 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/cal_on_tx_drpen_out                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                7 |             23 |         3.29 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/cal_on_tx_drpen_out                                 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                6 |             23 |         3.83 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/counter[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                        | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__4_0                                                                                                                                                                                                                                                                                                                                                                   |                8 |             23 |         2.88 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/di                                                      | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                6 |             23 |         3.83 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/save_data_ff[511]_i_1_n_0                                                                                                                                                                                                                                                                                                                             | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             23 |         3.83 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/cal_on_tx_drpen_out                                 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                6 |             23 |         3.83 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/di                                                       | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                5 |             23 |         4.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tdata_second_reg                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                      |                8 |             23 |         2.88 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/cal_on_tx_drpen_out                                 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                5 |             23 |         4.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/di                                                       | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                4 |             23 |         5.75 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/di                                                      | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                            |                7 |             23 |         3.29 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reg_phy_rdy[1]                                                                                                                                                                                                                                                                                                                                                                                |               12 |             23 |         1.92 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/cal_on_tx_drpen_out                                 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                5 |             23 |         4.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gte4_drp_arb_i/di                                                       | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                4 |             23 |         5.75 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/cal_on_tx_drpen_out                                 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/bit_synchronizer_drprst_inst/drprst_in_sync                                                                             |                6 |             23 |         3.83 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tdata_first_reg[511]_i_1_n_0                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__12_n_0                                                                                                                                                                                                                                                                                                                                                                     |                9 |             24 |         2.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[271]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__24_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               10 |             24 |         2.40 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn10                                                                                                                                                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                   |               20 |             24 |         1.20 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_pfch_2_stg1                                                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__14_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             24 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/tlpfbe_nxt[3]                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__38_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                8 |             24 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/tlp_rrq_snt_ff_reg[0]_1                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |             24 |         8.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_out_303[63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                7 |             24 |         3.43 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/tlp_rrq_snt_ff_reg[0]_0                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |             24 |         8.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/tlp_rrq_snt_ff_reg[1]_1                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |             24 |         8.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/tlp_rrq_snt_ff_reg[1]_0                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |             24 |         8.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/save_data_ff[127]_i_1_n_0                                                                                                                                                                                                                                                                                                                             | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                9 |             24 |         2.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2__13_n_0                            | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1__13_n_0                                                |                6 |             25 |         4.17 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg1_2_stg2                                                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__14_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             25 |         1.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               11 |             25 |         2.27 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2__10_n_0                           | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1__10_n_0                                               |                7 |             25 |         3.57 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/rcp_adr_nxt_rdy_nn1036_out                                                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                   |               19 |             25 |         1.32 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               10 |             25 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             25 |         5.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1__14_n_0                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                9 |             25 |         2.78 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               10 |             25 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                8 |             25 |         3.12 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                9 |             25 |         2.78 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                4 |             25 |         6.25 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             25 |         5.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               10 |             25 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_mpl_dst_301                                                                                                                                                                                                                                                                                                                                                                 | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                4 |             25 |         6.25 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                9 |             25 |         2.78 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             25 |         5.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                8 |             25 |         3.12 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[116]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__19_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               24 |             25 |         1.04 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2__8_n_0                             | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1__8_n_0                                                 |                7 |             25 |         3.57 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                8 |             25 |         3.12 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2__11_n_0                            | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1__11_n_0                                                |                6 |             25 |         4.17 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             25 |         5.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                8 |             25 |         3.12 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                4 |             25 |         6.25 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             25 |         5.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tdata_first_reg[511]_i_1_n_0                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                      |                9 |             25 |         2.78 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                4 |             25 |         6.25 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                8 |             25 |         3.12 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                4 |             25 |         6.25 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             25 |         5.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clk_en_int_reg_rep__1_0                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__4_0                                                                                                                                                                                                                                                                                                                                                                   |                6 |             25 |         4.17 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_2__12_n_0                            | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/wait_ctr[24]_i_1__12_n_0                                                |                6 |             25 |         4.17 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_255_0_0_i_5_n_0                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                 |                9 |             26 |         2.89 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/out_data_o[511]_i_2__0_n_0                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__12_n_0                                                                                                                                                                                                                                                                                                                                                                     |                7 |             26 |         3.71 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_cc_output_mux_blk/m_axis_cc_tdata_first_reg[255]_i_1_n_0                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__5_0                                                                                                                                                                                                                                                                                                                                                                   |                8 |             26 |         3.25 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg[326]_i_1_n_0                                                                                                                                                                                                                                                            | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n                                                                                                                                                                                                                                                                                                                                                                                  |                9 |             26 |         2.89 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[511]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__30_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               10 |             26 |         2.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dbe_nn01                                                                                                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff                                                                                                                                                                                                                                                                                                                                                                                                                               |                7 |             26 |         3.71 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_en                                                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__26_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                9 |             26 |         2.89 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg[297]_i_2_n_0                                                                                                                                                                                                                                                            | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0                                                                                                                                                                                                                                                                                                                                                                   |                7 |             26 |         3.71 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload[427]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__10_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |             26 |         1.73 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[824]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__24_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               25 |             26 |         1.04 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/Head[32]_i_1__5_n_0                                                                                                                                                                                                                                                                                                                                                        | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_0                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                8 |             27 |         3.38 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_cc_output_mux_blk/m_axis_cc_tlast_second_reg                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__5_0                                                                                                                                                                                                                                                                                                                                                                   |                8 |             27 |         3.38 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_do_ack0                                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__16_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                6 |             27 |         4.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload[320]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__14_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             27 |         2.08 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head[41]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                    | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                      |                5 |             27 |         5.40 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg[297]_i_2_n_0                                                                                                                                                                                                                                                            | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__4_0                                                                                                                                                                                                                                                                                                                                                                   |               10 |             28 |         2.80 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[435]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__26_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             28 |         2.15 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_do_ack0                                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__12_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                4 |             28 |         7.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/reg_rq_meter_mult_upd_ff_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                                                                   |                7 |             28 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                          |                2 |             28 |        14.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                          |                3 |             28 |         9.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/save_data_ff[127]_i_1_n_0                                                                                                                                                                                                                                                                                                                             | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               19 |             29 |         1.53 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_vld_rep_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                             | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__30_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             29 |         2.42 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload[320]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__15_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               13 |             29 |         2.23 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[149]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__26_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               11 |             29 |         2.64 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/out_data_o[511]_i_2_n_0                                                                                                                                                                                                                                                             | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                      |               10 |             30 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             30 |         6.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg3_2_stg4                                                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__26_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               11 |             30 |         2.73 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901                                                                                                                                                                                                                                                                                                                                                                  | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                9 |             30 |         3.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg2_2_stg3                                                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__19_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               28 |             30 |         1.07 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_dsc_ld_901_reg_rep__1_0                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               10 |             31 |         3.10 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |                7 |             31 |         4.43 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[511]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__19_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               11 |             31 |         2.82 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                           |                4 |             31 |         7.75 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_msi_set_ff                                                                                                                                                                                                                                                                                                                                                                                                                  | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/IRQ_INST/clk_msix_req                                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/IRQ_INST/scratch                                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               11 |             32 |         2.91 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/TAR_BRDG/tar_cc_rvld[1]                                                                                                                                                                                                                                                                                                                                                                                                                  | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_0                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_vld_303                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |             32 |        16.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_pba_reg_mux0                                                                                                                                                                                                                                                                                                                                                                                                 |                6 |             32 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/pclk_reg_dout[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/sts_nn0__0[3]                                                                                                                                                                                                                                                                                                                                                                   | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_rd                                                                                                                                                                                                                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/save_tdata_nxt                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__38_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_internal_xdma.pf0_msix_table/msix_table_reg_mux[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_cc_output_mux_blk/out_tuser_o[32]_i_1__0_n_0                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0                                                                                                                                                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/empty_ff_reg_2                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |             32 |        16.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/TAR_BRDG/tar_cpl_ld_nn0                                                                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               12 |             32 |         2.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/axi_wto_cnt_100[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                4 |             32 |         8.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/sts_nn0__0[3]                                                                                                                                                                                                                                                                                                                                                                   | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/csma_ca_inst/take_new_random_number                                                                                                                                                                                                                                                                                                                                                                                                                                   | sys_reset_n_ibuf/O                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                5 |             32 |         6.40 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/rxpu_byte_out_reg[180]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                                    | sys_reset_n_ibuf/O                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_mm_master_wr_inst/m_axi_lite0_wvalid_nxt                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               25 |             32 |         1.28 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/arbchnls/genarb[0].inst/WrEn                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                2 |             32 |        16.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/csma_ca_inst/take_new_random_number                                                                                                                                                                                                                                                                                                                                                                                                                                   | sys_reset_n_ibuf/O                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |                4 |             32 |         8.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/msix_table_reg_mux_reg[31]_i_3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                9 |             32 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                                                                                                                                                                                                              |                5 |             32 |         6.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                             |                7 |             32 |         4.57 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head[49]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                    | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/FifoCntrRd[2]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                                   |                6 |             32 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/IRQ_INST/reg_rd                                                                                                                                                                                                                                                                                                                                                                                                                                              |               11 |             32 |         2.91 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_dout[31]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                                        |               21 |             32 |         1.52 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pcie_c2h_rst_3ff_reg[0]_rep__4[0]                                                                                                                                                                                                                                                                                                                                                                   |               20 |             32 |         1.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                8 |             33 |         4.12 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                9 |             33 |         3.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                9 |             33 |         3.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                8 |             33 |         4.12 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             33 |         6.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa512_tuser_nxt                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               16 |             33 |         2.06 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_rc_vld_reg                                                                                                                                                                                                                                                                                                                                                                                    | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__13_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               18 |             33 |         1.83 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__13_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               10 |             33 |         3.30 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/IRQ_INST/msix_req.msix_usr_req[31]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                   |               15 |             33 |         2.20 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[271]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                     |               20 |             33 |         1.65 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               11 |             33 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                6 |             33 |         5.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tdata_first_reg[511]_i_1_n_0                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                      |               13 |             34 |         2.62 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[393]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__19_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               18 |             34 |         1.89 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/out_data_o[511]_i_2_n_0                                                                                                                                                                                                                                                             | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                      |               10 |             34 |         3.40 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/dat_fifo_rp_100[8]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                       |               14 |             34 |         2.43 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                                                                                                                                                                                                                                                                                              |                5 |             34 |         6.80 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_vld_ff_reg_rep__11_n_0                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               19 |             34 |         1.79 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dbe_nn01                                                                                                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             34 |         5.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head[119]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                6 |             34 |         5.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/axidma_wb_arb/Fifowhead.fifoInfo/I170                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |             34 |        11.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/txpu_parser_inst/byte_out_512b[511]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                       | sys_reset_n_ibuf/O                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |               12 |             35 |         2.92 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_vld_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                                 | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__24_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               27 |             35 |         1.30 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_rid_vld_301                                                                                                                                                                                                                                                                                                                                                                                     |               14 |             35 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload[427]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               16 |             35 |         2.19 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/save_data_ff[127]_i_1_n_0                                                                                                                                                                                                                                                                                                                             | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               19 |             35 |         1.84 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_vld_ff_reg_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               23 |             35 |         1.52 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                          |               12 |             35 |         2.92 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_out_303[63]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                8 |             36 |         4.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               16 |             36 |         2.25 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               17 |             36 |         2.12 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               17 |             36 |         2.12 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dbe_nn01                                                                                                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |               10 |             36 |         3.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/p_0_in__1                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             36 |         7.20 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/TAR_BRDG/tar_req_ld_nn1                                                                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                7 |             37 |         5.29 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__14_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               10 |             37 |         3.70 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_adr_301                                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |                7 |             37 |         5.29 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/save_tdata_nxt                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               16 |             37 |         2.31 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tdata_second_reg                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                      |               16 |             37 |         2.31 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                              |                8 |             38 |         4.75 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                              |                8 |             38 |         4.75 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_acc_dbe_nn01                                                                                                                                                                                                                                                                                                                                                                                               | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |                5 |             38 |         7.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                              |               11 |             38 |         3.45 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                             |                8 |             38 |         4.75 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                              |                8 |             38 |         4.75 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                              |                9 |             38 |         4.22 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                             |                8 |             38 |         4.75 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                              |                7 |             38 |         5.43 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[326]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                     |               18 |             38 |         2.11 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                              |                7 |             38 |         5.43 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                             |                9 |             38 |         4.22 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                             |                8 |             38 |         4.75 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                              |               11 |             38 |         3.45 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                              |                8 |             38 |         4.75 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/rdtlplength_0_ff0                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               11 |             38 |         3.45 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                              |                9 |             38 |         4.22 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                             |                9 |             38 |         4.22 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cal_on_tx_reset_in_sync                                                             |                8 |             38 |         4.75 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff                                                                                                                                                                                                                                                                                                                                                                                                                               |                9 |             39 |         4.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/read_data_valid_reg_reg[0]                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                      |                9 |             39 |         4.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/cq_axilt_slv/REQ_FIFO/req_fifo_wr_nn0                                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |             40 |        13.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_ld_901                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |             40 |        13.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/counter[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                        | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0                                                                                                                                                                                                                                                                                                                                                                   |               14 |             43 |         3.07 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/SR[0]                                                                                                                                                                                                                                                                                                                                                                                         |               14 |             44 |         3.14 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                      |               17 |             45 |         2.65 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tdata_first_reg[511]_i_1_n_0                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__14_n_0                                                                                                                                                                                                                                                                                                                                                                     |               14 |             45 |         3.21 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_cc_output_mux_blk/out_data_o[255]_i_1__1_n_0                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__4_0                                                                                                                                                                                                                                                                                                                                                                   |               12 |             46 |         3.83 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/read_data_valid_reg_reg[0]                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                      |               16 |             47 |         2.94 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/read_data_valid_reg_reg[0]                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                      |               15 |             47 |         3.13 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload[427]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__18_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             47 |         2.94 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o[255]_i_1__2_n_0                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__3_0                                                                                                                                                                                                                                                                                                                                                                   |               12 |             48 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/base/cq_axilt_slv/DAT_FIFO/dat_fifo_wr_nn0                                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |             48 |        16.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplLenFirst_1_ff0                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               15 |             48 |         3.20 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/Head[119]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |               11 |             48 |         4.36 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_vld_903_reg_0                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                3 |             48 |        16.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/E[0]                                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0                                                                                                                                                                                                                                                                                                                                                                   |               15 |             49 |         3.27 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               26 |             49 |         1.88 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               16 |             49 |         3.06 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[116]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__23_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               47 |             49 |         1.04 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                9 |             49 |         5.44 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg1_2_stg2                                                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__18_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               23 |             50 |         2.17 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tdata_second_reg                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__14_n_0                                                                                                                                                                                                                                                                                                                                                                     |               16 |             50 |         3.12 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tdata_first_reg[511]_i_1_n_0                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__13_n_0                                                                                                                                                                                                                                                                                                                                                                     |               15 |             50 |         3.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/read_data_valid_reg_reg[0]                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__11_n_0                                                                                                                                                                                                                                                                                                                                                                     |               13 |             50 |         3.85 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tdata_second_reg                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__13_n_0                                                                                                                                                                                                                                                                                                                                                                     |               14 |             51 |         3.64 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               19 |             51 |         2.68 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               25 |             52 |         2.08 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_valid_o_i_1__2_n_0                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__3_0                                                                                                                                                                                                                                                                                                                                                                   |               14 |             53 |         3.79 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                                                                                                 |               16 |             54 |         3.38 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[326]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__28_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               24 |             54 |         2.25 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[217]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__19_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               23 |             54 |         2.35 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                                                                                                 |               17 |             54 |         3.18 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff                                                                                                                                                                                                                                                                                                                                                                                                                               |               10 |             55 |         5.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/wpl_rd                                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__22_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               32 |             56 |         1.75 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/m_axis_h2c_tready_0[0]                                                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__22_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               31 |             57 |         1.84 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_vld_ff_reg_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               35 |             57 |         1.63 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/out_data_o[511]_i_2__0_n_0                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__14_n_0                                                                                                                                                                                                                                                                                                                                                                     |               16 |             57 |         3.56 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_3ff_0                                                                                                                                                                                                                                                                                                                                                                                                                                                    |               20 |             58 |         2.90 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/p_0_in0_out                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                5 |             58 |        11.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[217]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__23_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               25 |             58 |         2.32 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__12_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |                5 |             58 |        11.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[181]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__25_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               22 |             59 |         2.68 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/save_tdata_nxt                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__34_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               26 |             59 |         2.27 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[0]_0                                                                                                                                                                                                                                                                                                                                                                                    | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               22 |             60 |         2.73 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/rreq_head_vld_ff_reg[0]_1[0]                                                                                                                                                                                                                                                                                                                                                                                 | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               29 |             61 |         2.10 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/save_tdata_nxt                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__31_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               24 |             61 |         2.54 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/out_data_o[511]_i_2__0_n_0                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__13_n_0                                                                                                                                                                                                                                                                                                                                                                     |               17 |             62 |         3.65 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload[435]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__20_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               25 |             62 |         2.48 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tdata_d_nxt                                                                                                                                                                                                                                                                                                                                 | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               18 |             62 |         3.44 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm_cs_reg[0]_0[0]                                                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               28 |             63 |         2.25 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               36 |             64 |         1.78 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/user_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                            |               50 |             64 |         1.28 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                9 |             65 |         7.22 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/save_tdata_nxt                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               26 |             65 |         2.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               10 |             65 |         6.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                9 |             65 |         7.22 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                   |               25 |             65 |         2.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               10 |             65 |         6.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[942]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__27_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               65 |             66 |         1.02 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               24 |             67 |         2.79 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[271]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__28_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               33 |             67 |         2.03 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[292]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__15_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               33 |             68 |         2.06 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__5_0                                                                                                                                                                                                                                                                                                                                                                                                                  |               25 |             69 |         2.76 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_vld_ff_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               43 |             70 |         1.63 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/full_ff_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                                             | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               35 |             70 |         2.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[824]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__28_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               69 |             74 |         1.07 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg3_2_stg4                                                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__21_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               33 |             74 |         2.24 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                      |               18 |             74 |         4.11 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[149]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__20_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               22 |             74 |         3.36 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_vld_ff_reg_rep__10_n_0                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               42 |             75 |         1.79 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/save_data_ff[511]_i_1_n_0                                                                                                                                                                                                                                                                                                                             | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               21 |             76 |         3.62 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_valid_o_i_1__2_n_0                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n                                                                                                                                                                                                                                                                                                                                                                                  |               20 |             76 |         3.80 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_rc_vld_reg                                                                                                                                                                                                                                                                                                                                                                                    | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__15_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               31 |             76 |         2.45 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__32_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               25 |             78 |         3.12 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/save_data_ff[511]_i_1_n_0                                                                                                                                                                                                                                                                                                                             | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               23 |             78 |         3.39 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_data[393]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__23_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               32 |             79 |         2.47 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/reset_synchronizer_resetin_tx_inst/cpllreset_r_reg[3]                                                                   |               17 |             80 |         4.71 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/out_data_o[255]_i_1__2_n_0                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n                                                                                                                                                                                                                                                                                                                                                                                  |               23 |             80 |         3.48 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_vld_ff_reg_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               44 |             80 |         1.82 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               11 |             81 |         7.36 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_cc_output_mux_blk/out_data_o[255]_i_1__1_n_0                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0                                                                                                                                                                                                                                                                                                                                                                   |               23 |             82 |         3.57 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                 |                6 |             82 |        13.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_wrq_arb/Fifowhead.fifoInfo/Head[112]_i_1__3_n_0                                                                                                                                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__33_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               38 |             83 |         2.18 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/out_data_o[511]_i_2__0_n_0                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                      |               22 |             84 |         3.82 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                   |               25 |             84 |         3.36 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pmon_cyc_run_nn1                                                                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pmon_cyc_cnt_nn10                                                                                                                                                                                                                                                                                                                                                                                   |               14 |             86 |         6.14 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pmon_cyc_run_nn1                                                                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pmon_cyc_cnt_nn10                                                                                                                                                                                                                                                                                                                                                                                   |               14 |             86 |         6.14 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               21 |             86 |         4.10 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[588]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                     |               83 |             86 |         1.04 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/ld_stg1_2_stg2                                                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               45 |             87 |         1.93 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[706]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__30_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               82 |             89 |         1.09 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__16_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               31 |             89 |         2.87 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_do_ack0                                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__13_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               31 |             90 |         2.90 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__33_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               28 |             90 |         3.21 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/read_data_valid_reg_reg[0]                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                      |               21 |             91 |         4.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_en                                                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__21_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               35 |             92 |         2.63 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[181]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__14_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               62 |             93 |         1.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[470]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__20_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               87 |             93 |         1.07 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/Fifowhead.fifoInfo/Head[121]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                     |               32 |             93 |         2.91 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_vld_ff_reg_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               53 |             93 |         1.75 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/Head[119]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                   | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/RRQ_FIFO/SR[0]                                                                                                                                                                                                                                                                                                                                                                                      |               21 |             94 |         4.48 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_vld_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                                 | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__29_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               89 |             95 |         1.07 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                      |               30 |             95 |         3.17 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa512_tuser_nxt                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               43 |             97 |         2.26 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/save_data_ff[511]_i_1_n_0                                                                                                                                                                                                                                                                                                                             | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               26 |             99 |         3.81 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/wmreqset_ff                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                7 |            100 |        14.29 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tdata_first_reg[511]_i_1_n_0                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                      |               28 |            100 |         3.57 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/Head[100]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                                   | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                                        |               22 |            101 |         4.59 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               29 |            101 |         3.48 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_tx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               23 |            103 |         4.48 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/inst_xpu_rx/tx_control_i/tx_control_ila_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               23 |            103 |         4.48 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               20 |            103 |         5.15 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[234]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__26_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               97 |            103 |         1.06 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg3_pload[352]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__21_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               99 |            103 |         1.04 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tdata_second_reg                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                      |               28 |            103 |         3.68 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |               39 |            104 |         2.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa512_tuser_nxt                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               48 |            104 |         2.17 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/RRQ_FIFO/rrq_vld_new                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                7 |            104 |        14.86 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wrq_ld                                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               33 |            107 |         3.24 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/Head[111]_i_1__1_n_0                                                                                                                                                                                                                                                                                                                                                   | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/WRQ_FIFO/FifoCntrRd[2]_i_1__2_n_0                                                                                                                                                                                                                                                                                                                                                                   |               27 |            108 |         4.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/wpl_hdr_vld_ff_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               13 |            108 |         8.31 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/rrst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                          |               31 |            109 |         3.52 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/read_data_valid_reg_reg[0]                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__11_n_0                                                                                                                                                                                                                                                                                                                                                                     |               21 |            111 |         5.29 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/save_data_ff[511]_i_1_n_0                                                                                                                                                                                                                                                                                                                             | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               38 |            112 |         2.95 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_cc_output_mux_blk/m_axis_cc_tlast_second_reg                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0                                                                                                                                                                                                                                                                                                                                                                   |               32 |            112 |         3.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/pcierstidle_in[0]                                                                                                                                                                                                                                                                                                                                                                     |               35 |            112 |         3.20 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__17_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               36 |            112 |         3.11 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_vld_903                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                7 |            112 |        16.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_cc_output_mux_blk/out_data_valid_o_i_1__1_n_0                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__4_0                                                                                                                                                                                                                                                                                                                                                                   |               32 |            113 |         3.53 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |               30 |            113 |         3.77 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tdata_second_reg                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                      |               34 |            114 |         3.35 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tdata_first_reg[511]_i_1_n_0                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__10_n_0                                                                                                                                                                                                                                                                                                                                                                     |               32 |            114 |         3.56 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_cc_output_mux_blk/m_axis_cc_tdata_first_reg[255]_i_1_n_0                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__1_0                                                                                                                                                                                                                                                                                                                                                                   |               34 |            115 |         3.38 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/out_data_o[511]_i_2_n_0                                                                                                                                                                                                                                                             | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                      |               34 |            116 |         3.41 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tdata_first_reg[511]_i_1_n_0                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                      |               35 |            116 |         3.31 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tdata_second_reg                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__10_n_0                                                                                                                                                                                                                                                                                                                                                                     |               34 |            117 |         3.44 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa512_tuser_nxt                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               50 |            119 |         2.38 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__12_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               39 |            120 |         3.08 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                 |               41 |            120 |         2.93 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_hdr_ld_500                                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                8 |            120 |        15.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/out_data_o[511]_i_2__0_n_0                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__10_n_0                                                                                                                                                                                                                                                                                                                                                                     |               33 |            121 |         3.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/m_axis_rq_tdata_first_reg[255]_i_1_n_0                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__3_0                                                                                                                                                                                                                                                                                                                                                                   |               33 |            121 |         3.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/m_axis_rq_tlast_second_reg                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__3_0                                                                                                                                                                                                                                                                                                                                                                   |               33 |            121 |         3.67 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__12_n_0                                                                                                                                                                                                                                                                                                                                                                     |               27 |            122 |         4.52 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                      |               37 |            123 |         3.32 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/read_data_valid_reg_reg[0]                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__12_n_0                                                                                                                                                                                                                                                                                                                                                                     |               30 |            127 |         4.23 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               35 |            127 |         3.63 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                      |               38 |            127 |         3.34 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.wb_eng.dma_pcie_wb_eng/WB_CHNL_FIFO/empty_ff_reg_3                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                8 |            128 |        16.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_ch_vld[0]                                                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                8 |            128 |        16.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/read_data_valid_reg_reg[0]                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                      |               24 |            128 |         5.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/wrq_vld_303                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                8 |            128 |        16.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tdata_second_reg                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                      |               42 |            128 |         3.05 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/out_data_o[511]_i_2_n_0                                                                                                                                                                                                                                                             | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__9_n_0                                                                                                                                                                                                                                                                                                                                                                      |               36 |            129 |         3.58 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tdata_first_reg[511]_i_1_n_0                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                      |               43 |            130 |         3.02 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clk_en_int_reg_rep__0_2[0]                                                                                                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep_0                                                                                                                                                                                                                                                                                                                                                                      |               35 |            134 |         3.83 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__34_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               36 |            134 |         3.72 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               29 |            134 |         4.62 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload[213]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__18_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               37 |            137 |         3.70 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clk_en_int_reg_rep_0[0]                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep_0                                                                                                                                                                                                                                                                                                                                                                      |               34 |            139 |         4.09 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbridge_wrrd_inst/rdreq                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               11 |            142 |        12.91 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/axidma_rrq_arb/arbchnls/genarb[0].inst/empty_ff_reg_0                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                9 |            144 |        16.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clk_en_int_reg_rep__1_0                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__2_0                                                                                                                                                                                                                                                                                                                                                                   |               47 |            146 |         3.11 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__14_n_0                                                                                                                                                                                                                                                                                                                                                                     |               40 |            148 |         3.70 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               40 |            149 |         3.72 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_do_ack0                                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               32 |            149 |         4.66 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_cc_output_mux_blk/m_axis_cc_tdata_first_reg[255]_i_1_n_0                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__4_0                                                                                                                                                                                                                                                                                                                                                                   |               45 |            154 |         3.42 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |               48 |            154 |         3.21 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_cc_output_mux_blk/m_axis_cc_tlast_second_reg                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__4_0                                                                                                                                                                                                                                                                                                                                                                   |               46 |            157 |         3.41 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/m_axis_rq_tlast_second_reg                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n                                                                                                                                                                                                                                                                                                                                                                                  |               43 |            157 |         3.65 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg2_pload[511]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               50 |            157 |         3.14 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_rq_output_mux_blk/m_axis_rq_tdata_first_reg[255]_i_1_n_0                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n                                                                                                                                                                                                                                                                                                                                                                                  |               44 |            157 |         3.57 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/counter[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                        | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__2_0                                                                                                                                                                                                                                                                                                                                                                   |               38 |            157 |         4.13 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tdata_second_reg                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                      |               47 |            158 |         3.36 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tdata_first_reg[511]_i_1_n_0                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                         |               49 |            158 |         3.22 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/Head[158]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                      | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/DSC_FIFO/RdPtr[2]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                           |               31 |            158 |         5.10 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/aa512_tuser_nxt                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               73 |            158 |         2.16 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/rrq_ld_901                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               10 |            160 |        16.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tdata_second_reg                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                         |               47 |            160 |         3.40 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/out_data_o[511]_i_2__0_n_0                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                      |               42 |            161 |         3.83 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/out_data_o[511]_i_2_n_0                                                                                                                                                                                                                                                             | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                         |               44 |            161 |         3.66 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/m_axis_cq_tdata_first_reg[511]_i_1_n_0                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__5_n_0                                                                                                                                                                                                                                                                                                                                                                      |               47 |            161 |         3.43 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__38_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               41 |            166 |         4.05 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__35_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |              107 |            166 |         1.55 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/out_data_o[511]_i_2_n_0                                                                                                                                                                                                                                                             | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                      |               45 |            168 |         3.73 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__31_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               38 |            168 |         4.42 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__11_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               37 |            169 |         4.57 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                 |              113 |            170 |         1.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/MemArray[665]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                        | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/MemArray[511]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                            |               60 |            173 |         2.88 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/MemArray[665]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                        | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/MemArray[255]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                            |               67 |            173 |         2.58 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff                                                                                                                                                                                                                                                                                                                                                                                                                               |               41 |            179 |         4.37 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__16_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               15 |            180 |        12.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               55 |            180 |         3.27 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tdata_first_reg[511]_i_1_n_0                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                      |               50 |            180 |         3.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/m_axis_rc_tdata_second_reg                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__7_n_0                                                                                                                                                                                                                                                                                                                                                                      |               50 |            181 |         3.62 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               35 |            183 |         5.23 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                |               36 |            183 |         5.08 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_ch_vld__0[0]                                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               12 |            184 |        15.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/read_data_valid_reg_reg[0]                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__8_n_0                                                                                                                                                                                                                                                                                                                                                                      |               40 |            188 |         4.70 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |               39 |            192 |         4.92 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clk_en_int_reg_rep_0[0]                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__0_0                                                                                                                                                                                                                                                                                                                                                                   |               46 |            202 |         4.39 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/MemArray[665]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               57 |            203 |         3.56 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                |               37 |            209 |         5.65 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__6_n_0                                                                                                                                                                                                                                                                                                                                                                      |               51 |            210 |         4.12 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |               42 |            210 |         5.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_dsc_rst_3ff_reg_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |               52 |            212 |         4.08 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/dsc_fifo_entry_size7                                                                                                                                                                                                                                                                                                                                                                                                               |               77 |            212 |         2.75 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               44 |            221 |         5.02 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_do_ack0                                                                                                                                                                                                                                                                                                                                                                                       | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__10_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               45 |            224 |         4.98 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg[297]_i_2_n_0                                                                                                                                                                                                                                                            | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__5_0                                                                                                                                                                                                                                                                                                                                                                   |               76 |            225 |         2.96 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__37_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |              153 |            232 |         1.52 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/mst_sm_cur_100_reg[0]_0[0]                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[1]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               17 |            232 |        13.65 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_reg[326]_i_1_n_0                                                                                                                                                                                                                                                            | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__6_0                                                                                                                                                                                                                                                                                                                                                                   |               70 |            233 |         3.33 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/user_clk_en_int_reg_rep__0_2[0]                                                                                                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/core_reset_n_o_reg_rep__0_0                                                                                                                                                                                                                                                                                                                                                                   |               52 |            234 |         4.50 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                  |               55 |            236 |         4.29 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_h2c_rst_3ff_reg[0]_rep__0_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               51 |            237 |         4.65 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/pcie_c2h_rst_3ff_reg[0]_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                                                             |               45 |            239 |         5.31 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__13_n_0                                                                                                                                                                                                                                                                                                                                                                     |               77 |            247 |         3.21 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep_n_0                                                                                                                                                                                                                                                                                                                                                                   |               45 |            247 |         5.49 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm512_cs_reg[0]                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               87 |            256 |         2.94 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/read_data_valid_reg_reg[0]                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                      |               62 |            264 |         4.26 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__3_n_0                                                                                                                                                                                                                                                                                                                                                                |               81 |            267 |         3.30 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                      |               84 |            268 |         3.19 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_cq_output_mux_blk/read_data_valid_reg_reg[0]                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__14_n_0                                                                                                                                                                                                                                                                                                                                                                     |               55 |            274 |         4.98 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rq_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_valid_reg                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               18 |            278 |        15.44 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/mst_sm_cur_100_reg[0]_0[0]                                                                                                                                                                                                                                                                                                                                                     | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__36_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               22 |            280 |        12.73 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_rptr[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                           | xdma_u280_official_i/inst/udma_wrapper/dma_top/user_rst_n_3ff_reg[0]_rep__17_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                 |               21 |            282 |        13.43 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cc_intfc_mod/pcie_4_0_512b_async_fifo_blk/write_data_valid_reg                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               20 |            297 |        14.85 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_rst_i/prst_n_r_rep                                                                                                                                                                                                                                                                                                                                                                          |               67 |            304 |         4.54 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0                                                                                                                                                                                                                                                                                                                                                                      |              111 |            348 |         3.14 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_rc_output_mux_blk/read_data_valid_reg_reg[0]                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                      |               93 |            367 |         3.95 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__11_n_0                                                                                                                                                                                                                                                                                                                                                                     |               89 |            412 |         4.63 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n                                                                                                                                                                                                                                                                                                                                                                                       |               92 |            456 |         4.96 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/rcp_wbk_100                                                                                                                                                                                                                                                                                                                                                                                                 |              138 |            478 |         3.46 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/rxpu_parser_inst/byte_out_512b[511]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                                                                       | sys_reset_n_ibuf/O                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |              165 |            515 |         3.12 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_we_reg[1]_0[1]                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |              182 |            527 |         2.90 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               40 |            529 |        13.23 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               39 |            529 |        13.56 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_app_i/ila_0_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               39 |            529 |        13.56 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_cq_intfc_mod/pcie_4_0_512b_sync_fifo_blk/read_ptr26_out                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               54 |            540 |        10.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head[511]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                                            | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/Head[511]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                                                |              183 |            549 |         3.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/wpl_wren_nn3                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               37 |            592 |        16.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_wpl_wen_504                                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               37 |            592 |        16.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_pcie_4_0_pipe_inst/pcie4_0_512b_intfc_mod/pcie_4_0_512b_intfc_int_mod/pcie_4_0_512b_rc_intfc_mod/pcie_4_0_512b_sync_fifo_blk/read_ptr26_out                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               44 |            666 |        15.14 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                | xdma_u280_official_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/u_dma_rc_mem_pfch/pfch_buf_wptr[1]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |               44 |            704 |        16.00 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/rst_psrst_n_r_rep_reg_rep__1_n_0                                                                                                                                                                                                                                                                                                                                                                |               69 |            790 |        11.45 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | sys_reset_n_ibuf/O                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |              221 |            840 |         3.80 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |              210 |            967 |         4.60 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |              244 |           1076 |         4.41 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |              207 |           1785 |         8.62 |
|  xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |             3460 |          22042 |         6.37 |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


