
NEC_inspiration.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000048dc  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  08004aac  08004aac  00005aac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004b04  08004b04  0000606c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004b04  08004b04  00005b04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004b0c  08004b0c  0000606c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004b0c  08004b0c  00005b0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004b10  08004b10  00005b10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08004b14  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000055c  2000006c  08004b80  0000606c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005c8  08004b80  000065c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000606c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000db46  00000000  00000000  0000609c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e57  00000000  00000000  00013be2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d08  00000000  00000000  00015a40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a31  00000000  00000000  00016748  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022a77  00000000  00000000  00017179  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f077  00000000  00000000  00039bf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d2c39  00000000  00000000  00048c67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011b8a0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e78  00000000  00000000  0011b8e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  0011f75c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08004a94 	.word	0x08004a94

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	08004a94 	.word	0x08004a94

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b082      	sub	sp, #8
 80005f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	char* msg = "Hello!";
 80005f2:	4b10      	ldr	r3, [pc, #64]	@ (8000634 <main+0x48>)
 80005f4:	607b      	str	r3, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005f6:	f000 fe6f 	bl	80012d8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005fa:	f000 f81f 	bl	800063c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005fe:	f000 f9c7 	bl	8000990 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000602:	f000 f99b 	bl	800093c <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000606:	f000 f887 	bl	8000718 <MX_TIM2_Init>
  MX_TIM3_Init();
 800060a:	f000 f8fb 	bl	8000804 <MX_TIM3_Init>
  MX_TIM4_Init();
 800060e:	f000 f947 	bl	80008a0 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  owc_transmit(msg, strlen(msg));
 8000612:	6878      	ldr	r0, [r7, #4]
 8000614:	f7ff fdfc 	bl	8000210 <strlen>
 8000618:	4603      	mov	r3, r0
 800061a:	b2db      	uxtb	r3, r3
 800061c:	4619      	mov	r1, r3
 800061e:	6878      	ldr	r0, [r7, #4]
 8000620:	f000 fa26 	bl	8000a70 <owc_transmit>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  if(systemStatus == RECEIVING){
 8000624:	4b04      	ldr	r3, [pc, #16]	@ (8000638 <main+0x4c>)
 8000626:	781b      	ldrb	r3, [r3, #0]
 8000628:	b2db      	uxtb	r3, r3
 800062a:	2b00      	cmp	r3, #0
 800062c:	d1fa      	bne.n	8000624 <main+0x38>
		  process_signals();
 800062e:	f000 fa71 	bl	8000b14 <process_signals>
	  if(systemStatus == RECEIVING){
 8000632:	e7f7      	b.n	8000624 <main+0x38>
 8000634:	08004aac 	.word	0x08004aac
 8000638:	20000000 	.word	0x20000000

0800063c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b094      	sub	sp, #80	@ 0x50
 8000640:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000642:	f107 031c 	add.w	r3, r7, #28
 8000646:	2234      	movs	r2, #52	@ 0x34
 8000648:	2100      	movs	r1, #0
 800064a:	4618      	mov	r0, r3
 800064c:	f003 fbfd 	bl	8003e4a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000650:	f107 0308 	add.w	r3, r7, #8
 8000654:	2200      	movs	r2, #0
 8000656:	601a      	str	r2, [r3, #0]
 8000658:	605a      	str	r2, [r3, #4]
 800065a:	609a      	str	r2, [r3, #8]
 800065c:	60da      	str	r2, [r3, #12]
 800065e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000660:	2300      	movs	r3, #0
 8000662:	607b      	str	r3, [r7, #4]
 8000664:	4b2a      	ldr	r3, [pc, #168]	@ (8000710 <SystemClock_Config+0xd4>)
 8000666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000668:	4a29      	ldr	r2, [pc, #164]	@ (8000710 <SystemClock_Config+0xd4>)
 800066a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800066e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000670:	4b27      	ldr	r3, [pc, #156]	@ (8000710 <SystemClock_Config+0xd4>)
 8000672:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000674:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000678:	607b      	str	r3, [r7, #4]
 800067a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800067c:	2300      	movs	r3, #0
 800067e:	603b      	str	r3, [r7, #0]
 8000680:	4b24      	ldr	r3, [pc, #144]	@ (8000714 <SystemClock_Config+0xd8>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000688:	4a22      	ldr	r2, [pc, #136]	@ (8000714 <SystemClock_Config+0xd8>)
 800068a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800068e:	6013      	str	r3, [r2, #0]
 8000690:	4b20      	ldr	r3, [pc, #128]	@ (8000714 <SystemClock_Config+0xd8>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000698:	603b      	str	r3, [r7, #0]
 800069a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800069c:	2302      	movs	r3, #2
 800069e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006a0:	2301      	movs	r3, #1
 80006a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006a4:	2310      	movs	r3, #16
 80006a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006a8:	2302      	movs	r3, #2
 80006aa:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006ac:	2300      	movs	r3, #0
 80006ae:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80006b0:	2310      	movs	r3, #16
 80006b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006b4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80006b8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006ba:	2304      	movs	r3, #4
 80006bc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80006be:	2302      	movs	r3, #2
 80006c0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006c2:	2302      	movs	r3, #2
 80006c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006c6:	f107 031c 	add.w	r3, r7, #28
 80006ca:	4618      	mov	r0, r3
 80006cc:	f001 fc7e 	bl	8001fcc <HAL_RCC_OscConfig>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d001      	beq.n	80006da <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80006d6:	f000 fbdf 	bl	8000e98 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006da:	230f      	movs	r3, #15
 80006dc:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006de:	2302      	movs	r3, #2
 80006e0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006e2:	2300      	movs	r3, #0
 80006e4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006e6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006ea:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006ec:	2300      	movs	r3, #0
 80006ee:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006f0:	f107 0308 	add.w	r3, r7, #8
 80006f4:	2102      	movs	r1, #2
 80006f6:	4618      	mov	r0, r3
 80006f8:	f001 f91e 	bl	8001938 <HAL_RCC_ClockConfig>
 80006fc:	4603      	mov	r3, r0
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d001      	beq.n	8000706 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000702:	f000 fbc9 	bl	8000e98 <Error_Handler>
  }
}
 8000706:	bf00      	nop
 8000708:	3750      	adds	r7, #80	@ 0x50
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	40023800 	.word	0x40023800
 8000714:	40007000 	.word	0x40007000

08000718 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b08e      	sub	sp, #56	@ 0x38
 800071c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800071e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000722:	2200      	movs	r2, #0
 8000724:	601a      	str	r2, [r3, #0]
 8000726:	605a      	str	r2, [r3, #4]
 8000728:	609a      	str	r2, [r3, #8]
 800072a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800072c:	f107 0320 	add.w	r3, r7, #32
 8000730:	2200      	movs	r2, #0
 8000732:	601a      	str	r2, [r3, #0]
 8000734:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000736:	1d3b      	adds	r3, r7, #4
 8000738:	2200      	movs	r2, #0
 800073a:	601a      	str	r2, [r3, #0]
 800073c:	605a      	str	r2, [r3, #4]
 800073e:	609a      	str	r2, [r3, #8]
 8000740:	60da      	str	r2, [r3, #12]
 8000742:	611a      	str	r2, [r3, #16]
 8000744:	615a      	str	r2, [r3, #20]
 8000746:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000748:	4b2d      	ldr	r3, [pc, #180]	@ (8000800 <MX_TIM2_Init+0xe8>)
 800074a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800074e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000750:	4b2b      	ldr	r3, [pc, #172]	@ (8000800 <MX_TIM2_Init+0xe8>)
 8000752:	2200      	movs	r2, #0
 8000754:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000756:	4b2a      	ldr	r3, [pc, #168]	@ (8000800 <MX_TIM2_Init+0xe8>)
 8000758:	2200      	movs	r2, #0
 800075a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1462 - 1;
 800075c:	4b28      	ldr	r3, [pc, #160]	@ (8000800 <MX_TIM2_Init+0xe8>)
 800075e:	f240 52b5 	movw	r2, #1461	@ 0x5b5
 8000762:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000764:	4b26      	ldr	r3, [pc, #152]	@ (8000800 <MX_TIM2_Init+0xe8>)
 8000766:	2200      	movs	r2, #0
 8000768:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800076a:	4b25      	ldr	r3, [pc, #148]	@ (8000800 <MX_TIM2_Init+0xe8>)
 800076c:	2200      	movs	r2, #0
 800076e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000770:	4823      	ldr	r0, [pc, #140]	@ (8000800 <MX_TIM2_Init+0xe8>)
 8000772:	f001 fec9 	bl	8002508 <HAL_TIM_Base_Init>
 8000776:	4603      	mov	r3, r0
 8000778:	2b00      	cmp	r3, #0
 800077a:	d001      	beq.n	8000780 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800077c:	f000 fb8c 	bl	8000e98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000780:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000784:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000786:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800078a:	4619      	mov	r1, r3
 800078c:	481c      	ldr	r0, [pc, #112]	@ (8000800 <MX_TIM2_Init+0xe8>)
 800078e:	f002 fae5 	bl	8002d5c <HAL_TIM_ConfigClockSource>
 8000792:	4603      	mov	r3, r0
 8000794:	2b00      	cmp	r3, #0
 8000796:	d001      	beq.n	800079c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000798:	f000 fb7e 	bl	8000e98 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800079c:	4818      	ldr	r0, [pc, #96]	@ (8000800 <MX_TIM2_Init+0xe8>)
 800079e:	f001 ff99 	bl	80026d4 <HAL_TIM_PWM_Init>
 80007a2:	4603      	mov	r3, r0
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d001      	beq.n	80007ac <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80007a8:	f000 fb76 	bl	8000e98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007ac:	2300      	movs	r3, #0
 80007ae:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007b0:	2300      	movs	r3, #0
 80007b2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80007b4:	f107 0320 	add.w	r3, r7, #32
 80007b8:	4619      	mov	r1, r3
 80007ba:	4811      	ldr	r0, [pc, #68]	@ (8000800 <MX_TIM2_Init+0xe8>)
 80007bc:	f002 feda 	bl	8003574 <HAL_TIMEx_MasterConfigSynchronization>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80007c6:	f000 fb67 	bl	8000e98 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007ca:	2360      	movs	r3, #96	@ 0x60
 80007cc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 731;
 80007ce:	f240 23db 	movw	r3, #731	@ 0x2db
 80007d2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007d4:	2300      	movs	r3, #0
 80007d6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007d8:	2300      	movs	r3, #0
 80007da:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80007dc:	1d3b      	adds	r3, r7, #4
 80007de:	2200      	movs	r2, #0
 80007e0:	4619      	mov	r1, r3
 80007e2:	4807      	ldr	r0, [pc, #28]	@ (8000800 <MX_TIM2_Init+0xe8>)
 80007e4:	f002 f9f8 	bl	8002bd8 <HAL_TIM_PWM_ConfigChannel>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d001      	beq.n	80007f2 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80007ee:	f000 fb53 	bl	8000e98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80007f2:	4803      	ldr	r0, [pc, #12]	@ (8000800 <MX_TIM2_Init+0xe8>)
 80007f4:	f000 fbd0 	bl	8000f98 <HAL_TIM_MspPostInit>

}
 80007f8:	bf00      	nop
 80007fa:	3738      	adds	r7, #56	@ 0x38
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bd80      	pop	{r7, pc}
 8000800:	20000088 	.word	0x20000088

08000804 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b086      	sub	sp, #24
 8000808:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800080a:	f107 0308 	add.w	r3, r7, #8
 800080e:	2200      	movs	r2, #0
 8000810:	601a      	str	r2, [r3, #0]
 8000812:	605a      	str	r2, [r3, #4]
 8000814:	609a      	str	r2, [r3, #8]
 8000816:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000818:	463b      	mov	r3, r7
 800081a:	2200      	movs	r2, #0
 800081c:	601a      	str	r2, [r3, #0]
 800081e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000820:	4b1d      	ldr	r3, [pc, #116]	@ (8000898 <MX_TIM3_Init+0x94>)
 8000822:	4a1e      	ldr	r2, [pc, #120]	@ (800089c <MX_TIM3_Init+0x98>)
 8000824:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84 - 1;
 8000826:	4b1c      	ldr	r3, [pc, #112]	@ (8000898 <MX_TIM3_Init+0x94>)
 8000828:	2253      	movs	r2, #83	@ 0x53
 800082a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800082c:	4b1a      	ldr	r3, [pc, #104]	@ (8000898 <MX_TIM3_Init+0x94>)
 800082e:	2200      	movs	r2, #0
 8000830:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000832:	4b19      	ldr	r3, [pc, #100]	@ (8000898 <MX_TIM3_Init+0x94>)
 8000834:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000838:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800083a:	4b17      	ldr	r3, [pc, #92]	@ (8000898 <MX_TIM3_Init+0x94>)
 800083c:	2200      	movs	r2, #0
 800083e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000840:	4b15      	ldr	r3, [pc, #84]	@ (8000898 <MX_TIM3_Init+0x94>)
 8000842:	2200      	movs	r2, #0
 8000844:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000846:	4814      	ldr	r0, [pc, #80]	@ (8000898 <MX_TIM3_Init+0x94>)
 8000848:	f001 fe5e 	bl	8002508 <HAL_TIM_Base_Init>
 800084c:	4603      	mov	r3, r0
 800084e:	2b00      	cmp	r3, #0
 8000850:	d001      	beq.n	8000856 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8000852:	f000 fb21 	bl	8000e98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000856:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800085a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800085c:	f107 0308 	add.w	r3, r7, #8
 8000860:	4619      	mov	r1, r3
 8000862:	480d      	ldr	r0, [pc, #52]	@ (8000898 <MX_TIM3_Init+0x94>)
 8000864:	f002 fa7a 	bl	8002d5c <HAL_TIM_ConfigClockSource>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d001      	beq.n	8000872 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800086e:	f000 fb13 	bl	8000e98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000872:	2300      	movs	r3, #0
 8000874:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000876:	2300      	movs	r3, #0
 8000878:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800087a:	463b      	mov	r3, r7
 800087c:	4619      	mov	r1, r3
 800087e:	4806      	ldr	r0, [pc, #24]	@ (8000898 <MX_TIM3_Init+0x94>)
 8000880:	f002 fe78 	bl	8003574 <HAL_TIMEx_MasterConfigSynchronization>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d001      	beq.n	800088e <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800088a:	f000 fb05 	bl	8000e98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800088e:	bf00      	nop
 8000890:	3718      	adds	r7, #24
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	200000d0 	.word	0x200000d0
 800089c:	40000400 	.word	0x40000400

080008a0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b086      	sub	sp, #24
 80008a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008a6:	f107 0308 	add.w	r3, r7, #8
 80008aa:	2200      	movs	r2, #0
 80008ac:	601a      	str	r2, [r3, #0]
 80008ae:	605a      	str	r2, [r3, #4]
 80008b0:	609a      	str	r2, [r3, #8]
 80008b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008b4:	463b      	mov	r3, r7
 80008b6:	2200      	movs	r2, #0
 80008b8:	601a      	str	r2, [r3, #0]
 80008ba:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80008bc:	4b1d      	ldr	r3, [pc, #116]	@ (8000934 <MX_TIM4_Init+0x94>)
 80008be:	4a1e      	ldr	r2, [pc, #120]	@ (8000938 <MX_TIM4_Init+0x98>)
 80008c0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 84 - 1;
 80008c2:	4b1c      	ldr	r3, [pc, #112]	@ (8000934 <MX_TIM4_Init+0x94>)
 80008c4:	2253      	movs	r2, #83	@ 0x53
 80008c6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008c8:	4b1a      	ldr	r3, [pc, #104]	@ (8000934 <MX_TIM4_Init+0x94>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80008ce:	4b19      	ldr	r3, [pc, #100]	@ (8000934 <MX_TIM4_Init+0x94>)
 80008d0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80008d4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008d6:	4b17      	ldr	r3, [pc, #92]	@ (8000934 <MX_TIM4_Init+0x94>)
 80008d8:	2200      	movs	r2, #0
 80008da:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008dc:	4b15      	ldr	r3, [pc, #84]	@ (8000934 <MX_TIM4_Init+0x94>)
 80008de:	2200      	movs	r2, #0
 80008e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80008e2:	4814      	ldr	r0, [pc, #80]	@ (8000934 <MX_TIM4_Init+0x94>)
 80008e4:	f001 fe10 	bl	8002508 <HAL_TIM_Base_Init>
 80008e8:	4603      	mov	r3, r0
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d001      	beq.n	80008f2 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80008ee:	f000 fad3 	bl	8000e98 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008f6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80008f8:	f107 0308 	add.w	r3, r7, #8
 80008fc:	4619      	mov	r1, r3
 80008fe:	480d      	ldr	r0, [pc, #52]	@ (8000934 <MX_TIM4_Init+0x94>)
 8000900:	f002 fa2c 	bl	8002d5c <HAL_TIM_ConfigClockSource>
 8000904:	4603      	mov	r3, r0
 8000906:	2b00      	cmp	r3, #0
 8000908:	d001      	beq.n	800090e <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 800090a:	f000 fac5 	bl	8000e98 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800090e:	2300      	movs	r3, #0
 8000910:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000912:	2300      	movs	r3, #0
 8000914:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000916:	463b      	mov	r3, r7
 8000918:	4619      	mov	r1, r3
 800091a:	4806      	ldr	r0, [pc, #24]	@ (8000934 <MX_TIM4_Init+0x94>)
 800091c:	f002 fe2a 	bl	8003574 <HAL_TIMEx_MasterConfigSynchronization>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	d001      	beq.n	800092a <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8000926:	f000 fab7 	bl	8000e98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800092a:	bf00      	nop
 800092c:	3718      	adds	r7, #24
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	20000118 	.word	0x20000118
 8000938:	40000800 	.word	0x40000800

0800093c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000940:	4b11      	ldr	r3, [pc, #68]	@ (8000988 <MX_USART2_UART_Init+0x4c>)
 8000942:	4a12      	ldr	r2, [pc, #72]	@ (800098c <MX_USART2_UART_Init+0x50>)
 8000944:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000946:	4b10      	ldr	r3, [pc, #64]	@ (8000988 <MX_USART2_UART_Init+0x4c>)
 8000948:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800094c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800094e:	4b0e      	ldr	r3, [pc, #56]	@ (8000988 <MX_USART2_UART_Init+0x4c>)
 8000950:	2200      	movs	r2, #0
 8000952:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000954:	4b0c      	ldr	r3, [pc, #48]	@ (8000988 <MX_USART2_UART_Init+0x4c>)
 8000956:	2200      	movs	r2, #0
 8000958:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800095a:	4b0b      	ldr	r3, [pc, #44]	@ (8000988 <MX_USART2_UART_Init+0x4c>)
 800095c:	2200      	movs	r2, #0
 800095e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000960:	4b09      	ldr	r3, [pc, #36]	@ (8000988 <MX_USART2_UART_Init+0x4c>)
 8000962:	220c      	movs	r2, #12
 8000964:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000966:	4b08      	ldr	r3, [pc, #32]	@ (8000988 <MX_USART2_UART_Init+0x4c>)
 8000968:	2200      	movs	r2, #0
 800096a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800096c:	4b06      	ldr	r3, [pc, #24]	@ (8000988 <MX_USART2_UART_Init+0x4c>)
 800096e:	2200      	movs	r2, #0
 8000970:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000972:	4805      	ldr	r0, [pc, #20]	@ (8000988 <MX_USART2_UART_Init+0x4c>)
 8000974:	f002 fe8e 	bl	8003694 <HAL_UART_Init>
 8000978:	4603      	mov	r3, r0
 800097a:	2b00      	cmp	r3, #0
 800097c:	d001      	beq.n	8000982 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800097e:	f000 fa8b 	bl	8000e98 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000982:	bf00      	nop
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	20000160 	.word	0x20000160
 800098c:	40004400 	.word	0x40004400

08000990 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b08a      	sub	sp, #40	@ 0x28
 8000994:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000996:	f107 0314 	add.w	r3, r7, #20
 800099a:	2200      	movs	r2, #0
 800099c:	601a      	str	r2, [r3, #0]
 800099e:	605a      	str	r2, [r3, #4]
 80009a0:	609a      	str	r2, [r3, #8]
 80009a2:	60da      	str	r2, [r3, #12]
 80009a4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009a6:	2300      	movs	r3, #0
 80009a8:	613b      	str	r3, [r7, #16]
 80009aa:	4b2e      	ldr	r3, [pc, #184]	@ (8000a64 <MX_GPIO_Init+0xd4>)
 80009ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ae:	4a2d      	ldr	r2, [pc, #180]	@ (8000a64 <MX_GPIO_Init+0xd4>)
 80009b0:	f043 0304 	orr.w	r3, r3, #4
 80009b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80009b6:	4b2b      	ldr	r3, [pc, #172]	@ (8000a64 <MX_GPIO_Init+0xd4>)
 80009b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ba:	f003 0304 	and.w	r3, r3, #4
 80009be:	613b      	str	r3, [r7, #16]
 80009c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009c2:	2300      	movs	r3, #0
 80009c4:	60fb      	str	r3, [r7, #12]
 80009c6:	4b27      	ldr	r3, [pc, #156]	@ (8000a64 <MX_GPIO_Init+0xd4>)
 80009c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ca:	4a26      	ldr	r2, [pc, #152]	@ (8000a64 <MX_GPIO_Init+0xd4>)
 80009cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009d2:	4b24      	ldr	r3, [pc, #144]	@ (8000a64 <MX_GPIO_Init+0xd4>)
 80009d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009da:	60fb      	str	r3, [r7, #12]
 80009dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009de:	2300      	movs	r3, #0
 80009e0:	60bb      	str	r3, [r7, #8]
 80009e2:	4b20      	ldr	r3, [pc, #128]	@ (8000a64 <MX_GPIO_Init+0xd4>)
 80009e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e6:	4a1f      	ldr	r2, [pc, #124]	@ (8000a64 <MX_GPIO_Init+0xd4>)
 80009e8:	f043 0301 	orr.w	r3, r3, #1
 80009ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ee:	4b1d      	ldr	r3, [pc, #116]	@ (8000a64 <MX_GPIO_Init+0xd4>)
 80009f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009f2:	f003 0301 	and.w	r3, r3, #1
 80009f6:	60bb      	str	r3, [r7, #8]
 80009f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009fa:	2300      	movs	r3, #0
 80009fc:	607b      	str	r3, [r7, #4]
 80009fe:	4b19      	ldr	r3, [pc, #100]	@ (8000a64 <MX_GPIO_Init+0xd4>)
 8000a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a02:	4a18      	ldr	r2, [pc, #96]	@ (8000a64 <MX_GPIO_Init+0xd4>)
 8000a04:	f043 0302 	orr.w	r3, r3, #2
 8000a08:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a0a:	4b16      	ldr	r3, [pc, #88]	@ (8000a64 <MX_GPIO_Init+0xd4>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a0e:	f003 0302 	and.w	r3, r3, #2
 8000a12:	607b      	str	r3, [r7, #4]
 8000a14:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a16:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a1c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000a20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a22:	2300      	movs	r3, #0
 8000a24:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a26:	f107 0314 	add.w	r3, r7, #20
 8000a2a:	4619      	mov	r1, r3
 8000a2c:	480e      	ldr	r0, [pc, #56]	@ (8000a68 <MX_GPIO_Init+0xd8>)
 8000a2e:	f000 fdd7 	bl	80015e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OWC_RX_Pin */
  GPIO_InitStruct.Pin = OWC_RX_Pin;
 8000a32:	2340      	movs	r3, #64	@ 0x40
 8000a34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a36:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000a3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(OWC_RX_GPIO_Port, &GPIO_InitStruct);
 8000a40:	f107 0314 	add.w	r3, r7, #20
 8000a44:	4619      	mov	r1, r3
 8000a46:	4809      	ldr	r0, [pc, #36]	@ (8000a6c <MX_GPIO_Init+0xdc>)
 8000a48:	f000 fdca 	bl	80015e0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	2100      	movs	r1, #0
 8000a50:	2017      	movs	r0, #23
 8000a52:	f000 fd8e 	bl	8001572 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000a56:	2017      	movs	r0, #23
 8000a58:	f000 fda7 	bl	80015aa <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a5c:	bf00      	nop
 8000a5e:	3728      	adds	r7, #40	@ 0x28
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bd80      	pop	{r7, pc}
 8000a64:	40023800 	.word	0x40023800
 8000a68:	40020800 	.word	0x40020800
 8000a6c:	40020000 	.word	0x40020000

08000a70 <owc_transmit>:

/* USER CODE BEGIN 4 */

static void owc_transmit(uint8_t* data, uint8_t size){
 8000a70:	b580      	push	{r7, lr}
 8000a72:	b082      	sub	sp, #8
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
 8000a78:	460b      	mov	r3, r1
 8000a7a:	70fb      	strb	r3, [r7, #3]

	systemStatus = TRANSMITTING;
 8000a7c:	4b0e      	ldr	r3, [pc, #56]	@ (8000ab8 <owc_transmit+0x48>)
 8000a7e:	2201      	movs	r2, #1
 8000a80:	701a      	strb	r2, [r3, #0]
	memcpy(txDataBuffer, data, size);
 8000a82:	78fb      	ldrb	r3, [r7, #3]
 8000a84:	461a      	mov	r2, r3
 8000a86:	6879      	ldr	r1, [r7, #4]
 8000a88:	480c      	ldr	r0, [pc, #48]	@ (8000abc <owc_transmit+0x4c>)
 8000a8a:	f003 fa5a 	bl	8003f42 <memcpy>
	txDataLength = size;
 8000a8e:	78fb      	ldrb	r3, [r7, #3]
 8000a90:	b29a      	uxth	r2, r3
 8000a92:	4b0b      	ldr	r3, [pc, #44]	@ (8000ac0 <owc_transmit+0x50>)
 8000a94:	801a      	strh	r2, [r3, #0]
	txStatus = FRAME_PULSE;
 8000a96:	4b0b      	ldr	r3, [pc, #44]	@ (8000ac4 <owc_transmit+0x54>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	701a      	strb	r2, [r3, #0]
	__HAL_TIM_SET_AUTORELOAD(&htim4, 100);
 8000a9c:	4b0a      	ldr	r3, [pc, #40]	@ (8000ac8 <owc_transmit+0x58>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	2264      	movs	r2, #100	@ 0x64
 8000aa2:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000aa4:	4b08      	ldr	r3, [pc, #32]	@ (8000ac8 <owc_transmit+0x58>)
 8000aa6:	2264      	movs	r2, #100	@ 0x64
 8000aa8:	60da      	str	r2, [r3, #12]
	HAL_TIM_Base_Start_IT(&htim4);
 8000aaa:	4807      	ldr	r0, [pc, #28]	@ (8000ac8 <owc_transmit+0x58>)
 8000aac:	f001 fda2 	bl	80025f4 <HAL_TIM_Base_Start_IT>

}
 8000ab0:	bf00      	nop
 8000ab2:	3708      	adds	r7, #8
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	20000000 	.word	0x20000000
 8000abc:	20000350 	.word	0x20000350
 8000ac0:	20000468 	.word	0x20000468
 8000ac4:	2000034c 	.word	0x2000034c
 8000ac8:	20000118 	.word	0x20000118

08000acc <enqueue_signal>:

static void enqueue_signal(uint16_t signal){
 8000acc:	b480      	push	{r7}
 8000ace:	b085      	sub	sp, #20
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	80fb      	strh	r3, [r7, #6]

	uint8_t nextindex = (signalBuffer.head + 1) % 64;
 8000ad6:	4b0e      	ldr	r3, [pc, #56]	@ (8000b10 <enqueue_signal+0x44>)
 8000ad8:	781b      	ldrb	r3, [r3, #0]
 8000ada:	b2db      	uxtb	r3, r3
 8000adc:	3301      	adds	r3, #1
 8000ade:	425a      	negs	r2, r3
 8000ae0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000ae4:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000ae8:	bf58      	it	pl
 8000aea:	4253      	negpl	r3, r2
 8000aec:	73fb      	strb	r3, [r7, #15]

	signalBuffer.items[signalBuffer.head] = signal;
 8000aee:	4b08      	ldr	r3, [pc, #32]	@ (8000b10 <enqueue_signal+0x44>)
 8000af0:	781b      	ldrb	r3, [r3, #0]
 8000af2:	b2db      	uxtb	r3, r3
 8000af4:	4a06      	ldr	r2, [pc, #24]	@ (8000b10 <enqueue_signal+0x44>)
 8000af6:	005b      	lsls	r3, r3, #1
 8000af8:	4413      	add	r3, r2
 8000afa:	88fa      	ldrh	r2, [r7, #6]
 8000afc:	805a      	strh	r2, [r3, #2]
	signalBuffer.head = nextindex;
 8000afe:	4a04      	ldr	r2, [pc, #16]	@ (8000b10 <enqueue_signal+0x44>)
 8000b00:	7bfb      	ldrb	r3, [r7, #15]
 8000b02:	7013      	strb	r3, [r2, #0]

}
 8000b04:	bf00      	nop
 8000b06:	3714      	adds	r7, #20
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0e:	4770      	bx	lr
 8000b10:	200002c8 	.word	0x200002c8

08000b14 <process_signals>:

static void process_signals(){
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b082      	sub	sp, #8
 8000b18:	af00      	add	r7, sp, #0

	while(signalBuffer.head != signalBuffer.tail){
 8000b1a:	e080      	b.n	8000c1e <process_signals+0x10a>

		currentSignal = signalBuffer.items[signalBuffer.tail];
 8000b1c:	4b46      	ldr	r3, [pc, #280]	@ (8000c38 <process_signals+0x124>)
 8000b1e:	785b      	ldrb	r3, [r3, #1]
 8000b20:	b2db      	uxtb	r3, r3
 8000b22:	4a45      	ldr	r2, [pc, #276]	@ (8000c38 <process_signals+0x124>)
 8000b24:	005b      	lsls	r3, r3, #1
 8000b26:	4413      	add	r3, r2
 8000b28:	885b      	ldrh	r3, [r3, #2]
 8000b2a:	b29a      	uxth	r2, r3
 8000b2c:	4b43      	ldr	r3, [pc, #268]	@ (8000c3c <process_signals+0x128>)
 8000b2e:	801a      	strh	r2, [r3, #0]

		if(currentSignal >= 650){
 8000b30:	4b42      	ldr	r3, [pc, #264]	@ (8000c3c <process_signals+0x128>)
 8000b32:	881b      	ldrh	r3, [r3, #0]
 8000b34:	f240 2289 	movw	r2, #649	@ 0x289
 8000b38:	4293      	cmp	r3, r2
 8000b3a:	d927      	bls.n	8000b8c <process_signals+0x78>

			for(int i = 0; i < rxDataIndex; i++){
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	607b      	str	r3, [r7, #4]
 8000b40:	e00d      	b.n	8000b5e <process_signals+0x4a>
				printf("%d\n", rxDataBuffer[rxDataIndex]);
 8000b42:	4b3f      	ldr	r3, [pc, #252]	@ (8000c40 <process_signals+0x12c>)
 8000b44:	881b      	ldrh	r3, [r3, #0]
 8000b46:	b29b      	uxth	r3, r3
 8000b48:	461a      	mov	r2, r3
 8000b4a:	4b3e      	ldr	r3, [pc, #248]	@ (8000c44 <process_signals+0x130>)
 8000b4c:	5c9b      	ldrb	r3, [r3, r2]
 8000b4e:	b2db      	uxtb	r3, r3
 8000b50:	4619      	mov	r1, r3
 8000b52:	483d      	ldr	r0, [pc, #244]	@ (8000c48 <process_signals+0x134>)
 8000b54:	f003 f924 	bl	8003da0 <iprintf>
			for(int i = 0; i < rxDataIndex; i++){
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	3301      	adds	r3, #1
 8000b5c:	607b      	str	r3, [r7, #4]
 8000b5e:	4b38      	ldr	r3, [pc, #224]	@ (8000c40 <process_signals+0x12c>)
 8000b60:	881b      	ldrh	r3, [r3, #0]
 8000b62:	b29b      	uxth	r3, r3
 8000b64:	461a      	mov	r2, r3
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	4293      	cmp	r3, r2
 8000b6a:	dbea      	blt.n	8000b42 <process_signals+0x2e>
			}
			memset(rxDataBuffer, 0, 280);
 8000b6c:	f44f 728c 	mov.w	r2, #280	@ 0x118
 8000b70:	2100      	movs	r1, #0
 8000b72:	4834      	ldr	r0, [pc, #208]	@ (8000c44 <process_signals+0x130>)
 8000b74:	f003 f969 	bl	8003e4a <memset>
			rxDataIndex = 0;
 8000b78:	4b31      	ldr	r3, [pc, #196]	@ (8000c40 <process_signals+0x12c>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	801a      	strh	r2, [r3, #0]
			triggerCount = 0;
 8000b7e:	4b33      	ldr	r3, [pc, #204]	@ (8000c4c <process_signals+0x138>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	701a      	strb	r2, [r3, #0]
			systemStatus = IDLE;
 8000b84:	4b32      	ldr	r3, [pc, #200]	@ (8000c50 <process_signals+0x13c>)
 8000b86:	2202      	movs	r2, #2
 8000b88:	701a      	strb	r2, [r3, #0]
			return;
 8000b8a:	e051      	b.n	8000c30 <process_signals+0x11c>
		}

		if(rxBitIndex >= 8){
 8000b8c:	4b31      	ldr	r3, [pc, #196]	@ (8000c54 <process_signals+0x140>)
 8000b8e:	781b      	ldrb	r3, [r3, #0]
 8000b90:	b2db      	uxtb	r3, r3
 8000b92:	2b07      	cmp	r3, #7
 8000b94:	d919      	bls.n	8000bca <process_signals+0xb6>
			rxDataIndex++;
 8000b96:	4b2a      	ldr	r3, [pc, #168]	@ (8000c40 <process_signals+0x12c>)
 8000b98:	881b      	ldrh	r3, [r3, #0]
 8000b9a:	b29b      	uxth	r3, r3
 8000b9c:	3301      	adds	r3, #1
 8000b9e:	b29a      	uxth	r2, r3
 8000ba0:	4b27      	ldr	r3, [pc, #156]	@ (8000c40 <process_signals+0x12c>)
 8000ba2:	801a      	strh	r2, [r3, #0]
			rxBitIndex = 0;
 8000ba4:	4b2b      	ldr	r3, [pc, #172]	@ (8000c54 <process_signals+0x140>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	701a      	strb	r2, [r3, #0]
			uint8_t nextBufferIndex = (signalBuffer.tail + 1) % 64;
 8000baa:	4b23      	ldr	r3, [pc, #140]	@ (8000c38 <process_signals+0x124>)
 8000bac:	785b      	ldrb	r3, [r3, #1]
 8000bae:	b2db      	uxtb	r3, r3
 8000bb0:	3301      	adds	r3, #1
 8000bb2:	425a      	negs	r2, r3
 8000bb4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000bb8:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000bbc:	bf58      	it	pl
 8000bbe:	4253      	negpl	r3, r2
 8000bc0:	70bb      	strb	r3, [r7, #2]
			signalBuffer.tail = nextBufferIndex;
 8000bc2:	4a1d      	ldr	r2, [pc, #116]	@ (8000c38 <process_signals+0x124>)
 8000bc4:	78bb      	ldrb	r3, [r7, #2]
 8000bc6:	7053      	strb	r3, [r2, #1]
			continue;
 8000bc8:	e029      	b.n	8000c1e <process_signals+0x10a>
		}

		uint8_t bitValue = currentSignal <= 350 ? 1 : 0;
 8000bca:	4b1c      	ldr	r3, [pc, #112]	@ (8000c3c <process_signals+0x128>)
 8000bcc:	881b      	ldrh	r3, [r3, #0]
 8000bce:	f5b3 7faf 	cmp.w	r3, #350	@ 0x15e
 8000bd2:	bf94      	ite	ls
 8000bd4:	2301      	movls	r3, #1
 8000bd6:	2300      	movhi	r3, #0
 8000bd8:	b2db      	uxtb	r3, r3
 8000bda:	70fb      	strb	r3, [r7, #3]
		rxDataBuffer[rxDataIndex] |= bitValue ? (0x80 >> rxBitIndex) : 0;
 8000bdc:	78fb      	ldrb	r3, [r7, #3]
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d006      	beq.n	8000bf0 <process_signals+0xdc>
 8000be2:	4b1c      	ldr	r3, [pc, #112]	@ (8000c54 <process_signals+0x140>)
 8000be4:	781b      	ldrb	r3, [r3, #0]
 8000be6:	b2db      	uxtb	r3, r3
 8000be8:	461a      	mov	r2, r3
 8000bea:	2380      	movs	r3, #128	@ 0x80
 8000bec:	4113      	asrs	r3, r2
 8000bee:	e000      	b.n	8000bf2 <process_signals+0xde>
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	4a13      	ldr	r2, [pc, #76]	@ (8000c40 <process_signals+0x12c>)
 8000bf4:	8812      	ldrh	r2, [r2, #0]
 8000bf6:	b291      	uxth	r1, r2
 8000bf8:	4608      	mov	r0, r1
 8000bfa:	4a12      	ldr	r2, [pc, #72]	@ (8000c44 <process_signals+0x130>)
 8000bfc:	5c12      	ldrb	r2, [r2, r0]
 8000bfe:	b2d2      	uxtb	r2, r2
 8000c00:	b252      	sxtb	r2, r2
 8000c02:	b25b      	sxtb	r3, r3
 8000c04:	4313      	orrs	r3, r2
 8000c06:	b25b      	sxtb	r3, r3
 8000c08:	460a      	mov	r2, r1
 8000c0a:	b2d9      	uxtb	r1, r3
 8000c0c:	4b0d      	ldr	r3, [pc, #52]	@ (8000c44 <process_signals+0x130>)
 8000c0e:	5499      	strb	r1, [r3, r2]
		rxBitIndex++;
 8000c10:	4b10      	ldr	r3, [pc, #64]	@ (8000c54 <process_signals+0x140>)
 8000c12:	781b      	ldrb	r3, [r3, #0]
 8000c14:	b2db      	uxtb	r3, r3
 8000c16:	3301      	adds	r3, #1
 8000c18:	b2da      	uxtb	r2, r3
 8000c1a:	4b0e      	ldr	r3, [pc, #56]	@ (8000c54 <process_signals+0x140>)
 8000c1c:	701a      	strb	r2, [r3, #0]
	while(signalBuffer.head != signalBuffer.tail){
 8000c1e:	4b06      	ldr	r3, [pc, #24]	@ (8000c38 <process_signals+0x124>)
 8000c20:	781b      	ldrb	r3, [r3, #0]
 8000c22:	b2da      	uxtb	r2, r3
 8000c24:	4b04      	ldr	r3, [pc, #16]	@ (8000c38 <process_signals+0x124>)
 8000c26:	785b      	ldrb	r3, [r3, #1]
 8000c28:	b2db      	uxtb	r3, r3
 8000c2a:	429a      	cmp	r2, r3
 8000c2c:	f47f af76 	bne.w	8000b1c <process_signals+0x8>
	}
}
 8000c30:	3708      	adds	r7, #8
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	200002c8 	.word	0x200002c8
 8000c3c:	2000034a 	.word	0x2000034a
 8000c40:	200002c4 	.word	0x200002c4
 8000c44:	200001ac 	.word	0x200001ac
 8000c48:	08004ab4 	.word	0x08004ab4
 8000c4c:	200001a8 	.word	0x200001a8
 8000c50:	20000000 	.word	0x20000000
 8000c54:	200002c6 	.word	0x200002c6

08000c58 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b084      	sub	sp, #16
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	4603      	mov	r3, r0
 8000c60:	80fb      	strh	r3, [r7, #6]

	uint16_t timeStamp =  __HAL_TIM_GET_COUNTER(&htim3);
 8000c62:	4b1b      	ldr	r3, [pc, #108]	@ (8000cd0 <HAL_GPIO_EXTI_Callback+0x78>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c68:	81fb      	strh	r3, [r7, #14]
	uint16_t duration = timeStamp - lastTriggerTime;
 8000c6a:	4b1a      	ldr	r3, [pc, #104]	@ (8000cd4 <HAL_GPIO_EXTI_Callback+0x7c>)
 8000c6c:	881b      	ldrh	r3, [r3, #0]
 8000c6e:	b29b      	uxth	r3, r3
 8000c70:	89fa      	ldrh	r2, [r7, #14]
 8000c72:	1ad3      	subs	r3, r2, r3
 8000c74:	81bb      	strh	r3, [r7, #12]
	lastTriggerTime = timeStamp;
 8000c76:	4a17      	ldr	r2, [pc, #92]	@ (8000cd4 <HAL_GPIO_EXTI_Callback+0x7c>)
 8000c78:	89fb      	ldrh	r3, [r7, #14]
 8000c7a:	8013      	strh	r3, [r2, #0]
	triggerCount++;
 8000c7c:	4b16      	ldr	r3, [pc, #88]	@ (8000cd8 <HAL_GPIO_EXTI_Callback+0x80>)
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	b2db      	uxtb	r3, r3
 8000c82:	3301      	adds	r3, #1
 8000c84:	b2da      	uxtb	r2, r3
 8000c86:	4b14      	ldr	r3, [pc, #80]	@ (8000cd8 <HAL_GPIO_EXTI_Callback+0x80>)
 8000c88:	701a      	strb	r2, [r3, #0]

	if(triggerCount < 2){
 8000c8a:	4b13      	ldr	r3, [pc, #76]	@ (8000cd8 <HAL_GPIO_EXTI_Callback+0x80>)
 8000c8c:	781b      	ldrb	r3, [r3, #0]
 8000c8e:	b2db      	uxtb	r3, r3
 8000c90:	2b01      	cmp	r3, #1
 8000c92:	d918      	bls.n	8000cc6 <HAL_GPIO_EXTI_Callback+0x6e>
		return;
	}

	if(systemStatus == IDLE && duration >= 650){
 8000c94:	4b11      	ldr	r3, [pc, #68]	@ (8000cdc <HAL_GPIO_EXTI_Callback+0x84>)
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	b2db      	uxtb	r3, r3
 8000c9a:	2b02      	cmp	r3, #2
 8000c9c:	d10b      	bne.n	8000cb6 <HAL_GPIO_EXTI_Callback+0x5e>
 8000c9e:	89bb      	ldrh	r3, [r7, #12]
 8000ca0:	f240 2289 	movw	r2, #649	@ 0x289
 8000ca4:	4293      	cmp	r3, r2
 8000ca6:	d906      	bls.n	8000cb6 <HAL_GPIO_EXTI_Callback+0x5e>
	    systemStatus = RECEIVING;
 8000ca8:	4b0c      	ldr	r3, [pc, #48]	@ (8000cdc <HAL_GPIO_EXTI_Callback+0x84>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	701a      	strb	r2, [r3, #0]
	    triggerCount = 1;
 8000cae:	4b0a      	ldr	r3, [pc, #40]	@ (8000cd8 <HAL_GPIO_EXTI_Callback+0x80>)
 8000cb0:	2201      	movs	r2, #1
 8000cb2:	701a      	strb	r2, [r3, #0]
	    return;
 8000cb4:	e008      	b.n	8000cc8 <HAL_GPIO_EXTI_Callback+0x70>
	}

	enqueue_signal(duration);
 8000cb6:	89bb      	ldrh	r3, [r7, #12]
 8000cb8:	4618      	mov	r0, r3
 8000cba:	f7ff ff07 	bl	8000acc <enqueue_signal>
	triggerCount = 1;
 8000cbe:	4b06      	ldr	r3, [pc, #24]	@ (8000cd8 <HAL_GPIO_EXTI_Callback+0x80>)
 8000cc0:	2201      	movs	r2, #1
 8000cc2:	701a      	strb	r2, [r3, #0]
 8000cc4:	e000      	b.n	8000cc8 <HAL_GPIO_EXTI_Callback+0x70>
		return;
 8000cc6:	bf00      	nop
}
 8000cc8:	3710      	adds	r7, #16
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	200000d0 	.word	0x200000d0
 8000cd4:	200001aa 	.word	0x200001aa
 8000cd8:	200001a8 	.word	0x200001a8
 8000cdc:	20000000 	.word	0x20000000

08000ce0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b082      	sub	sp, #8
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]

	switch(txStatus){
 8000ce8:	4b60      	ldr	r3, [pc, #384]	@ (8000e6c <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8000cea:	781b      	ldrb	r3, [r3, #0]
 8000cec:	b2db      	uxtb	r3, r3
 8000cee:	2b03      	cmp	r3, #3
 8000cf0:	f200 80ae 	bhi.w	8000e50 <HAL_TIM_PeriodElapsedCallback+0x170>
 8000cf4:	a201      	add	r2, pc, #4	@ (adr r2, 8000cfc <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8000cf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cfa:	bf00      	nop
 8000cfc:	08000d0d 	.word	0x08000d0d
 8000d00:	08000d37 	.word	0x08000d37
 8000d04:	08000d8b 	.word	0x08000d8b
 8000d08:	08000df1 	.word	0x08000df1

	case FRAME_PULSE:

		__HAL_TIM_SET_AUTORELOAD(&htim4, 417 - 1);
 8000d0c:	4b58      	ldr	r3, [pc, #352]	@ (8000e70 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	f44f 72d0 	mov.w	r2, #416	@ 0x1a0
 8000d14:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000d16:	4b56      	ldr	r3, [pc, #344]	@ (8000e70 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8000d18:	f44f 72d0 	mov.w	r2, #416	@ 0x1a0
 8000d1c:	60da      	str	r2, [r3, #12]
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000d1e:	2100      	movs	r1, #0
 8000d20:	4854      	ldr	r0, [pc, #336]	@ (8000e74 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8000d22:	f001 fd31 	bl	8002788 <HAL_TIM_PWM_Start>
		__HAL_TIM_SET_COUNTER(&htim4, 0);
 8000d26:	4b52      	ldr	r3, [pc, #328]	@ (8000e70 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	625a      	str	r2, [r3, #36]	@ 0x24
		txStatus = FRAME_GAP;
 8000d2e:	4b4f      	ldr	r3, [pc, #316]	@ (8000e6c <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8000d30:	2201      	movs	r2, #1
 8000d32:	701a      	strb	r2, [r3, #0]
		return;
 8000d34:	e097      	b.n	8000e66 <HAL_TIM_PeriodElapsedCallback+0x186>

		break;
	case FRAME_GAP:

		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 8000d36:	2100      	movs	r1, #0
 8000d38:	484e      	ldr	r0, [pc, #312]	@ (8000e74 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8000d3a:	f001 fded 	bl	8002918 <HAL_TIM_PWM_Stop>
		__HAL_TIM_SET_AUTORELOAD(&htim4, 417 - 1);
 8000d3e:	4b4c      	ldr	r3, [pc, #304]	@ (8000e70 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	f44f 72d0 	mov.w	r2, #416	@ 0x1a0
 8000d46:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000d48:	4b49      	ldr	r3, [pc, #292]	@ (8000e70 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8000d4a:	f44f 72d0 	mov.w	r2, #416	@ 0x1a0
 8000d4e:	60da      	str	r2, [r3, #12]
		__HAL_TIM_SET_COUNTER(&htim4, 0);
 8000d50:	4b47      	ldr	r3, [pc, #284]	@ (8000e70 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	2200      	movs	r2, #0
 8000d56:	625a      	str	r2, [r3, #36]	@ 0x24
		frameSymbolCount++;
 8000d58:	4b47      	ldr	r3, [pc, #284]	@ (8000e78 <HAL_TIM_PeriodElapsedCallback+0x198>)
 8000d5a:	781b      	ldrb	r3, [r3, #0]
 8000d5c:	b2db      	uxtb	r3, r3
 8000d5e:	3301      	adds	r3, #1
 8000d60:	b2da      	uxtb	r2, r3
 8000d62:	4b45      	ldr	r3, [pc, #276]	@ (8000e78 <HAL_TIM_PeriodElapsedCallback+0x198>)
 8000d64:	701a      	strb	r2, [r3, #0]

		// End of transmission
		if(frameSymbolCount == 3){
 8000d66:	4b44      	ldr	r3, [pc, #272]	@ (8000e78 <HAL_TIM_PeriodElapsedCallback+0x198>)
 8000d68:	781b      	ldrb	r3, [r3, #0]
 8000d6a:	b2db      	uxtb	r3, r3
 8000d6c:	2b03      	cmp	r3, #3
 8000d6e:	d108      	bne.n	8000d82 <HAL_TIM_PeriodElapsedCallback+0xa2>
			HAL_TIM_Base_Stop(&htim4);
 8000d70:	483f      	ldr	r0, [pc, #252]	@ (8000e70 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8000d72:	f001 fc18 	bl	80025a6 <HAL_TIM_Base_Stop>
			frameSymbolCount = 0;
 8000d76:	4b40      	ldr	r3, [pc, #256]	@ (8000e78 <HAL_TIM_PeriodElapsedCallback+0x198>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	701a      	strb	r2, [r3, #0]
			systemStatus = IDLE;
 8000d7c:	4b3f      	ldr	r3, [pc, #252]	@ (8000e7c <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8000d7e:	2202      	movs	r2, #2
 8000d80:	701a      	strb	r2, [r3, #0]
		}

		txStatus = BIT_PULSE;
 8000d82:	4b3a      	ldr	r3, [pc, #232]	@ (8000e6c <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8000d84:	2202      	movs	r2, #2
 8000d86:	701a      	strb	r2, [r3, #0]

		break;
 8000d88:	e062      	b.n	8000e50 <HAL_TIM_PeriodElapsedCallback+0x170>
	case BIT_PULSE:

		__HAL_TIM_SET_AUTORELOAD(&htim4, 104 - 1);
 8000d8a:	4b39      	ldr	r3, [pc, #228]	@ (8000e70 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	2267      	movs	r2, #103	@ 0x67
 8000d90:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000d92:	4b37      	ldr	r3, [pc, #220]	@ (8000e70 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8000d94:	2267      	movs	r2, #103	@ 0x67
 8000d96:	60da      	str	r2, [r3, #12]
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000d98:	2100      	movs	r1, #0
 8000d9a:	4836      	ldr	r0, [pc, #216]	@ (8000e74 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8000d9c:	f001 fcf4 	bl	8002788 <HAL_TIM_PWM_Start>
		__HAL_TIM_SET_COUNTER(&htim4, 0);
 8000da0:	4b33      	ldr	r3, [pc, #204]	@ (8000e70 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	2200      	movs	r2, #0
 8000da6:	625a      	str	r2, [r3, #36]	@ 0x24

		txDataBit = txDataBuffer[txDataIndex] & (0x80 >> txBitIndex);
 8000da8:	4b35      	ldr	r3, [pc, #212]	@ (8000e80 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8000daa:	881b      	ldrh	r3, [r3, #0]
 8000dac:	b29b      	uxth	r3, r3
 8000dae:	461a      	mov	r2, r3
 8000db0:	4b34      	ldr	r3, [pc, #208]	@ (8000e84 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8000db2:	5c9b      	ldrb	r3, [r3, r2]
 8000db4:	461a      	mov	r2, r3
 8000db6:	4b34      	ldr	r3, [pc, #208]	@ (8000e88 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8000db8:	781b      	ldrb	r3, [r3, #0]
 8000dba:	b2db      	uxtb	r3, r3
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	2380      	movs	r3, #128	@ 0x80
 8000dc0:	410b      	asrs	r3, r1
 8000dc2:	4013      	ands	r3, r2
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	bf14      	ite	ne
 8000dc8:	2301      	movne	r3, #1
 8000dca:	2300      	moveq	r3, #0
 8000dcc:	b2da      	uxtb	r2, r3
 8000dce:	4b2f      	ldr	r3, [pc, #188]	@ (8000e8c <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8000dd0:	701a      	strb	r2, [r3, #0]
		txGapLength = txDataBit ? 104 : 348;
 8000dd2:	4b2e      	ldr	r3, [pc, #184]	@ (8000e8c <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8000dd4:	781b      	ldrb	r3, [r3, #0]
 8000dd6:	b2db      	uxtb	r3, r3
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d001      	beq.n	8000de0 <HAL_TIM_PeriodElapsedCallback+0x100>
 8000ddc:	2268      	movs	r2, #104	@ 0x68
 8000dde:	e001      	b.n	8000de4 <HAL_TIM_PeriodElapsedCallback+0x104>
 8000de0:	f44f 72ae 	mov.w	r2, #348	@ 0x15c
 8000de4:	4b2a      	ldr	r3, [pc, #168]	@ (8000e90 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8000de6:	801a      	strh	r2, [r3, #0]
		txStatus = BIT_GAP;
 8000de8:	4b20      	ldr	r3, [pc, #128]	@ (8000e6c <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8000dea:	2203      	movs	r2, #3
 8000dec:	701a      	strb	r2, [r3, #0]

		break;
 8000dee:	e02f      	b.n	8000e50 <HAL_TIM_PeriodElapsedCallback+0x170>
	case BIT_GAP:

		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 8000df0:	2100      	movs	r1, #0
 8000df2:	4820      	ldr	r0, [pc, #128]	@ (8000e74 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8000df4:	f001 fd90 	bl	8002918 <HAL_TIM_PWM_Stop>
		__HAL_TIM_SET_AUTORELOAD(&htim4, txGapLength - 1);
 8000df8:	4b25      	ldr	r3, [pc, #148]	@ (8000e90 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8000dfa:	881b      	ldrh	r3, [r3, #0]
 8000dfc:	b29b      	uxth	r3, r3
 8000dfe:	1e5a      	subs	r2, r3, #1
 8000e00:	4b1b      	ldr	r3, [pc, #108]	@ (8000e70 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000e06:	4b22      	ldr	r3, [pc, #136]	@ (8000e90 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8000e08:	881b      	ldrh	r3, [r3, #0]
 8000e0a:	b29b      	uxth	r3, r3
 8000e0c:	3b01      	subs	r3, #1
 8000e0e:	461a      	mov	r2, r3
 8000e10:	4b17      	ldr	r3, [pc, #92]	@ (8000e70 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8000e12:	60da      	str	r2, [r3, #12]
		__HAL_TIM_SET_COUNTER(&htim4, 0);
 8000e14:	4b16      	ldr	r3, [pc, #88]	@ (8000e70 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	2200      	movs	r2, #0
 8000e1a:	625a      	str	r2, [r3, #36]	@ 0x24
		txStatus = BIT_PULSE;
 8000e1c:	4b13      	ldr	r3, [pc, #76]	@ (8000e6c <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8000e1e:	2202      	movs	r2, #2
 8000e20:	701a      	strb	r2, [r3, #0]

		txBitIndex++;
 8000e22:	4b19      	ldr	r3, [pc, #100]	@ (8000e88 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8000e24:	781b      	ldrb	r3, [r3, #0]
 8000e26:	b2db      	uxtb	r3, r3
 8000e28:	3301      	adds	r3, #1
 8000e2a:	b2da      	uxtb	r2, r3
 8000e2c:	4b16      	ldr	r3, [pc, #88]	@ (8000e88 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8000e2e:	701a      	strb	r2, [r3, #0]
		if(txBitIndex >= 8){
 8000e30:	4b15      	ldr	r3, [pc, #84]	@ (8000e88 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	b2db      	uxtb	r3, r3
 8000e36:	2b07      	cmp	r3, #7
 8000e38:	d909      	bls.n	8000e4e <HAL_TIM_PeriodElapsedCallback+0x16e>
			txBitIndex = 0;
 8000e3a:	4b13      	ldr	r3, [pc, #76]	@ (8000e88 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	701a      	strb	r2, [r3, #0]
			txDataIndex++;
 8000e40:	4b0f      	ldr	r3, [pc, #60]	@ (8000e80 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8000e42:	881b      	ldrh	r3, [r3, #0]
 8000e44:	b29b      	uxth	r3, r3
 8000e46:	3301      	adds	r3, #1
 8000e48:	b29a      	uxth	r2, r3
 8000e4a:	4b0d      	ldr	r3, [pc, #52]	@ (8000e80 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8000e4c:	801a      	strh	r2, [r3, #0]
		}

		break;
 8000e4e:	bf00      	nop

	}

	// Send 2nd frame symbol if no more data
	if(txDataIndex >= txDataLength){
 8000e50:	4b0b      	ldr	r3, [pc, #44]	@ (8000e80 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8000e52:	881b      	ldrh	r3, [r3, #0]
 8000e54:	b29a      	uxth	r2, r3
 8000e56:	4b0f      	ldr	r3, [pc, #60]	@ (8000e94 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8000e58:	881b      	ldrh	r3, [r3, #0]
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	d303      	bcc.n	8000e66 <HAL_TIM_PeriodElapsedCallback+0x186>
		txStatus = FRAME_PULSE;
 8000e5e:	4b03      	ldr	r3, [pc, #12]	@ (8000e6c <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	701a      	strb	r2, [r3, #0]
		return;
 8000e64:	bf00      	nop
	}


}
 8000e66:	3708      	adds	r7, #8
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	2000034c 	.word	0x2000034c
 8000e70:	20000118 	.word	0x20000118
 8000e74:	20000088 	.word	0x20000088
 8000e78:	20000470 	.word	0x20000470
 8000e7c:	20000000 	.word	0x20000000
 8000e80:	2000046c 	.word	0x2000046c
 8000e84:	20000350 	.word	0x20000350
 8000e88:	2000046b 	.word	0x2000046b
 8000e8c:	2000046a 	.word	0x2000046a
 8000e90:	2000046e 	.word	0x2000046e
 8000e94:	20000468 	.word	0x20000468

08000e98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e9c:	b672      	cpsid	i
}
 8000e9e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ea0:	bf00      	nop
 8000ea2:	e7fd      	b.n	8000ea0 <Error_Handler+0x8>

08000ea4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eaa:	2300      	movs	r3, #0
 8000eac:	607b      	str	r3, [r7, #4]
 8000eae:	4b10      	ldr	r3, [pc, #64]	@ (8000ef0 <HAL_MspInit+0x4c>)
 8000eb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000eb2:	4a0f      	ldr	r2, [pc, #60]	@ (8000ef0 <HAL_MspInit+0x4c>)
 8000eb4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000eb8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000eba:	4b0d      	ldr	r3, [pc, #52]	@ (8000ef0 <HAL_MspInit+0x4c>)
 8000ebc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ebe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ec2:	607b      	str	r3, [r7, #4]
 8000ec4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	603b      	str	r3, [r7, #0]
 8000eca:	4b09      	ldr	r3, [pc, #36]	@ (8000ef0 <HAL_MspInit+0x4c>)
 8000ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ece:	4a08      	ldr	r2, [pc, #32]	@ (8000ef0 <HAL_MspInit+0x4c>)
 8000ed0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ed4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ed6:	4b06      	ldr	r3, [pc, #24]	@ (8000ef0 <HAL_MspInit+0x4c>)
 8000ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ede:	603b      	str	r3, [r7, #0]
 8000ee0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000ee2:	2007      	movs	r0, #7
 8000ee4:	f000 fb3a 	bl	800155c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ee8:	bf00      	nop
 8000eea:	3708      	adds	r7, #8
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}
 8000ef0:	40023800 	.word	0x40023800

08000ef4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b086      	sub	sp, #24
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000f04:	d10e      	bne.n	8000f24 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000f06:	2300      	movs	r3, #0
 8000f08:	617b      	str	r3, [r7, #20]
 8000f0a:	4b20      	ldr	r3, [pc, #128]	@ (8000f8c <HAL_TIM_Base_MspInit+0x98>)
 8000f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f0e:	4a1f      	ldr	r2, [pc, #124]	@ (8000f8c <HAL_TIM_Base_MspInit+0x98>)
 8000f10:	f043 0301 	orr.w	r3, r3, #1
 8000f14:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f16:	4b1d      	ldr	r3, [pc, #116]	@ (8000f8c <HAL_TIM_Base_MspInit+0x98>)
 8000f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f1a:	f003 0301 	and.w	r3, r3, #1
 8000f1e:	617b      	str	r3, [r7, #20]
 8000f20:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8000f22:	e02e      	b.n	8000f82 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM3)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	4a19      	ldr	r2, [pc, #100]	@ (8000f90 <HAL_TIM_Base_MspInit+0x9c>)
 8000f2a:	4293      	cmp	r3, r2
 8000f2c:	d10e      	bne.n	8000f4c <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000f2e:	2300      	movs	r3, #0
 8000f30:	613b      	str	r3, [r7, #16]
 8000f32:	4b16      	ldr	r3, [pc, #88]	@ (8000f8c <HAL_TIM_Base_MspInit+0x98>)
 8000f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f36:	4a15      	ldr	r2, [pc, #84]	@ (8000f8c <HAL_TIM_Base_MspInit+0x98>)
 8000f38:	f043 0302 	orr.w	r3, r3, #2
 8000f3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f3e:	4b13      	ldr	r3, [pc, #76]	@ (8000f8c <HAL_TIM_Base_MspInit+0x98>)
 8000f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f42:	f003 0302 	and.w	r3, r3, #2
 8000f46:	613b      	str	r3, [r7, #16]
 8000f48:	693b      	ldr	r3, [r7, #16]
}
 8000f4a:	e01a      	b.n	8000f82 <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM4)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	4a10      	ldr	r2, [pc, #64]	@ (8000f94 <HAL_TIM_Base_MspInit+0xa0>)
 8000f52:	4293      	cmp	r3, r2
 8000f54:	d115      	bne.n	8000f82 <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000f56:	2300      	movs	r3, #0
 8000f58:	60fb      	str	r3, [r7, #12]
 8000f5a:	4b0c      	ldr	r3, [pc, #48]	@ (8000f8c <HAL_TIM_Base_MspInit+0x98>)
 8000f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f5e:	4a0b      	ldr	r2, [pc, #44]	@ (8000f8c <HAL_TIM_Base_MspInit+0x98>)
 8000f60:	f043 0304 	orr.w	r3, r3, #4
 8000f64:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f66:	4b09      	ldr	r3, [pc, #36]	@ (8000f8c <HAL_TIM_Base_MspInit+0x98>)
 8000f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f6a:	f003 0304 	and.w	r3, r3, #4
 8000f6e:	60fb      	str	r3, [r7, #12]
 8000f70:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8000f72:	2200      	movs	r2, #0
 8000f74:	2100      	movs	r1, #0
 8000f76:	201e      	movs	r0, #30
 8000f78:	f000 fafb 	bl	8001572 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000f7c:	201e      	movs	r0, #30
 8000f7e:	f000 fb14 	bl	80015aa <HAL_NVIC_EnableIRQ>
}
 8000f82:	bf00      	nop
 8000f84:	3718      	adds	r7, #24
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	40023800 	.word	0x40023800
 8000f90:	40000400 	.word	0x40000400
 8000f94:	40000800 	.word	0x40000800

08000f98 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b088      	sub	sp, #32
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa0:	f107 030c 	add.w	r3, r7, #12
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	601a      	str	r2, [r3, #0]
 8000fa8:	605a      	str	r2, [r3, #4]
 8000faa:	609a      	str	r2, [r3, #8]
 8000fac:	60da      	str	r2, [r3, #12]
 8000fae:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000fb8:	d11d      	bne.n	8000ff6 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fba:	2300      	movs	r3, #0
 8000fbc:	60bb      	str	r3, [r7, #8]
 8000fbe:	4b10      	ldr	r3, [pc, #64]	@ (8001000 <HAL_TIM_MspPostInit+0x68>)
 8000fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fc2:	4a0f      	ldr	r2, [pc, #60]	@ (8001000 <HAL_TIM_MspPostInit+0x68>)
 8000fc4:	f043 0301 	orr.w	r3, r3, #1
 8000fc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fca:	4b0d      	ldr	r3, [pc, #52]	@ (8001000 <HAL_TIM_MspPostInit+0x68>)
 8000fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fce:	f003 0301 	and.w	r3, r3, #1
 8000fd2:	60bb      	str	r3, [r7, #8]
 8000fd4:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fda:	2302      	movs	r3, #2
 8000fdc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fea:	f107 030c 	add.w	r3, r7, #12
 8000fee:	4619      	mov	r1, r3
 8000ff0:	4804      	ldr	r0, [pc, #16]	@ (8001004 <HAL_TIM_MspPostInit+0x6c>)
 8000ff2:	f000 faf5 	bl	80015e0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000ff6:	bf00      	nop
 8000ff8:	3720      	adds	r7, #32
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	40023800 	.word	0x40023800
 8001004:	40020000 	.word	0x40020000

08001008 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b08a      	sub	sp, #40	@ 0x28
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001010:	f107 0314 	add.w	r3, r7, #20
 8001014:	2200      	movs	r2, #0
 8001016:	601a      	str	r2, [r3, #0]
 8001018:	605a      	str	r2, [r3, #4]
 800101a:	609a      	str	r2, [r3, #8]
 800101c:	60da      	str	r2, [r3, #12]
 800101e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	4a19      	ldr	r2, [pc, #100]	@ (800108c <HAL_UART_MspInit+0x84>)
 8001026:	4293      	cmp	r3, r2
 8001028:	d12b      	bne.n	8001082 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800102a:	2300      	movs	r3, #0
 800102c:	613b      	str	r3, [r7, #16]
 800102e:	4b18      	ldr	r3, [pc, #96]	@ (8001090 <HAL_UART_MspInit+0x88>)
 8001030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001032:	4a17      	ldr	r2, [pc, #92]	@ (8001090 <HAL_UART_MspInit+0x88>)
 8001034:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001038:	6413      	str	r3, [r2, #64]	@ 0x40
 800103a:	4b15      	ldr	r3, [pc, #84]	@ (8001090 <HAL_UART_MspInit+0x88>)
 800103c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800103e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001042:	613b      	str	r3, [r7, #16]
 8001044:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001046:	2300      	movs	r3, #0
 8001048:	60fb      	str	r3, [r7, #12]
 800104a:	4b11      	ldr	r3, [pc, #68]	@ (8001090 <HAL_UART_MspInit+0x88>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104e:	4a10      	ldr	r2, [pc, #64]	@ (8001090 <HAL_UART_MspInit+0x88>)
 8001050:	f043 0301 	orr.w	r3, r3, #1
 8001054:	6313      	str	r3, [r2, #48]	@ 0x30
 8001056:	4b0e      	ldr	r3, [pc, #56]	@ (8001090 <HAL_UART_MspInit+0x88>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105a:	f003 0301 	and.w	r3, r3, #1
 800105e:	60fb      	str	r3, [r7, #12]
 8001060:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001062:	230c      	movs	r3, #12
 8001064:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001066:	2302      	movs	r3, #2
 8001068:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106a:	2300      	movs	r3, #0
 800106c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800106e:	2303      	movs	r3, #3
 8001070:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001072:	2307      	movs	r3, #7
 8001074:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001076:	f107 0314 	add.w	r3, r7, #20
 800107a:	4619      	mov	r1, r3
 800107c:	4805      	ldr	r0, [pc, #20]	@ (8001094 <HAL_UART_MspInit+0x8c>)
 800107e:	f000 faaf 	bl	80015e0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001082:	bf00      	nop
 8001084:	3728      	adds	r7, #40	@ 0x28
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	40004400 	.word	0x40004400
 8001090:	40023800 	.word	0x40023800
 8001094:	40020000 	.word	0x40020000

08001098 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800109c:	bf00      	nop
 800109e:	e7fd      	b.n	800109c <NMI_Handler+0x4>

080010a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010a4:	bf00      	nop
 80010a6:	e7fd      	b.n	80010a4 <HardFault_Handler+0x4>

080010a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010ac:	bf00      	nop
 80010ae:	e7fd      	b.n	80010ac <MemManage_Handler+0x4>

080010b0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010b4:	bf00      	nop
 80010b6:	e7fd      	b.n	80010b4 <BusFault_Handler+0x4>

080010b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010bc:	bf00      	nop
 80010be:	e7fd      	b.n	80010bc <UsageFault_Handler+0x4>

080010c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010c4:	bf00      	nop
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr

080010ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010ce:	b480      	push	{r7}
 80010d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010d2:	bf00      	nop
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr

080010dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010e0:	bf00      	nop
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr

080010ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010ea:	b580      	push	{r7, lr}
 80010ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010ee:	f000 f945 	bl	800137c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010f2:	bf00      	nop
 80010f4:	bd80      	pop	{r7, pc}

080010f6 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80010f6:	b580      	push	{r7, lr}
 80010f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(OWC_RX_Pin);
 80010fa:	2040      	movs	r0, #64	@ 0x40
 80010fc:	f000 fc04 	bl	8001908 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001100:	bf00      	nop
 8001102:	bd80      	pop	{r7, pc}

08001104 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001108:	4802      	ldr	r0, [pc, #8]	@ (8001114 <TIM4_IRQHandler+0x10>)
 800110a:	f001 fc75 	bl	80029f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800110e:	bf00      	nop
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	20000118 	.word	0x20000118

08001118 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b086      	sub	sp, #24
 800111c:	af00      	add	r7, sp, #0
 800111e:	60f8      	str	r0, [r7, #12]
 8001120:	60b9      	str	r1, [r7, #8]
 8001122:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001124:	2300      	movs	r3, #0
 8001126:	617b      	str	r3, [r7, #20]
 8001128:	e00a      	b.n	8001140 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800112a:	f3af 8000 	nop.w
 800112e:	4601      	mov	r1, r0
 8001130:	68bb      	ldr	r3, [r7, #8]
 8001132:	1c5a      	adds	r2, r3, #1
 8001134:	60ba      	str	r2, [r7, #8]
 8001136:	b2ca      	uxtb	r2, r1
 8001138:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800113a:	697b      	ldr	r3, [r7, #20]
 800113c:	3301      	adds	r3, #1
 800113e:	617b      	str	r3, [r7, #20]
 8001140:	697a      	ldr	r2, [r7, #20]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	429a      	cmp	r2, r3
 8001146:	dbf0      	blt.n	800112a <_read+0x12>
  }

  return len;
 8001148:	687b      	ldr	r3, [r7, #4]
}
 800114a:	4618      	mov	r0, r3
 800114c:	3718      	adds	r7, #24
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}

08001152 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001152:	b580      	push	{r7, lr}
 8001154:	b086      	sub	sp, #24
 8001156:	af00      	add	r7, sp, #0
 8001158:	60f8      	str	r0, [r7, #12]
 800115a:	60b9      	str	r1, [r7, #8]
 800115c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800115e:	2300      	movs	r3, #0
 8001160:	617b      	str	r3, [r7, #20]
 8001162:	e009      	b.n	8001178 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001164:	68bb      	ldr	r3, [r7, #8]
 8001166:	1c5a      	adds	r2, r3, #1
 8001168:	60ba      	str	r2, [r7, #8]
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	4618      	mov	r0, r3
 800116e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001172:	697b      	ldr	r3, [r7, #20]
 8001174:	3301      	adds	r3, #1
 8001176:	617b      	str	r3, [r7, #20]
 8001178:	697a      	ldr	r2, [r7, #20]
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	429a      	cmp	r2, r3
 800117e:	dbf1      	blt.n	8001164 <_write+0x12>
  }
  return len;
 8001180:	687b      	ldr	r3, [r7, #4]
}
 8001182:	4618      	mov	r0, r3
 8001184:	3718      	adds	r7, #24
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}

0800118a <_close>:

int _close(int file)
{
 800118a:	b480      	push	{r7}
 800118c:	b083      	sub	sp, #12
 800118e:	af00      	add	r7, sp, #0
 8001190:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001192:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001196:	4618      	mov	r0, r3
 8001198:	370c      	adds	r7, #12
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr

080011a2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80011a2:	b480      	push	{r7}
 80011a4:	b083      	sub	sp, #12
 80011a6:	af00      	add	r7, sp, #0
 80011a8:	6078      	str	r0, [r7, #4]
 80011aa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80011b2:	605a      	str	r2, [r3, #4]
  return 0;
 80011b4:	2300      	movs	r3, #0
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	370c      	adds	r7, #12
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr

080011c2 <_isatty>:

int _isatty(int file)
{
 80011c2:	b480      	push	{r7}
 80011c4:	b083      	sub	sp, #12
 80011c6:	af00      	add	r7, sp, #0
 80011c8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80011ca:	2301      	movs	r3, #1
}
 80011cc:	4618      	mov	r0, r3
 80011ce:	370c      	adds	r7, #12
 80011d0:	46bd      	mov	sp, r7
 80011d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d6:	4770      	bx	lr

080011d8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80011d8:	b480      	push	{r7}
 80011da:	b085      	sub	sp, #20
 80011dc:	af00      	add	r7, sp, #0
 80011de:	60f8      	str	r0, [r7, #12]
 80011e0:	60b9      	str	r1, [r7, #8]
 80011e2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80011e4:	2300      	movs	r3, #0
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	3714      	adds	r7, #20
 80011ea:	46bd      	mov	sp, r7
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr
	...

080011f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b086      	sub	sp, #24
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011fc:	4a14      	ldr	r2, [pc, #80]	@ (8001250 <_sbrk+0x5c>)
 80011fe:	4b15      	ldr	r3, [pc, #84]	@ (8001254 <_sbrk+0x60>)
 8001200:	1ad3      	subs	r3, r2, r3
 8001202:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001204:	697b      	ldr	r3, [r7, #20]
 8001206:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001208:	4b13      	ldr	r3, [pc, #76]	@ (8001258 <_sbrk+0x64>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d102      	bne.n	8001216 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001210:	4b11      	ldr	r3, [pc, #68]	@ (8001258 <_sbrk+0x64>)
 8001212:	4a12      	ldr	r2, [pc, #72]	@ (800125c <_sbrk+0x68>)
 8001214:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001216:	4b10      	ldr	r3, [pc, #64]	@ (8001258 <_sbrk+0x64>)
 8001218:	681a      	ldr	r2, [r3, #0]
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	4413      	add	r3, r2
 800121e:	693a      	ldr	r2, [r7, #16]
 8001220:	429a      	cmp	r2, r3
 8001222:	d207      	bcs.n	8001234 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001224:	f002 fe60 	bl	8003ee8 <__errno>
 8001228:	4603      	mov	r3, r0
 800122a:	220c      	movs	r2, #12
 800122c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800122e:	f04f 33ff 	mov.w	r3, #4294967295
 8001232:	e009      	b.n	8001248 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001234:	4b08      	ldr	r3, [pc, #32]	@ (8001258 <_sbrk+0x64>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800123a:	4b07      	ldr	r3, [pc, #28]	@ (8001258 <_sbrk+0x64>)
 800123c:	681a      	ldr	r2, [r3, #0]
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	4413      	add	r3, r2
 8001242:	4a05      	ldr	r2, [pc, #20]	@ (8001258 <_sbrk+0x64>)
 8001244:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001246:	68fb      	ldr	r3, [r7, #12]
}
 8001248:	4618      	mov	r0, r3
 800124a:	3718      	adds	r7, #24
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}
 8001250:	20020000 	.word	0x20020000
 8001254:	00000400 	.word	0x00000400
 8001258:	20000474 	.word	0x20000474
 800125c:	200005c8 	.word	0x200005c8

08001260 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001264:	4b06      	ldr	r3, [pc, #24]	@ (8001280 <SystemInit+0x20>)
 8001266:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800126a:	4a05      	ldr	r2, [pc, #20]	@ (8001280 <SystemInit+0x20>)
 800126c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001270:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001274:	bf00      	nop
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr
 800127e:	bf00      	nop
 8001280:	e000ed00 	.word	0xe000ed00

08001284 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001284:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80012bc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001288:	f7ff ffea 	bl	8001260 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800128c:	480c      	ldr	r0, [pc, #48]	@ (80012c0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800128e:	490d      	ldr	r1, [pc, #52]	@ (80012c4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001290:	4a0d      	ldr	r2, [pc, #52]	@ (80012c8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001292:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001294:	e002      	b.n	800129c <LoopCopyDataInit>

08001296 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001296:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001298:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800129a:	3304      	adds	r3, #4

0800129c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800129c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800129e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012a0:	d3f9      	bcc.n	8001296 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012a2:	4a0a      	ldr	r2, [pc, #40]	@ (80012cc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80012a4:	4c0a      	ldr	r4, [pc, #40]	@ (80012d0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80012a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012a8:	e001      	b.n	80012ae <LoopFillZerobss>

080012aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012ac:	3204      	adds	r2, #4

080012ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012b0:	d3fb      	bcc.n	80012aa <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80012b2:	f002 fe1f 	bl	8003ef4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012b6:	f7ff f999 	bl	80005ec <main>
  bx  lr    
 80012ba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80012bc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80012c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012c4:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80012c8:	08004b14 	.word	0x08004b14
  ldr r2, =_sbss
 80012cc:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80012d0:	200005c8 	.word	0x200005c8

080012d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012d4:	e7fe      	b.n	80012d4 <ADC_IRQHandler>
	...

080012d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80012dc:	4b0e      	ldr	r3, [pc, #56]	@ (8001318 <HAL_Init+0x40>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	4a0d      	ldr	r2, [pc, #52]	@ (8001318 <HAL_Init+0x40>)
 80012e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80012e6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80012e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001318 <HAL_Init+0x40>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	4a0a      	ldr	r2, [pc, #40]	@ (8001318 <HAL_Init+0x40>)
 80012ee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80012f2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012f4:	4b08      	ldr	r3, [pc, #32]	@ (8001318 <HAL_Init+0x40>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	4a07      	ldr	r2, [pc, #28]	@ (8001318 <HAL_Init+0x40>)
 80012fa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012fe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001300:	2003      	movs	r0, #3
 8001302:	f000 f92b 	bl	800155c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001306:	2000      	movs	r0, #0
 8001308:	f000 f808 	bl	800131c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800130c:	f7ff fdca 	bl	8000ea4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001310:	2300      	movs	r3, #0
}
 8001312:	4618      	mov	r0, r3
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	40023c00 	.word	0x40023c00

0800131c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001324:	4b12      	ldr	r3, [pc, #72]	@ (8001370 <HAL_InitTick+0x54>)
 8001326:	681a      	ldr	r2, [r3, #0]
 8001328:	4b12      	ldr	r3, [pc, #72]	@ (8001374 <HAL_InitTick+0x58>)
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	4619      	mov	r1, r3
 800132e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001332:	fbb3 f3f1 	udiv	r3, r3, r1
 8001336:	fbb2 f3f3 	udiv	r3, r2, r3
 800133a:	4618      	mov	r0, r3
 800133c:	f000 f943 	bl	80015c6 <HAL_SYSTICK_Config>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d001      	beq.n	800134a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001346:	2301      	movs	r3, #1
 8001348:	e00e      	b.n	8001368 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	2b0f      	cmp	r3, #15
 800134e:	d80a      	bhi.n	8001366 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001350:	2200      	movs	r2, #0
 8001352:	6879      	ldr	r1, [r7, #4]
 8001354:	f04f 30ff 	mov.w	r0, #4294967295
 8001358:	f000 f90b 	bl	8001572 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800135c:	4a06      	ldr	r2, [pc, #24]	@ (8001378 <HAL_InitTick+0x5c>)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001362:	2300      	movs	r3, #0
 8001364:	e000      	b.n	8001368 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001366:	2301      	movs	r3, #1
}
 8001368:	4618      	mov	r0, r3
 800136a:	3708      	adds	r7, #8
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	20000004 	.word	0x20000004
 8001374:	2000000c 	.word	0x2000000c
 8001378:	20000008 	.word	0x20000008

0800137c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001380:	4b06      	ldr	r3, [pc, #24]	@ (800139c <HAL_IncTick+0x20>)
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	461a      	mov	r2, r3
 8001386:	4b06      	ldr	r3, [pc, #24]	@ (80013a0 <HAL_IncTick+0x24>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4413      	add	r3, r2
 800138c:	4a04      	ldr	r2, [pc, #16]	@ (80013a0 <HAL_IncTick+0x24>)
 800138e:	6013      	str	r3, [r2, #0]
}
 8001390:	bf00      	nop
 8001392:	46bd      	mov	sp, r7
 8001394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001398:	4770      	bx	lr
 800139a:	bf00      	nop
 800139c:	2000000c 	.word	0x2000000c
 80013a0:	20000478 	.word	0x20000478

080013a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
  return uwTick;
 80013a8:	4b03      	ldr	r3, [pc, #12]	@ (80013b8 <HAL_GetTick+0x14>)
 80013aa:	681b      	ldr	r3, [r3, #0]
}
 80013ac:	4618      	mov	r0, r3
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop
 80013b8:	20000478 	.word	0x20000478

080013bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013bc:	b480      	push	{r7}
 80013be:	b085      	sub	sp, #20
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	f003 0307 	and.w	r3, r3, #7
 80013ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001400 <__NVIC_SetPriorityGrouping+0x44>)
 80013ce:	68db      	ldr	r3, [r3, #12]
 80013d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013d2:	68ba      	ldr	r2, [r7, #8]
 80013d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80013d8:	4013      	ands	r3, r2
 80013da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013e0:	68bb      	ldr	r3, [r7, #8]
 80013e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80013e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013ee:	4a04      	ldr	r2, [pc, #16]	@ (8001400 <__NVIC_SetPriorityGrouping+0x44>)
 80013f0:	68bb      	ldr	r3, [r7, #8]
 80013f2:	60d3      	str	r3, [r2, #12]
}
 80013f4:	bf00      	nop
 80013f6:	3714      	adds	r7, #20
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr
 8001400:	e000ed00 	.word	0xe000ed00

08001404 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001408:	4b04      	ldr	r3, [pc, #16]	@ (800141c <__NVIC_GetPriorityGrouping+0x18>)
 800140a:	68db      	ldr	r3, [r3, #12]
 800140c:	0a1b      	lsrs	r3, r3, #8
 800140e:	f003 0307 	and.w	r3, r3, #7
}
 8001412:	4618      	mov	r0, r3
 8001414:	46bd      	mov	sp, r7
 8001416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141a:	4770      	bx	lr
 800141c:	e000ed00 	.word	0xe000ed00

08001420 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001420:	b480      	push	{r7}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0
 8001426:	4603      	mov	r3, r0
 8001428:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800142a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800142e:	2b00      	cmp	r3, #0
 8001430:	db0b      	blt.n	800144a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001432:	79fb      	ldrb	r3, [r7, #7]
 8001434:	f003 021f 	and.w	r2, r3, #31
 8001438:	4907      	ldr	r1, [pc, #28]	@ (8001458 <__NVIC_EnableIRQ+0x38>)
 800143a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800143e:	095b      	lsrs	r3, r3, #5
 8001440:	2001      	movs	r0, #1
 8001442:	fa00 f202 	lsl.w	r2, r0, r2
 8001446:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800144a:	bf00      	nop
 800144c:	370c      	adds	r7, #12
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr
 8001456:	bf00      	nop
 8001458:	e000e100 	.word	0xe000e100

0800145c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800145c:	b480      	push	{r7}
 800145e:	b083      	sub	sp, #12
 8001460:	af00      	add	r7, sp, #0
 8001462:	4603      	mov	r3, r0
 8001464:	6039      	str	r1, [r7, #0]
 8001466:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001468:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800146c:	2b00      	cmp	r3, #0
 800146e:	db0a      	blt.n	8001486 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	b2da      	uxtb	r2, r3
 8001474:	490c      	ldr	r1, [pc, #48]	@ (80014a8 <__NVIC_SetPriority+0x4c>)
 8001476:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800147a:	0112      	lsls	r2, r2, #4
 800147c:	b2d2      	uxtb	r2, r2
 800147e:	440b      	add	r3, r1
 8001480:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001484:	e00a      	b.n	800149c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	b2da      	uxtb	r2, r3
 800148a:	4908      	ldr	r1, [pc, #32]	@ (80014ac <__NVIC_SetPriority+0x50>)
 800148c:	79fb      	ldrb	r3, [r7, #7]
 800148e:	f003 030f 	and.w	r3, r3, #15
 8001492:	3b04      	subs	r3, #4
 8001494:	0112      	lsls	r2, r2, #4
 8001496:	b2d2      	uxtb	r2, r2
 8001498:	440b      	add	r3, r1
 800149a:	761a      	strb	r2, [r3, #24]
}
 800149c:	bf00      	nop
 800149e:	370c      	adds	r7, #12
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr
 80014a8:	e000e100 	.word	0xe000e100
 80014ac:	e000ed00 	.word	0xe000ed00

080014b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b089      	sub	sp, #36	@ 0x24
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	60f8      	str	r0, [r7, #12]
 80014b8:	60b9      	str	r1, [r7, #8]
 80014ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	f003 0307 	and.w	r3, r3, #7
 80014c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014c4:	69fb      	ldr	r3, [r7, #28]
 80014c6:	f1c3 0307 	rsb	r3, r3, #7
 80014ca:	2b04      	cmp	r3, #4
 80014cc:	bf28      	it	cs
 80014ce:	2304      	movcs	r3, #4
 80014d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014d2:	69fb      	ldr	r3, [r7, #28]
 80014d4:	3304      	adds	r3, #4
 80014d6:	2b06      	cmp	r3, #6
 80014d8:	d902      	bls.n	80014e0 <NVIC_EncodePriority+0x30>
 80014da:	69fb      	ldr	r3, [r7, #28]
 80014dc:	3b03      	subs	r3, #3
 80014de:	e000      	b.n	80014e2 <NVIC_EncodePriority+0x32>
 80014e0:	2300      	movs	r3, #0
 80014e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014e4:	f04f 32ff 	mov.w	r2, #4294967295
 80014e8:	69bb      	ldr	r3, [r7, #24]
 80014ea:	fa02 f303 	lsl.w	r3, r2, r3
 80014ee:	43da      	mvns	r2, r3
 80014f0:	68bb      	ldr	r3, [r7, #8]
 80014f2:	401a      	ands	r2, r3
 80014f4:	697b      	ldr	r3, [r7, #20]
 80014f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014f8:	f04f 31ff 	mov.w	r1, #4294967295
 80014fc:	697b      	ldr	r3, [r7, #20]
 80014fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001502:	43d9      	mvns	r1, r3
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001508:	4313      	orrs	r3, r2
         );
}
 800150a:	4618      	mov	r0, r3
 800150c:	3724      	adds	r7, #36	@ 0x24
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr
	...

08001518 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	3b01      	subs	r3, #1
 8001524:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001528:	d301      	bcc.n	800152e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800152a:	2301      	movs	r3, #1
 800152c:	e00f      	b.n	800154e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800152e:	4a0a      	ldr	r2, [pc, #40]	@ (8001558 <SysTick_Config+0x40>)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	3b01      	subs	r3, #1
 8001534:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001536:	210f      	movs	r1, #15
 8001538:	f04f 30ff 	mov.w	r0, #4294967295
 800153c:	f7ff ff8e 	bl	800145c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001540:	4b05      	ldr	r3, [pc, #20]	@ (8001558 <SysTick_Config+0x40>)
 8001542:	2200      	movs	r2, #0
 8001544:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001546:	4b04      	ldr	r3, [pc, #16]	@ (8001558 <SysTick_Config+0x40>)
 8001548:	2207      	movs	r2, #7
 800154a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800154c:	2300      	movs	r3, #0
}
 800154e:	4618      	mov	r0, r3
 8001550:	3708      	adds	r7, #8
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	e000e010 	.word	0xe000e010

0800155c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001564:	6878      	ldr	r0, [r7, #4]
 8001566:	f7ff ff29 	bl	80013bc <__NVIC_SetPriorityGrouping>
}
 800156a:	bf00      	nop
 800156c:	3708      	adds	r7, #8
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}

08001572 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001572:	b580      	push	{r7, lr}
 8001574:	b086      	sub	sp, #24
 8001576:	af00      	add	r7, sp, #0
 8001578:	4603      	mov	r3, r0
 800157a:	60b9      	str	r1, [r7, #8]
 800157c:	607a      	str	r2, [r7, #4]
 800157e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001580:	2300      	movs	r3, #0
 8001582:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001584:	f7ff ff3e 	bl	8001404 <__NVIC_GetPriorityGrouping>
 8001588:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800158a:	687a      	ldr	r2, [r7, #4]
 800158c:	68b9      	ldr	r1, [r7, #8]
 800158e:	6978      	ldr	r0, [r7, #20]
 8001590:	f7ff ff8e 	bl	80014b0 <NVIC_EncodePriority>
 8001594:	4602      	mov	r2, r0
 8001596:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800159a:	4611      	mov	r1, r2
 800159c:	4618      	mov	r0, r3
 800159e:	f7ff ff5d 	bl	800145c <__NVIC_SetPriority>
}
 80015a2:	bf00      	nop
 80015a4:	3718      	adds	r7, #24
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}

080015aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015aa:	b580      	push	{r7, lr}
 80015ac:	b082      	sub	sp, #8
 80015ae:	af00      	add	r7, sp, #0
 80015b0:	4603      	mov	r3, r0
 80015b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015b8:	4618      	mov	r0, r3
 80015ba:	f7ff ff31 	bl	8001420 <__NVIC_EnableIRQ>
}
 80015be:	bf00      	nop
 80015c0:	3708      	adds	r7, #8
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}

080015c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015c6:	b580      	push	{r7, lr}
 80015c8:	b082      	sub	sp, #8
 80015ca:	af00      	add	r7, sp, #0
 80015cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015ce:	6878      	ldr	r0, [r7, #4]
 80015d0:	f7ff ffa2 	bl	8001518 <SysTick_Config>
 80015d4:	4603      	mov	r3, r0
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	3708      	adds	r7, #8
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
	...

080015e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015e0:	b480      	push	{r7}
 80015e2:	b089      	sub	sp, #36	@ 0x24
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
 80015e8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80015ea:	2300      	movs	r3, #0
 80015ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80015ee:	2300      	movs	r3, #0
 80015f0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80015f2:	2300      	movs	r3, #0
 80015f4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80015f6:	2300      	movs	r3, #0
 80015f8:	61fb      	str	r3, [r7, #28]
 80015fa:	e165      	b.n	80018c8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80015fc:	2201      	movs	r2, #1
 80015fe:	69fb      	ldr	r3, [r7, #28]
 8001600:	fa02 f303 	lsl.w	r3, r2, r3
 8001604:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	697a      	ldr	r2, [r7, #20]
 800160c:	4013      	ands	r3, r2
 800160e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001610:	693a      	ldr	r2, [r7, #16]
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	429a      	cmp	r2, r3
 8001616:	f040 8154 	bne.w	80018c2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	f003 0303 	and.w	r3, r3, #3
 8001622:	2b01      	cmp	r3, #1
 8001624:	d005      	beq.n	8001632 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800162e:	2b02      	cmp	r3, #2
 8001630:	d130      	bne.n	8001694 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	689b      	ldr	r3, [r3, #8]
 8001636:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001638:	69fb      	ldr	r3, [r7, #28]
 800163a:	005b      	lsls	r3, r3, #1
 800163c:	2203      	movs	r2, #3
 800163e:	fa02 f303 	lsl.w	r3, r2, r3
 8001642:	43db      	mvns	r3, r3
 8001644:	69ba      	ldr	r2, [r7, #24]
 8001646:	4013      	ands	r3, r2
 8001648:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	68da      	ldr	r2, [r3, #12]
 800164e:	69fb      	ldr	r3, [r7, #28]
 8001650:	005b      	lsls	r3, r3, #1
 8001652:	fa02 f303 	lsl.w	r3, r2, r3
 8001656:	69ba      	ldr	r2, [r7, #24]
 8001658:	4313      	orrs	r3, r2
 800165a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	69ba      	ldr	r2, [r7, #24]
 8001660:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001668:	2201      	movs	r2, #1
 800166a:	69fb      	ldr	r3, [r7, #28]
 800166c:	fa02 f303 	lsl.w	r3, r2, r3
 8001670:	43db      	mvns	r3, r3
 8001672:	69ba      	ldr	r2, [r7, #24]
 8001674:	4013      	ands	r3, r2
 8001676:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001678:	683b      	ldr	r3, [r7, #0]
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	091b      	lsrs	r3, r3, #4
 800167e:	f003 0201 	and.w	r2, r3, #1
 8001682:	69fb      	ldr	r3, [r7, #28]
 8001684:	fa02 f303 	lsl.w	r3, r2, r3
 8001688:	69ba      	ldr	r2, [r7, #24]
 800168a:	4313      	orrs	r3, r2
 800168c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	69ba      	ldr	r2, [r7, #24]
 8001692:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	f003 0303 	and.w	r3, r3, #3
 800169c:	2b03      	cmp	r3, #3
 800169e:	d017      	beq.n	80016d0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	68db      	ldr	r3, [r3, #12]
 80016a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80016a6:	69fb      	ldr	r3, [r7, #28]
 80016a8:	005b      	lsls	r3, r3, #1
 80016aa:	2203      	movs	r2, #3
 80016ac:	fa02 f303 	lsl.w	r3, r2, r3
 80016b0:	43db      	mvns	r3, r3
 80016b2:	69ba      	ldr	r2, [r7, #24]
 80016b4:	4013      	ands	r3, r2
 80016b6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	689a      	ldr	r2, [r3, #8]
 80016bc:	69fb      	ldr	r3, [r7, #28]
 80016be:	005b      	lsls	r3, r3, #1
 80016c0:	fa02 f303 	lsl.w	r3, r2, r3
 80016c4:	69ba      	ldr	r2, [r7, #24]
 80016c6:	4313      	orrs	r3, r2
 80016c8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	69ba      	ldr	r2, [r7, #24]
 80016ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	f003 0303 	and.w	r3, r3, #3
 80016d8:	2b02      	cmp	r3, #2
 80016da:	d123      	bne.n	8001724 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80016dc:	69fb      	ldr	r3, [r7, #28]
 80016de:	08da      	lsrs	r2, r3, #3
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	3208      	adds	r2, #8
 80016e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80016ea:	69fb      	ldr	r3, [r7, #28]
 80016ec:	f003 0307 	and.w	r3, r3, #7
 80016f0:	009b      	lsls	r3, r3, #2
 80016f2:	220f      	movs	r2, #15
 80016f4:	fa02 f303 	lsl.w	r3, r2, r3
 80016f8:	43db      	mvns	r3, r3
 80016fa:	69ba      	ldr	r2, [r7, #24]
 80016fc:	4013      	ands	r3, r2
 80016fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	691a      	ldr	r2, [r3, #16]
 8001704:	69fb      	ldr	r3, [r7, #28]
 8001706:	f003 0307 	and.w	r3, r3, #7
 800170a:	009b      	lsls	r3, r3, #2
 800170c:	fa02 f303 	lsl.w	r3, r2, r3
 8001710:	69ba      	ldr	r2, [r7, #24]
 8001712:	4313      	orrs	r3, r2
 8001714:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001716:	69fb      	ldr	r3, [r7, #28]
 8001718:	08da      	lsrs	r2, r3, #3
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	3208      	adds	r2, #8
 800171e:	69b9      	ldr	r1, [r7, #24]
 8001720:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800172a:	69fb      	ldr	r3, [r7, #28]
 800172c:	005b      	lsls	r3, r3, #1
 800172e:	2203      	movs	r2, #3
 8001730:	fa02 f303 	lsl.w	r3, r2, r3
 8001734:	43db      	mvns	r3, r3
 8001736:	69ba      	ldr	r2, [r7, #24]
 8001738:	4013      	ands	r3, r2
 800173a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	f003 0203 	and.w	r2, r3, #3
 8001744:	69fb      	ldr	r3, [r7, #28]
 8001746:	005b      	lsls	r3, r3, #1
 8001748:	fa02 f303 	lsl.w	r3, r2, r3
 800174c:	69ba      	ldr	r2, [r7, #24]
 800174e:	4313      	orrs	r3, r2
 8001750:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	69ba      	ldr	r2, [r7, #24]
 8001756:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001760:	2b00      	cmp	r3, #0
 8001762:	f000 80ae 	beq.w	80018c2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001766:	2300      	movs	r3, #0
 8001768:	60fb      	str	r3, [r7, #12]
 800176a:	4b5d      	ldr	r3, [pc, #372]	@ (80018e0 <HAL_GPIO_Init+0x300>)
 800176c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800176e:	4a5c      	ldr	r2, [pc, #368]	@ (80018e0 <HAL_GPIO_Init+0x300>)
 8001770:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001774:	6453      	str	r3, [r2, #68]	@ 0x44
 8001776:	4b5a      	ldr	r3, [pc, #360]	@ (80018e0 <HAL_GPIO_Init+0x300>)
 8001778:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800177a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800177e:	60fb      	str	r3, [r7, #12]
 8001780:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001782:	4a58      	ldr	r2, [pc, #352]	@ (80018e4 <HAL_GPIO_Init+0x304>)
 8001784:	69fb      	ldr	r3, [r7, #28]
 8001786:	089b      	lsrs	r3, r3, #2
 8001788:	3302      	adds	r3, #2
 800178a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800178e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001790:	69fb      	ldr	r3, [r7, #28]
 8001792:	f003 0303 	and.w	r3, r3, #3
 8001796:	009b      	lsls	r3, r3, #2
 8001798:	220f      	movs	r2, #15
 800179a:	fa02 f303 	lsl.w	r3, r2, r3
 800179e:	43db      	mvns	r3, r3
 80017a0:	69ba      	ldr	r2, [r7, #24]
 80017a2:	4013      	ands	r3, r2
 80017a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	4a4f      	ldr	r2, [pc, #316]	@ (80018e8 <HAL_GPIO_Init+0x308>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d025      	beq.n	80017fa <HAL_GPIO_Init+0x21a>
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	4a4e      	ldr	r2, [pc, #312]	@ (80018ec <HAL_GPIO_Init+0x30c>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d01f      	beq.n	80017f6 <HAL_GPIO_Init+0x216>
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	4a4d      	ldr	r2, [pc, #308]	@ (80018f0 <HAL_GPIO_Init+0x310>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d019      	beq.n	80017f2 <HAL_GPIO_Init+0x212>
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	4a4c      	ldr	r2, [pc, #304]	@ (80018f4 <HAL_GPIO_Init+0x314>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d013      	beq.n	80017ee <HAL_GPIO_Init+0x20e>
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	4a4b      	ldr	r2, [pc, #300]	@ (80018f8 <HAL_GPIO_Init+0x318>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d00d      	beq.n	80017ea <HAL_GPIO_Init+0x20a>
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	4a4a      	ldr	r2, [pc, #296]	@ (80018fc <HAL_GPIO_Init+0x31c>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d007      	beq.n	80017e6 <HAL_GPIO_Init+0x206>
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	4a49      	ldr	r2, [pc, #292]	@ (8001900 <HAL_GPIO_Init+0x320>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d101      	bne.n	80017e2 <HAL_GPIO_Init+0x202>
 80017de:	2306      	movs	r3, #6
 80017e0:	e00c      	b.n	80017fc <HAL_GPIO_Init+0x21c>
 80017e2:	2307      	movs	r3, #7
 80017e4:	e00a      	b.n	80017fc <HAL_GPIO_Init+0x21c>
 80017e6:	2305      	movs	r3, #5
 80017e8:	e008      	b.n	80017fc <HAL_GPIO_Init+0x21c>
 80017ea:	2304      	movs	r3, #4
 80017ec:	e006      	b.n	80017fc <HAL_GPIO_Init+0x21c>
 80017ee:	2303      	movs	r3, #3
 80017f0:	e004      	b.n	80017fc <HAL_GPIO_Init+0x21c>
 80017f2:	2302      	movs	r3, #2
 80017f4:	e002      	b.n	80017fc <HAL_GPIO_Init+0x21c>
 80017f6:	2301      	movs	r3, #1
 80017f8:	e000      	b.n	80017fc <HAL_GPIO_Init+0x21c>
 80017fa:	2300      	movs	r3, #0
 80017fc:	69fa      	ldr	r2, [r7, #28]
 80017fe:	f002 0203 	and.w	r2, r2, #3
 8001802:	0092      	lsls	r2, r2, #2
 8001804:	4093      	lsls	r3, r2
 8001806:	69ba      	ldr	r2, [r7, #24]
 8001808:	4313      	orrs	r3, r2
 800180a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800180c:	4935      	ldr	r1, [pc, #212]	@ (80018e4 <HAL_GPIO_Init+0x304>)
 800180e:	69fb      	ldr	r3, [r7, #28]
 8001810:	089b      	lsrs	r3, r3, #2
 8001812:	3302      	adds	r3, #2
 8001814:	69ba      	ldr	r2, [r7, #24]
 8001816:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800181a:	4b3a      	ldr	r3, [pc, #232]	@ (8001904 <HAL_GPIO_Init+0x324>)
 800181c:	689b      	ldr	r3, [r3, #8]
 800181e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001820:	693b      	ldr	r3, [r7, #16]
 8001822:	43db      	mvns	r3, r3
 8001824:	69ba      	ldr	r2, [r7, #24]
 8001826:	4013      	ands	r3, r2
 8001828:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001832:	2b00      	cmp	r3, #0
 8001834:	d003      	beq.n	800183e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001836:	69ba      	ldr	r2, [r7, #24]
 8001838:	693b      	ldr	r3, [r7, #16]
 800183a:	4313      	orrs	r3, r2
 800183c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800183e:	4a31      	ldr	r2, [pc, #196]	@ (8001904 <HAL_GPIO_Init+0x324>)
 8001840:	69bb      	ldr	r3, [r7, #24]
 8001842:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001844:	4b2f      	ldr	r3, [pc, #188]	@ (8001904 <HAL_GPIO_Init+0x324>)
 8001846:	68db      	ldr	r3, [r3, #12]
 8001848:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800184a:	693b      	ldr	r3, [r7, #16]
 800184c:	43db      	mvns	r3, r3
 800184e:	69ba      	ldr	r2, [r7, #24]
 8001850:	4013      	ands	r3, r2
 8001852:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800185c:	2b00      	cmp	r3, #0
 800185e:	d003      	beq.n	8001868 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001860:	69ba      	ldr	r2, [r7, #24]
 8001862:	693b      	ldr	r3, [r7, #16]
 8001864:	4313      	orrs	r3, r2
 8001866:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001868:	4a26      	ldr	r2, [pc, #152]	@ (8001904 <HAL_GPIO_Init+0x324>)
 800186a:	69bb      	ldr	r3, [r7, #24]
 800186c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800186e:	4b25      	ldr	r3, [pc, #148]	@ (8001904 <HAL_GPIO_Init+0x324>)
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001874:	693b      	ldr	r3, [r7, #16]
 8001876:	43db      	mvns	r3, r3
 8001878:	69ba      	ldr	r2, [r7, #24]
 800187a:	4013      	ands	r3, r2
 800187c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	685b      	ldr	r3, [r3, #4]
 8001882:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001886:	2b00      	cmp	r3, #0
 8001888:	d003      	beq.n	8001892 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800188a:	69ba      	ldr	r2, [r7, #24]
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	4313      	orrs	r3, r2
 8001890:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001892:	4a1c      	ldr	r2, [pc, #112]	@ (8001904 <HAL_GPIO_Init+0x324>)
 8001894:	69bb      	ldr	r3, [r7, #24]
 8001896:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001898:	4b1a      	ldr	r3, [pc, #104]	@ (8001904 <HAL_GPIO_Init+0x324>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800189e:	693b      	ldr	r3, [r7, #16]
 80018a0:	43db      	mvns	r3, r3
 80018a2:	69ba      	ldr	r2, [r7, #24]
 80018a4:	4013      	ands	r3, r2
 80018a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d003      	beq.n	80018bc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80018b4:	69ba      	ldr	r2, [r7, #24]
 80018b6:	693b      	ldr	r3, [r7, #16]
 80018b8:	4313      	orrs	r3, r2
 80018ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80018bc:	4a11      	ldr	r2, [pc, #68]	@ (8001904 <HAL_GPIO_Init+0x324>)
 80018be:	69bb      	ldr	r3, [r7, #24]
 80018c0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018c2:	69fb      	ldr	r3, [r7, #28]
 80018c4:	3301      	adds	r3, #1
 80018c6:	61fb      	str	r3, [r7, #28]
 80018c8:	69fb      	ldr	r3, [r7, #28]
 80018ca:	2b0f      	cmp	r3, #15
 80018cc:	f67f ae96 	bls.w	80015fc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80018d0:	bf00      	nop
 80018d2:	bf00      	nop
 80018d4:	3724      	adds	r7, #36	@ 0x24
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr
 80018de:	bf00      	nop
 80018e0:	40023800 	.word	0x40023800
 80018e4:	40013800 	.word	0x40013800
 80018e8:	40020000 	.word	0x40020000
 80018ec:	40020400 	.word	0x40020400
 80018f0:	40020800 	.word	0x40020800
 80018f4:	40020c00 	.word	0x40020c00
 80018f8:	40021000 	.word	0x40021000
 80018fc:	40021400 	.word	0x40021400
 8001900:	40021800 	.word	0x40021800
 8001904:	40013c00 	.word	0x40013c00

08001908 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
 800190e:	4603      	mov	r3, r0
 8001910:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001912:	4b08      	ldr	r3, [pc, #32]	@ (8001934 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001914:	695a      	ldr	r2, [r3, #20]
 8001916:	88fb      	ldrh	r3, [r7, #6]
 8001918:	4013      	ands	r3, r2
 800191a:	2b00      	cmp	r3, #0
 800191c:	d006      	beq.n	800192c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800191e:	4a05      	ldr	r2, [pc, #20]	@ (8001934 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001920:	88fb      	ldrh	r3, [r7, #6]
 8001922:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001924:	88fb      	ldrh	r3, [r7, #6]
 8001926:	4618      	mov	r0, r3
 8001928:	f7ff f996 	bl	8000c58 <HAL_GPIO_EXTI_Callback>
  }
}
 800192c:	bf00      	nop
 800192e:	3708      	adds	r7, #8
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	40013c00 	.word	0x40013c00

08001938 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b084      	sub	sp, #16
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
 8001940:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d101      	bne.n	800194c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001948:	2301      	movs	r3, #1
 800194a:	e0cc      	b.n	8001ae6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800194c:	4b68      	ldr	r3, [pc, #416]	@ (8001af0 <HAL_RCC_ClockConfig+0x1b8>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f003 030f 	and.w	r3, r3, #15
 8001954:	683a      	ldr	r2, [r7, #0]
 8001956:	429a      	cmp	r2, r3
 8001958:	d90c      	bls.n	8001974 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800195a:	4b65      	ldr	r3, [pc, #404]	@ (8001af0 <HAL_RCC_ClockConfig+0x1b8>)
 800195c:	683a      	ldr	r2, [r7, #0]
 800195e:	b2d2      	uxtb	r2, r2
 8001960:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001962:	4b63      	ldr	r3, [pc, #396]	@ (8001af0 <HAL_RCC_ClockConfig+0x1b8>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f003 030f 	and.w	r3, r3, #15
 800196a:	683a      	ldr	r2, [r7, #0]
 800196c:	429a      	cmp	r2, r3
 800196e:	d001      	beq.n	8001974 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001970:	2301      	movs	r3, #1
 8001972:	e0b8      	b.n	8001ae6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f003 0302 	and.w	r3, r3, #2
 800197c:	2b00      	cmp	r3, #0
 800197e:	d020      	beq.n	80019c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f003 0304 	and.w	r3, r3, #4
 8001988:	2b00      	cmp	r3, #0
 800198a:	d005      	beq.n	8001998 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800198c:	4b59      	ldr	r3, [pc, #356]	@ (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 800198e:	689b      	ldr	r3, [r3, #8]
 8001990:	4a58      	ldr	r2, [pc, #352]	@ (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001992:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001996:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f003 0308 	and.w	r3, r3, #8
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d005      	beq.n	80019b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80019a4:	4b53      	ldr	r3, [pc, #332]	@ (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 80019a6:	689b      	ldr	r3, [r3, #8]
 80019a8:	4a52      	ldr	r2, [pc, #328]	@ (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 80019aa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80019ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019b0:	4b50      	ldr	r3, [pc, #320]	@ (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 80019b2:	689b      	ldr	r3, [r3, #8]
 80019b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	689b      	ldr	r3, [r3, #8]
 80019bc:	494d      	ldr	r1, [pc, #308]	@ (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 80019be:	4313      	orrs	r3, r2
 80019c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f003 0301 	and.w	r3, r3, #1
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d044      	beq.n	8001a58 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	2b01      	cmp	r3, #1
 80019d4:	d107      	bne.n	80019e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019d6:	4b47      	ldr	r3, [pc, #284]	@ (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d119      	bne.n	8001a16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019e2:	2301      	movs	r3, #1
 80019e4:	e07f      	b.n	8001ae6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	2b02      	cmp	r3, #2
 80019ec:	d003      	beq.n	80019f6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80019f2:	2b03      	cmp	r3, #3
 80019f4:	d107      	bne.n	8001a06 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019f6:	4b3f      	ldr	r3, [pc, #252]	@ (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d109      	bne.n	8001a16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a02:	2301      	movs	r3, #1
 8001a04:	e06f      	b.n	8001ae6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a06:	4b3b      	ldr	r3, [pc, #236]	@ (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f003 0302 	and.w	r3, r3, #2
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d101      	bne.n	8001a16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a12:	2301      	movs	r3, #1
 8001a14:	e067      	b.n	8001ae6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a16:	4b37      	ldr	r3, [pc, #220]	@ (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a18:	689b      	ldr	r3, [r3, #8]
 8001a1a:	f023 0203 	bic.w	r2, r3, #3
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	4934      	ldr	r1, [pc, #208]	@ (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a24:	4313      	orrs	r3, r2
 8001a26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a28:	f7ff fcbc 	bl	80013a4 <HAL_GetTick>
 8001a2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a2e:	e00a      	b.n	8001a46 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a30:	f7ff fcb8 	bl	80013a4 <HAL_GetTick>
 8001a34:	4602      	mov	r2, r0
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	1ad3      	subs	r3, r2, r3
 8001a3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d901      	bls.n	8001a46 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a42:	2303      	movs	r3, #3
 8001a44:	e04f      	b.n	8001ae6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a46:	4b2b      	ldr	r3, [pc, #172]	@ (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a48:	689b      	ldr	r3, [r3, #8]
 8001a4a:	f003 020c 	and.w	r2, r3, #12
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	009b      	lsls	r3, r3, #2
 8001a54:	429a      	cmp	r2, r3
 8001a56:	d1eb      	bne.n	8001a30 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001a58:	4b25      	ldr	r3, [pc, #148]	@ (8001af0 <HAL_RCC_ClockConfig+0x1b8>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f003 030f 	and.w	r3, r3, #15
 8001a60:	683a      	ldr	r2, [r7, #0]
 8001a62:	429a      	cmp	r2, r3
 8001a64:	d20c      	bcs.n	8001a80 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a66:	4b22      	ldr	r3, [pc, #136]	@ (8001af0 <HAL_RCC_ClockConfig+0x1b8>)
 8001a68:	683a      	ldr	r2, [r7, #0]
 8001a6a:	b2d2      	uxtb	r2, r2
 8001a6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a6e:	4b20      	ldr	r3, [pc, #128]	@ (8001af0 <HAL_RCC_ClockConfig+0x1b8>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f003 030f 	and.w	r3, r3, #15
 8001a76:	683a      	ldr	r2, [r7, #0]
 8001a78:	429a      	cmp	r2, r3
 8001a7a:	d001      	beq.n	8001a80 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	e032      	b.n	8001ae6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f003 0304 	and.w	r3, r3, #4
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d008      	beq.n	8001a9e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a8c:	4b19      	ldr	r3, [pc, #100]	@ (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a8e:	689b      	ldr	r3, [r3, #8]
 8001a90:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	68db      	ldr	r3, [r3, #12]
 8001a98:	4916      	ldr	r1, [pc, #88]	@ (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a9a:	4313      	orrs	r3, r2
 8001a9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f003 0308 	and.w	r3, r3, #8
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d009      	beq.n	8001abe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001aaa:	4b12      	ldr	r3, [pc, #72]	@ (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001aac:	689b      	ldr	r3, [r3, #8]
 8001aae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	691b      	ldr	r3, [r3, #16]
 8001ab6:	00db      	lsls	r3, r3, #3
 8001ab8:	490e      	ldr	r1, [pc, #56]	@ (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001aba:	4313      	orrs	r3, r2
 8001abc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001abe:	f000 f855 	bl	8001b6c <HAL_RCC_GetSysClockFreq>
 8001ac2:	4602      	mov	r2, r0
 8001ac4:	4b0b      	ldr	r3, [pc, #44]	@ (8001af4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ac6:	689b      	ldr	r3, [r3, #8]
 8001ac8:	091b      	lsrs	r3, r3, #4
 8001aca:	f003 030f 	and.w	r3, r3, #15
 8001ace:	490a      	ldr	r1, [pc, #40]	@ (8001af8 <HAL_RCC_ClockConfig+0x1c0>)
 8001ad0:	5ccb      	ldrb	r3, [r1, r3]
 8001ad2:	fa22 f303 	lsr.w	r3, r2, r3
 8001ad6:	4a09      	ldr	r2, [pc, #36]	@ (8001afc <HAL_RCC_ClockConfig+0x1c4>)
 8001ad8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001ada:	4b09      	ldr	r3, [pc, #36]	@ (8001b00 <HAL_RCC_ClockConfig+0x1c8>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f7ff fc1c 	bl	800131c <HAL_InitTick>

  return HAL_OK;
 8001ae4:	2300      	movs	r3, #0
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	3710      	adds	r7, #16
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	40023c00 	.word	0x40023c00
 8001af4:	40023800 	.word	0x40023800
 8001af8:	08004ab8 	.word	0x08004ab8
 8001afc:	20000004 	.word	0x20000004
 8001b00:	20000008 	.word	0x20000008

08001b04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b08:	4b03      	ldr	r3, [pc, #12]	@ (8001b18 <HAL_RCC_GetHCLKFreq+0x14>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr
 8001b16:	bf00      	nop
 8001b18:	20000004 	.word	0x20000004

08001b1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001b20:	f7ff fff0 	bl	8001b04 <HAL_RCC_GetHCLKFreq>
 8001b24:	4602      	mov	r2, r0
 8001b26:	4b05      	ldr	r3, [pc, #20]	@ (8001b3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b28:	689b      	ldr	r3, [r3, #8]
 8001b2a:	0a9b      	lsrs	r3, r3, #10
 8001b2c:	f003 0307 	and.w	r3, r3, #7
 8001b30:	4903      	ldr	r1, [pc, #12]	@ (8001b40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b32:	5ccb      	ldrb	r3, [r1, r3]
 8001b34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b38:	4618      	mov	r0, r3
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	40023800 	.word	0x40023800
 8001b40:	08004ac8 	.word	0x08004ac8

08001b44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001b48:	f7ff ffdc 	bl	8001b04 <HAL_RCC_GetHCLKFreq>
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	4b05      	ldr	r3, [pc, #20]	@ (8001b64 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b50:	689b      	ldr	r3, [r3, #8]
 8001b52:	0b5b      	lsrs	r3, r3, #13
 8001b54:	f003 0307 	and.w	r3, r3, #7
 8001b58:	4903      	ldr	r1, [pc, #12]	@ (8001b68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b5a:	5ccb      	ldrb	r3, [r1, r3]
 8001b5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	bd80      	pop	{r7, pc}
 8001b64:	40023800 	.word	0x40023800
 8001b68:	08004ac8 	.word	0x08004ac8

08001b6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b70:	b0ae      	sub	sp, #184	@ 0xb8
 8001b72:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001b74:	2300      	movs	r3, #0
 8001b76:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001b80:	2300      	movs	r3, #0
 8001b82:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8001b86:	2300      	movs	r3, #0
 8001b88:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b92:	4bcb      	ldr	r3, [pc, #812]	@ (8001ec0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001b94:	689b      	ldr	r3, [r3, #8]
 8001b96:	f003 030c 	and.w	r3, r3, #12
 8001b9a:	2b0c      	cmp	r3, #12
 8001b9c:	f200 8206 	bhi.w	8001fac <HAL_RCC_GetSysClockFreq+0x440>
 8001ba0:	a201      	add	r2, pc, #4	@ (adr r2, 8001ba8 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001ba2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ba6:	bf00      	nop
 8001ba8:	08001bdd 	.word	0x08001bdd
 8001bac:	08001fad 	.word	0x08001fad
 8001bb0:	08001fad 	.word	0x08001fad
 8001bb4:	08001fad 	.word	0x08001fad
 8001bb8:	08001be5 	.word	0x08001be5
 8001bbc:	08001fad 	.word	0x08001fad
 8001bc0:	08001fad 	.word	0x08001fad
 8001bc4:	08001fad 	.word	0x08001fad
 8001bc8:	08001bed 	.word	0x08001bed
 8001bcc:	08001fad 	.word	0x08001fad
 8001bd0:	08001fad 	.word	0x08001fad
 8001bd4:	08001fad 	.word	0x08001fad
 8001bd8:	08001ddd 	.word	0x08001ddd
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001bdc:	4bb9      	ldr	r3, [pc, #740]	@ (8001ec4 <HAL_RCC_GetSysClockFreq+0x358>)
 8001bde:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001be2:	e1e7      	b.n	8001fb4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001be4:	4bb8      	ldr	r3, [pc, #736]	@ (8001ec8 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001be6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001bea:	e1e3      	b.n	8001fb4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001bec:	4bb4      	ldr	r3, [pc, #720]	@ (8001ec0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001bf4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001bf8:	4bb1      	ldr	r3, [pc, #708]	@ (8001ec0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001bfa:	685b      	ldr	r3, [r3, #4]
 8001bfc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d071      	beq.n	8001ce8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c04:	4bae      	ldr	r3, [pc, #696]	@ (8001ec0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	099b      	lsrs	r3, r3, #6
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001c10:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001c14:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001c18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001c1c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001c20:	2300      	movs	r3, #0
 8001c22:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001c26:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001c2a:	4622      	mov	r2, r4
 8001c2c:	462b      	mov	r3, r5
 8001c2e:	f04f 0000 	mov.w	r0, #0
 8001c32:	f04f 0100 	mov.w	r1, #0
 8001c36:	0159      	lsls	r1, r3, #5
 8001c38:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c3c:	0150      	lsls	r0, r2, #5
 8001c3e:	4602      	mov	r2, r0
 8001c40:	460b      	mov	r3, r1
 8001c42:	4621      	mov	r1, r4
 8001c44:	1a51      	subs	r1, r2, r1
 8001c46:	6439      	str	r1, [r7, #64]	@ 0x40
 8001c48:	4629      	mov	r1, r5
 8001c4a:	eb63 0301 	sbc.w	r3, r3, r1
 8001c4e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001c50:	f04f 0200 	mov.w	r2, #0
 8001c54:	f04f 0300 	mov.w	r3, #0
 8001c58:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001c5c:	4649      	mov	r1, r9
 8001c5e:	018b      	lsls	r3, r1, #6
 8001c60:	4641      	mov	r1, r8
 8001c62:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001c66:	4641      	mov	r1, r8
 8001c68:	018a      	lsls	r2, r1, #6
 8001c6a:	4641      	mov	r1, r8
 8001c6c:	1a51      	subs	r1, r2, r1
 8001c6e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001c70:	4649      	mov	r1, r9
 8001c72:	eb63 0301 	sbc.w	r3, r3, r1
 8001c76:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001c78:	f04f 0200 	mov.w	r2, #0
 8001c7c:	f04f 0300 	mov.w	r3, #0
 8001c80:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001c84:	4649      	mov	r1, r9
 8001c86:	00cb      	lsls	r3, r1, #3
 8001c88:	4641      	mov	r1, r8
 8001c8a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001c8e:	4641      	mov	r1, r8
 8001c90:	00ca      	lsls	r2, r1, #3
 8001c92:	4610      	mov	r0, r2
 8001c94:	4619      	mov	r1, r3
 8001c96:	4603      	mov	r3, r0
 8001c98:	4622      	mov	r2, r4
 8001c9a:	189b      	adds	r3, r3, r2
 8001c9c:	633b      	str	r3, [r7, #48]	@ 0x30
 8001c9e:	462b      	mov	r3, r5
 8001ca0:	460a      	mov	r2, r1
 8001ca2:	eb42 0303 	adc.w	r3, r2, r3
 8001ca6:	637b      	str	r3, [r7, #52]	@ 0x34
 8001ca8:	f04f 0200 	mov.w	r2, #0
 8001cac:	f04f 0300 	mov.w	r3, #0
 8001cb0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001cb4:	4629      	mov	r1, r5
 8001cb6:	024b      	lsls	r3, r1, #9
 8001cb8:	4621      	mov	r1, r4
 8001cba:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001cbe:	4621      	mov	r1, r4
 8001cc0:	024a      	lsls	r2, r1, #9
 8001cc2:	4610      	mov	r0, r2
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001cca:	2200      	movs	r2, #0
 8001ccc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001cd0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001cd4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001cd8:	f7fe faf2 	bl	80002c0 <__aeabi_uldivmod>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	460b      	mov	r3, r1
 8001ce0:	4613      	mov	r3, r2
 8001ce2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001ce6:	e067      	b.n	8001db8 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ce8:	4b75      	ldr	r3, [pc, #468]	@ (8001ec0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	099b      	lsrs	r3, r3, #6
 8001cee:	2200      	movs	r2, #0
 8001cf0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001cf4:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001cf8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001cfc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001d00:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001d02:	2300      	movs	r3, #0
 8001d04:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001d06:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001d0a:	4622      	mov	r2, r4
 8001d0c:	462b      	mov	r3, r5
 8001d0e:	f04f 0000 	mov.w	r0, #0
 8001d12:	f04f 0100 	mov.w	r1, #0
 8001d16:	0159      	lsls	r1, r3, #5
 8001d18:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d1c:	0150      	lsls	r0, r2, #5
 8001d1e:	4602      	mov	r2, r0
 8001d20:	460b      	mov	r3, r1
 8001d22:	4621      	mov	r1, r4
 8001d24:	1a51      	subs	r1, r2, r1
 8001d26:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001d28:	4629      	mov	r1, r5
 8001d2a:	eb63 0301 	sbc.w	r3, r3, r1
 8001d2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d30:	f04f 0200 	mov.w	r2, #0
 8001d34:	f04f 0300 	mov.w	r3, #0
 8001d38:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001d3c:	4649      	mov	r1, r9
 8001d3e:	018b      	lsls	r3, r1, #6
 8001d40:	4641      	mov	r1, r8
 8001d42:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001d46:	4641      	mov	r1, r8
 8001d48:	018a      	lsls	r2, r1, #6
 8001d4a:	4641      	mov	r1, r8
 8001d4c:	ebb2 0a01 	subs.w	sl, r2, r1
 8001d50:	4649      	mov	r1, r9
 8001d52:	eb63 0b01 	sbc.w	fp, r3, r1
 8001d56:	f04f 0200 	mov.w	r2, #0
 8001d5a:	f04f 0300 	mov.w	r3, #0
 8001d5e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001d62:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001d66:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001d6a:	4692      	mov	sl, r2
 8001d6c:	469b      	mov	fp, r3
 8001d6e:	4623      	mov	r3, r4
 8001d70:	eb1a 0303 	adds.w	r3, sl, r3
 8001d74:	623b      	str	r3, [r7, #32]
 8001d76:	462b      	mov	r3, r5
 8001d78:	eb4b 0303 	adc.w	r3, fp, r3
 8001d7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d7e:	f04f 0200 	mov.w	r2, #0
 8001d82:	f04f 0300 	mov.w	r3, #0
 8001d86:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001d8a:	4629      	mov	r1, r5
 8001d8c:	028b      	lsls	r3, r1, #10
 8001d8e:	4621      	mov	r1, r4
 8001d90:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001d94:	4621      	mov	r1, r4
 8001d96:	028a      	lsls	r2, r1, #10
 8001d98:	4610      	mov	r0, r2
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001da0:	2200      	movs	r2, #0
 8001da2:	673b      	str	r3, [r7, #112]	@ 0x70
 8001da4:	677a      	str	r2, [r7, #116]	@ 0x74
 8001da6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001daa:	f7fe fa89 	bl	80002c0 <__aeabi_uldivmod>
 8001dae:	4602      	mov	r2, r0
 8001db0:	460b      	mov	r3, r1
 8001db2:	4613      	mov	r3, r2
 8001db4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001db8:	4b41      	ldr	r3, [pc, #260]	@ (8001ec0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	0c1b      	lsrs	r3, r3, #16
 8001dbe:	f003 0303 	and.w	r3, r3, #3
 8001dc2:	3301      	adds	r3, #1
 8001dc4:	005b      	lsls	r3, r3, #1
 8001dc6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8001dca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001dce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001dd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dd6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001dda:	e0eb      	b.n	8001fb4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ddc:	4b38      	ldr	r3, [pc, #224]	@ (8001ec0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001de4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001de8:	4b35      	ldr	r3, [pc, #212]	@ (8001ec0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d06b      	beq.n	8001ecc <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001df4:	4b32      	ldr	r3, [pc, #200]	@ (8001ec0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	099b      	lsrs	r3, r3, #6
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001dfe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001e00:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001e02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e06:	663b      	str	r3, [r7, #96]	@ 0x60
 8001e08:	2300      	movs	r3, #0
 8001e0a:	667b      	str	r3, [r7, #100]	@ 0x64
 8001e0c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001e10:	4622      	mov	r2, r4
 8001e12:	462b      	mov	r3, r5
 8001e14:	f04f 0000 	mov.w	r0, #0
 8001e18:	f04f 0100 	mov.w	r1, #0
 8001e1c:	0159      	lsls	r1, r3, #5
 8001e1e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001e22:	0150      	lsls	r0, r2, #5
 8001e24:	4602      	mov	r2, r0
 8001e26:	460b      	mov	r3, r1
 8001e28:	4621      	mov	r1, r4
 8001e2a:	1a51      	subs	r1, r2, r1
 8001e2c:	61b9      	str	r1, [r7, #24]
 8001e2e:	4629      	mov	r1, r5
 8001e30:	eb63 0301 	sbc.w	r3, r3, r1
 8001e34:	61fb      	str	r3, [r7, #28]
 8001e36:	f04f 0200 	mov.w	r2, #0
 8001e3a:	f04f 0300 	mov.w	r3, #0
 8001e3e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001e42:	4659      	mov	r1, fp
 8001e44:	018b      	lsls	r3, r1, #6
 8001e46:	4651      	mov	r1, sl
 8001e48:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001e4c:	4651      	mov	r1, sl
 8001e4e:	018a      	lsls	r2, r1, #6
 8001e50:	4651      	mov	r1, sl
 8001e52:	ebb2 0801 	subs.w	r8, r2, r1
 8001e56:	4659      	mov	r1, fp
 8001e58:	eb63 0901 	sbc.w	r9, r3, r1
 8001e5c:	f04f 0200 	mov.w	r2, #0
 8001e60:	f04f 0300 	mov.w	r3, #0
 8001e64:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001e68:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001e6c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001e70:	4690      	mov	r8, r2
 8001e72:	4699      	mov	r9, r3
 8001e74:	4623      	mov	r3, r4
 8001e76:	eb18 0303 	adds.w	r3, r8, r3
 8001e7a:	613b      	str	r3, [r7, #16]
 8001e7c:	462b      	mov	r3, r5
 8001e7e:	eb49 0303 	adc.w	r3, r9, r3
 8001e82:	617b      	str	r3, [r7, #20]
 8001e84:	f04f 0200 	mov.w	r2, #0
 8001e88:	f04f 0300 	mov.w	r3, #0
 8001e8c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001e90:	4629      	mov	r1, r5
 8001e92:	024b      	lsls	r3, r1, #9
 8001e94:	4621      	mov	r1, r4
 8001e96:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001e9a:	4621      	mov	r1, r4
 8001e9c:	024a      	lsls	r2, r1, #9
 8001e9e:	4610      	mov	r0, r2
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001eaa:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001eac:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001eb0:	f7fe fa06 	bl	80002c0 <__aeabi_uldivmod>
 8001eb4:	4602      	mov	r2, r0
 8001eb6:	460b      	mov	r3, r1
 8001eb8:	4613      	mov	r3, r2
 8001eba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001ebe:	e065      	b.n	8001f8c <HAL_RCC_GetSysClockFreq+0x420>
 8001ec0:	40023800 	.word	0x40023800
 8001ec4:	00f42400 	.word	0x00f42400
 8001ec8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ecc:	4b3d      	ldr	r3, [pc, #244]	@ (8001fc4 <HAL_RCC_GetSysClockFreq+0x458>)
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	099b      	lsrs	r3, r3, #6
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	4611      	mov	r1, r2
 8001ed8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001edc:	653b      	str	r3, [r7, #80]	@ 0x50
 8001ede:	2300      	movs	r3, #0
 8001ee0:	657b      	str	r3, [r7, #84]	@ 0x54
 8001ee2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001ee6:	4642      	mov	r2, r8
 8001ee8:	464b      	mov	r3, r9
 8001eea:	f04f 0000 	mov.w	r0, #0
 8001eee:	f04f 0100 	mov.w	r1, #0
 8001ef2:	0159      	lsls	r1, r3, #5
 8001ef4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ef8:	0150      	lsls	r0, r2, #5
 8001efa:	4602      	mov	r2, r0
 8001efc:	460b      	mov	r3, r1
 8001efe:	4641      	mov	r1, r8
 8001f00:	1a51      	subs	r1, r2, r1
 8001f02:	60b9      	str	r1, [r7, #8]
 8001f04:	4649      	mov	r1, r9
 8001f06:	eb63 0301 	sbc.w	r3, r3, r1
 8001f0a:	60fb      	str	r3, [r7, #12]
 8001f0c:	f04f 0200 	mov.w	r2, #0
 8001f10:	f04f 0300 	mov.w	r3, #0
 8001f14:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001f18:	4659      	mov	r1, fp
 8001f1a:	018b      	lsls	r3, r1, #6
 8001f1c:	4651      	mov	r1, sl
 8001f1e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001f22:	4651      	mov	r1, sl
 8001f24:	018a      	lsls	r2, r1, #6
 8001f26:	4651      	mov	r1, sl
 8001f28:	1a54      	subs	r4, r2, r1
 8001f2a:	4659      	mov	r1, fp
 8001f2c:	eb63 0501 	sbc.w	r5, r3, r1
 8001f30:	f04f 0200 	mov.w	r2, #0
 8001f34:	f04f 0300 	mov.w	r3, #0
 8001f38:	00eb      	lsls	r3, r5, #3
 8001f3a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001f3e:	00e2      	lsls	r2, r4, #3
 8001f40:	4614      	mov	r4, r2
 8001f42:	461d      	mov	r5, r3
 8001f44:	4643      	mov	r3, r8
 8001f46:	18e3      	adds	r3, r4, r3
 8001f48:	603b      	str	r3, [r7, #0]
 8001f4a:	464b      	mov	r3, r9
 8001f4c:	eb45 0303 	adc.w	r3, r5, r3
 8001f50:	607b      	str	r3, [r7, #4]
 8001f52:	f04f 0200 	mov.w	r2, #0
 8001f56:	f04f 0300 	mov.w	r3, #0
 8001f5a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001f5e:	4629      	mov	r1, r5
 8001f60:	028b      	lsls	r3, r1, #10
 8001f62:	4621      	mov	r1, r4
 8001f64:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001f68:	4621      	mov	r1, r4
 8001f6a:	028a      	lsls	r2, r1, #10
 8001f6c:	4610      	mov	r0, r2
 8001f6e:	4619      	mov	r1, r3
 8001f70:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001f74:	2200      	movs	r2, #0
 8001f76:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001f78:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001f7a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001f7e:	f7fe f99f 	bl	80002c0 <__aeabi_uldivmod>
 8001f82:	4602      	mov	r2, r0
 8001f84:	460b      	mov	r3, r1
 8001f86:	4613      	mov	r3, r2
 8001f88:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001f8c:	4b0d      	ldr	r3, [pc, #52]	@ (8001fc4 <HAL_RCC_GetSysClockFreq+0x458>)
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	0f1b      	lsrs	r3, r3, #28
 8001f92:	f003 0307 	and.w	r3, r3, #7
 8001f96:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8001f9a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001f9e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001fa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fa6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001faa:	e003      	b.n	8001fb4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001fac:	4b06      	ldr	r3, [pc, #24]	@ (8001fc8 <HAL_RCC_GetSysClockFreq+0x45c>)
 8001fae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001fb2:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001fb4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	37b8      	adds	r7, #184	@ 0xb8
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001fc2:	bf00      	nop
 8001fc4:	40023800 	.word	0x40023800
 8001fc8:	00f42400 	.word	0x00f42400

08001fcc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b086      	sub	sp, #24
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d101      	bne.n	8001fde <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e28d      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f003 0301 	and.w	r3, r3, #1
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	f000 8083 	beq.w	80020f2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001fec:	4b94      	ldr	r3, [pc, #592]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8001fee:	689b      	ldr	r3, [r3, #8]
 8001ff0:	f003 030c 	and.w	r3, r3, #12
 8001ff4:	2b04      	cmp	r3, #4
 8001ff6:	d019      	beq.n	800202c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001ff8:	4b91      	ldr	r3, [pc, #580]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8001ffa:	689b      	ldr	r3, [r3, #8]
 8001ffc:	f003 030c 	and.w	r3, r3, #12
        || \
 8002000:	2b08      	cmp	r3, #8
 8002002:	d106      	bne.n	8002012 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002004:	4b8e      	ldr	r3, [pc, #568]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800200c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002010:	d00c      	beq.n	800202c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002012:	4b8b      	ldr	r3, [pc, #556]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8002014:	689b      	ldr	r3, [r3, #8]
 8002016:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800201a:	2b0c      	cmp	r3, #12
 800201c:	d112      	bne.n	8002044 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800201e:	4b88      	ldr	r3, [pc, #544]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002026:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800202a:	d10b      	bne.n	8002044 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800202c:	4b84      	ldr	r3, [pc, #528]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002034:	2b00      	cmp	r3, #0
 8002036:	d05b      	beq.n	80020f0 <HAL_RCC_OscConfig+0x124>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d157      	bne.n	80020f0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002040:	2301      	movs	r3, #1
 8002042:	e25a      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800204c:	d106      	bne.n	800205c <HAL_RCC_OscConfig+0x90>
 800204e:	4b7c      	ldr	r3, [pc, #496]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4a7b      	ldr	r2, [pc, #492]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8002054:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002058:	6013      	str	r3, [r2, #0]
 800205a:	e01d      	b.n	8002098 <HAL_RCC_OscConfig+0xcc>
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002064:	d10c      	bne.n	8002080 <HAL_RCC_OscConfig+0xb4>
 8002066:	4b76      	ldr	r3, [pc, #472]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4a75      	ldr	r2, [pc, #468]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 800206c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002070:	6013      	str	r3, [r2, #0]
 8002072:	4b73      	ldr	r3, [pc, #460]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4a72      	ldr	r2, [pc, #456]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8002078:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800207c:	6013      	str	r3, [r2, #0]
 800207e:	e00b      	b.n	8002098 <HAL_RCC_OscConfig+0xcc>
 8002080:	4b6f      	ldr	r3, [pc, #444]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a6e      	ldr	r2, [pc, #440]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8002086:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800208a:	6013      	str	r3, [r2, #0]
 800208c:	4b6c      	ldr	r3, [pc, #432]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a6b      	ldr	r2, [pc, #428]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8002092:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002096:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d013      	beq.n	80020c8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020a0:	f7ff f980 	bl	80013a4 <HAL_GetTick>
 80020a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020a6:	e008      	b.n	80020ba <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020a8:	f7ff f97c 	bl	80013a4 <HAL_GetTick>
 80020ac:	4602      	mov	r2, r0
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	1ad3      	subs	r3, r2, r3
 80020b2:	2b64      	cmp	r3, #100	@ 0x64
 80020b4:	d901      	bls.n	80020ba <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80020b6:	2303      	movs	r3, #3
 80020b8:	e21f      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020ba:	4b61      	ldr	r3, [pc, #388]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d0f0      	beq.n	80020a8 <HAL_RCC_OscConfig+0xdc>
 80020c6:	e014      	b.n	80020f2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020c8:	f7ff f96c 	bl	80013a4 <HAL_GetTick>
 80020cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020ce:	e008      	b.n	80020e2 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020d0:	f7ff f968 	bl	80013a4 <HAL_GetTick>
 80020d4:	4602      	mov	r2, r0
 80020d6:	693b      	ldr	r3, [r7, #16]
 80020d8:	1ad3      	subs	r3, r2, r3
 80020da:	2b64      	cmp	r3, #100	@ 0x64
 80020dc:	d901      	bls.n	80020e2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80020de:	2303      	movs	r3, #3
 80020e0:	e20b      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020e2:	4b57      	ldr	r3, [pc, #348]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d1f0      	bne.n	80020d0 <HAL_RCC_OscConfig+0x104>
 80020ee:	e000      	b.n	80020f2 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f003 0302 	and.w	r3, r3, #2
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d06f      	beq.n	80021de <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80020fe:	4b50      	ldr	r3, [pc, #320]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8002100:	689b      	ldr	r3, [r3, #8]
 8002102:	f003 030c 	and.w	r3, r3, #12
 8002106:	2b00      	cmp	r3, #0
 8002108:	d017      	beq.n	800213a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800210a:	4b4d      	ldr	r3, [pc, #308]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 800210c:	689b      	ldr	r3, [r3, #8]
 800210e:	f003 030c 	and.w	r3, r3, #12
        || \
 8002112:	2b08      	cmp	r3, #8
 8002114:	d105      	bne.n	8002122 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002116:	4b4a      	ldr	r3, [pc, #296]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800211e:	2b00      	cmp	r3, #0
 8002120:	d00b      	beq.n	800213a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002122:	4b47      	ldr	r3, [pc, #284]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8002124:	689b      	ldr	r3, [r3, #8]
 8002126:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800212a:	2b0c      	cmp	r3, #12
 800212c:	d11c      	bne.n	8002168 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800212e:	4b44      	ldr	r3, [pc, #272]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002136:	2b00      	cmp	r3, #0
 8002138:	d116      	bne.n	8002168 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800213a:	4b41      	ldr	r3, [pc, #260]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 0302 	and.w	r3, r3, #2
 8002142:	2b00      	cmp	r3, #0
 8002144:	d005      	beq.n	8002152 <HAL_RCC_OscConfig+0x186>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	68db      	ldr	r3, [r3, #12]
 800214a:	2b01      	cmp	r3, #1
 800214c:	d001      	beq.n	8002152 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	e1d3      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002152:	4b3b      	ldr	r3, [pc, #236]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	691b      	ldr	r3, [r3, #16]
 800215e:	00db      	lsls	r3, r3, #3
 8002160:	4937      	ldr	r1, [pc, #220]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8002162:	4313      	orrs	r3, r2
 8002164:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002166:	e03a      	b.n	80021de <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	68db      	ldr	r3, [r3, #12]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d020      	beq.n	80021b2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002170:	4b34      	ldr	r3, [pc, #208]	@ (8002244 <HAL_RCC_OscConfig+0x278>)
 8002172:	2201      	movs	r2, #1
 8002174:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002176:	f7ff f915 	bl	80013a4 <HAL_GetTick>
 800217a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800217c:	e008      	b.n	8002190 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800217e:	f7ff f911 	bl	80013a4 <HAL_GetTick>
 8002182:	4602      	mov	r2, r0
 8002184:	693b      	ldr	r3, [r7, #16]
 8002186:	1ad3      	subs	r3, r2, r3
 8002188:	2b02      	cmp	r3, #2
 800218a:	d901      	bls.n	8002190 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800218c:	2303      	movs	r3, #3
 800218e:	e1b4      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002190:	4b2b      	ldr	r3, [pc, #172]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f003 0302 	and.w	r3, r3, #2
 8002198:	2b00      	cmp	r3, #0
 800219a:	d0f0      	beq.n	800217e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800219c:	4b28      	ldr	r3, [pc, #160]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	691b      	ldr	r3, [r3, #16]
 80021a8:	00db      	lsls	r3, r3, #3
 80021aa:	4925      	ldr	r1, [pc, #148]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 80021ac:	4313      	orrs	r3, r2
 80021ae:	600b      	str	r3, [r1, #0]
 80021b0:	e015      	b.n	80021de <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021b2:	4b24      	ldr	r3, [pc, #144]	@ (8002244 <HAL_RCC_OscConfig+0x278>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021b8:	f7ff f8f4 	bl	80013a4 <HAL_GetTick>
 80021bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021be:	e008      	b.n	80021d2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021c0:	f7ff f8f0 	bl	80013a4 <HAL_GetTick>
 80021c4:	4602      	mov	r2, r0
 80021c6:	693b      	ldr	r3, [r7, #16]
 80021c8:	1ad3      	subs	r3, r2, r3
 80021ca:	2b02      	cmp	r3, #2
 80021cc:	d901      	bls.n	80021d2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80021ce:	2303      	movs	r3, #3
 80021d0:	e193      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021d2:	4b1b      	ldr	r3, [pc, #108]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	f003 0302 	and.w	r3, r3, #2
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d1f0      	bne.n	80021c0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f003 0308 	and.w	r3, r3, #8
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d036      	beq.n	8002258 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	695b      	ldr	r3, [r3, #20]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d016      	beq.n	8002220 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021f2:	4b15      	ldr	r3, [pc, #84]	@ (8002248 <HAL_RCC_OscConfig+0x27c>)
 80021f4:	2201      	movs	r2, #1
 80021f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021f8:	f7ff f8d4 	bl	80013a4 <HAL_GetTick>
 80021fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021fe:	e008      	b.n	8002212 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002200:	f7ff f8d0 	bl	80013a4 <HAL_GetTick>
 8002204:	4602      	mov	r2, r0
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	1ad3      	subs	r3, r2, r3
 800220a:	2b02      	cmp	r3, #2
 800220c:	d901      	bls.n	8002212 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800220e:	2303      	movs	r3, #3
 8002210:	e173      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002212:	4b0b      	ldr	r3, [pc, #44]	@ (8002240 <HAL_RCC_OscConfig+0x274>)
 8002214:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002216:	f003 0302 	and.w	r3, r3, #2
 800221a:	2b00      	cmp	r3, #0
 800221c:	d0f0      	beq.n	8002200 <HAL_RCC_OscConfig+0x234>
 800221e:	e01b      	b.n	8002258 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002220:	4b09      	ldr	r3, [pc, #36]	@ (8002248 <HAL_RCC_OscConfig+0x27c>)
 8002222:	2200      	movs	r2, #0
 8002224:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002226:	f7ff f8bd 	bl	80013a4 <HAL_GetTick>
 800222a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800222c:	e00e      	b.n	800224c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800222e:	f7ff f8b9 	bl	80013a4 <HAL_GetTick>
 8002232:	4602      	mov	r2, r0
 8002234:	693b      	ldr	r3, [r7, #16]
 8002236:	1ad3      	subs	r3, r2, r3
 8002238:	2b02      	cmp	r3, #2
 800223a:	d907      	bls.n	800224c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800223c:	2303      	movs	r3, #3
 800223e:	e15c      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
 8002240:	40023800 	.word	0x40023800
 8002244:	42470000 	.word	0x42470000
 8002248:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800224c:	4b8a      	ldr	r3, [pc, #552]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 800224e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002250:	f003 0302 	and.w	r3, r3, #2
 8002254:	2b00      	cmp	r3, #0
 8002256:	d1ea      	bne.n	800222e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	f003 0304 	and.w	r3, r3, #4
 8002260:	2b00      	cmp	r3, #0
 8002262:	f000 8097 	beq.w	8002394 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002266:	2300      	movs	r3, #0
 8002268:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800226a:	4b83      	ldr	r3, [pc, #524]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 800226c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800226e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002272:	2b00      	cmp	r3, #0
 8002274:	d10f      	bne.n	8002296 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002276:	2300      	movs	r3, #0
 8002278:	60bb      	str	r3, [r7, #8]
 800227a:	4b7f      	ldr	r3, [pc, #508]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 800227c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800227e:	4a7e      	ldr	r2, [pc, #504]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 8002280:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002284:	6413      	str	r3, [r2, #64]	@ 0x40
 8002286:	4b7c      	ldr	r3, [pc, #496]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 8002288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800228a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800228e:	60bb      	str	r3, [r7, #8]
 8002290:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002292:	2301      	movs	r3, #1
 8002294:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002296:	4b79      	ldr	r3, [pc, #484]	@ (800247c <HAL_RCC_OscConfig+0x4b0>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d118      	bne.n	80022d4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022a2:	4b76      	ldr	r3, [pc, #472]	@ (800247c <HAL_RCC_OscConfig+0x4b0>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4a75      	ldr	r2, [pc, #468]	@ (800247c <HAL_RCC_OscConfig+0x4b0>)
 80022a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022ae:	f7ff f879 	bl	80013a4 <HAL_GetTick>
 80022b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022b4:	e008      	b.n	80022c8 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022b6:	f7ff f875 	bl	80013a4 <HAL_GetTick>
 80022ba:	4602      	mov	r2, r0
 80022bc:	693b      	ldr	r3, [r7, #16]
 80022be:	1ad3      	subs	r3, r2, r3
 80022c0:	2b02      	cmp	r3, #2
 80022c2:	d901      	bls.n	80022c8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80022c4:	2303      	movs	r3, #3
 80022c6:	e118      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022c8:	4b6c      	ldr	r3, [pc, #432]	@ (800247c <HAL_RCC_OscConfig+0x4b0>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d0f0      	beq.n	80022b6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	689b      	ldr	r3, [r3, #8]
 80022d8:	2b01      	cmp	r3, #1
 80022da:	d106      	bne.n	80022ea <HAL_RCC_OscConfig+0x31e>
 80022dc:	4b66      	ldr	r3, [pc, #408]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 80022de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022e0:	4a65      	ldr	r2, [pc, #404]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 80022e2:	f043 0301 	orr.w	r3, r3, #1
 80022e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80022e8:	e01c      	b.n	8002324 <HAL_RCC_OscConfig+0x358>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	689b      	ldr	r3, [r3, #8]
 80022ee:	2b05      	cmp	r3, #5
 80022f0:	d10c      	bne.n	800230c <HAL_RCC_OscConfig+0x340>
 80022f2:	4b61      	ldr	r3, [pc, #388]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 80022f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022f6:	4a60      	ldr	r2, [pc, #384]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 80022f8:	f043 0304 	orr.w	r3, r3, #4
 80022fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80022fe:	4b5e      	ldr	r3, [pc, #376]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 8002300:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002302:	4a5d      	ldr	r2, [pc, #372]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 8002304:	f043 0301 	orr.w	r3, r3, #1
 8002308:	6713      	str	r3, [r2, #112]	@ 0x70
 800230a:	e00b      	b.n	8002324 <HAL_RCC_OscConfig+0x358>
 800230c:	4b5a      	ldr	r3, [pc, #360]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 800230e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002310:	4a59      	ldr	r2, [pc, #356]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 8002312:	f023 0301 	bic.w	r3, r3, #1
 8002316:	6713      	str	r3, [r2, #112]	@ 0x70
 8002318:	4b57      	ldr	r3, [pc, #348]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 800231a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800231c:	4a56      	ldr	r2, [pc, #344]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 800231e:	f023 0304 	bic.w	r3, r3, #4
 8002322:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	689b      	ldr	r3, [r3, #8]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d015      	beq.n	8002358 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800232c:	f7ff f83a 	bl	80013a4 <HAL_GetTick>
 8002330:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002332:	e00a      	b.n	800234a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002334:	f7ff f836 	bl	80013a4 <HAL_GetTick>
 8002338:	4602      	mov	r2, r0
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	1ad3      	subs	r3, r2, r3
 800233e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002342:	4293      	cmp	r3, r2
 8002344:	d901      	bls.n	800234a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002346:	2303      	movs	r3, #3
 8002348:	e0d7      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800234a:	4b4b      	ldr	r3, [pc, #300]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 800234c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800234e:	f003 0302 	and.w	r3, r3, #2
 8002352:	2b00      	cmp	r3, #0
 8002354:	d0ee      	beq.n	8002334 <HAL_RCC_OscConfig+0x368>
 8002356:	e014      	b.n	8002382 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002358:	f7ff f824 	bl	80013a4 <HAL_GetTick>
 800235c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800235e:	e00a      	b.n	8002376 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002360:	f7ff f820 	bl	80013a4 <HAL_GetTick>
 8002364:	4602      	mov	r2, r0
 8002366:	693b      	ldr	r3, [r7, #16]
 8002368:	1ad3      	subs	r3, r2, r3
 800236a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800236e:	4293      	cmp	r3, r2
 8002370:	d901      	bls.n	8002376 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002372:	2303      	movs	r3, #3
 8002374:	e0c1      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002376:	4b40      	ldr	r3, [pc, #256]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 8002378:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800237a:	f003 0302 	and.w	r3, r3, #2
 800237e:	2b00      	cmp	r3, #0
 8002380:	d1ee      	bne.n	8002360 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002382:	7dfb      	ldrb	r3, [r7, #23]
 8002384:	2b01      	cmp	r3, #1
 8002386:	d105      	bne.n	8002394 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002388:	4b3b      	ldr	r3, [pc, #236]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 800238a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800238c:	4a3a      	ldr	r2, [pc, #232]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 800238e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002392:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	699b      	ldr	r3, [r3, #24]
 8002398:	2b00      	cmp	r3, #0
 800239a:	f000 80ad 	beq.w	80024f8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800239e:	4b36      	ldr	r3, [pc, #216]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 80023a0:	689b      	ldr	r3, [r3, #8]
 80023a2:	f003 030c 	and.w	r3, r3, #12
 80023a6:	2b08      	cmp	r3, #8
 80023a8:	d060      	beq.n	800246c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	699b      	ldr	r3, [r3, #24]
 80023ae:	2b02      	cmp	r3, #2
 80023b0:	d145      	bne.n	800243e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023b2:	4b33      	ldr	r3, [pc, #204]	@ (8002480 <HAL_RCC_OscConfig+0x4b4>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023b8:	f7fe fff4 	bl	80013a4 <HAL_GetTick>
 80023bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023be:	e008      	b.n	80023d2 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023c0:	f7fe fff0 	bl	80013a4 <HAL_GetTick>
 80023c4:	4602      	mov	r2, r0
 80023c6:	693b      	ldr	r3, [r7, #16]
 80023c8:	1ad3      	subs	r3, r2, r3
 80023ca:	2b02      	cmp	r3, #2
 80023cc:	d901      	bls.n	80023d2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80023ce:	2303      	movs	r3, #3
 80023d0:	e093      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023d2:	4b29      	ldr	r3, [pc, #164]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d1f0      	bne.n	80023c0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	69da      	ldr	r2, [r3, #28]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6a1b      	ldr	r3, [r3, #32]
 80023e6:	431a      	orrs	r2, r3
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ec:	019b      	lsls	r3, r3, #6
 80023ee:	431a      	orrs	r2, r3
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023f4:	085b      	lsrs	r3, r3, #1
 80023f6:	3b01      	subs	r3, #1
 80023f8:	041b      	lsls	r3, r3, #16
 80023fa:	431a      	orrs	r2, r3
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002400:	061b      	lsls	r3, r3, #24
 8002402:	431a      	orrs	r2, r3
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002408:	071b      	lsls	r3, r3, #28
 800240a:	491b      	ldr	r1, [pc, #108]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 800240c:	4313      	orrs	r3, r2
 800240e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002410:	4b1b      	ldr	r3, [pc, #108]	@ (8002480 <HAL_RCC_OscConfig+0x4b4>)
 8002412:	2201      	movs	r2, #1
 8002414:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002416:	f7fe ffc5 	bl	80013a4 <HAL_GetTick>
 800241a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800241c:	e008      	b.n	8002430 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800241e:	f7fe ffc1 	bl	80013a4 <HAL_GetTick>
 8002422:	4602      	mov	r2, r0
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	1ad3      	subs	r3, r2, r3
 8002428:	2b02      	cmp	r3, #2
 800242a:	d901      	bls.n	8002430 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800242c:	2303      	movs	r3, #3
 800242e:	e064      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002430:	4b11      	ldr	r3, [pc, #68]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002438:	2b00      	cmp	r3, #0
 800243a:	d0f0      	beq.n	800241e <HAL_RCC_OscConfig+0x452>
 800243c:	e05c      	b.n	80024f8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800243e:	4b10      	ldr	r3, [pc, #64]	@ (8002480 <HAL_RCC_OscConfig+0x4b4>)
 8002440:	2200      	movs	r2, #0
 8002442:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002444:	f7fe ffae 	bl	80013a4 <HAL_GetTick>
 8002448:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800244a:	e008      	b.n	800245e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800244c:	f7fe ffaa 	bl	80013a4 <HAL_GetTick>
 8002450:	4602      	mov	r2, r0
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	1ad3      	subs	r3, r2, r3
 8002456:	2b02      	cmp	r3, #2
 8002458:	d901      	bls.n	800245e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800245a:	2303      	movs	r3, #3
 800245c:	e04d      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800245e:	4b06      	ldr	r3, [pc, #24]	@ (8002478 <HAL_RCC_OscConfig+0x4ac>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002466:	2b00      	cmp	r3, #0
 8002468:	d1f0      	bne.n	800244c <HAL_RCC_OscConfig+0x480>
 800246a:	e045      	b.n	80024f8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	699b      	ldr	r3, [r3, #24]
 8002470:	2b01      	cmp	r3, #1
 8002472:	d107      	bne.n	8002484 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002474:	2301      	movs	r3, #1
 8002476:	e040      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
 8002478:	40023800 	.word	0x40023800
 800247c:	40007000 	.word	0x40007000
 8002480:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002484:	4b1f      	ldr	r3, [pc, #124]	@ (8002504 <HAL_RCC_OscConfig+0x538>)
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	699b      	ldr	r3, [r3, #24]
 800248e:	2b01      	cmp	r3, #1
 8002490:	d030      	beq.n	80024f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800249c:	429a      	cmp	r2, r3
 800249e:	d129      	bne.n	80024f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024aa:	429a      	cmp	r2, r3
 80024ac:	d122      	bne.n	80024f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80024ae:	68fa      	ldr	r2, [r7, #12]
 80024b0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80024b4:	4013      	ands	r3, r2
 80024b6:	687a      	ldr	r2, [r7, #4]
 80024b8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80024ba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80024bc:	4293      	cmp	r3, r2
 80024be:	d119      	bne.n	80024f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024ca:	085b      	lsrs	r3, r3, #1
 80024cc:	3b01      	subs	r3, #1
 80024ce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80024d0:	429a      	cmp	r2, r3
 80024d2:	d10f      	bne.n	80024f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024de:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80024e0:	429a      	cmp	r2, r3
 80024e2:	d107      	bne.n	80024f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ee:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024f0:	429a      	cmp	r2, r3
 80024f2:	d001      	beq.n	80024f8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80024f4:	2301      	movs	r3, #1
 80024f6:	e000      	b.n	80024fa <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80024f8:	2300      	movs	r3, #0
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	3718      	adds	r7, #24
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	40023800 	.word	0x40023800

08002508 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d101      	bne.n	800251a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	e041      	b.n	800259e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002520:	b2db      	uxtb	r3, r3
 8002522:	2b00      	cmp	r3, #0
 8002524:	d106      	bne.n	8002534 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2200      	movs	r2, #0
 800252a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800252e:	6878      	ldr	r0, [r7, #4]
 8002530:	f7fe fce0 	bl	8000ef4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2202      	movs	r2, #2
 8002538:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	3304      	adds	r3, #4
 8002544:	4619      	mov	r1, r3
 8002546:	4610      	mov	r0, r2
 8002548:	f000 fcf8 	bl	8002f3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2201      	movs	r2, #1
 8002550:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2201      	movs	r2, #1
 8002558:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2201      	movs	r2, #1
 8002560:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2201      	movs	r2, #1
 8002568:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2201      	movs	r2, #1
 8002570:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2201      	movs	r2, #1
 8002578:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2201      	movs	r2, #1
 8002580:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2201      	movs	r2, #1
 8002588:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2201      	movs	r2, #1
 8002590:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2201      	movs	r2, #1
 8002598:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800259c:	2300      	movs	r3, #0
}
 800259e:	4618      	mov	r0, r3
 80025a0:	3708      	adds	r7, #8
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}

080025a6 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80025a6:	b480      	push	{r7}
 80025a8:	b083      	sub	sp, #12
 80025aa:	af00      	add	r7, sp, #0
 80025ac:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	6a1a      	ldr	r2, [r3, #32]
 80025b4:	f241 1311 	movw	r3, #4369	@ 0x1111
 80025b8:	4013      	ands	r3, r2
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d10f      	bne.n	80025de <HAL_TIM_Base_Stop+0x38>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	6a1a      	ldr	r2, [r3, #32]
 80025c4:	f240 4344 	movw	r3, #1092	@ 0x444
 80025c8:	4013      	ands	r3, r2
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d107      	bne.n	80025de <HAL_TIM_Base_Stop+0x38>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	681a      	ldr	r2, [r3, #0]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f022 0201 	bic.w	r2, r2, #1
 80025dc:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2201      	movs	r2, #1
 80025e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80025e6:	2300      	movs	r3, #0
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	370c      	adds	r7, #12
 80025ec:	46bd      	mov	sp, r7
 80025ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f2:	4770      	bx	lr

080025f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b085      	sub	sp, #20
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002602:	b2db      	uxtb	r3, r3
 8002604:	2b01      	cmp	r3, #1
 8002606:	d001      	beq.n	800260c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002608:	2301      	movs	r3, #1
 800260a:	e04e      	b.n	80026aa <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2202      	movs	r2, #2
 8002610:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	68da      	ldr	r2, [r3, #12]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f042 0201 	orr.w	r2, r2, #1
 8002622:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a23      	ldr	r2, [pc, #140]	@ (80026b8 <HAL_TIM_Base_Start_IT+0xc4>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d022      	beq.n	8002674 <HAL_TIM_Base_Start_IT+0x80>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002636:	d01d      	beq.n	8002674 <HAL_TIM_Base_Start_IT+0x80>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a1f      	ldr	r2, [pc, #124]	@ (80026bc <HAL_TIM_Base_Start_IT+0xc8>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d018      	beq.n	8002674 <HAL_TIM_Base_Start_IT+0x80>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a1e      	ldr	r2, [pc, #120]	@ (80026c0 <HAL_TIM_Base_Start_IT+0xcc>)
 8002648:	4293      	cmp	r3, r2
 800264a:	d013      	beq.n	8002674 <HAL_TIM_Base_Start_IT+0x80>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a1c      	ldr	r2, [pc, #112]	@ (80026c4 <HAL_TIM_Base_Start_IT+0xd0>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d00e      	beq.n	8002674 <HAL_TIM_Base_Start_IT+0x80>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a1b      	ldr	r2, [pc, #108]	@ (80026c8 <HAL_TIM_Base_Start_IT+0xd4>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d009      	beq.n	8002674 <HAL_TIM_Base_Start_IT+0x80>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a19      	ldr	r2, [pc, #100]	@ (80026cc <HAL_TIM_Base_Start_IT+0xd8>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d004      	beq.n	8002674 <HAL_TIM_Base_Start_IT+0x80>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4a18      	ldr	r2, [pc, #96]	@ (80026d0 <HAL_TIM_Base_Start_IT+0xdc>)
 8002670:	4293      	cmp	r3, r2
 8002672:	d111      	bne.n	8002698 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	689b      	ldr	r3, [r3, #8]
 800267a:	f003 0307 	and.w	r3, r3, #7
 800267e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	2b06      	cmp	r3, #6
 8002684:	d010      	beq.n	80026a8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	681a      	ldr	r2, [r3, #0]
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f042 0201 	orr.w	r2, r2, #1
 8002694:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002696:	e007      	b.n	80026a8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	681a      	ldr	r2, [r3, #0]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f042 0201 	orr.w	r2, r2, #1
 80026a6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80026a8:	2300      	movs	r3, #0
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	3714      	adds	r7, #20
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr
 80026b6:	bf00      	nop
 80026b8:	40010000 	.word	0x40010000
 80026bc:	40000400 	.word	0x40000400
 80026c0:	40000800 	.word	0x40000800
 80026c4:	40000c00 	.word	0x40000c00
 80026c8:	40010400 	.word	0x40010400
 80026cc:	40014000 	.word	0x40014000
 80026d0:	40001800 	.word	0x40001800

080026d4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b082      	sub	sp, #8
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d101      	bne.n	80026e6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80026e2:	2301      	movs	r3, #1
 80026e4:	e041      	b.n	800276a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80026ec:	b2db      	uxtb	r3, r3
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d106      	bne.n	8002700 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2200      	movs	r2, #0
 80026f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80026fa:	6878      	ldr	r0, [r7, #4]
 80026fc:	f000 f839 	bl	8002772 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2202      	movs	r2, #2
 8002704:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681a      	ldr	r2, [r3, #0]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	3304      	adds	r3, #4
 8002710:	4619      	mov	r1, r3
 8002712:	4610      	mov	r0, r2
 8002714:	f000 fc12 	bl	8002f3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2201      	movs	r2, #1
 800271c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2201      	movs	r2, #1
 8002724:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2201      	movs	r2, #1
 800272c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2201      	movs	r2, #1
 8002734:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2201      	movs	r2, #1
 800273c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2201      	movs	r2, #1
 8002744:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2201      	movs	r2, #1
 800274c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2201      	movs	r2, #1
 8002754:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2201      	movs	r2, #1
 800275c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2201      	movs	r2, #1
 8002764:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002768:	2300      	movs	r3, #0
}
 800276a:	4618      	mov	r0, r3
 800276c:	3708      	adds	r7, #8
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}

08002772 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002772:	b480      	push	{r7}
 8002774:	b083      	sub	sp, #12
 8002776:	af00      	add	r7, sp, #0
 8002778:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800277a:	bf00      	nop
 800277c:	370c      	adds	r7, #12
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr
	...

08002788 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b084      	sub	sp, #16
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
 8002790:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d109      	bne.n	80027ac <HAL_TIM_PWM_Start+0x24>
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800279e:	b2db      	uxtb	r3, r3
 80027a0:	2b01      	cmp	r3, #1
 80027a2:	bf14      	ite	ne
 80027a4:	2301      	movne	r3, #1
 80027a6:	2300      	moveq	r3, #0
 80027a8:	b2db      	uxtb	r3, r3
 80027aa:	e022      	b.n	80027f2 <HAL_TIM_PWM_Start+0x6a>
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	2b04      	cmp	r3, #4
 80027b0:	d109      	bne.n	80027c6 <HAL_TIM_PWM_Start+0x3e>
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80027b8:	b2db      	uxtb	r3, r3
 80027ba:	2b01      	cmp	r3, #1
 80027bc:	bf14      	ite	ne
 80027be:	2301      	movne	r3, #1
 80027c0:	2300      	moveq	r3, #0
 80027c2:	b2db      	uxtb	r3, r3
 80027c4:	e015      	b.n	80027f2 <HAL_TIM_PWM_Start+0x6a>
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	2b08      	cmp	r3, #8
 80027ca:	d109      	bne.n	80027e0 <HAL_TIM_PWM_Start+0x58>
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80027d2:	b2db      	uxtb	r3, r3
 80027d4:	2b01      	cmp	r3, #1
 80027d6:	bf14      	ite	ne
 80027d8:	2301      	movne	r3, #1
 80027da:	2300      	moveq	r3, #0
 80027dc:	b2db      	uxtb	r3, r3
 80027de:	e008      	b.n	80027f2 <HAL_TIM_PWM_Start+0x6a>
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027e6:	b2db      	uxtb	r3, r3
 80027e8:	2b01      	cmp	r3, #1
 80027ea:	bf14      	ite	ne
 80027ec:	2301      	movne	r3, #1
 80027ee:	2300      	moveq	r3, #0
 80027f0:	b2db      	uxtb	r3, r3
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d001      	beq.n	80027fa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80027f6:	2301      	movs	r3, #1
 80027f8:	e07c      	b.n	80028f4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d104      	bne.n	800280a <HAL_TIM_PWM_Start+0x82>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2202      	movs	r2, #2
 8002804:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002808:	e013      	b.n	8002832 <HAL_TIM_PWM_Start+0xaa>
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	2b04      	cmp	r3, #4
 800280e:	d104      	bne.n	800281a <HAL_TIM_PWM_Start+0x92>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2202      	movs	r2, #2
 8002814:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002818:	e00b      	b.n	8002832 <HAL_TIM_PWM_Start+0xaa>
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	2b08      	cmp	r3, #8
 800281e:	d104      	bne.n	800282a <HAL_TIM_PWM_Start+0xa2>
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2202      	movs	r2, #2
 8002824:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002828:	e003      	b.n	8002832 <HAL_TIM_PWM_Start+0xaa>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2202      	movs	r2, #2
 800282e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	2201      	movs	r2, #1
 8002838:	6839      	ldr	r1, [r7, #0]
 800283a:	4618      	mov	r0, r3
 800283c:	f000 fe74 	bl	8003528 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a2d      	ldr	r2, [pc, #180]	@ (80028fc <HAL_TIM_PWM_Start+0x174>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d004      	beq.n	8002854 <HAL_TIM_PWM_Start+0xcc>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4a2c      	ldr	r2, [pc, #176]	@ (8002900 <HAL_TIM_PWM_Start+0x178>)
 8002850:	4293      	cmp	r3, r2
 8002852:	d101      	bne.n	8002858 <HAL_TIM_PWM_Start+0xd0>
 8002854:	2301      	movs	r3, #1
 8002856:	e000      	b.n	800285a <HAL_TIM_PWM_Start+0xd2>
 8002858:	2300      	movs	r3, #0
 800285a:	2b00      	cmp	r3, #0
 800285c:	d007      	beq.n	800286e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800286c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4a22      	ldr	r2, [pc, #136]	@ (80028fc <HAL_TIM_PWM_Start+0x174>)
 8002874:	4293      	cmp	r3, r2
 8002876:	d022      	beq.n	80028be <HAL_TIM_PWM_Start+0x136>
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002880:	d01d      	beq.n	80028be <HAL_TIM_PWM_Start+0x136>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4a1f      	ldr	r2, [pc, #124]	@ (8002904 <HAL_TIM_PWM_Start+0x17c>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d018      	beq.n	80028be <HAL_TIM_PWM_Start+0x136>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4a1d      	ldr	r2, [pc, #116]	@ (8002908 <HAL_TIM_PWM_Start+0x180>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d013      	beq.n	80028be <HAL_TIM_PWM_Start+0x136>
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4a1c      	ldr	r2, [pc, #112]	@ (800290c <HAL_TIM_PWM_Start+0x184>)
 800289c:	4293      	cmp	r3, r2
 800289e:	d00e      	beq.n	80028be <HAL_TIM_PWM_Start+0x136>
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a16      	ldr	r2, [pc, #88]	@ (8002900 <HAL_TIM_PWM_Start+0x178>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d009      	beq.n	80028be <HAL_TIM_PWM_Start+0x136>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4a18      	ldr	r2, [pc, #96]	@ (8002910 <HAL_TIM_PWM_Start+0x188>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d004      	beq.n	80028be <HAL_TIM_PWM_Start+0x136>
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a16      	ldr	r2, [pc, #88]	@ (8002914 <HAL_TIM_PWM_Start+0x18c>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d111      	bne.n	80028e2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	f003 0307 	and.w	r3, r3, #7
 80028c8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	2b06      	cmp	r3, #6
 80028ce:	d010      	beq.n	80028f2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	681a      	ldr	r2, [r3, #0]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f042 0201 	orr.w	r2, r2, #1
 80028de:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028e0:	e007      	b.n	80028f2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	681a      	ldr	r2, [r3, #0]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f042 0201 	orr.w	r2, r2, #1
 80028f0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80028f2:	2300      	movs	r3, #0
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	3710      	adds	r7, #16
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}
 80028fc:	40010000 	.word	0x40010000
 8002900:	40010400 	.word	0x40010400
 8002904:	40000400 	.word	0x40000400
 8002908:	40000800 	.word	0x40000800
 800290c:	40000c00 	.word	0x40000c00
 8002910:	40014000 	.word	0x40014000
 8002914:	40001800 	.word	0x40001800

08002918 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b082      	sub	sp, #8
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
 8002920:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	2200      	movs	r2, #0
 8002928:	6839      	ldr	r1, [r7, #0]
 800292a:	4618      	mov	r0, r3
 800292c:	f000 fdfc 	bl	8003528 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a2e      	ldr	r2, [pc, #184]	@ (80029f0 <HAL_TIM_PWM_Stop+0xd8>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d004      	beq.n	8002944 <HAL_TIM_PWM_Stop+0x2c>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a2d      	ldr	r2, [pc, #180]	@ (80029f4 <HAL_TIM_PWM_Stop+0xdc>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d101      	bne.n	8002948 <HAL_TIM_PWM_Stop+0x30>
 8002944:	2301      	movs	r3, #1
 8002946:	e000      	b.n	800294a <HAL_TIM_PWM_Stop+0x32>
 8002948:	2300      	movs	r3, #0
 800294a:	2b00      	cmp	r3, #0
 800294c:	d017      	beq.n	800297e <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	6a1a      	ldr	r2, [r3, #32]
 8002954:	f241 1311 	movw	r3, #4369	@ 0x1111
 8002958:	4013      	ands	r3, r2
 800295a:	2b00      	cmp	r3, #0
 800295c:	d10f      	bne.n	800297e <HAL_TIM_PWM_Stop+0x66>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	6a1a      	ldr	r2, [r3, #32]
 8002964:	f240 4344 	movw	r3, #1092	@ 0x444
 8002968:	4013      	ands	r3, r2
 800296a:	2b00      	cmp	r3, #0
 800296c:	d107      	bne.n	800297e <HAL_TIM_PWM_Stop+0x66>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800297c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	6a1a      	ldr	r2, [r3, #32]
 8002984:	f241 1311 	movw	r3, #4369	@ 0x1111
 8002988:	4013      	ands	r3, r2
 800298a:	2b00      	cmp	r3, #0
 800298c:	d10f      	bne.n	80029ae <HAL_TIM_PWM_Stop+0x96>
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	6a1a      	ldr	r2, [r3, #32]
 8002994:	f240 4344 	movw	r3, #1092	@ 0x444
 8002998:	4013      	ands	r3, r2
 800299a:	2b00      	cmp	r3, #0
 800299c:	d107      	bne.n	80029ae <HAL_TIM_PWM_Stop+0x96>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	681a      	ldr	r2, [r3, #0]
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f022 0201 	bic.w	r2, r2, #1
 80029ac:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d104      	bne.n	80029be <HAL_TIM_PWM_Stop+0xa6>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2201      	movs	r2, #1
 80029b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80029bc:	e013      	b.n	80029e6 <HAL_TIM_PWM_Stop+0xce>
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	2b04      	cmp	r3, #4
 80029c2:	d104      	bne.n	80029ce <HAL_TIM_PWM_Stop+0xb6>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2201      	movs	r2, #1
 80029c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80029cc:	e00b      	b.n	80029e6 <HAL_TIM_PWM_Stop+0xce>
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	2b08      	cmp	r3, #8
 80029d2:	d104      	bne.n	80029de <HAL_TIM_PWM_Stop+0xc6>
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2201      	movs	r2, #1
 80029d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80029dc:	e003      	b.n	80029e6 <HAL_TIM_PWM_Stop+0xce>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2201      	movs	r2, #1
 80029e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 80029e6:	2300      	movs	r3, #0
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	3708      	adds	r7, #8
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bd80      	pop	{r7, pc}
 80029f0:	40010000 	.word	0x40010000
 80029f4:	40010400 	.word	0x40010400

080029f8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b084      	sub	sp, #16
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	68db      	ldr	r3, [r3, #12]
 8002a06:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	691b      	ldr	r3, [r3, #16]
 8002a0e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002a10:	68bb      	ldr	r3, [r7, #8]
 8002a12:	f003 0302 	and.w	r3, r3, #2
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d020      	beq.n	8002a5c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	f003 0302 	and.w	r3, r3, #2
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d01b      	beq.n	8002a5c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f06f 0202 	mvn.w	r2, #2
 8002a2c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2201      	movs	r2, #1
 8002a32:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	699b      	ldr	r3, [r3, #24]
 8002a3a:	f003 0303 	and.w	r3, r3, #3
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d003      	beq.n	8002a4a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002a42:	6878      	ldr	r0, [r7, #4]
 8002a44:	f000 fa5b 	bl	8002efe <HAL_TIM_IC_CaptureCallback>
 8002a48:	e005      	b.n	8002a56 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a4a:	6878      	ldr	r0, [r7, #4]
 8002a4c:	f000 fa4d 	bl	8002eea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a50:	6878      	ldr	r0, [r7, #4]
 8002a52:	f000 fa5e 	bl	8002f12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2200      	movs	r2, #0
 8002a5a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	f003 0304 	and.w	r3, r3, #4
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d020      	beq.n	8002aa8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	f003 0304 	and.w	r3, r3, #4
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d01b      	beq.n	8002aa8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f06f 0204 	mvn.w	r2, #4
 8002a78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2202      	movs	r2, #2
 8002a7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	699b      	ldr	r3, [r3, #24]
 8002a86:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d003      	beq.n	8002a96 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a8e:	6878      	ldr	r0, [r7, #4]
 8002a90:	f000 fa35 	bl	8002efe <HAL_TIM_IC_CaptureCallback>
 8002a94:	e005      	b.n	8002aa2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a96:	6878      	ldr	r0, [r7, #4]
 8002a98:	f000 fa27 	bl	8002eea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a9c:	6878      	ldr	r0, [r7, #4]
 8002a9e:	f000 fa38 	bl	8002f12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002aa8:	68bb      	ldr	r3, [r7, #8]
 8002aaa:	f003 0308 	and.w	r3, r3, #8
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d020      	beq.n	8002af4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	f003 0308 	and.w	r3, r3, #8
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d01b      	beq.n	8002af4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f06f 0208 	mvn.w	r2, #8
 8002ac4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	2204      	movs	r2, #4
 8002aca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	69db      	ldr	r3, [r3, #28]
 8002ad2:	f003 0303 	and.w	r3, r3, #3
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d003      	beq.n	8002ae2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	f000 fa0f 	bl	8002efe <HAL_TIM_IC_CaptureCallback>
 8002ae0:	e005      	b.n	8002aee <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ae2:	6878      	ldr	r0, [r7, #4]
 8002ae4:	f000 fa01 	bl	8002eea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ae8:	6878      	ldr	r0, [r7, #4]
 8002aea:	f000 fa12 	bl	8002f12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2200      	movs	r2, #0
 8002af2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	f003 0310 	and.w	r3, r3, #16
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d020      	beq.n	8002b40 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	f003 0310 	and.w	r3, r3, #16
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d01b      	beq.n	8002b40 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f06f 0210 	mvn.w	r2, #16
 8002b10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2208      	movs	r2, #8
 8002b16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	69db      	ldr	r3, [r3, #28]
 8002b1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d003      	beq.n	8002b2e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002b26:	6878      	ldr	r0, [r7, #4]
 8002b28:	f000 f9e9 	bl	8002efe <HAL_TIM_IC_CaptureCallback>
 8002b2c:	e005      	b.n	8002b3a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b2e:	6878      	ldr	r0, [r7, #4]
 8002b30:	f000 f9db 	bl	8002eea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b34:	6878      	ldr	r0, [r7, #4]
 8002b36:	f000 f9ec 	bl	8002f12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002b40:	68bb      	ldr	r3, [r7, #8]
 8002b42:	f003 0301 	and.w	r3, r3, #1
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d00c      	beq.n	8002b64 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	f003 0301 	and.w	r3, r3, #1
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d007      	beq.n	8002b64 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f06f 0201 	mvn.w	r2, #1
 8002b5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002b5e:	6878      	ldr	r0, [r7, #4]
 8002b60:	f7fe f8be 	bl	8000ce0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d00c      	beq.n	8002b88 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d007      	beq.n	8002b88 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002b80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002b82:	6878      	ldr	r0, [r7, #4]
 8002b84:	f000 fd7c 	bl	8003680 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002b88:	68bb      	ldr	r3, [r7, #8]
 8002b8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d00c      	beq.n	8002bac <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d007      	beq.n	8002bac <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002ba4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002ba6:	6878      	ldr	r0, [r7, #4]
 8002ba8:	f000 f9bd 	bl	8002f26 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	f003 0320 	and.w	r3, r3, #32
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d00c      	beq.n	8002bd0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	f003 0320 	and.w	r3, r3, #32
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d007      	beq.n	8002bd0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f06f 0220 	mvn.w	r2, #32
 8002bc8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002bca:	6878      	ldr	r0, [r7, #4]
 8002bcc:	f000 fd4e 	bl	800366c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002bd0:	bf00      	nop
 8002bd2:	3710      	adds	r7, #16
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd80      	pop	{r7, pc}

08002bd8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b086      	sub	sp, #24
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	60f8      	str	r0, [r7, #12]
 8002be0:	60b9      	str	r1, [r7, #8]
 8002be2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002be4:	2300      	movs	r3, #0
 8002be6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002bee:	2b01      	cmp	r3, #1
 8002bf0:	d101      	bne.n	8002bf6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002bf2:	2302      	movs	r3, #2
 8002bf4:	e0ae      	b.n	8002d54 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	2201      	movs	r2, #1
 8002bfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2b0c      	cmp	r3, #12
 8002c02:	f200 809f 	bhi.w	8002d44 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002c06:	a201      	add	r2, pc, #4	@ (adr r2, 8002c0c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002c08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c0c:	08002c41 	.word	0x08002c41
 8002c10:	08002d45 	.word	0x08002d45
 8002c14:	08002d45 	.word	0x08002d45
 8002c18:	08002d45 	.word	0x08002d45
 8002c1c:	08002c81 	.word	0x08002c81
 8002c20:	08002d45 	.word	0x08002d45
 8002c24:	08002d45 	.word	0x08002d45
 8002c28:	08002d45 	.word	0x08002d45
 8002c2c:	08002cc3 	.word	0x08002cc3
 8002c30:	08002d45 	.word	0x08002d45
 8002c34:	08002d45 	.word	0x08002d45
 8002c38:	08002d45 	.word	0x08002d45
 8002c3c:	08002d03 	.word	0x08002d03
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	68b9      	ldr	r1, [r7, #8]
 8002c46:	4618      	mov	r0, r3
 8002c48:	f000 fa24 	bl	8003094 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	699a      	ldr	r2, [r3, #24]
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f042 0208 	orr.w	r2, r2, #8
 8002c5a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	699a      	ldr	r2, [r3, #24]
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f022 0204 	bic.w	r2, r2, #4
 8002c6a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	6999      	ldr	r1, [r3, #24]
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	691a      	ldr	r2, [r3, #16]
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	430a      	orrs	r2, r1
 8002c7c:	619a      	str	r2, [r3, #24]
      break;
 8002c7e:	e064      	b.n	8002d4a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	68b9      	ldr	r1, [r7, #8]
 8002c86:	4618      	mov	r0, r3
 8002c88:	f000 fa74 	bl	8003174 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	699a      	ldr	r2, [r3, #24]
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002c9a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	699a      	ldr	r2, [r3, #24]
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002caa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	6999      	ldr	r1, [r3, #24]
 8002cb2:	68bb      	ldr	r3, [r7, #8]
 8002cb4:	691b      	ldr	r3, [r3, #16]
 8002cb6:	021a      	lsls	r2, r3, #8
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	430a      	orrs	r2, r1
 8002cbe:	619a      	str	r2, [r3, #24]
      break;
 8002cc0:	e043      	b.n	8002d4a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	68b9      	ldr	r1, [r7, #8]
 8002cc8:	4618      	mov	r0, r3
 8002cca:	f000 fac9 	bl	8003260 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	69da      	ldr	r2, [r3, #28]
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f042 0208 	orr.w	r2, r2, #8
 8002cdc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	69da      	ldr	r2, [r3, #28]
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f022 0204 	bic.w	r2, r2, #4
 8002cec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	69d9      	ldr	r1, [r3, #28]
 8002cf4:	68bb      	ldr	r3, [r7, #8]
 8002cf6:	691a      	ldr	r2, [r3, #16]
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	430a      	orrs	r2, r1
 8002cfe:	61da      	str	r2, [r3, #28]
      break;
 8002d00:	e023      	b.n	8002d4a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	68b9      	ldr	r1, [r7, #8]
 8002d08:	4618      	mov	r0, r3
 8002d0a:	f000 fb1d 	bl	8003348 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	69da      	ldr	r2, [r3, #28]
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002d1c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	69da      	ldr	r2, [r3, #28]
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002d2c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	69d9      	ldr	r1, [r3, #28]
 8002d34:	68bb      	ldr	r3, [r7, #8]
 8002d36:	691b      	ldr	r3, [r3, #16]
 8002d38:	021a      	lsls	r2, r3, #8
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	430a      	orrs	r2, r1
 8002d40:	61da      	str	r2, [r3, #28]
      break;
 8002d42:	e002      	b.n	8002d4a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002d44:	2301      	movs	r3, #1
 8002d46:	75fb      	strb	r3, [r7, #23]
      break;
 8002d48:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002d52:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d54:	4618      	mov	r0, r3
 8002d56:	3718      	adds	r7, #24
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}

08002d5c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b084      	sub	sp, #16
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
 8002d64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d66:	2300      	movs	r3, #0
 8002d68:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d70:	2b01      	cmp	r3, #1
 8002d72:	d101      	bne.n	8002d78 <HAL_TIM_ConfigClockSource+0x1c>
 8002d74:	2302      	movs	r3, #2
 8002d76:	e0b4      	b.n	8002ee2 <HAL_TIM_ConfigClockSource+0x186>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2202      	movs	r2, #2
 8002d84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	689b      	ldr	r3, [r3, #8]
 8002d8e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002d90:	68bb      	ldr	r3, [r7, #8]
 8002d92:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002d96:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d98:	68bb      	ldr	r3, [r7, #8]
 8002d9a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002d9e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	68ba      	ldr	r2, [r7, #8]
 8002da6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002db0:	d03e      	beq.n	8002e30 <HAL_TIM_ConfigClockSource+0xd4>
 8002db2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002db6:	f200 8087 	bhi.w	8002ec8 <HAL_TIM_ConfigClockSource+0x16c>
 8002dba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002dbe:	f000 8086 	beq.w	8002ece <HAL_TIM_ConfigClockSource+0x172>
 8002dc2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002dc6:	d87f      	bhi.n	8002ec8 <HAL_TIM_ConfigClockSource+0x16c>
 8002dc8:	2b70      	cmp	r3, #112	@ 0x70
 8002dca:	d01a      	beq.n	8002e02 <HAL_TIM_ConfigClockSource+0xa6>
 8002dcc:	2b70      	cmp	r3, #112	@ 0x70
 8002dce:	d87b      	bhi.n	8002ec8 <HAL_TIM_ConfigClockSource+0x16c>
 8002dd0:	2b60      	cmp	r3, #96	@ 0x60
 8002dd2:	d050      	beq.n	8002e76 <HAL_TIM_ConfigClockSource+0x11a>
 8002dd4:	2b60      	cmp	r3, #96	@ 0x60
 8002dd6:	d877      	bhi.n	8002ec8 <HAL_TIM_ConfigClockSource+0x16c>
 8002dd8:	2b50      	cmp	r3, #80	@ 0x50
 8002dda:	d03c      	beq.n	8002e56 <HAL_TIM_ConfigClockSource+0xfa>
 8002ddc:	2b50      	cmp	r3, #80	@ 0x50
 8002dde:	d873      	bhi.n	8002ec8 <HAL_TIM_ConfigClockSource+0x16c>
 8002de0:	2b40      	cmp	r3, #64	@ 0x40
 8002de2:	d058      	beq.n	8002e96 <HAL_TIM_ConfigClockSource+0x13a>
 8002de4:	2b40      	cmp	r3, #64	@ 0x40
 8002de6:	d86f      	bhi.n	8002ec8 <HAL_TIM_ConfigClockSource+0x16c>
 8002de8:	2b30      	cmp	r3, #48	@ 0x30
 8002dea:	d064      	beq.n	8002eb6 <HAL_TIM_ConfigClockSource+0x15a>
 8002dec:	2b30      	cmp	r3, #48	@ 0x30
 8002dee:	d86b      	bhi.n	8002ec8 <HAL_TIM_ConfigClockSource+0x16c>
 8002df0:	2b20      	cmp	r3, #32
 8002df2:	d060      	beq.n	8002eb6 <HAL_TIM_ConfigClockSource+0x15a>
 8002df4:	2b20      	cmp	r3, #32
 8002df6:	d867      	bhi.n	8002ec8 <HAL_TIM_ConfigClockSource+0x16c>
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d05c      	beq.n	8002eb6 <HAL_TIM_ConfigClockSource+0x15a>
 8002dfc:	2b10      	cmp	r3, #16
 8002dfe:	d05a      	beq.n	8002eb6 <HAL_TIM_ConfigClockSource+0x15a>
 8002e00:	e062      	b.n	8002ec8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002e12:	f000 fb69 	bl	80034e8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002e1e:	68bb      	ldr	r3, [r7, #8]
 8002e20:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002e24:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	68ba      	ldr	r2, [r7, #8]
 8002e2c:	609a      	str	r2, [r3, #8]
      break;
 8002e2e:	e04f      	b.n	8002ed0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002e40:	f000 fb52 	bl	80034e8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	689a      	ldr	r2, [r3, #8]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002e52:	609a      	str	r2, [r3, #8]
      break;
 8002e54:	e03c      	b.n	8002ed0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e62:	461a      	mov	r2, r3
 8002e64:	f000 fac6 	bl	80033f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	2150      	movs	r1, #80	@ 0x50
 8002e6e:	4618      	mov	r0, r3
 8002e70:	f000 fb1f 	bl	80034b2 <TIM_ITRx_SetConfig>
      break;
 8002e74:	e02c      	b.n	8002ed0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e82:	461a      	mov	r2, r3
 8002e84:	f000 fae5 	bl	8003452 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	2160      	movs	r1, #96	@ 0x60
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f000 fb0f 	bl	80034b2 <TIM_ITRx_SetConfig>
      break;
 8002e94:	e01c      	b.n	8002ed0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ea2:	461a      	mov	r2, r3
 8002ea4:	f000 faa6 	bl	80033f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	2140      	movs	r1, #64	@ 0x40
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f000 faff 	bl	80034b2 <TIM_ITRx_SetConfig>
      break;
 8002eb4:	e00c      	b.n	8002ed0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681a      	ldr	r2, [r3, #0]
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4619      	mov	r1, r3
 8002ec0:	4610      	mov	r0, r2
 8002ec2:	f000 faf6 	bl	80034b2 <TIM_ITRx_SetConfig>
      break;
 8002ec6:	e003      	b.n	8002ed0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	73fb      	strb	r3, [r7, #15]
      break;
 8002ecc:	e000      	b.n	8002ed0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002ece:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2200      	movs	r2, #0
 8002edc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002ee0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	3710      	adds	r7, #16
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}

08002eea <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002eea:	b480      	push	{r7}
 8002eec:	b083      	sub	sp, #12
 8002eee:	af00      	add	r7, sp, #0
 8002ef0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002ef2:	bf00      	nop
 8002ef4:	370c      	adds	r7, #12
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efc:	4770      	bx	lr

08002efe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002efe:	b480      	push	{r7}
 8002f00:	b083      	sub	sp, #12
 8002f02:	af00      	add	r7, sp, #0
 8002f04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002f06:	bf00      	nop
 8002f08:	370c      	adds	r7, #12
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f10:	4770      	bx	lr

08002f12 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002f12:	b480      	push	{r7}
 8002f14:	b083      	sub	sp, #12
 8002f16:	af00      	add	r7, sp, #0
 8002f18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002f1a:	bf00      	nop
 8002f1c:	370c      	adds	r7, #12
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f24:	4770      	bx	lr

08002f26 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002f26:	b480      	push	{r7}
 8002f28:	b083      	sub	sp, #12
 8002f2a:	af00      	add	r7, sp, #0
 8002f2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002f2e:	bf00      	nop
 8002f30:	370c      	adds	r7, #12
 8002f32:	46bd      	mov	sp, r7
 8002f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f38:	4770      	bx	lr
	...

08002f3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	b085      	sub	sp, #20
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
 8002f44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	4a46      	ldr	r2, [pc, #280]	@ (8003068 <TIM_Base_SetConfig+0x12c>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d013      	beq.n	8002f7c <TIM_Base_SetConfig+0x40>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f5a:	d00f      	beq.n	8002f7c <TIM_Base_SetConfig+0x40>
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	4a43      	ldr	r2, [pc, #268]	@ (800306c <TIM_Base_SetConfig+0x130>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d00b      	beq.n	8002f7c <TIM_Base_SetConfig+0x40>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	4a42      	ldr	r2, [pc, #264]	@ (8003070 <TIM_Base_SetConfig+0x134>)
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d007      	beq.n	8002f7c <TIM_Base_SetConfig+0x40>
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	4a41      	ldr	r2, [pc, #260]	@ (8003074 <TIM_Base_SetConfig+0x138>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d003      	beq.n	8002f7c <TIM_Base_SetConfig+0x40>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	4a40      	ldr	r2, [pc, #256]	@ (8003078 <TIM_Base_SetConfig+0x13c>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d108      	bne.n	8002f8e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	68fa      	ldr	r2, [r7, #12]
 8002f8a:	4313      	orrs	r3, r2
 8002f8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	4a35      	ldr	r2, [pc, #212]	@ (8003068 <TIM_Base_SetConfig+0x12c>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d02b      	beq.n	8002fee <TIM_Base_SetConfig+0xb2>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f9c:	d027      	beq.n	8002fee <TIM_Base_SetConfig+0xb2>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	4a32      	ldr	r2, [pc, #200]	@ (800306c <TIM_Base_SetConfig+0x130>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d023      	beq.n	8002fee <TIM_Base_SetConfig+0xb2>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	4a31      	ldr	r2, [pc, #196]	@ (8003070 <TIM_Base_SetConfig+0x134>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d01f      	beq.n	8002fee <TIM_Base_SetConfig+0xb2>
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	4a30      	ldr	r2, [pc, #192]	@ (8003074 <TIM_Base_SetConfig+0x138>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d01b      	beq.n	8002fee <TIM_Base_SetConfig+0xb2>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	4a2f      	ldr	r2, [pc, #188]	@ (8003078 <TIM_Base_SetConfig+0x13c>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d017      	beq.n	8002fee <TIM_Base_SetConfig+0xb2>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	4a2e      	ldr	r2, [pc, #184]	@ (800307c <TIM_Base_SetConfig+0x140>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d013      	beq.n	8002fee <TIM_Base_SetConfig+0xb2>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	4a2d      	ldr	r2, [pc, #180]	@ (8003080 <TIM_Base_SetConfig+0x144>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d00f      	beq.n	8002fee <TIM_Base_SetConfig+0xb2>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	4a2c      	ldr	r2, [pc, #176]	@ (8003084 <TIM_Base_SetConfig+0x148>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d00b      	beq.n	8002fee <TIM_Base_SetConfig+0xb2>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	4a2b      	ldr	r2, [pc, #172]	@ (8003088 <TIM_Base_SetConfig+0x14c>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d007      	beq.n	8002fee <TIM_Base_SetConfig+0xb2>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	4a2a      	ldr	r2, [pc, #168]	@ (800308c <TIM_Base_SetConfig+0x150>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d003      	beq.n	8002fee <TIM_Base_SetConfig+0xb2>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	4a29      	ldr	r2, [pc, #164]	@ (8003090 <TIM_Base_SetConfig+0x154>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d108      	bne.n	8003000 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ff4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	68db      	ldr	r3, [r3, #12]
 8002ffa:	68fa      	ldr	r2, [r7, #12]
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	695b      	ldr	r3, [r3, #20]
 800300a:	4313      	orrs	r3, r2
 800300c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	68fa      	ldr	r2, [r7, #12]
 8003012:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	689a      	ldr	r2, [r3, #8]
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	4a10      	ldr	r2, [pc, #64]	@ (8003068 <TIM_Base_SetConfig+0x12c>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d003      	beq.n	8003034 <TIM_Base_SetConfig+0xf8>
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	4a12      	ldr	r2, [pc, #72]	@ (8003078 <TIM_Base_SetConfig+0x13c>)
 8003030:	4293      	cmp	r3, r2
 8003032:	d103      	bne.n	800303c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	691a      	ldr	r2, [r3, #16]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2201      	movs	r2, #1
 8003040:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	691b      	ldr	r3, [r3, #16]
 8003046:	f003 0301 	and.w	r3, r3, #1
 800304a:	2b01      	cmp	r3, #1
 800304c:	d105      	bne.n	800305a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	691b      	ldr	r3, [r3, #16]
 8003052:	f023 0201 	bic.w	r2, r3, #1
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	611a      	str	r2, [r3, #16]
  }
}
 800305a:	bf00      	nop
 800305c:	3714      	adds	r7, #20
 800305e:	46bd      	mov	sp, r7
 8003060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003064:	4770      	bx	lr
 8003066:	bf00      	nop
 8003068:	40010000 	.word	0x40010000
 800306c:	40000400 	.word	0x40000400
 8003070:	40000800 	.word	0x40000800
 8003074:	40000c00 	.word	0x40000c00
 8003078:	40010400 	.word	0x40010400
 800307c:	40014000 	.word	0x40014000
 8003080:	40014400 	.word	0x40014400
 8003084:	40014800 	.word	0x40014800
 8003088:	40001800 	.word	0x40001800
 800308c:	40001c00 	.word	0x40001c00
 8003090:	40002000 	.word	0x40002000

08003094 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003094:	b480      	push	{r7}
 8003096:	b087      	sub	sp, #28
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
 800309c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6a1b      	ldr	r3, [r3, #32]
 80030a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6a1b      	ldr	r3, [r3, #32]
 80030a8:	f023 0201 	bic.w	r2, r3, #1
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	699b      	ldr	r3, [r3, #24]
 80030ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80030c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	f023 0303 	bic.w	r3, r3, #3
 80030ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	68fa      	ldr	r2, [r7, #12]
 80030d2:	4313      	orrs	r3, r2
 80030d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	f023 0302 	bic.w	r3, r3, #2
 80030dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	689b      	ldr	r3, [r3, #8]
 80030e2:	697a      	ldr	r2, [r7, #20]
 80030e4:	4313      	orrs	r3, r2
 80030e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	4a20      	ldr	r2, [pc, #128]	@ (800316c <TIM_OC1_SetConfig+0xd8>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d003      	beq.n	80030f8 <TIM_OC1_SetConfig+0x64>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	4a1f      	ldr	r2, [pc, #124]	@ (8003170 <TIM_OC1_SetConfig+0xdc>)
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d10c      	bne.n	8003112 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80030f8:	697b      	ldr	r3, [r7, #20]
 80030fa:	f023 0308 	bic.w	r3, r3, #8
 80030fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	68db      	ldr	r3, [r3, #12]
 8003104:	697a      	ldr	r2, [r7, #20]
 8003106:	4313      	orrs	r3, r2
 8003108:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800310a:	697b      	ldr	r3, [r7, #20]
 800310c:	f023 0304 	bic.w	r3, r3, #4
 8003110:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	4a15      	ldr	r2, [pc, #84]	@ (800316c <TIM_OC1_SetConfig+0xd8>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d003      	beq.n	8003122 <TIM_OC1_SetConfig+0x8e>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	4a14      	ldr	r2, [pc, #80]	@ (8003170 <TIM_OC1_SetConfig+0xdc>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d111      	bne.n	8003146 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003128:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003130:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	695b      	ldr	r3, [r3, #20]
 8003136:	693a      	ldr	r2, [r7, #16]
 8003138:	4313      	orrs	r3, r2
 800313a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	699b      	ldr	r3, [r3, #24]
 8003140:	693a      	ldr	r2, [r7, #16]
 8003142:	4313      	orrs	r3, r2
 8003144:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	693a      	ldr	r2, [r7, #16]
 800314a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	68fa      	ldr	r2, [r7, #12]
 8003150:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	685a      	ldr	r2, [r3, #4]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	697a      	ldr	r2, [r7, #20]
 800315e:	621a      	str	r2, [r3, #32]
}
 8003160:	bf00      	nop
 8003162:	371c      	adds	r7, #28
 8003164:	46bd      	mov	sp, r7
 8003166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316a:	4770      	bx	lr
 800316c:	40010000 	.word	0x40010000
 8003170:	40010400 	.word	0x40010400

08003174 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003174:	b480      	push	{r7}
 8003176:	b087      	sub	sp, #28
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
 800317c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6a1b      	ldr	r3, [r3, #32]
 8003182:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6a1b      	ldr	r3, [r3, #32]
 8003188:	f023 0210 	bic.w	r2, r3, #16
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	699b      	ldr	r3, [r3, #24]
 800319a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80031a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80031aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	021b      	lsls	r3, r3, #8
 80031b2:	68fa      	ldr	r2, [r7, #12]
 80031b4:	4313      	orrs	r3, r2
 80031b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	f023 0320 	bic.w	r3, r3, #32
 80031be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	011b      	lsls	r3, r3, #4
 80031c6:	697a      	ldr	r2, [r7, #20]
 80031c8:	4313      	orrs	r3, r2
 80031ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	4a22      	ldr	r2, [pc, #136]	@ (8003258 <TIM_OC2_SetConfig+0xe4>)
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d003      	beq.n	80031dc <TIM_OC2_SetConfig+0x68>
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	4a21      	ldr	r2, [pc, #132]	@ (800325c <TIM_OC2_SetConfig+0xe8>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d10d      	bne.n	80031f8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80031e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	68db      	ldr	r3, [r3, #12]
 80031e8:	011b      	lsls	r3, r3, #4
 80031ea:	697a      	ldr	r2, [r7, #20]
 80031ec:	4313      	orrs	r3, r2
 80031ee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80031f0:	697b      	ldr	r3, [r7, #20]
 80031f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80031f6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	4a17      	ldr	r2, [pc, #92]	@ (8003258 <TIM_OC2_SetConfig+0xe4>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d003      	beq.n	8003208 <TIM_OC2_SetConfig+0x94>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	4a16      	ldr	r2, [pc, #88]	@ (800325c <TIM_OC2_SetConfig+0xe8>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d113      	bne.n	8003230 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003208:	693b      	ldr	r3, [r7, #16]
 800320a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800320e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003210:	693b      	ldr	r3, [r7, #16]
 8003212:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003216:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	695b      	ldr	r3, [r3, #20]
 800321c:	009b      	lsls	r3, r3, #2
 800321e:	693a      	ldr	r2, [r7, #16]
 8003220:	4313      	orrs	r3, r2
 8003222:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	699b      	ldr	r3, [r3, #24]
 8003228:	009b      	lsls	r3, r3, #2
 800322a:	693a      	ldr	r2, [r7, #16]
 800322c:	4313      	orrs	r3, r2
 800322e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	693a      	ldr	r2, [r7, #16]
 8003234:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	68fa      	ldr	r2, [r7, #12]
 800323a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	685a      	ldr	r2, [r3, #4]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	697a      	ldr	r2, [r7, #20]
 8003248:	621a      	str	r2, [r3, #32]
}
 800324a:	bf00      	nop
 800324c:	371c      	adds	r7, #28
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr
 8003256:	bf00      	nop
 8003258:	40010000 	.word	0x40010000
 800325c:	40010400 	.word	0x40010400

08003260 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003260:	b480      	push	{r7}
 8003262:	b087      	sub	sp, #28
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
 8003268:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6a1b      	ldr	r3, [r3, #32]
 800326e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6a1b      	ldr	r3, [r3, #32]
 8003274:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	69db      	ldr	r3, [r3, #28]
 8003286:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800328e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	f023 0303 	bic.w	r3, r3, #3
 8003296:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	68fa      	ldr	r2, [r7, #12]
 800329e:	4313      	orrs	r3, r2
 80032a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80032a2:	697b      	ldr	r3, [r7, #20]
 80032a4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80032a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	689b      	ldr	r3, [r3, #8]
 80032ae:	021b      	lsls	r3, r3, #8
 80032b0:	697a      	ldr	r2, [r7, #20]
 80032b2:	4313      	orrs	r3, r2
 80032b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	4a21      	ldr	r2, [pc, #132]	@ (8003340 <TIM_OC3_SetConfig+0xe0>)
 80032ba:	4293      	cmp	r3, r2
 80032bc:	d003      	beq.n	80032c6 <TIM_OC3_SetConfig+0x66>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	4a20      	ldr	r2, [pc, #128]	@ (8003344 <TIM_OC3_SetConfig+0xe4>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d10d      	bne.n	80032e2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80032c6:	697b      	ldr	r3, [r7, #20]
 80032c8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80032cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	68db      	ldr	r3, [r3, #12]
 80032d2:	021b      	lsls	r3, r3, #8
 80032d4:	697a      	ldr	r2, [r7, #20]
 80032d6:	4313      	orrs	r3, r2
 80032d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80032da:	697b      	ldr	r3, [r7, #20]
 80032dc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80032e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	4a16      	ldr	r2, [pc, #88]	@ (8003340 <TIM_OC3_SetConfig+0xe0>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d003      	beq.n	80032f2 <TIM_OC3_SetConfig+0x92>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	4a15      	ldr	r2, [pc, #84]	@ (8003344 <TIM_OC3_SetConfig+0xe4>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d113      	bne.n	800331a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80032f2:	693b      	ldr	r3, [r7, #16]
 80032f4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80032f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80032fa:	693b      	ldr	r3, [r7, #16]
 80032fc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003300:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	695b      	ldr	r3, [r3, #20]
 8003306:	011b      	lsls	r3, r3, #4
 8003308:	693a      	ldr	r2, [r7, #16]
 800330a:	4313      	orrs	r3, r2
 800330c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	699b      	ldr	r3, [r3, #24]
 8003312:	011b      	lsls	r3, r3, #4
 8003314:	693a      	ldr	r2, [r7, #16]
 8003316:	4313      	orrs	r3, r2
 8003318:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	693a      	ldr	r2, [r7, #16]
 800331e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	68fa      	ldr	r2, [r7, #12]
 8003324:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	685a      	ldr	r2, [r3, #4]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	697a      	ldr	r2, [r7, #20]
 8003332:	621a      	str	r2, [r3, #32]
}
 8003334:	bf00      	nop
 8003336:	371c      	adds	r7, #28
 8003338:	46bd      	mov	sp, r7
 800333a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333e:	4770      	bx	lr
 8003340:	40010000 	.word	0x40010000
 8003344:	40010400 	.word	0x40010400

08003348 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003348:	b480      	push	{r7}
 800334a:	b087      	sub	sp, #28
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6a1b      	ldr	r3, [r3, #32]
 8003356:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6a1b      	ldr	r3, [r3, #32]
 800335c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	685b      	ldr	r3, [r3, #4]
 8003368:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	69db      	ldr	r3, [r3, #28]
 800336e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003376:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800337e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	021b      	lsls	r3, r3, #8
 8003386:	68fa      	ldr	r2, [r7, #12]
 8003388:	4313      	orrs	r3, r2
 800338a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800338c:	693b      	ldr	r3, [r7, #16]
 800338e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003392:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	689b      	ldr	r3, [r3, #8]
 8003398:	031b      	lsls	r3, r3, #12
 800339a:	693a      	ldr	r2, [r7, #16]
 800339c:	4313      	orrs	r3, r2
 800339e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	4a12      	ldr	r2, [pc, #72]	@ (80033ec <TIM_OC4_SetConfig+0xa4>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d003      	beq.n	80033b0 <TIM_OC4_SetConfig+0x68>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	4a11      	ldr	r2, [pc, #68]	@ (80033f0 <TIM_OC4_SetConfig+0xa8>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d109      	bne.n	80033c4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80033b0:	697b      	ldr	r3, [r7, #20]
 80033b2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80033b6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	695b      	ldr	r3, [r3, #20]
 80033bc:	019b      	lsls	r3, r3, #6
 80033be:	697a      	ldr	r2, [r7, #20]
 80033c0:	4313      	orrs	r3, r2
 80033c2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	697a      	ldr	r2, [r7, #20]
 80033c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	68fa      	ldr	r2, [r7, #12]
 80033ce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	685a      	ldr	r2, [r3, #4]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	693a      	ldr	r2, [r7, #16]
 80033dc:	621a      	str	r2, [r3, #32]
}
 80033de:	bf00      	nop
 80033e0:	371c      	adds	r7, #28
 80033e2:	46bd      	mov	sp, r7
 80033e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e8:	4770      	bx	lr
 80033ea:	bf00      	nop
 80033ec:	40010000 	.word	0x40010000
 80033f0:	40010400 	.word	0x40010400

080033f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80033f4:	b480      	push	{r7}
 80033f6:	b087      	sub	sp, #28
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	60f8      	str	r0, [r7, #12]
 80033fc:	60b9      	str	r1, [r7, #8]
 80033fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	6a1b      	ldr	r3, [r3, #32]
 8003404:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	6a1b      	ldr	r3, [r3, #32]
 800340a:	f023 0201 	bic.w	r2, r3, #1
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	699b      	ldr	r3, [r3, #24]
 8003416:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003418:	693b      	ldr	r3, [r7, #16]
 800341a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800341e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	011b      	lsls	r3, r3, #4
 8003424:	693a      	ldr	r2, [r7, #16]
 8003426:	4313      	orrs	r3, r2
 8003428:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800342a:	697b      	ldr	r3, [r7, #20]
 800342c:	f023 030a 	bic.w	r3, r3, #10
 8003430:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003432:	697a      	ldr	r2, [r7, #20]
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	4313      	orrs	r3, r2
 8003438:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	693a      	ldr	r2, [r7, #16]
 800343e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	697a      	ldr	r2, [r7, #20]
 8003444:	621a      	str	r2, [r3, #32]
}
 8003446:	bf00      	nop
 8003448:	371c      	adds	r7, #28
 800344a:	46bd      	mov	sp, r7
 800344c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003450:	4770      	bx	lr

08003452 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003452:	b480      	push	{r7}
 8003454:	b087      	sub	sp, #28
 8003456:	af00      	add	r7, sp, #0
 8003458:	60f8      	str	r0, [r7, #12]
 800345a:	60b9      	str	r1, [r7, #8]
 800345c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	6a1b      	ldr	r3, [r3, #32]
 8003462:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	6a1b      	ldr	r3, [r3, #32]
 8003468:	f023 0210 	bic.w	r2, r3, #16
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	699b      	ldr	r3, [r3, #24]
 8003474:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003476:	693b      	ldr	r3, [r7, #16]
 8003478:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800347c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	031b      	lsls	r3, r3, #12
 8003482:	693a      	ldr	r2, [r7, #16]
 8003484:	4313      	orrs	r3, r2
 8003486:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003488:	697b      	ldr	r3, [r7, #20]
 800348a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800348e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	011b      	lsls	r3, r3, #4
 8003494:	697a      	ldr	r2, [r7, #20]
 8003496:	4313      	orrs	r3, r2
 8003498:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	693a      	ldr	r2, [r7, #16]
 800349e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	697a      	ldr	r2, [r7, #20]
 80034a4:	621a      	str	r2, [r3, #32]
}
 80034a6:	bf00      	nop
 80034a8:	371c      	adds	r7, #28
 80034aa:	46bd      	mov	sp, r7
 80034ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b0:	4770      	bx	lr

080034b2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80034b2:	b480      	push	{r7}
 80034b4:	b085      	sub	sp, #20
 80034b6:	af00      	add	r7, sp, #0
 80034b8:	6078      	str	r0, [r7, #4]
 80034ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	689b      	ldr	r3, [r3, #8]
 80034c0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80034c8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80034ca:	683a      	ldr	r2, [r7, #0]
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	4313      	orrs	r3, r2
 80034d0:	f043 0307 	orr.w	r3, r3, #7
 80034d4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	68fa      	ldr	r2, [r7, #12]
 80034da:	609a      	str	r2, [r3, #8]
}
 80034dc:	bf00      	nop
 80034de:	3714      	adds	r7, #20
 80034e0:	46bd      	mov	sp, r7
 80034e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e6:	4770      	bx	lr

080034e8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b087      	sub	sp, #28
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	60f8      	str	r0, [r7, #12]
 80034f0:	60b9      	str	r1, [r7, #8]
 80034f2:	607a      	str	r2, [r7, #4]
 80034f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	689b      	ldr	r3, [r3, #8]
 80034fa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80034fc:	697b      	ldr	r3, [r7, #20]
 80034fe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003502:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	021a      	lsls	r2, r3, #8
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	431a      	orrs	r2, r3
 800350c:	68bb      	ldr	r3, [r7, #8]
 800350e:	4313      	orrs	r3, r2
 8003510:	697a      	ldr	r2, [r7, #20]
 8003512:	4313      	orrs	r3, r2
 8003514:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	697a      	ldr	r2, [r7, #20]
 800351a:	609a      	str	r2, [r3, #8]
}
 800351c:	bf00      	nop
 800351e:	371c      	adds	r7, #28
 8003520:	46bd      	mov	sp, r7
 8003522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003526:	4770      	bx	lr

08003528 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003528:	b480      	push	{r7}
 800352a:	b087      	sub	sp, #28
 800352c:	af00      	add	r7, sp, #0
 800352e:	60f8      	str	r0, [r7, #12]
 8003530:	60b9      	str	r1, [r7, #8]
 8003532:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003534:	68bb      	ldr	r3, [r7, #8]
 8003536:	f003 031f 	and.w	r3, r3, #31
 800353a:	2201      	movs	r2, #1
 800353c:	fa02 f303 	lsl.w	r3, r2, r3
 8003540:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	6a1a      	ldr	r2, [r3, #32]
 8003546:	697b      	ldr	r3, [r7, #20]
 8003548:	43db      	mvns	r3, r3
 800354a:	401a      	ands	r2, r3
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	6a1a      	ldr	r2, [r3, #32]
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	f003 031f 	and.w	r3, r3, #31
 800355a:	6879      	ldr	r1, [r7, #4]
 800355c:	fa01 f303 	lsl.w	r3, r1, r3
 8003560:	431a      	orrs	r2, r3
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	621a      	str	r2, [r3, #32]
}
 8003566:	bf00      	nop
 8003568:	371c      	adds	r7, #28
 800356a:	46bd      	mov	sp, r7
 800356c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003570:	4770      	bx	lr
	...

08003574 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003574:	b480      	push	{r7}
 8003576:	b085      	sub	sp, #20
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
 800357c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003584:	2b01      	cmp	r3, #1
 8003586:	d101      	bne.n	800358c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003588:	2302      	movs	r3, #2
 800358a:	e05a      	b.n	8003642 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2201      	movs	r2, #1
 8003590:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2202      	movs	r2, #2
 8003598:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	689b      	ldr	r3, [r3, #8]
 80035aa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80035b2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	68fa      	ldr	r2, [r7, #12]
 80035ba:	4313      	orrs	r3, r2
 80035bc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	68fa      	ldr	r2, [r7, #12]
 80035c4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a21      	ldr	r2, [pc, #132]	@ (8003650 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d022      	beq.n	8003616 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035d8:	d01d      	beq.n	8003616 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a1d      	ldr	r2, [pc, #116]	@ (8003654 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d018      	beq.n	8003616 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a1b      	ldr	r2, [pc, #108]	@ (8003658 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d013      	beq.n	8003616 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a1a      	ldr	r2, [pc, #104]	@ (800365c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d00e      	beq.n	8003616 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a18      	ldr	r2, [pc, #96]	@ (8003660 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d009      	beq.n	8003616 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a17      	ldr	r2, [pc, #92]	@ (8003664 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d004      	beq.n	8003616 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4a15      	ldr	r2, [pc, #84]	@ (8003668 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d10c      	bne.n	8003630 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003616:	68bb      	ldr	r3, [r7, #8]
 8003618:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800361c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	68ba      	ldr	r2, [r7, #8]
 8003624:	4313      	orrs	r3, r2
 8003626:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	68ba      	ldr	r2, [r7, #8]
 800362e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2201      	movs	r2, #1
 8003634:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2200      	movs	r2, #0
 800363c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003640:	2300      	movs	r3, #0
}
 8003642:	4618      	mov	r0, r3
 8003644:	3714      	adds	r7, #20
 8003646:	46bd      	mov	sp, r7
 8003648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364c:	4770      	bx	lr
 800364e:	bf00      	nop
 8003650:	40010000 	.word	0x40010000
 8003654:	40000400 	.word	0x40000400
 8003658:	40000800 	.word	0x40000800
 800365c:	40000c00 	.word	0x40000c00
 8003660:	40010400 	.word	0x40010400
 8003664:	40014000 	.word	0x40014000
 8003668:	40001800 	.word	0x40001800

0800366c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800366c:	b480      	push	{r7}
 800366e:	b083      	sub	sp, #12
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003674:	bf00      	nop
 8003676:	370c      	adds	r7, #12
 8003678:	46bd      	mov	sp, r7
 800367a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367e:	4770      	bx	lr

08003680 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003680:	b480      	push	{r7}
 8003682:	b083      	sub	sp, #12
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003688:	bf00      	nop
 800368a:	370c      	adds	r7, #12
 800368c:	46bd      	mov	sp, r7
 800368e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003692:	4770      	bx	lr

08003694 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b082      	sub	sp, #8
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d101      	bne.n	80036a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80036a2:	2301      	movs	r3, #1
 80036a4:	e042      	b.n	800372c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036ac:	b2db      	uxtb	r3, r3
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d106      	bne.n	80036c0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2200      	movs	r2, #0
 80036b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80036ba:	6878      	ldr	r0, [r7, #4]
 80036bc:	f7fd fca4 	bl	8001008 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2224      	movs	r2, #36	@ 0x24
 80036c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	68da      	ldr	r2, [r3, #12]
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80036d6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80036d8:	6878      	ldr	r0, [r7, #4]
 80036da:	f000 f82b 	bl	8003734 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	691a      	ldr	r2, [r3, #16]
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80036ec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	695a      	ldr	r2, [r3, #20]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80036fc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	68da      	ldr	r2, [r3, #12]
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800370c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2200      	movs	r2, #0
 8003712:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2220      	movs	r2, #32
 8003718:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2220      	movs	r2, #32
 8003720:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2200      	movs	r2, #0
 8003728:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800372a:	2300      	movs	r3, #0
}
 800372c:	4618      	mov	r0, r3
 800372e:	3708      	adds	r7, #8
 8003730:	46bd      	mov	sp, r7
 8003732:	bd80      	pop	{r7, pc}

08003734 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003734:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003738:	b0c0      	sub	sp, #256	@ 0x100
 800373a:	af00      	add	r7, sp, #0
 800373c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003740:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	691b      	ldr	r3, [r3, #16]
 8003748:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800374c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003750:	68d9      	ldr	r1, [r3, #12]
 8003752:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003756:	681a      	ldr	r2, [r3, #0]
 8003758:	ea40 0301 	orr.w	r3, r0, r1
 800375c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800375e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003762:	689a      	ldr	r2, [r3, #8]
 8003764:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003768:	691b      	ldr	r3, [r3, #16]
 800376a:	431a      	orrs	r2, r3
 800376c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003770:	695b      	ldr	r3, [r3, #20]
 8003772:	431a      	orrs	r2, r3
 8003774:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003778:	69db      	ldr	r3, [r3, #28]
 800377a:	4313      	orrs	r3, r2
 800377c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003780:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	68db      	ldr	r3, [r3, #12]
 8003788:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800378c:	f021 010c 	bic.w	r1, r1, #12
 8003790:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800379a:	430b      	orrs	r3, r1
 800379c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800379e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	695b      	ldr	r3, [r3, #20]
 80037a6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80037aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037ae:	6999      	ldr	r1, [r3, #24]
 80037b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037b4:	681a      	ldr	r2, [r3, #0]
 80037b6:	ea40 0301 	orr.w	r3, r0, r1
 80037ba:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80037bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037c0:	681a      	ldr	r2, [r3, #0]
 80037c2:	4b8f      	ldr	r3, [pc, #572]	@ (8003a00 <UART_SetConfig+0x2cc>)
 80037c4:	429a      	cmp	r2, r3
 80037c6:	d005      	beq.n	80037d4 <UART_SetConfig+0xa0>
 80037c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037cc:	681a      	ldr	r2, [r3, #0]
 80037ce:	4b8d      	ldr	r3, [pc, #564]	@ (8003a04 <UART_SetConfig+0x2d0>)
 80037d0:	429a      	cmp	r2, r3
 80037d2:	d104      	bne.n	80037de <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80037d4:	f7fe f9b6 	bl	8001b44 <HAL_RCC_GetPCLK2Freq>
 80037d8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80037dc:	e003      	b.n	80037e6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80037de:	f7fe f99d 	bl	8001b1c <HAL_RCC_GetPCLK1Freq>
 80037e2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80037e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037ea:	69db      	ldr	r3, [r3, #28]
 80037ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80037f0:	f040 810c 	bne.w	8003a0c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80037f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80037f8:	2200      	movs	r2, #0
 80037fa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80037fe:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003802:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003806:	4622      	mov	r2, r4
 8003808:	462b      	mov	r3, r5
 800380a:	1891      	adds	r1, r2, r2
 800380c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800380e:	415b      	adcs	r3, r3
 8003810:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003812:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003816:	4621      	mov	r1, r4
 8003818:	eb12 0801 	adds.w	r8, r2, r1
 800381c:	4629      	mov	r1, r5
 800381e:	eb43 0901 	adc.w	r9, r3, r1
 8003822:	f04f 0200 	mov.w	r2, #0
 8003826:	f04f 0300 	mov.w	r3, #0
 800382a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800382e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003832:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003836:	4690      	mov	r8, r2
 8003838:	4699      	mov	r9, r3
 800383a:	4623      	mov	r3, r4
 800383c:	eb18 0303 	adds.w	r3, r8, r3
 8003840:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003844:	462b      	mov	r3, r5
 8003846:	eb49 0303 	adc.w	r3, r9, r3
 800384a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800384e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	2200      	movs	r2, #0
 8003856:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800385a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800385e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003862:	460b      	mov	r3, r1
 8003864:	18db      	adds	r3, r3, r3
 8003866:	653b      	str	r3, [r7, #80]	@ 0x50
 8003868:	4613      	mov	r3, r2
 800386a:	eb42 0303 	adc.w	r3, r2, r3
 800386e:	657b      	str	r3, [r7, #84]	@ 0x54
 8003870:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003874:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003878:	f7fc fd22 	bl	80002c0 <__aeabi_uldivmod>
 800387c:	4602      	mov	r2, r0
 800387e:	460b      	mov	r3, r1
 8003880:	4b61      	ldr	r3, [pc, #388]	@ (8003a08 <UART_SetConfig+0x2d4>)
 8003882:	fba3 2302 	umull	r2, r3, r3, r2
 8003886:	095b      	lsrs	r3, r3, #5
 8003888:	011c      	lsls	r4, r3, #4
 800388a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800388e:	2200      	movs	r2, #0
 8003890:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003894:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003898:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800389c:	4642      	mov	r2, r8
 800389e:	464b      	mov	r3, r9
 80038a0:	1891      	adds	r1, r2, r2
 80038a2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80038a4:	415b      	adcs	r3, r3
 80038a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80038a8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80038ac:	4641      	mov	r1, r8
 80038ae:	eb12 0a01 	adds.w	sl, r2, r1
 80038b2:	4649      	mov	r1, r9
 80038b4:	eb43 0b01 	adc.w	fp, r3, r1
 80038b8:	f04f 0200 	mov.w	r2, #0
 80038bc:	f04f 0300 	mov.w	r3, #0
 80038c0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80038c4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80038c8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80038cc:	4692      	mov	sl, r2
 80038ce:	469b      	mov	fp, r3
 80038d0:	4643      	mov	r3, r8
 80038d2:	eb1a 0303 	adds.w	r3, sl, r3
 80038d6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80038da:	464b      	mov	r3, r9
 80038dc:	eb4b 0303 	adc.w	r3, fp, r3
 80038e0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80038e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	2200      	movs	r2, #0
 80038ec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80038f0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80038f4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80038f8:	460b      	mov	r3, r1
 80038fa:	18db      	adds	r3, r3, r3
 80038fc:	643b      	str	r3, [r7, #64]	@ 0x40
 80038fe:	4613      	mov	r3, r2
 8003900:	eb42 0303 	adc.w	r3, r2, r3
 8003904:	647b      	str	r3, [r7, #68]	@ 0x44
 8003906:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800390a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800390e:	f7fc fcd7 	bl	80002c0 <__aeabi_uldivmod>
 8003912:	4602      	mov	r2, r0
 8003914:	460b      	mov	r3, r1
 8003916:	4611      	mov	r1, r2
 8003918:	4b3b      	ldr	r3, [pc, #236]	@ (8003a08 <UART_SetConfig+0x2d4>)
 800391a:	fba3 2301 	umull	r2, r3, r3, r1
 800391e:	095b      	lsrs	r3, r3, #5
 8003920:	2264      	movs	r2, #100	@ 0x64
 8003922:	fb02 f303 	mul.w	r3, r2, r3
 8003926:	1acb      	subs	r3, r1, r3
 8003928:	00db      	lsls	r3, r3, #3
 800392a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800392e:	4b36      	ldr	r3, [pc, #216]	@ (8003a08 <UART_SetConfig+0x2d4>)
 8003930:	fba3 2302 	umull	r2, r3, r3, r2
 8003934:	095b      	lsrs	r3, r3, #5
 8003936:	005b      	lsls	r3, r3, #1
 8003938:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800393c:	441c      	add	r4, r3
 800393e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003942:	2200      	movs	r2, #0
 8003944:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003948:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800394c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003950:	4642      	mov	r2, r8
 8003952:	464b      	mov	r3, r9
 8003954:	1891      	adds	r1, r2, r2
 8003956:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003958:	415b      	adcs	r3, r3
 800395a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800395c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003960:	4641      	mov	r1, r8
 8003962:	1851      	adds	r1, r2, r1
 8003964:	6339      	str	r1, [r7, #48]	@ 0x30
 8003966:	4649      	mov	r1, r9
 8003968:	414b      	adcs	r3, r1
 800396a:	637b      	str	r3, [r7, #52]	@ 0x34
 800396c:	f04f 0200 	mov.w	r2, #0
 8003970:	f04f 0300 	mov.w	r3, #0
 8003974:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003978:	4659      	mov	r1, fp
 800397a:	00cb      	lsls	r3, r1, #3
 800397c:	4651      	mov	r1, sl
 800397e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003982:	4651      	mov	r1, sl
 8003984:	00ca      	lsls	r2, r1, #3
 8003986:	4610      	mov	r0, r2
 8003988:	4619      	mov	r1, r3
 800398a:	4603      	mov	r3, r0
 800398c:	4642      	mov	r2, r8
 800398e:	189b      	adds	r3, r3, r2
 8003990:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003994:	464b      	mov	r3, r9
 8003996:	460a      	mov	r2, r1
 8003998:	eb42 0303 	adc.w	r3, r2, r3
 800399c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80039a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	2200      	movs	r2, #0
 80039a8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80039ac:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80039b0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80039b4:	460b      	mov	r3, r1
 80039b6:	18db      	adds	r3, r3, r3
 80039b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80039ba:	4613      	mov	r3, r2
 80039bc:	eb42 0303 	adc.w	r3, r2, r3
 80039c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80039c2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80039c6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80039ca:	f7fc fc79 	bl	80002c0 <__aeabi_uldivmod>
 80039ce:	4602      	mov	r2, r0
 80039d0:	460b      	mov	r3, r1
 80039d2:	4b0d      	ldr	r3, [pc, #52]	@ (8003a08 <UART_SetConfig+0x2d4>)
 80039d4:	fba3 1302 	umull	r1, r3, r3, r2
 80039d8:	095b      	lsrs	r3, r3, #5
 80039da:	2164      	movs	r1, #100	@ 0x64
 80039dc:	fb01 f303 	mul.w	r3, r1, r3
 80039e0:	1ad3      	subs	r3, r2, r3
 80039e2:	00db      	lsls	r3, r3, #3
 80039e4:	3332      	adds	r3, #50	@ 0x32
 80039e6:	4a08      	ldr	r2, [pc, #32]	@ (8003a08 <UART_SetConfig+0x2d4>)
 80039e8:	fba2 2303 	umull	r2, r3, r2, r3
 80039ec:	095b      	lsrs	r3, r3, #5
 80039ee:	f003 0207 	and.w	r2, r3, #7
 80039f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4422      	add	r2, r4
 80039fa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80039fc:	e106      	b.n	8003c0c <UART_SetConfig+0x4d8>
 80039fe:	bf00      	nop
 8003a00:	40011000 	.word	0x40011000
 8003a04:	40011400 	.word	0x40011400
 8003a08:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003a0c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a10:	2200      	movs	r2, #0
 8003a12:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003a16:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003a1a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003a1e:	4642      	mov	r2, r8
 8003a20:	464b      	mov	r3, r9
 8003a22:	1891      	adds	r1, r2, r2
 8003a24:	6239      	str	r1, [r7, #32]
 8003a26:	415b      	adcs	r3, r3
 8003a28:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a2a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003a2e:	4641      	mov	r1, r8
 8003a30:	1854      	adds	r4, r2, r1
 8003a32:	4649      	mov	r1, r9
 8003a34:	eb43 0501 	adc.w	r5, r3, r1
 8003a38:	f04f 0200 	mov.w	r2, #0
 8003a3c:	f04f 0300 	mov.w	r3, #0
 8003a40:	00eb      	lsls	r3, r5, #3
 8003a42:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a46:	00e2      	lsls	r2, r4, #3
 8003a48:	4614      	mov	r4, r2
 8003a4a:	461d      	mov	r5, r3
 8003a4c:	4643      	mov	r3, r8
 8003a4e:	18e3      	adds	r3, r4, r3
 8003a50:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003a54:	464b      	mov	r3, r9
 8003a56:	eb45 0303 	adc.w	r3, r5, r3
 8003a5a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003a5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	2200      	movs	r2, #0
 8003a66:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003a6a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003a6e:	f04f 0200 	mov.w	r2, #0
 8003a72:	f04f 0300 	mov.w	r3, #0
 8003a76:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003a7a:	4629      	mov	r1, r5
 8003a7c:	008b      	lsls	r3, r1, #2
 8003a7e:	4621      	mov	r1, r4
 8003a80:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003a84:	4621      	mov	r1, r4
 8003a86:	008a      	lsls	r2, r1, #2
 8003a88:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003a8c:	f7fc fc18 	bl	80002c0 <__aeabi_uldivmod>
 8003a90:	4602      	mov	r2, r0
 8003a92:	460b      	mov	r3, r1
 8003a94:	4b60      	ldr	r3, [pc, #384]	@ (8003c18 <UART_SetConfig+0x4e4>)
 8003a96:	fba3 2302 	umull	r2, r3, r3, r2
 8003a9a:	095b      	lsrs	r3, r3, #5
 8003a9c:	011c      	lsls	r4, r3, #4
 8003a9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003aa8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003aac:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003ab0:	4642      	mov	r2, r8
 8003ab2:	464b      	mov	r3, r9
 8003ab4:	1891      	adds	r1, r2, r2
 8003ab6:	61b9      	str	r1, [r7, #24]
 8003ab8:	415b      	adcs	r3, r3
 8003aba:	61fb      	str	r3, [r7, #28]
 8003abc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003ac0:	4641      	mov	r1, r8
 8003ac2:	1851      	adds	r1, r2, r1
 8003ac4:	6139      	str	r1, [r7, #16]
 8003ac6:	4649      	mov	r1, r9
 8003ac8:	414b      	adcs	r3, r1
 8003aca:	617b      	str	r3, [r7, #20]
 8003acc:	f04f 0200 	mov.w	r2, #0
 8003ad0:	f04f 0300 	mov.w	r3, #0
 8003ad4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003ad8:	4659      	mov	r1, fp
 8003ada:	00cb      	lsls	r3, r1, #3
 8003adc:	4651      	mov	r1, sl
 8003ade:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ae2:	4651      	mov	r1, sl
 8003ae4:	00ca      	lsls	r2, r1, #3
 8003ae6:	4610      	mov	r0, r2
 8003ae8:	4619      	mov	r1, r3
 8003aea:	4603      	mov	r3, r0
 8003aec:	4642      	mov	r2, r8
 8003aee:	189b      	adds	r3, r3, r2
 8003af0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003af4:	464b      	mov	r3, r9
 8003af6:	460a      	mov	r2, r1
 8003af8:	eb42 0303 	adc.w	r3, r2, r3
 8003afc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003b00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	2200      	movs	r2, #0
 8003b08:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003b0a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003b0c:	f04f 0200 	mov.w	r2, #0
 8003b10:	f04f 0300 	mov.w	r3, #0
 8003b14:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003b18:	4649      	mov	r1, r9
 8003b1a:	008b      	lsls	r3, r1, #2
 8003b1c:	4641      	mov	r1, r8
 8003b1e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003b22:	4641      	mov	r1, r8
 8003b24:	008a      	lsls	r2, r1, #2
 8003b26:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003b2a:	f7fc fbc9 	bl	80002c0 <__aeabi_uldivmod>
 8003b2e:	4602      	mov	r2, r0
 8003b30:	460b      	mov	r3, r1
 8003b32:	4611      	mov	r1, r2
 8003b34:	4b38      	ldr	r3, [pc, #224]	@ (8003c18 <UART_SetConfig+0x4e4>)
 8003b36:	fba3 2301 	umull	r2, r3, r3, r1
 8003b3a:	095b      	lsrs	r3, r3, #5
 8003b3c:	2264      	movs	r2, #100	@ 0x64
 8003b3e:	fb02 f303 	mul.w	r3, r2, r3
 8003b42:	1acb      	subs	r3, r1, r3
 8003b44:	011b      	lsls	r3, r3, #4
 8003b46:	3332      	adds	r3, #50	@ 0x32
 8003b48:	4a33      	ldr	r2, [pc, #204]	@ (8003c18 <UART_SetConfig+0x4e4>)
 8003b4a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b4e:	095b      	lsrs	r3, r3, #5
 8003b50:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b54:	441c      	add	r4, r3
 8003b56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	673b      	str	r3, [r7, #112]	@ 0x70
 8003b5e:	677a      	str	r2, [r7, #116]	@ 0x74
 8003b60:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003b64:	4642      	mov	r2, r8
 8003b66:	464b      	mov	r3, r9
 8003b68:	1891      	adds	r1, r2, r2
 8003b6a:	60b9      	str	r1, [r7, #8]
 8003b6c:	415b      	adcs	r3, r3
 8003b6e:	60fb      	str	r3, [r7, #12]
 8003b70:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003b74:	4641      	mov	r1, r8
 8003b76:	1851      	adds	r1, r2, r1
 8003b78:	6039      	str	r1, [r7, #0]
 8003b7a:	4649      	mov	r1, r9
 8003b7c:	414b      	adcs	r3, r1
 8003b7e:	607b      	str	r3, [r7, #4]
 8003b80:	f04f 0200 	mov.w	r2, #0
 8003b84:	f04f 0300 	mov.w	r3, #0
 8003b88:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003b8c:	4659      	mov	r1, fp
 8003b8e:	00cb      	lsls	r3, r1, #3
 8003b90:	4651      	mov	r1, sl
 8003b92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b96:	4651      	mov	r1, sl
 8003b98:	00ca      	lsls	r2, r1, #3
 8003b9a:	4610      	mov	r0, r2
 8003b9c:	4619      	mov	r1, r3
 8003b9e:	4603      	mov	r3, r0
 8003ba0:	4642      	mov	r2, r8
 8003ba2:	189b      	adds	r3, r3, r2
 8003ba4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003ba6:	464b      	mov	r3, r9
 8003ba8:	460a      	mov	r2, r1
 8003baa:	eb42 0303 	adc.w	r3, r2, r3
 8003bae:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003bb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	663b      	str	r3, [r7, #96]	@ 0x60
 8003bba:	667a      	str	r2, [r7, #100]	@ 0x64
 8003bbc:	f04f 0200 	mov.w	r2, #0
 8003bc0:	f04f 0300 	mov.w	r3, #0
 8003bc4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003bc8:	4649      	mov	r1, r9
 8003bca:	008b      	lsls	r3, r1, #2
 8003bcc:	4641      	mov	r1, r8
 8003bce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003bd2:	4641      	mov	r1, r8
 8003bd4:	008a      	lsls	r2, r1, #2
 8003bd6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003bda:	f7fc fb71 	bl	80002c0 <__aeabi_uldivmod>
 8003bde:	4602      	mov	r2, r0
 8003be0:	460b      	mov	r3, r1
 8003be2:	4b0d      	ldr	r3, [pc, #52]	@ (8003c18 <UART_SetConfig+0x4e4>)
 8003be4:	fba3 1302 	umull	r1, r3, r3, r2
 8003be8:	095b      	lsrs	r3, r3, #5
 8003bea:	2164      	movs	r1, #100	@ 0x64
 8003bec:	fb01 f303 	mul.w	r3, r1, r3
 8003bf0:	1ad3      	subs	r3, r2, r3
 8003bf2:	011b      	lsls	r3, r3, #4
 8003bf4:	3332      	adds	r3, #50	@ 0x32
 8003bf6:	4a08      	ldr	r2, [pc, #32]	@ (8003c18 <UART_SetConfig+0x4e4>)
 8003bf8:	fba2 2303 	umull	r2, r3, r2, r3
 8003bfc:	095b      	lsrs	r3, r3, #5
 8003bfe:	f003 020f 	and.w	r2, r3, #15
 8003c02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4422      	add	r2, r4
 8003c0a:	609a      	str	r2, [r3, #8]
}
 8003c0c:	bf00      	nop
 8003c0e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003c12:	46bd      	mov	sp, r7
 8003c14:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c18:	51eb851f 	.word	0x51eb851f

08003c1c <std>:
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	b510      	push	{r4, lr}
 8003c20:	4604      	mov	r4, r0
 8003c22:	e9c0 3300 	strd	r3, r3, [r0]
 8003c26:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003c2a:	6083      	str	r3, [r0, #8]
 8003c2c:	8181      	strh	r1, [r0, #12]
 8003c2e:	6643      	str	r3, [r0, #100]	@ 0x64
 8003c30:	81c2      	strh	r2, [r0, #14]
 8003c32:	6183      	str	r3, [r0, #24]
 8003c34:	4619      	mov	r1, r3
 8003c36:	2208      	movs	r2, #8
 8003c38:	305c      	adds	r0, #92	@ 0x5c
 8003c3a:	f000 f906 	bl	8003e4a <memset>
 8003c3e:	4b0d      	ldr	r3, [pc, #52]	@ (8003c74 <std+0x58>)
 8003c40:	6263      	str	r3, [r4, #36]	@ 0x24
 8003c42:	4b0d      	ldr	r3, [pc, #52]	@ (8003c78 <std+0x5c>)
 8003c44:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003c46:	4b0d      	ldr	r3, [pc, #52]	@ (8003c7c <std+0x60>)
 8003c48:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003c4a:	4b0d      	ldr	r3, [pc, #52]	@ (8003c80 <std+0x64>)
 8003c4c:	6323      	str	r3, [r4, #48]	@ 0x30
 8003c4e:	4b0d      	ldr	r3, [pc, #52]	@ (8003c84 <std+0x68>)
 8003c50:	6224      	str	r4, [r4, #32]
 8003c52:	429c      	cmp	r4, r3
 8003c54:	d006      	beq.n	8003c64 <std+0x48>
 8003c56:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003c5a:	4294      	cmp	r4, r2
 8003c5c:	d002      	beq.n	8003c64 <std+0x48>
 8003c5e:	33d0      	adds	r3, #208	@ 0xd0
 8003c60:	429c      	cmp	r4, r3
 8003c62:	d105      	bne.n	8003c70 <std+0x54>
 8003c64:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003c68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c6c:	f000 b966 	b.w	8003f3c <__retarget_lock_init_recursive>
 8003c70:	bd10      	pop	{r4, pc}
 8003c72:	bf00      	nop
 8003c74:	08003dc5 	.word	0x08003dc5
 8003c78:	08003de7 	.word	0x08003de7
 8003c7c:	08003e1f 	.word	0x08003e1f
 8003c80:	08003e43 	.word	0x08003e43
 8003c84:	2000047c 	.word	0x2000047c

08003c88 <stdio_exit_handler>:
 8003c88:	4a02      	ldr	r2, [pc, #8]	@ (8003c94 <stdio_exit_handler+0xc>)
 8003c8a:	4903      	ldr	r1, [pc, #12]	@ (8003c98 <stdio_exit_handler+0x10>)
 8003c8c:	4803      	ldr	r0, [pc, #12]	@ (8003c9c <stdio_exit_handler+0x14>)
 8003c8e:	f000 b869 	b.w	8003d64 <_fwalk_sglue>
 8003c92:	bf00      	nop
 8003c94:	20000010 	.word	0x20000010
 8003c98:	080047f5 	.word	0x080047f5
 8003c9c:	20000020 	.word	0x20000020

08003ca0 <cleanup_stdio>:
 8003ca0:	6841      	ldr	r1, [r0, #4]
 8003ca2:	4b0c      	ldr	r3, [pc, #48]	@ (8003cd4 <cleanup_stdio+0x34>)
 8003ca4:	4299      	cmp	r1, r3
 8003ca6:	b510      	push	{r4, lr}
 8003ca8:	4604      	mov	r4, r0
 8003caa:	d001      	beq.n	8003cb0 <cleanup_stdio+0x10>
 8003cac:	f000 fda2 	bl	80047f4 <_fflush_r>
 8003cb0:	68a1      	ldr	r1, [r4, #8]
 8003cb2:	4b09      	ldr	r3, [pc, #36]	@ (8003cd8 <cleanup_stdio+0x38>)
 8003cb4:	4299      	cmp	r1, r3
 8003cb6:	d002      	beq.n	8003cbe <cleanup_stdio+0x1e>
 8003cb8:	4620      	mov	r0, r4
 8003cba:	f000 fd9b 	bl	80047f4 <_fflush_r>
 8003cbe:	68e1      	ldr	r1, [r4, #12]
 8003cc0:	4b06      	ldr	r3, [pc, #24]	@ (8003cdc <cleanup_stdio+0x3c>)
 8003cc2:	4299      	cmp	r1, r3
 8003cc4:	d004      	beq.n	8003cd0 <cleanup_stdio+0x30>
 8003cc6:	4620      	mov	r0, r4
 8003cc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ccc:	f000 bd92 	b.w	80047f4 <_fflush_r>
 8003cd0:	bd10      	pop	{r4, pc}
 8003cd2:	bf00      	nop
 8003cd4:	2000047c 	.word	0x2000047c
 8003cd8:	200004e4 	.word	0x200004e4
 8003cdc:	2000054c 	.word	0x2000054c

08003ce0 <global_stdio_init.part.0>:
 8003ce0:	b510      	push	{r4, lr}
 8003ce2:	4b0b      	ldr	r3, [pc, #44]	@ (8003d10 <global_stdio_init.part.0+0x30>)
 8003ce4:	4c0b      	ldr	r4, [pc, #44]	@ (8003d14 <global_stdio_init.part.0+0x34>)
 8003ce6:	4a0c      	ldr	r2, [pc, #48]	@ (8003d18 <global_stdio_init.part.0+0x38>)
 8003ce8:	601a      	str	r2, [r3, #0]
 8003cea:	4620      	mov	r0, r4
 8003cec:	2200      	movs	r2, #0
 8003cee:	2104      	movs	r1, #4
 8003cf0:	f7ff ff94 	bl	8003c1c <std>
 8003cf4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003cf8:	2201      	movs	r2, #1
 8003cfa:	2109      	movs	r1, #9
 8003cfc:	f7ff ff8e 	bl	8003c1c <std>
 8003d00:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003d04:	2202      	movs	r2, #2
 8003d06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003d0a:	2112      	movs	r1, #18
 8003d0c:	f7ff bf86 	b.w	8003c1c <std>
 8003d10:	200005b4 	.word	0x200005b4
 8003d14:	2000047c 	.word	0x2000047c
 8003d18:	08003c89 	.word	0x08003c89

08003d1c <__sfp_lock_acquire>:
 8003d1c:	4801      	ldr	r0, [pc, #4]	@ (8003d24 <__sfp_lock_acquire+0x8>)
 8003d1e:	f000 b90e 	b.w	8003f3e <__retarget_lock_acquire_recursive>
 8003d22:	bf00      	nop
 8003d24:	200005bd 	.word	0x200005bd

08003d28 <__sfp_lock_release>:
 8003d28:	4801      	ldr	r0, [pc, #4]	@ (8003d30 <__sfp_lock_release+0x8>)
 8003d2a:	f000 b909 	b.w	8003f40 <__retarget_lock_release_recursive>
 8003d2e:	bf00      	nop
 8003d30:	200005bd 	.word	0x200005bd

08003d34 <__sinit>:
 8003d34:	b510      	push	{r4, lr}
 8003d36:	4604      	mov	r4, r0
 8003d38:	f7ff fff0 	bl	8003d1c <__sfp_lock_acquire>
 8003d3c:	6a23      	ldr	r3, [r4, #32]
 8003d3e:	b11b      	cbz	r3, 8003d48 <__sinit+0x14>
 8003d40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003d44:	f7ff bff0 	b.w	8003d28 <__sfp_lock_release>
 8003d48:	4b04      	ldr	r3, [pc, #16]	@ (8003d5c <__sinit+0x28>)
 8003d4a:	6223      	str	r3, [r4, #32]
 8003d4c:	4b04      	ldr	r3, [pc, #16]	@ (8003d60 <__sinit+0x2c>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d1f5      	bne.n	8003d40 <__sinit+0xc>
 8003d54:	f7ff ffc4 	bl	8003ce0 <global_stdio_init.part.0>
 8003d58:	e7f2      	b.n	8003d40 <__sinit+0xc>
 8003d5a:	bf00      	nop
 8003d5c:	08003ca1 	.word	0x08003ca1
 8003d60:	200005b4 	.word	0x200005b4

08003d64 <_fwalk_sglue>:
 8003d64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003d68:	4607      	mov	r7, r0
 8003d6a:	4688      	mov	r8, r1
 8003d6c:	4614      	mov	r4, r2
 8003d6e:	2600      	movs	r6, #0
 8003d70:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003d74:	f1b9 0901 	subs.w	r9, r9, #1
 8003d78:	d505      	bpl.n	8003d86 <_fwalk_sglue+0x22>
 8003d7a:	6824      	ldr	r4, [r4, #0]
 8003d7c:	2c00      	cmp	r4, #0
 8003d7e:	d1f7      	bne.n	8003d70 <_fwalk_sglue+0xc>
 8003d80:	4630      	mov	r0, r6
 8003d82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003d86:	89ab      	ldrh	r3, [r5, #12]
 8003d88:	2b01      	cmp	r3, #1
 8003d8a:	d907      	bls.n	8003d9c <_fwalk_sglue+0x38>
 8003d8c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003d90:	3301      	adds	r3, #1
 8003d92:	d003      	beq.n	8003d9c <_fwalk_sglue+0x38>
 8003d94:	4629      	mov	r1, r5
 8003d96:	4638      	mov	r0, r7
 8003d98:	47c0      	blx	r8
 8003d9a:	4306      	orrs	r6, r0
 8003d9c:	3568      	adds	r5, #104	@ 0x68
 8003d9e:	e7e9      	b.n	8003d74 <_fwalk_sglue+0x10>

08003da0 <iprintf>:
 8003da0:	b40f      	push	{r0, r1, r2, r3}
 8003da2:	b507      	push	{r0, r1, r2, lr}
 8003da4:	4906      	ldr	r1, [pc, #24]	@ (8003dc0 <iprintf+0x20>)
 8003da6:	ab04      	add	r3, sp, #16
 8003da8:	6808      	ldr	r0, [r1, #0]
 8003daa:	f853 2b04 	ldr.w	r2, [r3], #4
 8003dae:	6881      	ldr	r1, [r0, #8]
 8003db0:	9301      	str	r3, [sp, #4]
 8003db2:	f000 f9f7 	bl	80041a4 <_vfiprintf_r>
 8003db6:	b003      	add	sp, #12
 8003db8:	f85d eb04 	ldr.w	lr, [sp], #4
 8003dbc:	b004      	add	sp, #16
 8003dbe:	4770      	bx	lr
 8003dc0:	2000001c 	.word	0x2000001c

08003dc4 <__sread>:
 8003dc4:	b510      	push	{r4, lr}
 8003dc6:	460c      	mov	r4, r1
 8003dc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003dcc:	f000 f868 	bl	8003ea0 <_read_r>
 8003dd0:	2800      	cmp	r0, #0
 8003dd2:	bfab      	itete	ge
 8003dd4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003dd6:	89a3      	ldrhlt	r3, [r4, #12]
 8003dd8:	181b      	addge	r3, r3, r0
 8003dda:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003dde:	bfac      	ite	ge
 8003de0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003de2:	81a3      	strhlt	r3, [r4, #12]
 8003de4:	bd10      	pop	{r4, pc}

08003de6 <__swrite>:
 8003de6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003dea:	461f      	mov	r7, r3
 8003dec:	898b      	ldrh	r3, [r1, #12]
 8003dee:	05db      	lsls	r3, r3, #23
 8003df0:	4605      	mov	r5, r0
 8003df2:	460c      	mov	r4, r1
 8003df4:	4616      	mov	r6, r2
 8003df6:	d505      	bpl.n	8003e04 <__swrite+0x1e>
 8003df8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003dfc:	2302      	movs	r3, #2
 8003dfe:	2200      	movs	r2, #0
 8003e00:	f000 f83c 	bl	8003e7c <_lseek_r>
 8003e04:	89a3      	ldrh	r3, [r4, #12]
 8003e06:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003e0a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003e0e:	81a3      	strh	r3, [r4, #12]
 8003e10:	4632      	mov	r2, r6
 8003e12:	463b      	mov	r3, r7
 8003e14:	4628      	mov	r0, r5
 8003e16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003e1a:	f000 b853 	b.w	8003ec4 <_write_r>

08003e1e <__sseek>:
 8003e1e:	b510      	push	{r4, lr}
 8003e20:	460c      	mov	r4, r1
 8003e22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e26:	f000 f829 	bl	8003e7c <_lseek_r>
 8003e2a:	1c43      	adds	r3, r0, #1
 8003e2c:	89a3      	ldrh	r3, [r4, #12]
 8003e2e:	bf15      	itete	ne
 8003e30:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003e32:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003e36:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003e3a:	81a3      	strheq	r3, [r4, #12]
 8003e3c:	bf18      	it	ne
 8003e3e:	81a3      	strhne	r3, [r4, #12]
 8003e40:	bd10      	pop	{r4, pc}

08003e42 <__sclose>:
 8003e42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e46:	f000 b809 	b.w	8003e5c <_close_r>

08003e4a <memset>:
 8003e4a:	4402      	add	r2, r0
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d100      	bne.n	8003e54 <memset+0xa>
 8003e52:	4770      	bx	lr
 8003e54:	f803 1b01 	strb.w	r1, [r3], #1
 8003e58:	e7f9      	b.n	8003e4e <memset+0x4>
	...

08003e5c <_close_r>:
 8003e5c:	b538      	push	{r3, r4, r5, lr}
 8003e5e:	4d06      	ldr	r5, [pc, #24]	@ (8003e78 <_close_r+0x1c>)
 8003e60:	2300      	movs	r3, #0
 8003e62:	4604      	mov	r4, r0
 8003e64:	4608      	mov	r0, r1
 8003e66:	602b      	str	r3, [r5, #0]
 8003e68:	f7fd f98f 	bl	800118a <_close>
 8003e6c:	1c43      	adds	r3, r0, #1
 8003e6e:	d102      	bne.n	8003e76 <_close_r+0x1a>
 8003e70:	682b      	ldr	r3, [r5, #0]
 8003e72:	b103      	cbz	r3, 8003e76 <_close_r+0x1a>
 8003e74:	6023      	str	r3, [r4, #0]
 8003e76:	bd38      	pop	{r3, r4, r5, pc}
 8003e78:	200005b8 	.word	0x200005b8

08003e7c <_lseek_r>:
 8003e7c:	b538      	push	{r3, r4, r5, lr}
 8003e7e:	4d07      	ldr	r5, [pc, #28]	@ (8003e9c <_lseek_r+0x20>)
 8003e80:	4604      	mov	r4, r0
 8003e82:	4608      	mov	r0, r1
 8003e84:	4611      	mov	r1, r2
 8003e86:	2200      	movs	r2, #0
 8003e88:	602a      	str	r2, [r5, #0]
 8003e8a:	461a      	mov	r2, r3
 8003e8c:	f7fd f9a4 	bl	80011d8 <_lseek>
 8003e90:	1c43      	adds	r3, r0, #1
 8003e92:	d102      	bne.n	8003e9a <_lseek_r+0x1e>
 8003e94:	682b      	ldr	r3, [r5, #0]
 8003e96:	b103      	cbz	r3, 8003e9a <_lseek_r+0x1e>
 8003e98:	6023      	str	r3, [r4, #0]
 8003e9a:	bd38      	pop	{r3, r4, r5, pc}
 8003e9c:	200005b8 	.word	0x200005b8

08003ea0 <_read_r>:
 8003ea0:	b538      	push	{r3, r4, r5, lr}
 8003ea2:	4d07      	ldr	r5, [pc, #28]	@ (8003ec0 <_read_r+0x20>)
 8003ea4:	4604      	mov	r4, r0
 8003ea6:	4608      	mov	r0, r1
 8003ea8:	4611      	mov	r1, r2
 8003eaa:	2200      	movs	r2, #0
 8003eac:	602a      	str	r2, [r5, #0]
 8003eae:	461a      	mov	r2, r3
 8003eb0:	f7fd f932 	bl	8001118 <_read>
 8003eb4:	1c43      	adds	r3, r0, #1
 8003eb6:	d102      	bne.n	8003ebe <_read_r+0x1e>
 8003eb8:	682b      	ldr	r3, [r5, #0]
 8003eba:	b103      	cbz	r3, 8003ebe <_read_r+0x1e>
 8003ebc:	6023      	str	r3, [r4, #0]
 8003ebe:	bd38      	pop	{r3, r4, r5, pc}
 8003ec0:	200005b8 	.word	0x200005b8

08003ec4 <_write_r>:
 8003ec4:	b538      	push	{r3, r4, r5, lr}
 8003ec6:	4d07      	ldr	r5, [pc, #28]	@ (8003ee4 <_write_r+0x20>)
 8003ec8:	4604      	mov	r4, r0
 8003eca:	4608      	mov	r0, r1
 8003ecc:	4611      	mov	r1, r2
 8003ece:	2200      	movs	r2, #0
 8003ed0:	602a      	str	r2, [r5, #0]
 8003ed2:	461a      	mov	r2, r3
 8003ed4:	f7fd f93d 	bl	8001152 <_write>
 8003ed8:	1c43      	adds	r3, r0, #1
 8003eda:	d102      	bne.n	8003ee2 <_write_r+0x1e>
 8003edc:	682b      	ldr	r3, [r5, #0]
 8003ede:	b103      	cbz	r3, 8003ee2 <_write_r+0x1e>
 8003ee0:	6023      	str	r3, [r4, #0]
 8003ee2:	bd38      	pop	{r3, r4, r5, pc}
 8003ee4:	200005b8 	.word	0x200005b8

08003ee8 <__errno>:
 8003ee8:	4b01      	ldr	r3, [pc, #4]	@ (8003ef0 <__errno+0x8>)
 8003eea:	6818      	ldr	r0, [r3, #0]
 8003eec:	4770      	bx	lr
 8003eee:	bf00      	nop
 8003ef0:	2000001c 	.word	0x2000001c

08003ef4 <__libc_init_array>:
 8003ef4:	b570      	push	{r4, r5, r6, lr}
 8003ef6:	4d0d      	ldr	r5, [pc, #52]	@ (8003f2c <__libc_init_array+0x38>)
 8003ef8:	4c0d      	ldr	r4, [pc, #52]	@ (8003f30 <__libc_init_array+0x3c>)
 8003efa:	1b64      	subs	r4, r4, r5
 8003efc:	10a4      	asrs	r4, r4, #2
 8003efe:	2600      	movs	r6, #0
 8003f00:	42a6      	cmp	r6, r4
 8003f02:	d109      	bne.n	8003f18 <__libc_init_array+0x24>
 8003f04:	4d0b      	ldr	r5, [pc, #44]	@ (8003f34 <__libc_init_array+0x40>)
 8003f06:	4c0c      	ldr	r4, [pc, #48]	@ (8003f38 <__libc_init_array+0x44>)
 8003f08:	f000 fdc4 	bl	8004a94 <_init>
 8003f0c:	1b64      	subs	r4, r4, r5
 8003f0e:	10a4      	asrs	r4, r4, #2
 8003f10:	2600      	movs	r6, #0
 8003f12:	42a6      	cmp	r6, r4
 8003f14:	d105      	bne.n	8003f22 <__libc_init_array+0x2e>
 8003f16:	bd70      	pop	{r4, r5, r6, pc}
 8003f18:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f1c:	4798      	blx	r3
 8003f1e:	3601      	adds	r6, #1
 8003f20:	e7ee      	b.n	8003f00 <__libc_init_array+0xc>
 8003f22:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f26:	4798      	blx	r3
 8003f28:	3601      	adds	r6, #1
 8003f2a:	e7f2      	b.n	8003f12 <__libc_init_array+0x1e>
 8003f2c:	08004b0c 	.word	0x08004b0c
 8003f30:	08004b0c 	.word	0x08004b0c
 8003f34:	08004b0c 	.word	0x08004b0c
 8003f38:	08004b10 	.word	0x08004b10

08003f3c <__retarget_lock_init_recursive>:
 8003f3c:	4770      	bx	lr

08003f3e <__retarget_lock_acquire_recursive>:
 8003f3e:	4770      	bx	lr

08003f40 <__retarget_lock_release_recursive>:
 8003f40:	4770      	bx	lr

08003f42 <memcpy>:
 8003f42:	440a      	add	r2, r1
 8003f44:	4291      	cmp	r1, r2
 8003f46:	f100 33ff 	add.w	r3, r0, #4294967295
 8003f4a:	d100      	bne.n	8003f4e <memcpy+0xc>
 8003f4c:	4770      	bx	lr
 8003f4e:	b510      	push	{r4, lr}
 8003f50:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003f54:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003f58:	4291      	cmp	r1, r2
 8003f5a:	d1f9      	bne.n	8003f50 <memcpy+0xe>
 8003f5c:	bd10      	pop	{r4, pc}
	...

08003f60 <_free_r>:
 8003f60:	b538      	push	{r3, r4, r5, lr}
 8003f62:	4605      	mov	r5, r0
 8003f64:	2900      	cmp	r1, #0
 8003f66:	d041      	beq.n	8003fec <_free_r+0x8c>
 8003f68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f6c:	1f0c      	subs	r4, r1, #4
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	bfb8      	it	lt
 8003f72:	18e4      	addlt	r4, r4, r3
 8003f74:	f000 f8e0 	bl	8004138 <__malloc_lock>
 8003f78:	4a1d      	ldr	r2, [pc, #116]	@ (8003ff0 <_free_r+0x90>)
 8003f7a:	6813      	ldr	r3, [r2, #0]
 8003f7c:	b933      	cbnz	r3, 8003f8c <_free_r+0x2c>
 8003f7e:	6063      	str	r3, [r4, #4]
 8003f80:	6014      	str	r4, [r2, #0]
 8003f82:	4628      	mov	r0, r5
 8003f84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003f88:	f000 b8dc 	b.w	8004144 <__malloc_unlock>
 8003f8c:	42a3      	cmp	r3, r4
 8003f8e:	d908      	bls.n	8003fa2 <_free_r+0x42>
 8003f90:	6820      	ldr	r0, [r4, #0]
 8003f92:	1821      	adds	r1, r4, r0
 8003f94:	428b      	cmp	r3, r1
 8003f96:	bf01      	itttt	eq
 8003f98:	6819      	ldreq	r1, [r3, #0]
 8003f9a:	685b      	ldreq	r3, [r3, #4]
 8003f9c:	1809      	addeq	r1, r1, r0
 8003f9e:	6021      	streq	r1, [r4, #0]
 8003fa0:	e7ed      	b.n	8003f7e <_free_r+0x1e>
 8003fa2:	461a      	mov	r2, r3
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	b10b      	cbz	r3, 8003fac <_free_r+0x4c>
 8003fa8:	42a3      	cmp	r3, r4
 8003faa:	d9fa      	bls.n	8003fa2 <_free_r+0x42>
 8003fac:	6811      	ldr	r1, [r2, #0]
 8003fae:	1850      	adds	r0, r2, r1
 8003fb0:	42a0      	cmp	r0, r4
 8003fb2:	d10b      	bne.n	8003fcc <_free_r+0x6c>
 8003fb4:	6820      	ldr	r0, [r4, #0]
 8003fb6:	4401      	add	r1, r0
 8003fb8:	1850      	adds	r0, r2, r1
 8003fba:	4283      	cmp	r3, r0
 8003fbc:	6011      	str	r1, [r2, #0]
 8003fbe:	d1e0      	bne.n	8003f82 <_free_r+0x22>
 8003fc0:	6818      	ldr	r0, [r3, #0]
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	6053      	str	r3, [r2, #4]
 8003fc6:	4408      	add	r0, r1
 8003fc8:	6010      	str	r0, [r2, #0]
 8003fca:	e7da      	b.n	8003f82 <_free_r+0x22>
 8003fcc:	d902      	bls.n	8003fd4 <_free_r+0x74>
 8003fce:	230c      	movs	r3, #12
 8003fd0:	602b      	str	r3, [r5, #0]
 8003fd2:	e7d6      	b.n	8003f82 <_free_r+0x22>
 8003fd4:	6820      	ldr	r0, [r4, #0]
 8003fd6:	1821      	adds	r1, r4, r0
 8003fd8:	428b      	cmp	r3, r1
 8003fda:	bf04      	itt	eq
 8003fdc:	6819      	ldreq	r1, [r3, #0]
 8003fde:	685b      	ldreq	r3, [r3, #4]
 8003fe0:	6063      	str	r3, [r4, #4]
 8003fe2:	bf04      	itt	eq
 8003fe4:	1809      	addeq	r1, r1, r0
 8003fe6:	6021      	streq	r1, [r4, #0]
 8003fe8:	6054      	str	r4, [r2, #4]
 8003fea:	e7ca      	b.n	8003f82 <_free_r+0x22>
 8003fec:	bd38      	pop	{r3, r4, r5, pc}
 8003fee:	bf00      	nop
 8003ff0:	200005c4 	.word	0x200005c4

08003ff4 <sbrk_aligned>:
 8003ff4:	b570      	push	{r4, r5, r6, lr}
 8003ff6:	4e0f      	ldr	r6, [pc, #60]	@ (8004034 <sbrk_aligned+0x40>)
 8003ff8:	460c      	mov	r4, r1
 8003ffa:	6831      	ldr	r1, [r6, #0]
 8003ffc:	4605      	mov	r5, r0
 8003ffe:	b911      	cbnz	r1, 8004006 <sbrk_aligned+0x12>
 8004000:	f000 fcb4 	bl	800496c <_sbrk_r>
 8004004:	6030      	str	r0, [r6, #0]
 8004006:	4621      	mov	r1, r4
 8004008:	4628      	mov	r0, r5
 800400a:	f000 fcaf 	bl	800496c <_sbrk_r>
 800400e:	1c43      	adds	r3, r0, #1
 8004010:	d103      	bne.n	800401a <sbrk_aligned+0x26>
 8004012:	f04f 34ff 	mov.w	r4, #4294967295
 8004016:	4620      	mov	r0, r4
 8004018:	bd70      	pop	{r4, r5, r6, pc}
 800401a:	1cc4      	adds	r4, r0, #3
 800401c:	f024 0403 	bic.w	r4, r4, #3
 8004020:	42a0      	cmp	r0, r4
 8004022:	d0f8      	beq.n	8004016 <sbrk_aligned+0x22>
 8004024:	1a21      	subs	r1, r4, r0
 8004026:	4628      	mov	r0, r5
 8004028:	f000 fca0 	bl	800496c <_sbrk_r>
 800402c:	3001      	adds	r0, #1
 800402e:	d1f2      	bne.n	8004016 <sbrk_aligned+0x22>
 8004030:	e7ef      	b.n	8004012 <sbrk_aligned+0x1e>
 8004032:	bf00      	nop
 8004034:	200005c0 	.word	0x200005c0

08004038 <_malloc_r>:
 8004038:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800403c:	1ccd      	adds	r5, r1, #3
 800403e:	f025 0503 	bic.w	r5, r5, #3
 8004042:	3508      	adds	r5, #8
 8004044:	2d0c      	cmp	r5, #12
 8004046:	bf38      	it	cc
 8004048:	250c      	movcc	r5, #12
 800404a:	2d00      	cmp	r5, #0
 800404c:	4606      	mov	r6, r0
 800404e:	db01      	blt.n	8004054 <_malloc_r+0x1c>
 8004050:	42a9      	cmp	r1, r5
 8004052:	d904      	bls.n	800405e <_malloc_r+0x26>
 8004054:	230c      	movs	r3, #12
 8004056:	6033      	str	r3, [r6, #0]
 8004058:	2000      	movs	r0, #0
 800405a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800405e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004134 <_malloc_r+0xfc>
 8004062:	f000 f869 	bl	8004138 <__malloc_lock>
 8004066:	f8d8 3000 	ldr.w	r3, [r8]
 800406a:	461c      	mov	r4, r3
 800406c:	bb44      	cbnz	r4, 80040c0 <_malloc_r+0x88>
 800406e:	4629      	mov	r1, r5
 8004070:	4630      	mov	r0, r6
 8004072:	f7ff ffbf 	bl	8003ff4 <sbrk_aligned>
 8004076:	1c43      	adds	r3, r0, #1
 8004078:	4604      	mov	r4, r0
 800407a:	d158      	bne.n	800412e <_malloc_r+0xf6>
 800407c:	f8d8 4000 	ldr.w	r4, [r8]
 8004080:	4627      	mov	r7, r4
 8004082:	2f00      	cmp	r7, #0
 8004084:	d143      	bne.n	800410e <_malloc_r+0xd6>
 8004086:	2c00      	cmp	r4, #0
 8004088:	d04b      	beq.n	8004122 <_malloc_r+0xea>
 800408a:	6823      	ldr	r3, [r4, #0]
 800408c:	4639      	mov	r1, r7
 800408e:	4630      	mov	r0, r6
 8004090:	eb04 0903 	add.w	r9, r4, r3
 8004094:	f000 fc6a 	bl	800496c <_sbrk_r>
 8004098:	4581      	cmp	r9, r0
 800409a:	d142      	bne.n	8004122 <_malloc_r+0xea>
 800409c:	6821      	ldr	r1, [r4, #0]
 800409e:	1a6d      	subs	r5, r5, r1
 80040a0:	4629      	mov	r1, r5
 80040a2:	4630      	mov	r0, r6
 80040a4:	f7ff ffa6 	bl	8003ff4 <sbrk_aligned>
 80040a8:	3001      	adds	r0, #1
 80040aa:	d03a      	beq.n	8004122 <_malloc_r+0xea>
 80040ac:	6823      	ldr	r3, [r4, #0]
 80040ae:	442b      	add	r3, r5
 80040b0:	6023      	str	r3, [r4, #0]
 80040b2:	f8d8 3000 	ldr.w	r3, [r8]
 80040b6:	685a      	ldr	r2, [r3, #4]
 80040b8:	bb62      	cbnz	r2, 8004114 <_malloc_r+0xdc>
 80040ba:	f8c8 7000 	str.w	r7, [r8]
 80040be:	e00f      	b.n	80040e0 <_malloc_r+0xa8>
 80040c0:	6822      	ldr	r2, [r4, #0]
 80040c2:	1b52      	subs	r2, r2, r5
 80040c4:	d420      	bmi.n	8004108 <_malloc_r+0xd0>
 80040c6:	2a0b      	cmp	r2, #11
 80040c8:	d917      	bls.n	80040fa <_malloc_r+0xc2>
 80040ca:	1961      	adds	r1, r4, r5
 80040cc:	42a3      	cmp	r3, r4
 80040ce:	6025      	str	r5, [r4, #0]
 80040d0:	bf18      	it	ne
 80040d2:	6059      	strne	r1, [r3, #4]
 80040d4:	6863      	ldr	r3, [r4, #4]
 80040d6:	bf08      	it	eq
 80040d8:	f8c8 1000 	streq.w	r1, [r8]
 80040dc:	5162      	str	r2, [r4, r5]
 80040de:	604b      	str	r3, [r1, #4]
 80040e0:	4630      	mov	r0, r6
 80040e2:	f000 f82f 	bl	8004144 <__malloc_unlock>
 80040e6:	f104 000b 	add.w	r0, r4, #11
 80040ea:	1d23      	adds	r3, r4, #4
 80040ec:	f020 0007 	bic.w	r0, r0, #7
 80040f0:	1ac2      	subs	r2, r0, r3
 80040f2:	bf1c      	itt	ne
 80040f4:	1a1b      	subne	r3, r3, r0
 80040f6:	50a3      	strne	r3, [r4, r2]
 80040f8:	e7af      	b.n	800405a <_malloc_r+0x22>
 80040fa:	6862      	ldr	r2, [r4, #4]
 80040fc:	42a3      	cmp	r3, r4
 80040fe:	bf0c      	ite	eq
 8004100:	f8c8 2000 	streq.w	r2, [r8]
 8004104:	605a      	strne	r2, [r3, #4]
 8004106:	e7eb      	b.n	80040e0 <_malloc_r+0xa8>
 8004108:	4623      	mov	r3, r4
 800410a:	6864      	ldr	r4, [r4, #4]
 800410c:	e7ae      	b.n	800406c <_malloc_r+0x34>
 800410e:	463c      	mov	r4, r7
 8004110:	687f      	ldr	r7, [r7, #4]
 8004112:	e7b6      	b.n	8004082 <_malloc_r+0x4a>
 8004114:	461a      	mov	r2, r3
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	42a3      	cmp	r3, r4
 800411a:	d1fb      	bne.n	8004114 <_malloc_r+0xdc>
 800411c:	2300      	movs	r3, #0
 800411e:	6053      	str	r3, [r2, #4]
 8004120:	e7de      	b.n	80040e0 <_malloc_r+0xa8>
 8004122:	230c      	movs	r3, #12
 8004124:	6033      	str	r3, [r6, #0]
 8004126:	4630      	mov	r0, r6
 8004128:	f000 f80c 	bl	8004144 <__malloc_unlock>
 800412c:	e794      	b.n	8004058 <_malloc_r+0x20>
 800412e:	6005      	str	r5, [r0, #0]
 8004130:	e7d6      	b.n	80040e0 <_malloc_r+0xa8>
 8004132:	bf00      	nop
 8004134:	200005c4 	.word	0x200005c4

08004138 <__malloc_lock>:
 8004138:	4801      	ldr	r0, [pc, #4]	@ (8004140 <__malloc_lock+0x8>)
 800413a:	f7ff bf00 	b.w	8003f3e <__retarget_lock_acquire_recursive>
 800413e:	bf00      	nop
 8004140:	200005bc 	.word	0x200005bc

08004144 <__malloc_unlock>:
 8004144:	4801      	ldr	r0, [pc, #4]	@ (800414c <__malloc_unlock+0x8>)
 8004146:	f7ff befb 	b.w	8003f40 <__retarget_lock_release_recursive>
 800414a:	bf00      	nop
 800414c:	200005bc 	.word	0x200005bc

08004150 <__sfputc_r>:
 8004150:	6893      	ldr	r3, [r2, #8]
 8004152:	3b01      	subs	r3, #1
 8004154:	2b00      	cmp	r3, #0
 8004156:	b410      	push	{r4}
 8004158:	6093      	str	r3, [r2, #8]
 800415a:	da08      	bge.n	800416e <__sfputc_r+0x1e>
 800415c:	6994      	ldr	r4, [r2, #24]
 800415e:	42a3      	cmp	r3, r4
 8004160:	db01      	blt.n	8004166 <__sfputc_r+0x16>
 8004162:	290a      	cmp	r1, #10
 8004164:	d103      	bne.n	800416e <__sfputc_r+0x1e>
 8004166:	f85d 4b04 	ldr.w	r4, [sp], #4
 800416a:	f000 bb6b 	b.w	8004844 <__swbuf_r>
 800416e:	6813      	ldr	r3, [r2, #0]
 8004170:	1c58      	adds	r0, r3, #1
 8004172:	6010      	str	r0, [r2, #0]
 8004174:	7019      	strb	r1, [r3, #0]
 8004176:	4608      	mov	r0, r1
 8004178:	f85d 4b04 	ldr.w	r4, [sp], #4
 800417c:	4770      	bx	lr

0800417e <__sfputs_r>:
 800417e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004180:	4606      	mov	r6, r0
 8004182:	460f      	mov	r7, r1
 8004184:	4614      	mov	r4, r2
 8004186:	18d5      	adds	r5, r2, r3
 8004188:	42ac      	cmp	r4, r5
 800418a:	d101      	bne.n	8004190 <__sfputs_r+0x12>
 800418c:	2000      	movs	r0, #0
 800418e:	e007      	b.n	80041a0 <__sfputs_r+0x22>
 8004190:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004194:	463a      	mov	r2, r7
 8004196:	4630      	mov	r0, r6
 8004198:	f7ff ffda 	bl	8004150 <__sfputc_r>
 800419c:	1c43      	adds	r3, r0, #1
 800419e:	d1f3      	bne.n	8004188 <__sfputs_r+0xa>
 80041a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080041a4 <_vfiprintf_r>:
 80041a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041a8:	460d      	mov	r5, r1
 80041aa:	b09d      	sub	sp, #116	@ 0x74
 80041ac:	4614      	mov	r4, r2
 80041ae:	4698      	mov	r8, r3
 80041b0:	4606      	mov	r6, r0
 80041b2:	b118      	cbz	r0, 80041bc <_vfiprintf_r+0x18>
 80041b4:	6a03      	ldr	r3, [r0, #32]
 80041b6:	b90b      	cbnz	r3, 80041bc <_vfiprintf_r+0x18>
 80041b8:	f7ff fdbc 	bl	8003d34 <__sinit>
 80041bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80041be:	07d9      	lsls	r1, r3, #31
 80041c0:	d405      	bmi.n	80041ce <_vfiprintf_r+0x2a>
 80041c2:	89ab      	ldrh	r3, [r5, #12]
 80041c4:	059a      	lsls	r2, r3, #22
 80041c6:	d402      	bmi.n	80041ce <_vfiprintf_r+0x2a>
 80041c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80041ca:	f7ff feb8 	bl	8003f3e <__retarget_lock_acquire_recursive>
 80041ce:	89ab      	ldrh	r3, [r5, #12]
 80041d0:	071b      	lsls	r3, r3, #28
 80041d2:	d501      	bpl.n	80041d8 <_vfiprintf_r+0x34>
 80041d4:	692b      	ldr	r3, [r5, #16]
 80041d6:	b99b      	cbnz	r3, 8004200 <_vfiprintf_r+0x5c>
 80041d8:	4629      	mov	r1, r5
 80041da:	4630      	mov	r0, r6
 80041dc:	f000 fb70 	bl	80048c0 <__swsetup_r>
 80041e0:	b170      	cbz	r0, 8004200 <_vfiprintf_r+0x5c>
 80041e2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80041e4:	07dc      	lsls	r4, r3, #31
 80041e6:	d504      	bpl.n	80041f2 <_vfiprintf_r+0x4e>
 80041e8:	f04f 30ff 	mov.w	r0, #4294967295
 80041ec:	b01d      	add	sp, #116	@ 0x74
 80041ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80041f2:	89ab      	ldrh	r3, [r5, #12]
 80041f4:	0598      	lsls	r0, r3, #22
 80041f6:	d4f7      	bmi.n	80041e8 <_vfiprintf_r+0x44>
 80041f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80041fa:	f7ff fea1 	bl	8003f40 <__retarget_lock_release_recursive>
 80041fe:	e7f3      	b.n	80041e8 <_vfiprintf_r+0x44>
 8004200:	2300      	movs	r3, #0
 8004202:	9309      	str	r3, [sp, #36]	@ 0x24
 8004204:	2320      	movs	r3, #32
 8004206:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800420a:	f8cd 800c 	str.w	r8, [sp, #12]
 800420e:	2330      	movs	r3, #48	@ 0x30
 8004210:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80043c0 <_vfiprintf_r+0x21c>
 8004214:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004218:	f04f 0901 	mov.w	r9, #1
 800421c:	4623      	mov	r3, r4
 800421e:	469a      	mov	sl, r3
 8004220:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004224:	b10a      	cbz	r2, 800422a <_vfiprintf_r+0x86>
 8004226:	2a25      	cmp	r2, #37	@ 0x25
 8004228:	d1f9      	bne.n	800421e <_vfiprintf_r+0x7a>
 800422a:	ebba 0b04 	subs.w	fp, sl, r4
 800422e:	d00b      	beq.n	8004248 <_vfiprintf_r+0xa4>
 8004230:	465b      	mov	r3, fp
 8004232:	4622      	mov	r2, r4
 8004234:	4629      	mov	r1, r5
 8004236:	4630      	mov	r0, r6
 8004238:	f7ff ffa1 	bl	800417e <__sfputs_r>
 800423c:	3001      	adds	r0, #1
 800423e:	f000 80a7 	beq.w	8004390 <_vfiprintf_r+0x1ec>
 8004242:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004244:	445a      	add	r2, fp
 8004246:	9209      	str	r2, [sp, #36]	@ 0x24
 8004248:	f89a 3000 	ldrb.w	r3, [sl]
 800424c:	2b00      	cmp	r3, #0
 800424e:	f000 809f 	beq.w	8004390 <_vfiprintf_r+0x1ec>
 8004252:	2300      	movs	r3, #0
 8004254:	f04f 32ff 	mov.w	r2, #4294967295
 8004258:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800425c:	f10a 0a01 	add.w	sl, sl, #1
 8004260:	9304      	str	r3, [sp, #16]
 8004262:	9307      	str	r3, [sp, #28]
 8004264:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004268:	931a      	str	r3, [sp, #104]	@ 0x68
 800426a:	4654      	mov	r4, sl
 800426c:	2205      	movs	r2, #5
 800426e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004272:	4853      	ldr	r0, [pc, #332]	@ (80043c0 <_vfiprintf_r+0x21c>)
 8004274:	f7fb ffd4 	bl	8000220 <memchr>
 8004278:	9a04      	ldr	r2, [sp, #16]
 800427a:	b9d8      	cbnz	r0, 80042b4 <_vfiprintf_r+0x110>
 800427c:	06d1      	lsls	r1, r2, #27
 800427e:	bf44      	itt	mi
 8004280:	2320      	movmi	r3, #32
 8004282:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004286:	0713      	lsls	r3, r2, #28
 8004288:	bf44      	itt	mi
 800428a:	232b      	movmi	r3, #43	@ 0x2b
 800428c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004290:	f89a 3000 	ldrb.w	r3, [sl]
 8004294:	2b2a      	cmp	r3, #42	@ 0x2a
 8004296:	d015      	beq.n	80042c4 <_vfiprintf_r+0x120>
 8004298:	9a07      	ldr	r2, [sp, #28]
 800429a:	4654      	mov	r4, sl
 800429c:	2000      	movs	r0, #0
 800429e:	f04f 0c0a 	mov.w	ip, #10
 80042a2:	4621      	mov	r1, r4
 80042a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80042a8:	3b30      	subs	r3, #48	@ 0x30
 80042aa:	2b09      	cmp	r3, #9
 80042ac:	d94b      	bls.n	8004346 <_vfiprintf_r+0x1a2>
 80042ae:	b1b0      	cbz	r0, 80042de <_vfiprintf_r+0x13a>
 80042b0:	9207      	str	r2, [sp, #28]
 80042b2:	e014      	b.n	80042de <_vfiprintf_r+0x13a>
 80042b4:	eba0 0308 	sub.w	r3, r0, r8
 80042b8:	fa09 f303 	lsl.w	r3, r9, r3
 80042bc:	4313      	orrs	r3, r2
 80042be:	9304      	str	r3, [sp, #16]
 80042c0:	46a2      	mov	sl, r4
 80042c2:	e7d2      	b.n	800426a <_vfiprintf_r+0xc6>
 80042c4:	9b03      	ldr	r3, [sp, #12]
 80042c6:	1d19      	adds	r1, r3, #4
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	9103      	str	r1, [sp, #12]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	bfbb      	ittet	lt
 80042d0:	425b      	neglt	r3, r3
 80042d2:	f042 0202 	orrlt.w	r2, r2, #2
 80042d6:	9307      	strge	r3, [sp, #28]
 80042d8:	9307      	strlt	r3, [sp, #28]
 80042da:	bfb8      	it	lt
 80042dc:	9204      	strlt	r2, [sp, #16]
 80042de:	7823      	ldrb	r3, [r4, #0]
 80042e0:	2b2e      	cmp	r3, #46	@ 0x2e
 80042e2:	d10a      	bne.n	80042fa <_vfiprintf_r+0x156>
 80042e4:	7863      	ldrb	r3, [r4, #1]
 80042e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80042e8:	d132      	bne.n	8004350 <_vfiprintf_r+0x1ac>
 80042ea:	9b03      	ldr	r3, [sp, #12]
 80042ec:	1d1a      	adds	r2, r3, #4
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	9203      	str	r2, [sp, #12]
 80042f2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80042f6:	3402      	adds	r4, #2
 80042f8:	9305      	str	r3, [sp, #20]
 80042fa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80043d0 <_vfiprintf_r+0x22c>
 80042fe:	7821      	ldrb	r1, [r4, #0]
 8004300:	2203      	movs	r2, #3
 8004302:	4650      	mov	r0, sl
 8004304:	f7fb ff8c 	bl	8000220 <memchr>
 8004308:	b138      	cbz	r0, 800431a <_vfiprintf_r+0x176>
 800430a:	9b04      	ldr	r3, [sp, #16]
 800430c:	eba0 000a 	sub.w	r0, r0, sl
 8004310:	2240      	movs	r2, #64	@ 0x40
 8004312:	4082      	lsls	r2, r0
 8004314:	4313      	orrs	r3, r2
 8004316:	3401      	adds	r4, #1
 8004318:	9304      	str	r3, [sp, #16]
 800431a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800431e:	4829      	ldr	r0, [pc, #164]	@ (80043c4 <_vfiprintf_r+0x220>)
 8004320:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004324:	2206      	movs	r2, #6
 8004326:	f7fb ff7b 	bl	8000220 <memchr>
 800432a:	2800      	cmp	r0, #0
 800432c:	d03f      	beq.n	80043ae <_vfiprintf_r+0x20a>
 800432e:	4b26      	ldr	r3, [pc, #152]	@ (80043c8 <_vfiprintf_r+0x224>)
 8004330:	bb1b      	cbnz	r3, 800437a <_vfiprintf_r+0x1d6>
 8004332:	9b03      	ldr	r3, [sp, #12]
 8004334:	3307      	adds	r3, #7
 8004336:	f023 0307 	bic.w	r3, r3, #7
 800433a:	3308      	adds	r3, #8
 800433c:	9303      	str	r3, [sp, #12]
 800433e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004340:	443b      	add	r3, r7
 8004342:	9309      	str	r3, [sp, #36]	@ 0x24
 8004344:	e76a      	b.n	800421c <_vfiprintf_r+0x78>
 8004346:	fb0c 3202 	mla	r2, ip, r2, r3
 800434a:	460c      	mov	r4, r1
 800434c:	2001      	movs	r0, #1
 800434e:	e7a8      	b.n	80042a2 <_vfiprintf_r+0xfe>
 8004350:	2300      	movs	r3, #0
 8004352:	3401      	adds	r4, #1
 8004354:	9305      	str	r3, [sp, #20]
 8004356:	4619      	mov	r1, r3
 8004358:	f04f 0c0a 	mov.w	ip, #10
 800435c:	4620      	mov	r0, r4
 800435e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004362:	3a30      	subs	r2, #48	@ 0x30
 8004364:	2a09      	cmp	r2, #9
 8004366:	d903      	bls.n	8004370 <_vfiprintf_r+0x1cc>
 8004368:	2b00      	cmp	r3, #0
 800436a:	d0c6      	beq.n	80042fa <_vfiprintf_r+0x156>
 800436c:	9105      	str	r1, [sp, #20]
 800436e:	e7c4      	b.n	80042fa <_vfiprintf_r+0x156>
 8004370:	fb0c 2101 	mla	r1, ip, r1, r2
 8004374:	4604      	mov	r4, r0
 8004376:	2301      	movs	r3, #1
 8004378:	e7f0      	b.n	800435c <_vfiprintf_r+0x1b8>
 800437a:	ab03      	add	r3, sp, #12
 800437c:	9300      	str	r3, [sp, #0]
 800437e:	462a      	mov	r2, r5
 8004380:	4b12      	ldr	r3, [pc, #72]	@ (80043cc <_vfiprintf_r+0x228>)
 8004382:	a904      	add	r1, sp, #16
 8004384:	4630      	mov	r0, r6
 8004386:	f3af 8000 	nop.w
 800438a:	4607      	mov	r7, r0
 800438c:	1c78      	adds	r0, r7, #1
 800438e:	d1d6      	bne.n	800433e <_vfiprintf_r+0x19a>
 8004390:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004392:	07d9      	lsls	r1, r3, #31
 8004394:	d405      	bmi.n	80043a2 <_vfiprintf_r+0x1fe>
 8004396:	89ab      	ldrh	r3, [r5, #12]
 8004398:	059a      	lsls	r2, r3, #22
 800439a:	d402      	bmi.n	80043a2 <_vfiprintf_r+0x1fe>
 800439c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800439e:	f7ff fdcf 	bl	8003f40 <__retarget_lock_release_recursive>
 80043a2:	89ab      	ldrh	r3, [r5, #12]
 80043a4:	065b      	lsls	r3, r3, #25
 80043a6:	f53f af1f 	bmi.w	80041e8 <_vfiprintf_r+0x44>
 80043aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80043ac:	e71e      	b.n	80041ec <_vfiprintf_r+0x48>
 80043ae:	ab03      	add	r3, sp, #12
 80043b0:	9300      	str	r3, [sp, #0]
 80043b2:	462a      	mov	r2, r5
 80043b4:	4b05      	ldr	r3, [pc, #20]	@ (80043cc <_vfiprintf_r+0x228>)
 80043b6:	a904      	add	r1, sp, #16
 80043b8:	4630      	mov	r0, r6
 80043ba:	f000 f879 	bl	80044b0 <_printf_i>
 80043be:	e7e4      	b.n	800438a <_vfiprintf_r+0x1e6>
 80043c0:	08004ad0 	.word	0x08004ad0
 80043c4:	08004ada 	.word	0x08004ada
 80043c8:	00000000 	.word	0x00000000
 80043cc:	0800417f 	.word	0x0800417f
 80043d0:	08004ad6 	.word	0x08004ad6

080043d4 <_printf_common>:
 80043d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043d8:	4616      	mov	r6, r2
 80043da:	4698      	mov	r8, r3
 80043dc:	688a      	ldr	r2, [r1, #8]
 80043de:	690b      	ldr	r3, [r1, #16]
 80043e0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80043e4:	4293      	cmp	r3, r2
 80043e6:	bfb8      	it	lt
 80043e8:	4613      	movlt	r3, r2
 80043ea:	6033      	str	r3, [r6, #0]
 80043ec:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80043f0:	4607      	mov	r7, r0
 80043f2:	460c      	mov	r4, r1
 80043f4:	b10a      	cbz	r2, 80043fa <_printf_common+0x26>
 80043f6:	3301      	adds	r3, #1
 80043f8:	6033      	str	r3, [r6, #0]
 80043fa:	6823      	ldr	r3, [r4, #0]
 80043fc:	0699      	lsls	r1, r3, #26
 80043fe:	bf42      	ittt	mi
 8004400:	6833      	ldrmi	r3, [r6, #0]
 8004402:	3302      	addmi	r3, #2
 8004404:	6033      	strmi	r3, [r6, #0]
 8004406:	6825      	ldr	r5, [r4, #0]
 8004408:	f015 0506 	ands.w	r5, r5, #6
 800440c:	d106      	bne.n	800441c <_printf_common+0x48>
 800440e:	f104 0a19 	add.w	sl, r4, #25
 8004412:	68e3      	ldr	r3, [r4, #12]
 8004414:	6832      	ldr	r2, [r6, #0]
 8004416:	1a9b      	subs	r3, r3, r2
 8004418:	42ab      	cmp	r3, r5
 800441a:	dc26      	bgt.n	800446a <_printf_common+0x96>
 800441c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004420:	6822      	ldr	r2, [r4, #0]
 8004422:	3b00      	subs	r3, #0
 8004424:	bf18      	it	ne
 8004426:	2301      	movne	r3, #1
 8004428:	0692      	lsls	r2, r2, #26
 800442a:	d42b      	bmi.n	8004484 <_printf_common+0xb0>
 800442c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004430:	4641      	mov	r1, r8
 8004432:	4638      	mov	r0, r7
 8004434:	47c8      	blx	r9
 8004436:	3001      	adds	r0, #1
 8004438:	d01e      	beq.n	8004478 <_printf_common+0xa4>
 800443a:	6823      	ldr	r3, [r4, #0]
 800443c:	6922      	ldr	r2, [r4, #16]
 800443e:	f003 0306 	and.w	r3, r3, #6
 8004442:	2b04      	cmp	r3, #4
 8004444:	bf02      	ittt	eq
 8004446:	68e5      	ldreq	r5, [r4, #12]
 8004448:	6833      	ldreq	r3, [r6, #0]
 800444a:	1aed      	subeq	r5, r5, r3
 800444c:	68a3      	ldr	r3, [r4, #8]
 800444e:	bf0c      	ite	eq
 8004450:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004454:	2500      	movne	r5, #0
 8004456:	4293      	cmp	r3, r2
 8004458:	bfc4      	itt	gt
 800445a:	1a9b      	subgt	r3, r3, r2
 800445c:	18ed      	addgt	r5, r5, r3
 800445e:	2600      	movs	r6, #0
 8004460:	341a      	adds	r4, #26
 8004462:	42b5      	cmp	r5, r6
 8004464:	d11a      	bne.n	800449c <_printf_common+0xc8>
 8004466:	2000      	movs	r0, #0
 8004468:	e008      	b.n	800447c <_printf_common+0xa8>
 800446a:	2301      	movs	r3, #1
 800446c:	4652      	mov	r2, sl
 800446e:	4641      	mov	r1, r8
 8004470:	4638      	mov	r0, r7
 8004472:	47c8      	blx	r9
 8004474:	3001      	adds	r0, #1
 8004476:	d103      	bne.n	8004480 <_printf_common+0xac>
 8004478:	f04f 30ff 	mov.w	r0, #4294967295
 800447c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004480:	3501      	adds	r5, #1
 8004482:	e7c6      	b.n	8004412 <_printf_common+0x3e>
 8004484:	18e1      	adds	r1, r4, r3
 8004486:	1c5a      	adds	r2, r3, #1
 8004488:	2030      	movs	r0, #48	@ 0x30
 800448a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800448e:	4422      	add	r2, r4
 8004490:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004494:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004498:	3302      	adds	r3, #2
 800449a:	e7c7      	b.n	800442c <_printf_common+0x58>
 800449c:	2301      	movs	r3, #1
 800449e:	4622      	mov	r2, r4
 80044a0:	4641      	mov	r1, r8
 80044a2:	4638      	mov	r0, r7
 80044a4:	47c8      	blx	r9
 80044a6:	3001      	adds	r0, #1
 80044a8:	d0e6      	beq.n	8004478 <_printf_common+0xa4>
 80044aa:	3601      	adds	r6, #1
 80044ac:	e7d9      	b.n	8004462 <_printf_common+0x8e>
	...

080044b0 <_printf_i>:
 80044b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80044b4:	7e0f      	ldrb	r7, [r1, #24]
 80044b6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80044b8:	2f78      	cmp	r7, #120	@ 0x78
 80044ba:	4691      	mov	r9, r2
 80044bc:	4680      	mov	r8, r0
 80044be:	460c      	mov	r4, r1
 80044c0:	469a      	mov	sl, r3
 80044c2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80044c6:	d807      	bhi.n	80044d8 <_printf_i+0x28>
 80044c8:	2f62      	cmp	r7, #98	@ 0x62
 80044ca:	d80a      	bhi.n	80044e2 <_printf_i+0x32>
 80044cc:	2f00      	cmp	r7, #0
 80044ce:	f000 80d1 	beq.w	8004674 <_printf_i+0x1c4>
 80044d2:	2f58      	cmp	r7, #88	@ 0x58
 80044d4:	f000 80b8 	beq.w	8004648 <_printf_i+0x198>
 80044d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80044dc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80044e0:	e03a      	b.n	8004558 <_printf_i+0xa8>
 80044e2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80044e6:	2b15      	cmp	r3, #21
 80044e8:	d8f6      	bhi.n	80044d8 <_printf_i+0x28>
 80044ea:	a101      	add	r1, pc, #4	@ (adr r1, 80044f0 <_printf_i+0x40>)
 80044ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80044f0:	08004549 	.word	0x08004549
 80044f4:	0800455d 	.word	0x0800455d
 80044f8:	080044d9 	.word	0x080044d9
 80044fc:	080044d9 	.word	0x080044d9
 8004500:	080044d9 	.word	0x080044d9
 8004504:	080044d9 	.word	0x080044d9
 8004508:	0800455d 	.word	0x0800455d
 800450c:	080044d9 	.word	0x080044d9
 8004510:	080044d9 	.word	0x080044d9
 8004514:	080044d9 	.word	0x080044d9
 8004518:	080044d9 	.word	0x080044d9
 800451c:	0800465b 	.word	0x0800465b
 8004520:	08004587 	.word	0x08004587
 8004524:	08004615 	.word	0x08004615
 8004528:	080044d9 	.word	0x080044d9
 800452c:	080044d9 	.word	0x080044d9
 8004530:	0800467d 	.word	0x0800467d
 8004534:	080044d9 	.word	0x080044d9
 8004538:	08004587 	.word	0x08004587
 800453c:	080044d9 	.word	0x080044d9
 8004540:	080044d9 	.word	0x080044d9
 8004544:	0800461d 	.word	0x0800461d
 8004548:	6833      	ldr	r3, [r6, #0]
 800454a:	1d1a      	adds	r2, r3, #4
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	6032      	str	r2, [r6, #0]
 8004550:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004554:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004558:	2301      	movs	r3, #1
 800455a:	e09c      	b.n	8004696 <_printf_i+0x1e6>
 800455c:	6833      	ldr	r3, [r6, #0]
 800455e:	6820      	ldr	r0, [r4, #0]
 8004560:	1d19      	adds	r1, r3, #4
 8004562:	6031      	str	r1, [r6, #0]
 8004564:	0606      	lsls	r6, r0, #24
 8004566:	d501      	bpl.n	800456c <_printf_i+0xbc>
 8004568:	681d      	ldr	r5, [r3, #0]
 800456a:	e003      	b.n	8004574 <_printf_i+0xc4>
 800456c:	0645      	lsls	r5, r0, #25
 800456e:	d5fb      	bpl.n	8004568 <_printf_i+0xb8>
 8004570:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004574:	2d00      	cmp	r5, #0
 8004576:	da03      	bge.n	8004580 <_printf_i+0xd0>
 8004578:	232d      	movs	r3, #45	@ 0x2d
 800457a:	426d      	negs	r5, r5
 800457c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004580:	4858      	ldr	r0, [pc, #352]	@ (80046e4 <_printf_i+0x234>)
 8004582:	230a      	movs	r3, #10
 8004584:	e011      	b.n	80045aa <_printf_i+0xfa>
 8004586:	6821      	ldr	r1, [r4, #0]
 8004588:	6833      	ldr	r3, [r6, #0]
 800458a:	0608      	lsls	r0, r1, #24
 800458c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004590:	d402      	bmi.n	8004598 <_printf_i+0xe8>
 8004592:	0649      	lsls	r1, r1, #25
 8004594:	bf48      	it	mi
 8004596:	b2ad      	uxthmi	r5, r5
 8004598:	2f6f      	cmp	r7, #111	@ 0x6f
 800459a:	4852      	ldr	r0, [pc, #328]	@ (80046e4 <_printf_i+0x234>)
 800459c:	6033      	str	r3, [r6, #0]
 800459e:	bf14      	ite	ne
 80045a0:	230a      	movne	r3, #10
 80045a2:	2308      	moveq	r3, #8
 80045a4:	2100      	movs	r1, #0
 80045a6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80045aa:	6866      	ldr	r6, [r4, #4]
 80045ac:	60a6      	str	r6, [r4, #8]
 80045ae:	2e00      	cmp	r6, #0
 80045b0:	db05      	blt.n	80045be <_printf_i+0x10e>
 80045b2:	6821      	ldr	r1, [r4, #0]
 80045b4:	432e      	orrs	r6, r5
 80045b6:	f021 0104 	bic.w	r1, r1, #4
 80045ba:	6021      	str	r1, [r4, #0]
 80045bc:	d04b      	beq.n	8004656 <_printf_i+0x1a6>
 80045be:	4616      	mov	r6, r2
 80045c0:	fbb5 f1f3 	udiv	r1, r5, r3
 80045c4:	fb03 5711 	mls	r7, r3, r1, r5
 80045c8:	5dc7      	ldrb	r7, [r0, r7]
 80045ca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80045ce:	462f      	mov	r7, r5
 80045d0:	42bb      	cmp	r3, r7
 80045d2:	460d      	mov	r5, r1
 80045d4:	d9f4      	bls.n	80045c0 <_printf_i+0x110>
 80045d6:	2b08      	cmp	r3, #8
 80045d8:	d10b      	bne.n	80045f2 <_printf_i+0x142>
 80045da:	6823      	ldr	r3, [r4, #0]
 80045dc:	07df      	lsls	r7, r3, #31
 80045de:	d508      	bpl.n	80045f2 <_printf_i+0x142>
 80045e0:	6923      	ldr	r3, [r4, #16]
 80045e2:	6861      	ldr	r1, [r4, #4]
 80045e4:	4299      	cmp	r1, r3
 80045e6:	bfde      	ittt	le
 80045e8:	2330      	movle	r3, #48	@ 0x30
 80045ea:	f806 3c01 	strble.w	r3, [r6, #-1]
 80045ee:	f106 36ff 	addle.w	r6, r6, #4294967295
 80045f2:	1b92      	subs	r2, r2, r6
 80045f4:	6122      	str	r2, [r4, #16]
 80045f6:	f8cd a000 	str.w	sl, [sp]
 80045fa:	464b      	mov	r3, r9
 80045fc:	aa03      	add	r2, sp, #12
 80045fe:	4621      	mov	r1, r4
 8004600:	4640      	mov	r0, r8
 8004602:	f7ff fee7 	bl	80043d4 <_printf_common>
 8004606:	3001      	adds	r0, #1
 8004608:	d14a      	bne.n	80046a0 <_printf_i+0x1f0>
 800460a:	f04f 30ff 	mov.w	r0, #4294967295
 800460e:	b004      	add	sp, #16
 8004610:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004614:	6823      	ldr	r3, [r4, #0]
 8004616:	f043 0320 	orr.w	r3, r3, #32
 800461a:	6023      	str	r3, [r4, #0]
 800461c:	4832      	ldr	r0, [pc, #200]	@ (80046e8 <_printf_i+0x238>)
 800461e:	2778      	movs	r7, #120	@ 0x78
 8004620:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004624:	6823      	ldr	r3, [r4, #0]
 8004626:	6831      	ldr	r1, [r6, #0]
 8004628:	061f      	lsls	r7, r3, #24
 800462a:	f851 5b04 	ldr.w	r5, [r1], #4
 800462e:	d402      	bmi.n	8004636 <_printf_i+0x186>
 8004630:	065f      	lsls	r7, r3, #25
 8004632:	bf48      	it	mi
 8004634:	b2ad      	uxthmi	r5, r5
 8004636:	6031      	str	r1, [r6, #0]
 8004638:	07d9      	lsls	r1, r3, #31
 800463a:	bf44      	itt	mi
 800463c:	f043 0320 	orrmi.w	r3, r3, #32
 8004640:	6023      	strmi	r3, [r4, #0]
 8004642:	b11d      	cbz	r5, 800464c <_printf_i+0x19c>
 8004644:	2310      	movs	r3, #16
 8004646:	e7ad      	b.n	80045a4 <_printf_i+0xf4>
 8004648:	4826      	ldr	r0, [pc, #152]	@ (80046e4 <_printf_i+0x234>)
 800464a:	e7e9      	b.n	8004620 <_printf_i+0x170>
 800464c:	6823      	ldr	r3, [r4, #0]
 800464e:	f023 0320 	bic.w	r3, r3, #32
 8004652:	6023      	str	r3, [r4, #0]
 8004654:	e7f6      	b.n	8004644 <_printf_i+0x194>
 8004656:	4616      	mov	r6, r2
 8004658:	e7bd      	b.n	80045d6 <_printf_i+0x126>
 800465a:	6833      	ldr	r3, [r6, #0]
 800465c:	6825      	ldr	r5, [r4, #0]
 800465e:	6961      	ldr	r1, [r4, #20]
 8004660:	1d18      	adds	r0, r3, #4
 8004662:	6030      	str	r0, [r6, #0]
 8004664:	062e      	lsls	r6, r5, #24
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	d501      	bpl.n	800466e <_printf_i+0x1be>
 800466a:	6019      	str	r1, [r3, #0]
 800466c:	e002      	b.n	8004674 <_printf_i+0x1c4>
 800466e:	0668      	lsls	r0, r5, #25
 8004670:	d5fb      	bpl.n	800466a <_printf_i+0x1ba>
 8004672:	8019      	strh	r1, [r3, #0]
 8004674:	2300      	movs	r3, #0
 8004676:	6123      	str	r3, [r4, #16]
 8004678:	4616      	mov	r6, r2
 800467a:	e7bc      	b.n	80045f6 <_printf_i+0x146>
 800467c:	6833      	ldr	r3, [r6, #0]
 800467e:	1d1a      	adds	r2, r3, #4
 8004680:	6032      	str	r2, [r6, #0]
 8004682:	681e      	ldr	r6, [r3, #0]
 8004684:	6862      	ldr	r2, [r4, #4]
 8004686:	2100      	movs	r1, #0
 8004688:	4630      	mov	r0, r6
 800468a:	f7fb fdc9 	bl	8000220 <memchr>
 800468e:	b108      	cbz	r0, 8004694 <_printf_i+0x1e4>
 8004690:	1b80      	subs	r0, r0, r6
 8004692:	6060      	str	r0, [r4, #4]
 8004694:	6863      	ldr	r3, [r4, #4]
 8004696:	6123      	str	r3, [r4, #16]
 8004698:	2300      	movs	r3, #0
 800469a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800469e:	e7aa      	b.n	80045f6 <_printf_i+0x146>
 80046a0:	6923      	ldr	r3, [r4, #16]
 80046a2:	4632      	mov	r2, r6
 80046a4:	4649      	mov	r1, r9
 80046a6:	4640      	mov	r0, r8
 80046a8:	47d0      	blx	sl
 80046aa:	3001      	adds	r0, #1
 80046ac:	d0ad      	beq.n	800460a <_printf_i+0x15a>
 80046ae:	6823      	ldr	r3, [r4, #0]
 80046b0:	079b      	lsls	r3, r3, #30
 80046b2:	d413      	bmi.n	80046dc <_printf_i+0x22c>
 80046b4:	68e0      	ldr	r0, [r4, #12]
 80046b6:	9b03      	ldr	r3, [sp, #12]
 80046b8:	4298      	cmp	r0, r3
 80046ba:	bfb8      	it	lt
 80046bc:	4618      	movlt	r0, r3
 80046be:	e7a6      	b.n	800460e <_printf_i+0x15e>
 80046c0:	2301      	movs	r3, #1
 80046c2:	4632      	mov	r2, r6
 80046c4:	4649      	mov	r1, r9
 80046c6:	4640      	mov	r0, r8
 80046c8:	47d0      	blx	sl
 80046ca:	3001      	adds	r0, #1
 80046cc:	d09d      	beq.n	800460a <_printf_i+0x15a>
 80046ce:	3501      	adds	r5, #1
 80046d0:	68e3      	ldr	r3, [r4, #12]
 80046d2:	9903      	ldr	r1, [sp, #12]
 80046d4:	1a5b      	subs	r3, r3, r1
 80046d6:	42ab      	cmp	r3, r5
 80046d8:	dcf2      	bgt.n	80046c0 <_printf_i+0x210>
 80046da:	e7eb      	b.n	80046b4 <_printf_i+0x204>
 80046dc:	2500      	movs	r5, #0
 80046de:	f104 0619 	add.w	r6, r4, #25
 80046e2:	e7f5      	b.n	80046d0 <_printf_i+0x220>
 80046e4:	08004ae1 	.word	0x08004ae1
 80046e8:	08004af2 	.word	0x08004af2

080046ec <__sflush_r>:
 80046ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80046f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046f4:	0716      	lsls	r6, r2, #28
 80046f6:	4605      	mov	r5, r0
 80046f8:	460c      	mov	r4, r1
 80046fa:	d454      	bmi.n	80047a6 <__sflush_r+0xba>
 80046fc:	684b      	ldr	r3, [r1, #4]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	dc02      	bgt.n	8004708 <__sflush_r+0x1c>
 8004702:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004704:	2b00      	cmp	r3, #0
 8004706:	dd48      	ble.n	800479a <__sflush_r+0xae>
 8004708:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800470a:	2e00      	cmp	r6, #0
 800470c:	d045      	beq.n	800479a <__sflush_r+0xae>
 800470e:	2300      	movs	r3, #0
 8004710:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004714:	682f      	ldr	r7, [r5, #0]
 8004716:	6a21      	ldr	r1, [r4, #32]
 8004718:	602b      	str	r3, [r5, #0]
 800471a:	d030      	beq.n	800477e <__sflush_r+0x92>
 800471c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800471e:	89a3      	ldrh	r3, [r4, #12]
 8004720:	0759      	lsls	r1, r3, #29
 8004722:	d505      	bpl.n	8004730 <__sflush_r+0x44>
 8004724:	6863      	ldr	r3, [r4, #4]
 8004726:	1ad2      	subs	r2, r2, r3
 8004728:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800472a:	b10b      	cbz	r3, 8004730 <__sflush_r+0x44>
 800472c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800472e:	1ad2      	subs	r2, r2, r3
 8004730:	2300      	movs	r3, #0
 8004732:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004734:	6a21      	ldr	r1, [r4, #32]
 8004736:	4628      	mov	r0, r5
 8004738:	47b0      	blx	r6
 800473a:	1c43      	adds	r3, r0, #1
 800473c:	89a3      	ldrh	r3, [r4, #12]
 800473e:	d106      	bne.n	800474e <__sflush_r+0x62>
 8004740:	6829      	ldr	r1, [r5, #0]
 8004742:	291d      	cmp	r1, #29
 8004744:	d82b      	bhi.n	800479e <__sflush_r+0xb2>
 8004746:	4a2a      	ldr	r2, [pc, #168]	@ (80047f0 <__sflush_r+0x104>)
 8004748:	40ca      	lsrs	r2, r1
 800474a:	07d6      	lsls	r6, r2, #31
 800474c:	d527      	bpl.n	800479e <__sflush_r+0xb2>
 800474e:	2200      	movs	r2, #0
 8004750:	6062      	str	r2, [r4, #4]
 8004752:	04d9      	lsls	r1, r3, #19
 8004754:	6922      	ldr	r2, [r4, #16]
 8004756:	6022      	str	r2, [r4, #0]
 8004758:	d504      	bpl.n	8004764 <__sflush_r+0x78>
 800475a:	1c42      	adds	r2, r0, #1
 800475c:	d101      	bne.n	8004762 <__sflush_r+0x76>
 800475e:	682b      	ldr	r3, [r5, #0]
 8004760:	b903      	cbnz	r3, 8004764 <__sflush_r+0x78>
 8004762:	6560      	str	r0, [r4, #84]	@ 0x54
 8004764:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004766:	602f      	str	r7, [r5, #0]
 8004768:	b1b9      	cbz	r1, 800479a <__sflush_r+0xae>
 800476a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800476e:	4299      	cmp	r1, r3
 8004770:	d002      	beq.n	8004778 <__sflush_r+0x8c>
 8004772:	4628      	mov	r0, r5
 8004774:	f7ff fbf4 	bl	8003f60 <_free_r>
 8004778:	2300      	movs	r3, #0
 800477a:	6363      	str	r3, [r4, #52]	@ 0x34
 800477c:	e00d      	b.n	800479a <__sflush_r+0xae>
 800477e:	2301      	movs	r3, #1
 8004780:	4628      	mov	r0, r5
 8004782:	47b0      	blx	r6
 8004784:	4602      	mov	r2, r0
 8004786:	1c50      	adds	r0, r2, #1
 8004788:	d1c9      	bne.n	800471e <__sflush_r+0x32>
 800478a:	682b      	ldr	r3, [r5, #0]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d0c6      	beq.n	800471e <__sflush_r+0x32>
 8004790:	2b1d      	cmp	r3, #29
 8004792:	d001      	beq.n	8004798 <__sflush_r+0xac>
 8004794:	2b16      	cmp	r3, #22
 8004796:	d11e      	bne.n	80047d6 <__sflush_r+0xea>
 8004798:	602f      	str	r7, [r5, #0]
 800479a:	2000      	movs	r0, #0
 800479c:	e022      	b.n	80047e4 <__sflush_r+0xf8>
 800479e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80047a2:	b21b      	sxth	r3, r3
 80047a4:	e01b      	b.n	80047de <__sflush_r+0xf2>
 80047a6:	690f      	ldr	r7, [r1, #16]
 80047a8:	2f00      	cmp	r7, #0
 80047aa:	d0f6      	beq.n	800479a <__sflush_r+0xae>
 80047ac:	0793      	lsls	r3, r2, #30
 80047ae:	680e      	ldr	r6, [r1, #0]
 80047b0:	bf08      	it	eq
 80047b2:	694b      	ldreq	r3, [r1, #20]
 80047b4:	600f      	str	r7, [r1, #0]
 80047b6:	bf18      	it	ne
 80047b8:	2300      	movne	r3, #0
 80047ba:	eba6 0807 	sub.w	r8, r6, r7
 80047be:	608b      	str	r3, [r1, #8]
 80047c0:	f1b8 0f00 	cmp.w	r8, #0
 80047c4:	dde9      	ble.n	800479a <__sflush_r+0xae>
 80047c6:	6a21      	ldr	r1, [r4, #32]
 80047c8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80047ca:	4643      	mov	r3, r8
 80047cc:	463a      	mov	r2, r7
 80047ce:	4628      	mov	r0, r5
 80047d0:	47b0      	blx	r6
 80047d2:	2800      	cmp	r0, #0
 80047d4:	dc08      	bgt.n	80047e8 <__sflush_r+0xfc>
 80047d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80047da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80047de:	81a3      	strh	r3, [r4, #12]
 80047e0:	f04f 30ff 	mov.w	r0, #4294967295
 80047e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80047e8:	4407      	add	r7, r0
 80047ea:	eba8 0800 	sub.w	r8, r8, r0
 80047ee:	e7e7      	b.n	80047c0 <__sflush_r+0xd4>
 80047f0:	20400001 	.word	0x20400001

080047f4 <_fflush_r>:
 80047f4:	b538      	push	{r3, r4, r5, lr}
 80047f6:	690b      	ldr	r3, [r1, #16]
 80047f8:	4605      	mov	r5, r0
 80047fa:	460c      	mov	r4, r1
 80047fc:	b913      	cbnz	r3, 8004804 <_fflush_r+0x10>
 80047fe:	2500      	movs	r5, #0
 8004800:	4628      	mov	r0, r5
 8004802:	bd38      	pop	{r3, r4, r5, pc}
 8004804:	b118      	cbz	r0, 800480e <_fflush_r+0x1a>
 8004806:	6a03      	ldr	r3, [r0, #32]
 8004808:	b90b      	cbnz	r3, 800480e <_fflush_r+0x1a>
 800480a:	f7ff fa93 	bl	8003d34 <__sinit>
 800480e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d0f3      	beq.n	80047fe <_fflush_r+0xa>
 8004816:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004818:	07d0      	lsls	r0, r2, #31
 800481a:	d404      	bmi.n	8004826 <_fflush_r+0x32>
 800481c:	0599      	lsls	r1, r3, #22
 800481e:	d402      	bmi.n	8004826 <_fflush_r+0x32>
 8004820:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004822:	f7ff fb8c 	bl	8003f3e <__retarget_lock_acquire_recursive>
 8004826:	4628      	mov	r0, r5
 8004828:	4621      	mov	r1, r4
 800482a:	f7ff ff5f 	bl	80046ec <__sflush_r>
 800482e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004830:	07da      	lsls	r2, r3, #31
 8004832:	4605      	mov	r5, r0
 8004834:	d4e4      	bmi.n	8004800 <_fflush_r+0xc>
 8004836:	89a3      	ldrh	r3, [r4, #12]
 8004838:	059b      	lsls	r3, r3, #22
 800483a:	d4e1      	bmi.n	8004800 <_fflush_r+0xc>
 800483c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800483e:	f7ff fb7f 	bl	8003f40 <__retarget_lock_release_recursive>
 8004842:	e7dd      	b.n	8004800 <_fflush_r+0xc>

08004844 <__swbuf_r>:
 8004844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004846:	460e      	mov	r6, r1
 8004848:	4614      	mov	r4, r2
 800484a:	4605      	mov	r5, r0
 800484c:	b118      	cbz	r0, 8004856 <__swbuf_r+0x12>
 800484e:	6a03      	ldr	r3, [r0, #32]
 8004850:	b90b      	cbnz	r3, 8004856 <__swbuf_r+0x12>
 8004852:	f7ff fa6f 	bl	8003d34 <__sinit>
 8004856:	69a3      	ldr	r3, [r4, #24]
 8004858:	60a3      	str	r3, [r4, #8]
 800485a:	89a3      	ldrh	r3, [r4, #12]
 800485c:	071a      	lsls	r2, r3, #28
 800485e:	d501      	bpl.n	8004864 <__swbuf_r+0x20>
 8004860:	6923      	ldr	r3, [r4, #16]
 8004862:	b943      	cbnz	r3, 8004876 <__swbuf_r+0x32>
 8004864:	4621      	mov	r1, r4
 8004866:	4628      	mov	r0, r5
 8004868:	f000 f82a 	bl	80048c0 <__swsetup_r>
 800486c:	b118      	cbz	r0, 8004876 <__swbuf_r+0x32>
 800486e:	f04f 37ff 	mov.w	r7, #4294967295
 8004872:	4638      	mov	r0, r7
 8004874:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004876:	6823      	ldr	r3, [r4, #0]
 8004878:	6922      	ldr	r2, [r4, #16]
 800487a:	1a98      	subs	r0, r3, r2
 800487c:	6963      	ldr	r3, [r4, #20]
 800487e:	b2f6      	uxtb	r6, r6
 8004880:	4283      	cmp	r3, r0
 8004882:	4637      	mov	r7, r6
 8004884:	dc05      	bgt.n	8004892 <__swbuf_r+0x4e>
 8004886:	4621      	mov	r1, r4
 8004888:	4628      	mov	r0, r5
 800488a:	f7ff ffb3 	bl	80047f4 <_fflush_r>
 800488e:	2800      	cmp	r0, #0
 8004890:	d1ed      	bne.n	800486e <__swbuf_r+0x2a>
 8004892:	68a3      	ldr	r3, [r4, #8]
 8004894:	3b01      	subs	r3, #1
 8004896:	60a3      	str	r3, [r4, #8]
 8004898:	6823      	ldr	r3, [r4, #0]
 800489a:	1c5a      	adds	r2, r3, #1
 800489c:	6022      	str	r2, [r4, #0]
 800489e:	701e      	strb	r6, [r3, #0]
 80048a0:	6962      	ldr	r2, [r4, #20]
 80048a2:	1c43      	adds	r3, r0, #1
 80048a4:	429a      	cmp	r2, r3
 80048a6:	d004      	beq.n	80048b2 <__swbuf_r+0x6e>
 80048a8:	89a3      	ldrh	r3, [r4, #12]
 80048aa:	07db      	lsls	r3, r3, #31
 80048ac:	d5e1      	bpl.n	8004872 <__swbuf_r+0x2e>
 80048ae:	2e0a      	cmp	r6, #10
 80048b0:	d1df      	bne.n	8004872 <__swbuf_r+0x2e>
 80048b2:	4621      	mov	r1, r4
 80048b4:	4628      	mov	r0, r5
 80048b6:	f7ff ff9d 	bl	80047f4 <_fflush_r>
 80048ba:	2800      	cmp	r0, #0
 80048bc:	d0d9      	beq.n	8004872 <__swbuf_r+0x2e>
 80048be:	e7d6      	b.n	800486e <__swbuf_r+0x2a>

080048c0 <__swsetup_r>:
 80048c0:	b538      	push	{r3, r4, r5, lr}
 80048c2:	4b29      	ldr	r3, [pc, #164]	@ (8004968 <__swsetup_r+0xa8>)
 80048c4:	4605      	mov	r5, r0
 80048c6:	6818      	ldr	r0, [r3, #0]
 80048c8:	460c      	mov	r4, r1
 80048ca:	b118      	cbz	r0, 80048d4 <__swsetup_r+0x14>
 80048cc:	6a03      	ldr	r3, [r0, #32]
 80048ce:	b90b      	cbnz	r3, 80048d4 <__swsetup_r+0x14>
 80048d0:	f7ff fa30 	bl	8003d34 <__sinit>
 80048d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80048d8:	0719      	lsls	r1, r3, #28
 80048da:	d422      	bmi.n	8004922 <__swsetup_r+0x62>
 80048dc:	06da      	lsls	r2, r3, #27
 80048de:	d407      	bmi.n	80048f0 <__swsetup_r+0x30>
 80048e0:	2209      	movs	r2, #9
 80048e2:	602a      	str	r2, [r5, #0]
 80048e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80048e8:	81a3      	strh	r3, [r4, #12]
 80048ea:	f04f 30ff 	mov.w	r0, #4294967295
 80048ee:	e033      	b.n	8004958 <__swsetup_r+0x98>
 80048f0:	0758      	lsls	r0, r3, #29
 80048f2:	d512      	bpl.n	800491a <__swsetup_r+0x5a>
 80048f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80048f6:	b141      	cbz	r1, 800490a <__swsetup_r+0x4a>
 80048f8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80048fc:	4299      	cmp	r1, r3
 80048fe:	d002      	beq.n	8004906 <__swsetup_r+0x46>
 8004900:	4628      	mov	r0, r5
 8004902:	f7ff fb2d 	bl	8003f60 <_free_r>
 8004906:	2300      	movs	r3, #0
 8004908:	6363      	str	r3, [r4, #52]	@ 0x34
 800490a:	89a3      	ldrh	r3, [r4, #12]
 800490c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004910:	81a3      	strh	r3, [r4, #12]
 8004912:	2300      	movs	r3, #0
 8004914:	6063      	str	r3, [r4, #4]
 8004916:	6923      	ldr	r3, [r4, #16]
 8004918:	6023      	str	r3, [r4, #0]
 800491a:	89a3      	ldrh	r3, [r4, #12]
 800491c:	f043 0308 	orr.w	r3, r3, #8
 8004920:	81a3      	strh	r3, [r4, #12]
 8004922:	6923      	ldr	r3, [r4, #16]
 8004924:	b94b      	cbnz	r3, 800493a <__swsetup_r+0x7a>
 8004926:	89a3      	ldrh	r3, [r4, #12]
 8004928:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800492c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004930:	d003      	beq.n	800493a <__swsetup_r+0x7a>
 8004932:	4621      	mov	r1, r4
 8004934:	4628      	mov	r0, r5
 8004936:	f000 f84f 	bl	80049d8 <__smakebuf_r>
 800493a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800493e:	f013 0201 	ands.w	r2, r3, #1
 8004942:	d00a      	beq.n	800495a <__swsetup_r+0x9a>
 8004944:	2200      	movs	r2, #0
 8004946:	60a2      	str	r2, [r4, #8]
 8004948:	6962      	ldr	r2, [r4, #20]
 800494a:	4252      	negs	r2, r2
 800494c:	61a2      	str	r2, [r4, #24]
 800494e:	6922      	ldr	r2, [r4, #16]
 8004950:	b942      	cbnz	r2, 8004964 <__swsetup_r+0xa4>
 8004952:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004956:	d1c5      	bne.n	80048e4 <__swsetup_r+0x24>
 8004958:	bd38      	pop	{r3, r4, r5, pc}
 800495a:	0799      	lsls	r1, r3, #30
 800495c:	bf58      	it	pl
 800495e:	6962      	ldrpl	r2, [r4, #20]
 8004960:	60a2      	str	r2, [r4, #8]
 8004962:	e7f4      	b.n	800494e <__swsetup_r+0x8e>
 8004964:	2000      	movs	r0, #0
 8004966:	e7f7      	b.n	8004958 <__swsetup_r+0x98>
 8004968:	2000001c 	.word	0x2000001c

0800496c <_sbrk_r>:
 800496c:	b538      	push	{r3, r4, r5, lr}
 800496e:	4d06      	ldr	r5, [pc, #24]	@ (8004988 <_sbrk_r+0x1c>)
 8004970:	2300      	movs	r3, #0
 8004972:	4604      	mov	r4, r0
 8004974:	4608      	mov	r0, r1
 8004976:	602b      	str	r3, [r5, #0]
 8004978:	f7fc fc3c 	bl	80011f4 <_sbrk>
 800497c:	1c43      	adds	r3, r0, #1
 800497e:	d102      	bne.n	8004986 <_sbrk_r+0x1a>
 8004980:	682b      	ldr	r3, [r5, #0]
 8004982:	b103      	cbz	r3, 8004986 <_sbrk_r+0x1a>
 8004984:	6023      	str	r3, [r4, #0]
 8004986:	bd38      	pop	{r3, r4, r5, pc}
 8004988:	200005b8 	.word	0x200005b8

0800498c <__swhatbuf_r>:
 800498c:	b570      	push	{r4, r5, r6, lr}
 800498e:	460c      	mov	r4, r1
 8004990:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004994:	2900      	cmp	r1, #0
 8004996:	b096      	sub	sp, #88	@ 0x58
 8004998:	4615      	mov	r5, r2
 800499a:	461e      	mov	r6, r3
 800499c:	da0d      	bge.n	80049ba <__swhatbuf_r+0x2e>
 800499e:	89a3      	ldrh	r3, [r4, #12]
 80049a0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80049a4:	f04f 0100 	mov.w	r1, #0
 80049a8:	bf14      	ite	ne
 80049aa:	2340      	movne	r3, #64	@ 0x40
 80049ac:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80049b0:	2000      	movs	r0, #0
 80049b2:	6031      	str	r1, [r6, #0]
 80049b4:	602b      	str	r3, [r5, #0]
 80049b6:	b016      	add	sp, #88	@ 0x58
 80049b8:	bd70      	pop	{r4, r5, r6, pc}
 80049ba:	466a      	mov	r2, sp
 80049bc:	f000 f848 	bl	8004a50 <_fstat_r>
 80049c0:	2800      	cmp	r0, #0
 80049c2:	dbec      	blt.n	800499e <__swhatbuf_r+0x12>
 80049c4:	9901      	ldr	r1, [sp, #4]
 80049c6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80049ca:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80049ce:	4259      	negs	r1, r3
 80049d0:	4159      	adcs	r1, r3
 80049d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80049d6:	e7eb      	b.n	80049b0 <__swhatbuf_r+0x24>

080049d8 <__smakebuf_r>:
 80049d8:	898b      	ldrh	r3, [r1, #12]
 80049da:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80049dc:	079d      	lsls	r5, r3, #30
 80049de:	4606      	mov	r6, r0
 80049e0:	460c      	mov	r4, r1
 80049e2:	d507      	bpl.n	80049f4 <__smakebuf_r+0x1c>
 80049e4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80049e8:	6023      	str	r3, [r4, #0]
 80049ea:	6123      	str	r3, [r4, #16]
 80049ec:	2301      	movs	r3, #1
 80049ee:	6163      	str	r3, [r4, #20]
 80049f0:	b003      	add	sp, #12
 80049f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80049f4:	ab01      	add	r3, sp, #4
 80049f6:	466a      	mov	r2, sp
 80049f8:	f7ff ffc8 	bl	800498c <__swhatbuf_r>
 80049fc:	9f00      	ldr	r7, [sp, #0]
 80049fe:	4605      	mov	r5, r0
 8004a00:	4639      	mov	r1, r7
 8004a02:	4630      	mov	r0, r6
 8004a04:	f7ff fb18 	bl	8004038 <_malloc_r>
 8004a08:	b948      	cbnz	r0, 8004a1e <__smakebuf_r+0x46>
 8004a0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a0e:	059a      	lsls	r2, r3, #22
 8004a10:	d4ee      	bmi.n	80049f0 <__smakebuf_r+0x18>
 8004a12:	f023 0303 	bic.w	r3, r3, #3
 8004a16:	f043 0302 	orr.w	r3, r3, #2
 8004a1a:	81a3      	strh	r3, [r4, #12]
 8004a1c:	e7e2      	b.n	80049e4 <__smakebuf_r+0xc>
 8004a1e:	89a3      	ldrh	r3, [r4, #12]
 8004a20:	6020      	str	r0, [r4, #0]
 8004a22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a26:	81a3      	strh	r3, [r4, #12]
 8004a28:	9b01      	ldr	r3, [sp, #4]
 8004a2a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004a2e:	b15b      	cbz	r3, 8004a48 <__smakebuf_r+0x70>
 8004a30:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004a34:	4630      	mov	r0, r6
 8004a36:	f000 f81d 	bl	8004a74 <_isatty_r>
 8004a3a:	b128      	cbz	r0, 8004a48 <__smakebuf_r+0x70>
 8004a3c:	89a3      	ldrh	r3, [r4, #12]
 8004a3e:	f023 0303 	bic.w	r3, r3, #3
 8004a42:	f043 0301 	orr.w	r3, r3, #1
 8004a46:	81a3      	strh	r3, [r4, #12]
 8004a48:	89a3      	ldrh	r3, [r4, #12]
 8004a4a:	431d      	orrs	r5, r3
 8004a4c:	81a5      	strh	r5, [r4, #12]
 8004a4e:	e7cf      	b.n	80049f0 <__smakebuf_r+0x18>

08004a50 <_fstat_r>:
 8004a50:	b538      	push	{r3, r4, r5, lr}
 8004a52:	4d07      	ldr	r5, [pc, #28]	@ (8004a70 <_fstat_r+0x20>)
 8004a54:	2300      	movs	r3, #0
 8004a56:	4604      	mov	r4, r0
 8004a58:	4608      	mov	r0, r1
 8004a5a:	4611      	mov	r1, r2
 8004a5c:	602b      	str	r3, [r5, #0]
 8004a5e:	f7fc fba0 	bl	80011a2 <_fstat>
 8004a62:	1c43      	adds	r3, r0, #1
 8004a64:	d102      	bne.n	8004a6c <_fstat_r+0x1c>
 8004a66:	682b      	ldr	r3, [r5, #0]
 8004a68:	b103      	cbz	r3, 8004a6c <_fstat_r+0x1c>
 8004a6a:	6023      	str	r3, [r4, #0]
 8004a6c:	bd38      	pop	{r3, r4, r5, pc}
 8004a6e:	bf00      	nop
 8004a70:	200005b8 	.word	0x200005b8

08004a74 <_isatty_r>:
 8004a74:	b538      	push	{r3, r4, r5, lr}
 8004a76:	4d06      	ldr	r5, [pc, #24]	@ (8004a90 <_isatty_r+0x1c>)
 8004a78:	2300      	movs	r3, #0
 8004a7a:	4604      	mov	r4, r0
 8004a7c:	4608      	mov	r0, r1
 8004a7e:	602b      	str	r3, [r5, #0]
 8004a80:	f7fc fb9f 	bl	80011c2 <_isatty>
 8004a84:	1c43      	adds	r3, r0, #1
 8004a86:	d102      	bne.n	8004a8e <_isatty_r+0x1a>
 8004a88:	682b      	ldr	r3, [r5, #0]
 8004a8a:	b103      	cbz	r3, 8004a8e <_isatty_r+0x1a>
 8004a8c:	6023      	str	r3, [r4, #0]
 8004a8e:	bd38      	pop	{r3, r4, r5, pc}
 8004a90:	200005b8 	.word	0x200005b8

08004a94 <_init>:
 8004a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a96:	bf00      	nop
 8004a98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a9a:	bc08      	pop	{r3}
 8004a9c:	469e      	mov	lr, r3
 8004a9e:	4770      	bx	lr

08004aa0 <_fini>:
 8004aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004aa2:	bf00      	nop
 8004aa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004aa6:	bc08      	pop	{r3}
 8004aa8:	469e      	mov	lr, r3
 8004aaa:	4770      	bx	lr
