/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [4:0] _01_;
  wire [10:0] _02_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [37:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [10:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire celloutsig_0_25z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [14:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = celloutsig_1_6z[12] ? celloutsig_1_2z : celloutsig_1_4z;
  assign celloutsig_1_18z = celloutsig_1_7z ? 1'h1 : in_data[147];
  assign celloutsig_0_17z = celloutsig_0_0z[4] ? _00_ : celloutsig_0_10z;
  assign celloutsig_0_29z = celloutsig_0_7z ? celloutsig_0_15z[0] : celloutsig_0_21z[0];
  assign celloutsig_0_38z = ~celloutsig_0_31z[6];
  assign celloutsig_1_2z = ~in_data[129];
  assign celloutsig_1_13z = ~celloutsig_1_9z[4];
  assign celloutsig_0_1z = ~celloutsig_0_0z[4];
  assign celloutsig_0_9z = ~((celloutsig_0_0z[1] | celloutsig_0_1z) & celloutsig_0_1z);
  assign celloutsig_0_5z = celloutsig_0_1z | in_data[20];
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 5'h00;
    else _01_ <= { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z };
  reg [10:0] _14_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _14_ <= 11'h000;
    else _14_ <= { in_data[62:56], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z };
  assign { _02_[10:1], _00_ } = _14_;
  assign celloutsig_0_39z = { celloutsig_0_32z[2:1], celloutsig_0_25z, celloutsig_0_13z, celloutsig_0_9z } == { celloutsig_0_13z, celloutsig_0_38z, celloutsig_0_16z };
  assign celloutsig_1_10z = { in_data[112:110], celloutsig_1_6z[14:3], 1'h0, celloutsig_1_6z[1:0], celloutsig_1_0z, celloutsig_1_0z } == { celloutsig_1_9z[5:2], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_7z = { in_data[16:10], _01_, celloutsig_0_3z } === { in_data[90:85], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_3z = celloutsig_0_1z === celloutsig_0_2z;
  assign celloutsig_1_0z = ! in_data[133:121];
  assign celloutsig_1_1z = ! in_data[111:107];
  assign celloutsig_0_14z = ! { in_data[57], celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_0_2z = ! in_data[86:82];
  assign celloutsig_1_15z = { celloutsig_1_6z[12:7], celloutsig_1_10z, celloutsig_1_8z } || { celloutsig_1_3z[1], celloutsig_1_11z, celloutsig_1_0z };
  assign celloutsig_0_13z = in_data[53:42] || { celloutsig_0_0z[4:1], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_11z };
  assign celloutsig_1_16z = { celloutsig_1_6z[5:3], 1'h0, celloutsig_1_6z[1:0], celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_3z } % { 1'h1, celloutsig_1_9z[6:4], celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_0_32z = - celloutsig_0_16z;
  assign celloutsig_1_7z = celloutsig_1_6z[11] & celloutsig_1_0z;
  assign celloutsig_0_11z = in_data[73] & celloutsig_0_7z;
  assign celloutsig_0_25z = celloutsig_0_20z & celloutsig_0_14z;
  assign celloutsig_0_20z = | { celloutsig_0_7z, _01_[4:1] };
  assign celloutsig_1_4z = ~^ { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_5z = ~^ { in_data[170:158], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_6z = ~^ celloutsig_0_0z[3:1];
  assign celloutsig_0_10z = ~^ { celloutsig_0_0z[2:1], celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_12z = ^ { in_data[89:70], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_1_12z = celloutsig_1_11z >> celloutsig_1_11z;
  assign celloutsig_0_16z = { celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_7z } >> { in_data[3:2], celloutsig_0_11z };
  assign celloutsig_1_9z = { celloutsig_1_6z[13:8], celloutsig_1_5z, celloutsig_1_5z } << { in_data[178:177], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_15z = in_data[39:2] << { in_data[43:7], celloutsig_0_12z };
  assign celloutsig_0_0z = in_data[28:24] >> in_data[72:68];
  assign celloutsig_1_3z = { in_data[170:168], celloutsig_1_2z } >> { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_19z = { celloutsig_1_16z[4:3], celloutsig_1_3z, 1'h1, celloutsig_1_5z } >> celloutsig_1_9z;
  assign celloutsig_0_19z = { celloutsig_0_15z[37:29], celloutsig_0_5z, celloutsig_0_3z } >> { celloutsig_0_15z[26:19], celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_0_21z = { celloutsig_0_15z[6:1], celloutsig_0_20z, celloutsig_0_5z } >> { celloutsig_0_9z, celloutsig_0_13z, _01_, celloutsig_0_5z };
  assign celloutsig_0_31z = { celloutsig_0_19z[7:4], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_29z, celloutsig_0_14z, celloutsig_0_17z } >> { celloutsig_0_15z[4:3], celloutsig_0_20z, _01_, celloutsig_0_7z };
  assign celloutsig_1_11z = { in_data[114:113], celloutsig_1_3z } - { celloutsig_1_9z[5:1], celloutsig_1_2z };
  assign { celloutsig_1_6z[6], celloutsig_1_6z[3], celloutsig_1_6z[1], celloutsig_1_6z[5:4], celloutsig_1_6z[0], celloutsig_1_6z[14:7] } = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, in_data[165:158] } ^ { celloutsig_1_3z[3], celloutsig_1_3z[0], celloutsig_1_1z, celloutsig_1_3z[2:1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z };
  assign _02_[0] = _00_;
  assign celloutsig_1_6z[2] = 1'h0;
  assign { out_data[128], out_data[103:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
