
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tload_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400f28 <.init>:
  400f28:	stp	x29, x30, [sp, #-16]!
  400f2c:	mov	x29, sp
  400f30:	bl	4011f0 <ferror@plt+0x60>
  400f34:	ldp	x29, x30, [sp], #16
  400f38:	ret

Disassembly of section .plt:

0000000000400f40 <memmove@plt-0x20>:
  400f40:	stp	x16, x30, [sp, #-16]!
  400f44:	adrp	x16, 415000 <ferror@plt+0x13e70>
  400f48:	ldr	x17, [x16, #4088]
  400f4c:	add	x16, x16, #0xff8
  400f50:	br	x17
  400f54:	nop
  400f58:	nop
  400f5c:	nop

0000000000400f60 <memmove@plt>:
  400f60:	adrp	x16, 416000 <ferror@plt+0x14e70>
  400f64:	ldr	x17, [x16]
  400f68:	add	x16, x16, #0x0
  400f6c:	br	x17

0000000000400f70 <_exit@plt>:
  400f70:	adrp	x16, 416000 <ferror@plt+0x14e70>
  400f74:	ldr	x17, [x16, #8]
  400f78:	add	x16, x16, #0x8
  400f7c:	br	x17

0000000000400f80 <fputs@plt>:
  400f80:	adrp	x16, 416000 <ferror@plt+0x14e70>
  400f84:	ldr	x17, [x16, #16]
  400f88:	add	x16, x16, #0x10
  400f8c:	br	x17

0000000000400f90 <exit@plt>:
  400f90:	adrp	x16, 416000 <ferror@plt+0x14e70>
  400f94:	ldr	x17, [x16, #24]
  400f98:	add	x16, x16, #0x18
  400f9c:	br	x17

0000000000400fa0 <_setjmp@plt>:
  400fa0:	adrp	x16, 416000 <ferror@plt+0x14e70>
  400fa4:	ldr	x17, [x16, #32]
  400fa8:	add	x16, x16, #0x20
  400fac:	br	x17

0000000000400fb0 <error@plt>:
  400fb0:	adrp	x16, 416000 <ferror@plt+0x14e70>
  400fb4:	ldr	x17, [x16, #40]
  400fb8:	add	x16, x16, #0x28
  400fbc:	br	x17

0000000000400fc0 <loadavg@plt>:
  400fc0:	adrp	x16, 416000 <ferror@plt+0x14e70>
  400fc4:	ldr	x17, [x16, #48]
  400fc8:	add	x16, x16, #0x30
  400fcc:	br	x17

0000000000400fd0 <strtod@plt>:
  400fd0:	adrp	x16, 416000 <ferror@plt+0x14e70>
  400fd4:	ldr	x17, [x16, #56]
  400fd8:	add	x16, x16, #0x38
  400fdc:	br	x17

0000000000400fe0 <pause@plt>:
  400fe0:	adrp	x16, 416000 <ferror@plt+0x14e70>
  400fe4:	ldr	x17, [x16, #64]
  400fe8:	add	x16, x16, #0x40
  400fec:	br	x17

0000000000400ff0 <__cxa_atexit@plt>:
  400ff0:	adrp	x16, 416000 <ferror@plt+0x14e70>
  400ff4:	ldr	x17, [x16, #72]
  400ff8:	add	x16, x16, #0x48
  400ffc:	br	x17

0000000000401000 <__fpending@plt>:
  401000:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401004:	ldr	x17, [x16, #80]
  401008:	add	x16, x16, #0x50
  40100c:	br	x17

0000000000401010 <snprintf@plt>:
  401010:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401014:	ldr	x17, [x16, #88]
  401018:	add	x16, x16, #0x58
  40101c:	br	x17

0000000000401020 <signal@plt>:
  401020:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401024:	ldr	x17, [x16, #96]
  401028:	add	x16, x16, #0x60
  40102c:	br	x17

0000000000401030 <fclose@plt>:
  401030:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401034:	ldr	x17, [x16, #104]
  401038:	add	x16, x16, #0x68
  40103c:	br	x17

0000000000401040 <malloc@plt>:
  401040:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401044:	ldr	x17, [x16, #112]
  401048:	add	x16, x16, #0x70
  40104c:	br	x17

0000000000401050 <open@plt>:
  401050:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401054:	ldr	x17, [x16, #120]
  401058:	add	x16, x16, #0x78
  40105c:	br	x17

0000000000401060 <bindtextdomain@plt>:
  401060:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401064:	ldr	x17, [x16, #128]
  401068:	add	x16, x16, #0x80
  40106c:	br	x17

0000000000401070 <__libc_start_main@plt>:
  401070:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401074:	ldr	x17, [x16, #136]
  401078:	add	x16, x16, #0x88
  40107c:	br	x17

0000000000401080 <memset@plt>:
  401080:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401084:	ldr	x17, [x16, #144]
  401088:	add	x16, x16, #0x90
  40108c:	br	x17

0000000000401090 <realloc@plt>:
  401090:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401094:	ldr	x17, [x16, #152]
  401098:	add	x16, x16, #0x98
  40109c:	br	x17

00000000004010a0 <__gmon_start__@plt>:
  4010a0:	adrp	x16, 416000 <ferror@plt+0x14e70>
  4010a4:	ldr	x17, [x16, #160]
  4010a8:	add	x16, x16, #0xa0
  4010ac:	br	x17

00000000004010b0 <write@plt>:
  4010b0:	adrp	x16, 416000 <ferror@plt+0x14e70>
  4010b4:	ldr	x17, [x16, #168]
  4010b8:	add	x16, x16, #0xa8
  4010bc:	br	x17

00000000004010c0 <abort@plt>:
  4010c0:	adrp	x16, 416000 <ferror@plt+0x14e70>
  4010c4:	ldr	x17, [x16, #176]
  4010c8:	add	x16, x16, #0xb0
  4010cc:	br	x17

00000000004010d0 <textdomain@plt>:
  4010d0:	adrp	x16, 416000 <ferror@plt+0x14e70>
  4010d4:	ldr	x17, [x16, #184]
  4010d8:	add	x16, x16, #0xb8
  4010dc:	br	x17

00000000004010e0 <getopt_long@plt>:
  4010e0:	adrp	x16, 416000 <ferror@plt+0x14e70>
  4010e4:	ldr	x17, [x16, #192]
  4010e8:	add	x16, x16, #0xc0
  4010ec:	br	x17

00000000004010f0 <__ctype_b_loc@plt>:
  4010f0:	adrp	x16, 416000 <ferror@plt+0x14e70>
  4010f4:	ldr	x17, [x16, #200]
  4010f8:	add	x16, x16, #0xc8
  4010fc:	br	x17

0000000000401100 <strtol@plt>:
  401100:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401104:	ldr	x17, [x16, #208]
  401108:	add	x16, x16, #0xd0
  40110c:	br	x17

0000000000401110 <dcgettext@plt>:
  401110:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401114:	ldr	x17, [x16, #216]
  401118:	add	x16, x16, #0xd8
  40111c:	br	x17

0000000000401120 <longjmp@plt>:
  401120:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401124:	ldr	x17, [x16, #224]
  401128:	add	x16, x16, #0xe0
  40112c:	br	x17

0000000000401130 <printf@plt>:
  401130:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401134:	ldr	x17, [x16, #232]
  401138:	add	x16, x16, #0xe8
  40113c:	br	x17

0000000000401140 <__errno_location@plt>:
  401140:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401144:	ldr	x17, [x16, #240]
  401148:	add	x16, x16, #0xf0
  40114c:	br	x17

0000000000401150 <alarm@plt>:
  401150:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401154:	ldr	x17, [x16, #248]
  401158:	add	x16, x16, #0xf8
  40115c:	br	x17

0000000000401160 <fprintf@plt>:
  401160:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401164:	ldr	x17, [x16, #256]
  401168:	add	x16, x16, #0x100
  40116c:	br	x17

0000000000401170 <ioctl@plt>:
  401170:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401174:	ldr	x17, [x16, #264]
  401178:	add	x16, x16, #0x108
  40117c:	br	x17

0000000000401180 <setlocale@plt>:
  401180:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401184:	ldr	x17, [x16, #272]
  401188:	add	x16, x16, #0x110
  40118c:	br	x17

0000000000401190 <ferror@plt>:
  401190:	adrp	x16, 416000 <ferror@plt+0x14e70>
  401194:	ldr	x17, [x16, #280]
  401198:	add	x16, x16, #0x118
  40119c:	br	x17

Disassembly of section .text:

00000000004011a0 <.text>:
  4011a0:	mov	x29, #0x0                   	// #0
  4011a4:	mov	x30, #0x0                   	// #0
  4011a8:	mov	x5, x0
  4011ac:	ldr	x1, [sp]
  4011b0:	add	x2, sp, #0x8
  4011b4:	mov	x6, sp
  4011b8:	movz	x0, #0x0, lsl #48
  4011bc:	movk	x0, #0x0, lsl #32
  4011c0:	movk	x0, #0x40, lsl #16
  4011c4:	movk	x0, #0x12f0
  4011c8:	movz	x3, #0x0, lsl #48
  4011cc:	movk	x3, #0x0, lsl #32
  4011d0:	movk	x3, #0x40, lsl #16
  4011d4:	movk	x3, #0x4dc0
  4011d8:	movz	x4, #0x0, lsl #48
  4011dc:	movk	x4, #0x0, lsl #32
  4011e0:	movk	x4, #0x40, lsl #16
  4011e4:	movk	x4, #0x4e40
  4011e8:	bl	401070 <__libc_start_main@plt>
  4011ec:	bl	4010c0 <abort@plt>
  4011f0:	adrp	x0, 415000 <ferror@plt+0x13e70>
  4011f4:	ldr	x0, [x0, #4064]
  4011f8:	cbz	x0, 401200 <ferror@plt+0x70>
  4011fc:	b	4010a0 <__gmon_start__@plt>
  401200:	ret
  401204:	adrp	x0, 416000 <ferror@plt+0x14e70>
  401208:	add	x0, x0, #0x140
  40120c:	adrp	x1, 416000 <ferror@plt+0x14e70>
  401210:	add	x1, x1, #0x140
  401214:	cmp	x0, x1
  401218:	b.eq	40124c <ferror@plt+0xbc>  // b.none
  40121c:	stp	x29, x30, [sp, #-32]!
  401220:	mov	x29, sp
  401224:	adrp	x0, 404000 <ferror@plt+0x2e70>
  401228:	ldr	x0, [x0, #3704]
  40122c:	str	x0, [sp, #24]
  401230:	mov	x1, x0
  401234:	cbz	x1, 401244 <ferror@plt+0xb4>
  401238:	adrp	x0, 416000 <ferror@plt+0x14e70>
  40123c:	add	x0, x0, #0x140
  401240:	blr	x1
  401244:	ldp	x29, x30, [sp], #32
  401248:	ret
  40124c:	ret
  401250:	adrp	x0, 416000 <ferror@plt+0x14e70>
  401254:	add	x0, x0, #0x140
  401258:	adrp	x1, 416000 <ferror@plt+0x14e70>
  40125c:	add	x1, x1, #0x140
  401260:	sub	x0, x0, x1
  401264:	lsr	x1, x0, #63
  401268:	add	x0, x1, x0, asr #3
  40126c:	cmp	xzr, x0, asr #1
  401270:	b.eq	4012a8 <ferror@plt+0x118>  // b.none
  401274:	stp	x29, x30, [sp, #-32]!
  401278:	mov	x29, sp
  40127c:	asr	x1, x0, #1
  401280:	adrp	x0, 404000 <ferror@plt+0x2e70>
  401284:	ldr	x0, [x0, #3712]
  401288:	str	x0, [sp, #24]
  40128c:	mov	x2, x0
  401290:	cbz	x2, 4012a0 <ferror@plt+0x110>
  401294:	adrp	x0, 416000 <ferror@plt+0x14e70>
  401298:	add	x0, x0, #0x140
  40129c:	blr	x2
  4012a0:	ldp	x29, x30, [sp], #32
  4012a4:	ret
  4012a8:	ret
  4012ac:	adrp	x0, 416000 <ferror@plt+0x14e70>
  4012b0:	ldrb	w0, [x0, #368]
  4012b4:	cbnz	w0, 4012d8 <ferror@plt+0x148>
  4012b8:	stp	x29, x30, [sp, #-16]!
  4012bc:	mov	x29, sp
  4012c0:	bl	401204 <ferror@plt+0x74>
  4012c4:	adrp	x0, 416000 <ferror@plt+0x14e70>
  4012c8:	mov	w1, #0x1                   	// #1
  4012cc:	strb	w1, [x0, #368]
  4012d0:	ldp	x29, x30, [sp], #16
  4012d4:	ret
  4012d8:	ret
  4012dc:	stp	x29, x30, [sp, #-16]!
  4012e0:	mov	x29, sp
  4012e4:	bl	401250 <ferror@plt+0xc0>
  4012e8:	ldp	x29, x30, [sp], #16
  4012ec:	ret
  4012f0:	sub	sp, sp, #0x90
  4012f4:	stp	x26, x25, [sp, #80]
  4012f8:	adrp	x26, 416000 <ferror@plt+0x14e70>
  4012fc:	ldr	x8, [x26, #360]
  401300:	stp	x20, x19, [sp, #128]
  401304:	mov	x19, x1
  401308:	adrp	x1, 405000 <ferror@plt+0x3e70>
  40130c:	mov	w20, w0
  401310:	adrp	x9, 416000 <ferror@plt+0x14e70>
  401314:	add	x1, x1, #0x15c
  401318:	mov	w0, #0x6                   	// #6
  40131c:	str	d8, [sp, #32]
  401320:	stp	x29, x30, [sp, #48]
  401324:	stp	x28, x27, [sp, #64]
  401328:	stp	x24, x23, [sp, #96]
  40132c:	stp	x22, x21, [sp, #112]
  401330:	add	x29, sp, #0x20
  401334:	str	x8, [x9, #320]
  401338:	bl	401180 <setlocale@plt>
  40133c:	adrp	x21, 404000 <ferror@plt+0x2e70>
  401340:	add	x21, x21, #0xf81
  401344:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401348:	add	x1, x1, #0xf8b
  40134c:	mov	x0, x21
  401350:	bl	401060 <bindtextdomain@plt>
  401354:	mov	x0, x21
  401358:	bl	4010d0 <textdomain@plt>
  40135c:	adrp	x0, 401000 <__fpending@plt>
  401360:	add	x0, x0, #0xfcc
  401364:	bl	404e48 <ferror@plt+0x3cb8>
  401368:	adrp	x21, 404000 <ferror@plt+0x2e70>
  40136c:	adrp	x22, 404000 <ferror@plt+0x2e70>
  401370:	adrp	x27, 404000 <ferror@plt+0x2e70>
  401374:	adrp	x23, 404000 <ferror@plt+0x2e70>
  401378:	add	x21, x21, #0xf9d
  40137c:	add	x22, x22, #0xec8
  401380:	add	x27, x27, #0xe88
  401384:	adrp	x28, 416000 <ferror@plt+0x14e70>
  401388:	add	x23, x23, #0xfa4
  40138c:	adrp	x24, 416000 <ferror@plt+0x14e70>
  401390:	mov	w0, w20
  401394:	mov	x1, x19
  401398:	mov	x2, x21
  40139c:	mov	x3, x22
  4013a0:	mov	x4, xzr
  4013a4:	bl	4010e0 <getopt_long@plt>
  4013a8:	sub	w8, w0, #0x56
  4013ac:	cmp	w8, #0x1d
  4013b0:	b.hi	40148c <ferror@plt+0x2fc>  // b.pmore
  4013b4:	adr	x9, 4013c4 <ferror@plt+0x234>
  4013b8:	ldrh	w10, [x27, x8, lsl #1]
  4013bc:	add	x9, x9, x10, lsl #2
  4013c0:	br	x9
  4013c4:	ldr	x25, [x28, #336]
  4013c8:	mov	w2, #0x5                   	// #5
  4013cc:	mov	x0, xzr
  4013d0:	mov	x1, x23
  4013d4:	bl	401110 <dcgettext@plt>
  4013d8:	mov	x1, x0
  4013dc:	mov	x0, x25
  4013e0:	bl	401be8 <ferror@plt+0xa58>
  4013e4:	mov	x25, x0
  4013e8:	cmp	x0, #0x1
  4013ec:	b.lt	40145c <ferror@plt+0x2cc>  // b.tstop
  4013f0:	mov	x8, #0x100000000           	// #4294967296
  4013f4:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4013f8:	cmp	x25, x8
  4013fc:	add	x1, x1, #0xff5
  401400:	b.ge	401464 <ferror@plt+0x2d4>  // b.tcont
  401404:	b	401480 <ferror@plt+0x2f0>
  401408:	ldr	x25, [x28, #336]
  40140c:	mov	w2, #0x5                   	// #5
  401410:	mov	x0, xzr
  401414:	mov	x1, x23
  401418:	bl	401110 <dcgettext@plt>
  40141c:	mov	x1, x0
  401420:	mov	x0, x25
  401424:	bl	401c84 <ferror@plt+0xaf4>
  401428:	fcmp	d0, #0.0
  40142c:	str	d0, [x24, #376]
  401430:	b.pl	401390 <ferror@plt+0x200>  // b.nfrst
  401434:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401438:	mov	w2, #0x5                   	// #5
  40143c:	mov	x0, xzr
  401440:	add	x1, x1, #0xfbd
  401444:	bl	401110 <dcgettext@plt>
  401448:	mov	x2, x0
  40144c:	mov	w0, #0x1                   	// #1
  401450:	mov	w1, wzr
  401454:	bl	400fb0 <error@plt>
  401458:	b	401390 <ferror@plt+0x200>
  40145c:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401460:	add	x1, x1, #0xfd6
  401464:	mov	w2, #0x5                   	// #5
  401468:	mov	x0, xzr
  40146c:	bl	401110 <dcgettext@plt>
  401470:	mov	x2, x0
  401474:	mov	w0, #0x1                   	// #1
  401478:	mov	w1, wzr
  40147c:	bl	400fb0 <error@plt>
  401480:	adrp	x8, 416000 <ferror@plt+0x14e70>
  401484:	str	w25, [x8, #304]
  401488:	b	401390 <ferror@plt+0x200>
  40148c:	cmn	w0, #0x1
  401490:	b.ne	401850 <ferror@plt+0x6c0>  // b.any
  401494:	adrp	x8, 416000 <ferror@plt+0x14e70>
  401498:	ldrsw	x8, [x8, #344]
  40149c:	cmp	w8, w20
  4014a0:	adrp	x20, 416000 <ferror@plt+0x14e70>
  4014a4:	b.ge	4014ec <ferror@plt+0x35c>  // b.tcont
  4014a8:	ldr	x0, [x19, x8, lsl #3]
  4014ac:	mov	w1, #0x1                   	// #1
  4014b0:	bl	401050 <open@plt>
  4014b4:	cmn	w0, #0x1
  4014b8:	str	w0, [x20, #308]
  4014bc:	b.ne	4014ec <ferror@plt+0x35c>  // b.any
  4014c0:	bl	401140 <__errno_location@plt>
  4014c4:	ldr	w19, [x0]
  4014c8:	adrp	x1, 405000 <ferror@plt+0x3e70>
  4014cc:	add	x1, x1, #0x28
  4014d0:	mov	w2, #0x5                   	// #5
  4014d4:	mov	x0, xzr
  4014d8:	bl	401110 <dcgettext@plt>
  4014dc:	mov	x2, x0
  4014e0:	mov	w0, #0x1                   	// #1
  4014e4:	mov	w1, w19
  4014e8:	bl	400fb0 <error@plt>
  4014ec:	mov	w0, wzr
  4014f0:	bl	4019a0 <ferror@plt+0x810>
  4014f4:	ldr	d0, [x24, #376]
  4014f8:	adrp	x21, 416000 <ferror@plt+0x14e70>
  4014fc:	fcmp	d0, #0.0
  401500:	b.ne	401514 <ferror@plt+0x384>  // b.any
  401504:	ldr	s0, [x21, #312]
  401508:	sxtl	v0.2d, v0.2s
  40150c:	scvtf	d0, d0
  401510:	str	d0, [x24, #376]
  401514:	ldr	x8, [x24, #376]
  401518:	adrp	x0, 416000 <ferror@plt+0x14e70>
  40151c:	adrp	x28, 416000 <ferror@plt+0x14e70>
  401520:	add	x0, x0, #0x188
  401524:	str	x8, [x28, #384]
  401528:	bl	400fa0 <_setjmp@plt>
  40152c:	mov	w0, wzr
  401530:	bl	401b2c <ferror@plt+0x99c>
  401534:	add	x8, sp, #0x8
  401538:	mov	w26, wzr
  40153c:	adrp	x24, 416000 <ferror@plt+0x14e70>
  401540:	adrp	x22, 416000 <ferror@plt+0x14e70>
  401544:	mov	w27, #0x2a                  	// #42
  401548:	fmov	d8, #5.000000000000000000e-01
  40154c:	mov	w19, #0x20                  	// #32
  401550:	mov	w20, #0x3d                  	// #61
  401554:	mov	w25, #0x2d                  	// #45
  401558:	add	x9, x8, #0x8
  40155c:	add	x8, x8, #0x10
  401560:	str	x9, [x29, #8]
  401564:	str	x8, [sp]
  401568:	b	401574 <ferror@plt+0x3e4>
  40156c:	bl	400fe0 <pause@plt>
  401570:	adrp	x21, 416000 <ferror@plt+0x14e70>
  401574:	adrp	x8, 416000 <ferror@plt+0x14e70>
  401578:	ldr	d0, [x28, #384]
  40157c:	ldr	d1, [x8, #376]
  401580:	fcmp	d0, d1
  401584:	b.pl	401590 <ferror@plt+0x400>  // b.nfrst
  401588:	fadd	d0, d0, d0
  40158c:	str	d0, [x28, #384]
  401590:	ldr	x1, [x29, #8]
  401594:	ldr	x2, [sp]
  401598:	add	x0, sp, #0x8
  40159c:	bl	400fc0 <loadavg@plt>
  4015a0:	ldr	w21, [x21, #312]
  4015a4:	ldrsw	x10, [x22, #316]
  4015a8:	ldr	x9, [x24, #704]
  4015ac:	sxtw	x23, w26
  4015b0:	sub	w8, w21, #0x1
  4015b4:	sxtw	x8, w8
  4015b8:	madd	x11, x10, x8, x23
  4015bc:	add	x9, x9, x11
  4015c0:	neg	x10, x10
  4015c4:	b	4015d4 <ferror@plt+0x444>
  4015c8:	mov	x11, x15
  4015cc:	cmp	w12, #0x0
  4015d0:	b.le	401620 <ferror@plt+0x490>
  4015d4:	ldr	d1, [sp, #8]
  4015d8:	ldr	d0, [x28, #384]
  4015dc:	mov	x13, x9
  4015e0:	mov	x15, x8
  4015e4:	fmul	d1, d1, d0
  4015e8:	fcvtzs	w14, d1
  4015ec:	mov	w12, w14
  4015f0:	subs	w14, w14, #0x1
  4015f4:	b.lt	4015c8 <ferror@plt+0x438>  // b.tstop
  4015f8:	sub	x11, x15, #0x1
  4015fc:	strb	w27, [x13]
  401600:	cmp	x15, #0x0
  401604:	add	x13, x13, x10
  401608:	mov	x15, x11
  40160c:	b.gt	4015ec <ferror@plt+0x45c>
  401610:	fmul	d0, d0, d8
  401614:	str	d0, [x28, #384]
  401618:	cmp	w12, #0x0
  40161c:	b.gt	4015d4 <ferror@plt+0x444>
  401620:	tbnz	w11, #31, 401654 <ferror@plt+0x4c4>
  401624:	ldr	x8, [x24, #704]
  401628:	ldrsw	x9, [x22, #316]
  40162c:	sxtw	x10, w11
  401630:	add	x11, x8, x23
  401634:	neg	x8, x9
  401638:	madd	x9, x9, x10, x11
  40163c:	add	x10, x10, #0x1
  401640:	sub	x10, x10, #0x1
  401644:	strb	w19, [x9]
  401648:	cmp	x10, #0x0
  40164c:	add	x9, x9, x8
  401650:	b.gt	401640 <ferror@plt+0x4b0>
  401654:	ldr	d1, [x28, #384]
  401658:	scvtf	d0, w21
  40165c:	fsub	d1, d0, d1
  401660:	fcvtzs	w10, d1
  401664:	tbnz	w10, #31, 4016bc <ferror@plt+0x52c>
  401668:	cmp	w21, w10
  40166c:	b.le	4016bc <ferror@plt+0x52c>
  401670:	ldr	x8, [x24, #704]
  401674:	ldrsw	x9, [x22, #316]
  401678:	ldr	d1, [x28, #384]
  40167c:	mov	w11, #0x2                   	// #2
  401680:	sxtw	x10, w10
  401684:	add	x12, x8, x23
  401688:	mul	x13, x9, x10
  40168c:	ldrb	w10, [x12, x13]
  401690:	scvtf	d2, w11
  401694:	fmul	d2, d1, d2
  401698:	fsub	d2, d0, d2
  40169c:	cmp	w10, #0x20
  4016a0:	csel	w14, w25, w20, eq  // eq = none
  4016a4:	fcvtzs	w10, d2
  4016a8:	strb	w14, [x12, x13]
  4016ac:	tbnz	w10, #31, 4016bc <ferror@plt+0x52c>
  4016b0:	cmp	w21, w10
  4016b4:	add	w11, w11, #0x1
  4016b8:	b.gt	401680 <ferror@plt+0x4f0>
  4016bc:	ldrsw	x22, [x22, #316]
  4016c0:	mov	x20, x26
  4016c4:	add	w26, w26, #0x1
  4016c8:	cmp	w26, w22
  4016cc:	b.ne	401728 <ferror@plt+0x598>  // b.any
  4016d0:	adrp	x8, 416000 <ferror@plt+0x14e70>
  4016d4:	ldr	x24, [x24, #704]
  4016d8:	ldrsw	x8, [x8, #712]
  4016dc:	add	x1, x24, #0x1
  4016e0:	sub	x2, x8, #0x1
  4016e4:	mov	x0, x24
  4016e8:	bl	400f60 <memmove@plt>
  4016ec:	cmp	w21, #0x1
  4016f0:	b.le	401720 <ferror@plt+0x590>
  4016f4:	sub	w8, w21, #0x2
  4016f8:	sxtw	x9, w8
  4016fc:	add	x8, x9, #0x1
  401700:	madd	x9, x22, x9, x23
  401704:	add	x9, x24, x9
  401708:	neg	x10, x22
  40170c:	sub	x8, x8, #0x1
  401710:	strb	w19, [x9]
  401714:	cmp	x8, #0x0
  401718:	add	x9, x9, x10
  40171c:	b.gt	40170c <ferror@plt+0x57c>
  401720:	mov	w26, w20
  401724:	adrp	x24, 416000 <ferror@plt+0x14e70>
  401728:	adrp	x23, 416000 <ferror@plt+0x14e70>
  40172c:	ldr	x0, [x24, #704]
  401730:	ldrsw	x1, [x23, #712]
  401734:	ldp	d0, d1, [sp, #8]
  401738:	ldr	d2, [sp, #24]
  40173c:	adrp	x2, 405000 <ferror@plt+0x3e70>
  401740:	add	x2, x2, #0x39
  401744:	bl	401010 <snprintf@plt>
  401748:	cmp	w0, #0x1
  40174c:	b.lt	401764 <ferror@plt+0x5d4>  // b.tstop
  401750:	ldr	w8, [x23, #712]
  401754:	cmp	w0, w8
  401758:	b.ge	401764 <ferror@plt+0x5d4>  // b.tcont
  40175c:	ldr	x8, [x24, #704]
  401760:	strb	w19, [x8, w0, sxtw]
  401764:	adrp	x21, 416000 <ferror@plt+0x14e70>
  401768:	ldr	w0, [x21, #308]
  40176c:	adrp	x1, 405000 <ferror@plt+0x3e70>
  401770:	mov	w2, #0x3                   	// #3
  401774:	add	x1, x1, #0x4b
  401778:	bl	4010b0 <write@plt>
  40177c:	adrp	x22, 416000 <ferror@plt+0x14e70>
  401780:	mov	w20, #0x3d                  	// #61
  401784:	tbz	x0, #63, 4017b8 <ferror@plt+0x628>
  401788:	bl	401140 <__errno_location@plt>
  40178c:	ldr	w24, [x0]
  401790:	adrp	x1, 405000 <ferror@plt+0x3e70>
  401794:	mov	w2, #0x5                   	// #5
  401798:	mov	x0, xzr
  40179c:	add	x1, x1, #0x4f
  4017a0:	bl	401110 <dcgettext@plt>
  4017a4:	mov	x2, x0
  4017a8:	mov	w0, #0x1                   	// #1
  4017ac:	mov	w1, w24
  4017b0:	adrp	x24, 416000 <ferror@plt+0x14e70>
  4017b4:	bl	400fb0 <error@plt>
  4017b8:	ldrsw	x8, [x23, #712]
  4017bc:	ldr	w0, [x21, #308]
  4017c0:	ldr	x1, [x24, #704]
  4017c4:	sub	x2, x8, #0x1
  4017c8:	bl	4010b0 <write@plt>
  4017cc:	tbz	x0, #63, 40156c <ferror@plt+0x3dc>
  4017d0:	bl	401140 <__errno_location@plt>
  4017d4:	ldr	w24, [x0]
  4017d8:	adrp	x1, 405000 <ferror@plt+0x3e70>
  4017dc:	mov	w2, #0x5                   	// #5
  4017e0:	mov	x0, xzr
  4017e4:	add	x1, x1, #0x4f
  4017e8:	bl	401110 <dcgettext@plt>
  4017ec:	mov	x2, x0
  4017f0:	mov	w0, #0x1                   	// #1
  4017f4:	mov	w1, w24
  4017f8:	adrp	x24, 416000 <ferror@plt+0x14e70>
  4017fc:	bl	400fb0 <error@plt>
  401800:	b	40156c <ferror@plt+0x3dc>
  401804:	adrp	x1, 405000 <ferror@plt+0x3e70>
  401808:	add	x1, x1, #0xb
  40180c:	mov	w2, #0x5                   	// #5
  401810:	mov	x0, xzr
  401814:	bl	401110 <dcgettext@plt>
  401818:	ldr	x1, [x26, #360]
  40181c:	adrp	x2, 405000 <ferror@plt+0x3e70>
  401820:	add	x2, x2, #0x17
  401824:	bl	401130 <printf@plt>
  401828:	ldp	x20, x19, [sp, #128]
  40182c:	ldp	x22, x21, [sp, #112]
  401830:	ldp	x24, x23, [sp, #96]
  401834:	ldp	x26, x25, [sp, #80]
  401838:	ldp	x28, x27, [sp, #64]
  40183c:	ldp	x29, x30, [sp, #48]
  401840:	ldr	d8, [sp, #32]
  401844:	mov	w0, wzr
  401848:	add	sp, sp, #0x90
  40184c:	ret
  401850:	adrp	x8, 416000 <ferror@plt+0x14e70>
  401854:	ldr	x0, [x8, #328]
  401858:	bl	401868 <ferror@plt+0x6d8>
  40185c:	adrp	x8, 416000 <ferror@plt+0x14e70>
  401860:	ldr	x0, [x8, #352]
  401864:	bl	401868 <ferror@plt+0x6d8>
  401868:	stp	x29, x30, [sp, #-32]!
  40186c:	adrp	x1, 405000 <ferror@plt+0x3e70>
  401870:	str	x19, [sp, #16]
  401874:	mov	x19, x0
  401878:	add	x1, x1, #0x65
  40187c:	mov	w2, #0x5                   	// #5
  401880:	mov	x0, xzr
  401884:	mov	x29, sp
  401888:	bl	401110 <dcgettext@plt>
  40188c:	mov	x1, x19
  401890:	bl	400f80 <fputs@plt>
  401894:	adrp	x1, 405000 <ferror@plt+0x3e70>
  401898:	add	x1, x1, #0x6e
  40189c:	mov	w2, #0x5                   	// #5
  4018a0:	mov	x0, xzr
  4018a4:	bl	401110 <dcgettext@plt>
  4018a8:	adrp	x8, 416000 <ferror@plt+0x14e70>
  4018ac:	ldr	x2, [x8, #360]
  4018b0:	mov	x1, x0
  4018b4:	mov	x0, x19
  4018b8:	bl	401160 <fprintf@plt>
  4018bc:	adrp	x1, 405000 <ferror@plt+0x3e70>
  4018c0:	add	x1, x1, #0x83
  4018c4:	mov	w2, #0x5                   	// #5
  4018c8:	mov	x0, xzr
  4018cc:	bl	401110 <dcgettext@plt>
  4018d0:	mov	x1, x19
  4018d4:	bl	400f80 <fputs@plt>
  4018d8:	adrp	x1, 405000 <ferror@plt+0x3e70>
  4018dc:	add	x1, x1, #0x8e
  4018e0:	mov	w2, #0x5                   	// #5
  4018e4:	mov	x0, xzr
  4018e8:	bl	401110 <dcgettext@plt>
  4018ec:	mov	x1, x19
  4018f0:	bl	400f80 <fputs@plt>
  4018f4:	adrp	x1, 405000 <ferror@plt+0x3e70>
  4018f8:	add	x1, x1, #0xbc
  4018fc:	mov	w2, #0x5                   	// #5
  401900:	mov	x0, xzr
  401904:	bl	401110 <dcgettext@plt>
  401908:	mov	x1, x19
  40190c:	bl	400f80 <fputs@plt>
  401910:	adrp	x1, 405000 <ferror@plt+0x3e70>
  401914:	add	x1, x1, #0x15b
  401918:	mov	w2, #0x5                   	// #5
  40191c:	mov	x0, xzr
  401920:	bl	401110 <dcgettext@plt>
  401924:	mov	x1, x19
  401928:	bl	400f80 <fputs@plt>
  40192c:	adrp	x1, 405000 <ferror@plt+0x3e70>
  401930:	add	x1, x1, #0xe1
  401934:	mov	w2, #0x5                   	// #5
  401938:	mov	x0, xzr
  40193c:	bl	401110 <dcgettext@plt>
  401940:	mov	x1, x19
  401944:	bl	400f80 <fputs@plt>
  401948:	adrp	x1, 405000 <ferror@plt+0x3e70>
  40194c:	add	x1, x1, #0x10d
  401950:	mov	w2, #0x5                   	// #5
  401954:	mov	x0, xzr
  401958:	bl	401110 <dcgettext@plt>
  40195c:	mov	x1, x19
  401960:	bl	400f80 <fputs@plt>
  401964:	adrp	x1, 405000 <ferror@plt+0x3e70>
  401968:	add	x1, x1, #0x142
  40196c:	mov	w2, #0x5                   	// #5
  401970:	mov	x0, xzr
  401974:	bl	401110 <dcgettext@plt>
  401978:	adrp	x2, 405000 <ferror@plt+0x3e70>
  40197c:	mov	x1, x0
  401980:	add	x2, x2, #0x15d
  401984:	mov	x0, x19
  401988:	bl	401160 <fprintf@plt>
  40198c:	adrp	x8, 416000 <ferror@plt+0x14e70>
  401990:	ldr	x8, [x8, #328]
  401994:	cmp	x8, x19
  401998:	cset	w0, eq  // eq = none
  40199c:	bl	400f90 <exit@plt>
  4019a0:	sub	sp, sp, #0x40
  4019a4:	adrp	x1, 401000 <__fpending@plt>
  4019a8:	stp	x20, x19, [sp, #48]
  4019ac:	mov	w19, w0
  4019b0:	add	x1, x1, #0x9a0
  4019b4:	mov	w0, #0x1c                  	// #28
  4019b8:	stp	x29, x30, [sp, #16]
  4019bc:	stp	x22, x21, [sp, #32]
  4019c0:	add	x29, sp, #0x10
  4019c4:	bl	401020 <signal@plt>
  4019c8:	adrp	x8, 416000 <ferror@plt+0x14e70>
  4019cc:	ldr	w0, [x8, #308]
  4019d0:	add	x2, sp, #0x8
  4019d4:	mov	w1, #0x5413                	// #21523
  4019d8:	bl	401170 <ioctl@plt>
  4019dc:	cmn	w0, #0x1
  4019e0:	adrp	x20, 416000 <ferror@plt+0x14e70>
  4019e4:	adrp	x21, 416000 <ferror@plt+0x14e70>
  4019e8:	b.eq	401a04 <ferror@plt+0x874>  // b.none
  4019ec:	ldrh	w8, [sp, #10]
  4019f0:	cbz	w8, 4019f8 <ferror@plt+0x868>
  4019f4:	str	w8, [x20, #316]
  4019f8:	ldrh	w8, [sp, #8]
  4019fc:	cbz	w8, 401a04 <ferror@plt+0x874>
  401a00:	str	w8, [x21, #312]
  401a04:	ldr	w8, [x20, #316]
  401a08:	mov	w9, #0xfffd                	// #65533
  401a0c:	movk	w9, #0x7fff, lsl #16
  401a10:	sub	w8, w8, #0x2
  401a14:	cmp	w8, w9
  401a18:	b.cc	401a40 <ferror@plt+0x8b0>  // b.lo, b.ul, b.last
  401a1c:	adrp	x1, 405000 <ferror@plt+0x3e70>
  401a20:	add	x1, x1, #0x166
  401a24:	mov	w2, #0x5                   	// #5
  401a28:	mov	x0, xzr
  401a2c:	bl	401110 <dcgettext@plt>
  401a30:	mov	x2, x0
  401a34:	mov	w0, #0x1                   	// #1
  401a38:	mov	w1, wzr
  401a3c:	bl	400fb0 <error@plt>
  401a40:	ldr	w8, [x21, #312]
  401a44:	cmp	w8, #0x2
  401a48:	b.lt	401a60 <ferror@plt+0x8d0>  // b.tstop
  401a4c:	ldr	w9, [x20, #316]
  401a50:	mov	w10, #0x7fffffff            	// #2147483647
  401a54:	sdiv	w9, w10, w9
  401a58:	cmp	w8, w9
  401a5c:	b.lt	401a84 <ferror@plt+0x8f4>  // b.tstop
  401a60:	adrp	x1, 405000 <ferror@plt+0x3e70>
  401a64:	add	x1, x1, #0x166
  401a68:	mov	w2, #0x5                   	// #5
  401a6c:	mov	x0, xzr
  401a70:	bl	401110 <dcgettext@plt>
  401a74:	mov	x2, x0
  401a78:	mov	w0, #0x1                   	// #1
  401a7c:	mov	w1, wzr
  401a80:	bl	400fb0 <error@plt>
  401a84:	ldr	w8, [x21, #312]
  401a88:	ldr	w9, [x20, #316]
  401a8c:	adrp	x21, 416000 <ferror@plt+0x14e70>
  401a90:	mul	w8, w9, w8
  401a94:	cmp	w8, #0x1
  401a98:	str	w8, [x21, #712]
  401a9c:	b.gt	401ac4 <ferror@plt+0x934>
  401aa0:	adrp	x1, 405000 <ferror@plt+0x3e70>
  401aa4:	add	x1, x1, #0x184
  401aa8:	mov	w2, #0x5                   	// #5
  401aac:	mov	x0, xzr
  401ab0:	bl	401110 <dcgettext@plt>
  401ab4:	mov	x2, x0
  401ab8:	mov	w0, #0x1                   	// #1
  401abc:	mov	w1, wzr
  401ac0:	bl	400fb0 <error@plt>
  401ac4:	adrp	x22, 416000 <ferror@plt+0x14e70>
  401ac8:	ldr	x0, [x22, #704]
  401acc:	ldrsw	x1, [x21, #712]
  401ad0:	cbz	x0, 401adc <ferror@plt+0x94c>
  401ad4:	bl	401ba0 <ferror@plt+0xa10>
  401ad8:	b	401ae4 <ferror@plt+0x954>
  401adc:	mov	x0, x1
  401ae0:	bl	401b58 <ferror@plt+0x9c8>
  401ae4:	ldrsw	x21, [x21, #712]
  401ae8:	mov	w1, #0x20                  	// #32
  401aec:	mov	x20, x0
  401af0:	str	x0, [x22, #704]
  401af4:	sub	x2, x21, #0x1
  401af8:	bl	401080 <memset@plt>
  401afc:	add	x8, x20, x21
  401b00:	sturb	wzr, [x8, #-2]
  401b04:	cbnz	w19, 401b1c <ferror@plt+0x98c>
  401b08:	ldp	x20, x19, [sp, #48]
  401b0c:	ldp	x22, x21, [sp, #32]
  401b10:	ldp	x29, x30, [sp, #16]
  401b14:	add	sp, sp, #0x40
  401b18:	ret
  401b1c:	adrp	x0, 416000 <ferror@plt+0x14e70>
  401b20:	add	x0, x0, #0x188
  401b24:	mov	w1, #0x1                   	// #1
  401b28:	bl	401120 <longjmp@plt>
  401b2c:	stp	x29, x30, [sp, #-16]!
  401b30:	adrp	x1, 401000 <__fpending@plt>
  401b34:	add	x1, x1, #0xb2c
  401b38:	mov	w0, #0xe                   	// #14
  401b3c:	mov	x29, sp
  401b40:	bl	401020 <signal@plt>
  401b44:	adrp	x8, 416000 <ferror@plt+0x14e70>
  401b48:	ldr	w0, [x8, #304]
  401b4c:	bl	401150 <alarm@plt>
  401b50:	ldp	x29, x30, [sp], #16
  401b54:	ret
  401b58:	stp	x29, x30, [sp, #-32]!
  401b5c:	stp	x20, x19, [sp, #16]
  401b60:	mov	x29, sp
  401b64:	mov	x19, x0
  401b68:	bl	401040 <malloc@plt>
  401b6c:	mov	x20, x0
  401b70:	cbz	x19, 401b90 <ferror@plt+0xa00>
  401b74:	cbnz	x20, 401b90 <ferror@plt+0xa00>
  401b78:	adrp	x2, 405000 <ferror@plt+0x3e70>
  401b7c:	add	x2, x2, #0x195
  401b80:	mov	w0, #0x1                   	// #1
  401b84:	mov	w1, wzr
  401b88:	mov	x3, x19
  401b8c:	bl	400fb0 <error@plt>
  401b90:	mov	x0, x20
  401b94:	ldp	x20, x19, [sp, #16]
  401b98:	ldp	x29, x30, [sp], #32
  401b9c:	ret
  401ba0:	stp	x29, x30, [sp, #-32]!
  401ba4:	stp	x20, x19, [sp, #16]
  401ba8:	mov	x29, sp
  401bac:	mov	x19, x1
  401bb0:	bl	401090 <realloc@plt>
  401bb4:	mov	x20, x0
  401bb8:	cbz	x19, 401bd8 <ferror@plt+0xa48>
  401bbc:	cbnz	x20, 401bd8 <ferror@plt+0xa48>
  401bc0:	adrp	x2, 405000 <ferror@plt+0x3e70>
  401bc4:	add	x2, x2, #0x195
  401bc8:	mov	w0, #0x1                   	// #1
  401bcc:	mov	w1, wzr
  401bd0:	mov	x3, x19
  401bd4:	bl	400fb0 <error@plt>
  401bd8:	mov	x0, x20
  401bdc:	ldp	x20, x19, [sp, #16]
  401be0:	ldp	x29, x30, [sp], #32
  401be4:	ret
  401be8:	stp	x29, x30, [sp, #-48]!
  401bec:	stp	x20, x19, [sp, #32]
  401bf0:	mov	x29, sp
  401bf4:	mov	x20, x1
  401bf8:	mov	x19, x0
  401bfc:	str	x21, [sp, #16]
  401c00:	str	xzr, [x29, #24]
  401c04:	cbz	x0, 401c34 <ferror@plt+0xaa4>
  401c08:	ldrb	w8, [x19]
  401c0c:	cbz	w8, 401c34 <ferror@plt+0xaa4>
  401c10:	bl	401140 <__errno_location@plt>
  401c14:	mov	x21, x0
  401c18:	str	wzr, [x0]
  401c1c:	add	x1, x29, #0x18
  401c20:	mov	w2, #0xa                   	// #10
  401c24:	mov	x0, x19
  401c28:	bl	401100 <strtol@plt>
  401c2c:	ldr	w8, [x21]
  401c30:	cbz	w8, 401c68 <ferror@plt+0xad8>
  401c34:	bl	401140 <__errno_location@plt>
  401c38:	ldr	w1, [x0]
  401c3c:	adrp	x2, 405000 <ferror@plt+0x3e70>
  401c40:	add	x2, x2, #0x1f0
  401c44:	mov	w0, #0x1                   	// #1
  401c48:	mov	x3, x20
  401c4c:	mov	x4, x19
  401c50:	bl	400fb0 <error@plt>
  401c54:	mov	x0, xzr
  401c58:	ldp	x20, x19, [sp, #32]
  401c5c:	ldr	x21, [sp, #16]
  401c60:	ldp	x29, x30, [sp], #48
  401c64:	ret
  401c68:	ldr	x8, [x29, #24]
  401c6c:	cmp	x8, x19
  401c70:	b.eq	401c34 <ferror@plt+0xaa4>  // b.none
  401c74:	cbz	x8, 401c34 <ferror@plt+0xaa4>
  401c78:	ldrb	w8, [x8]
  401c7c:	cbnz	w8, 401c34 <ferror@plt+0xaa4>
  401c80:	b	401c58 <ferror@plt+0xac8>
  401c84:	stp	x29, x30, [sp, #-48]!
  401c88:	stp	x20, x19, [sp, #32]
  401c8c:	mov	x29, sp
  401c90:	mov	x20, x1
  401c94:	mov	x19, x0
  401c98:	str	x21, [sp, #16]
  401c9c:	str	xzr, [x29, #24]
  401ca0:	cbz	x0, 401ccc <ferror@plt+0xb3c>
  401ca4:	ldrb	w8, [x19]
  401ca8:	cbz	w8, 401ccc <ferror@plt+0xb3c>
  401cac:	bl	401140 <__errno_location@plt>
  401cb0:	mov	x21, x0
  401cb4:	str	wzr, [x0]
  401cb8:	add	x1, x29, #0x18
  401cbc:	mov	x0, x19
  401cc0:	bl	400fd0 <strtod@plt>
  401cc4:	ldr	w8, [x21]
  401cc8:	cbz	w8, 401d00 <ferror@plt+0xb70>
  401ccc:	bl	401140 <__errno_location@plt>
  401cd0:	ldr	w1, [x0]
  401cd4:	adrp	x2, 405000 <ferror@plt+0x3e70>
  401cd8:	add	x2, x2, #0x1f0
  401cdc:	mov	w0, #0x1                   	// #1
  401ce0:	mov	x3, x20
  401ce4:	mov	x4, x19
  401ce8:	bl	400fb0 <error@plt>
  401cec:	fmov	d0, xzr
  401cf0:	ldp	x20, x19, [sp, #32]
  401cf4:	ldr	x21, [sp, #16]
  401cf8:	ldp	x29, x30, [sp], #48
  401cfc:	ret
  401d00:	ldr	x8, [x29, #24]
  401d04:	cmp	x8, x19
  401d08:	b.eq	401ccc <ferror@plt+0xb3c>  // b.none
  401d0c:	cbz	x8, 401ccc <ferror@plt+0xb3c>
  401d10:	ldrb	w8, [x8]
  401d14:	cbnz	w8, 401ccc <ferror@plt+0xb3c>
  401d18:	b	401cf0 <ferror@plt+0xb60>
  401d1c:	sub	sp, sp, #0x90
  401d20:	stp	x20, x19, [sp, #128]
  401d24:	mov	x20, x1
  401d28:	mov	x19, x0
  401d2c:	stp	x29, x30, [sp, #48]
  401d30:	str	x27, [sp, #64]
  401d34:	stp	x26, x25, [sp, #80]
  401d38:	stp	x24, x23, [sp, #96]
  401d3c:	stp	x22, x21, [sp, #112]
  401d40:	add	x29, sp, #0x30
  401d44:	cbz	x0, 401ee8 <ferror@plt+0xd58>
  401d48:	ldrb	w8, [x19]
  401d4c:	cbz	w8, 401ee8 <ferror@plt+0xd58>
  401d50:	bl	4010f0 <__ctype_b_loc@plt>
  401d54:	ldr	x24, [x0]
  401d58:	mov	x21, x0
  401d5c:	mov	x23, x19
  401d60:	ldrb	w8, [x23], #1
  401d64:	ldrh	w9, [x24, x8, lsl #1]
  401d68:	tbnz	w9, #13, 401d60 <ferror@plt+0xbd0>
  401d6c:	cmp	w8, #0x2b
  401d70:	b.eq	401d84 <ferror@plt+0xbf4>  // b.none
  401d74:	cmp	w8, #0x2d
  401d78:	b.ne	401d8c <ferror@plt+0xbfc>  // b.any
  401d7c:	mov	w22, #0x1                   	// #1
  401d80:	b	401d94 <ferror@plt+0xc04>
  401d84:	mov	w22, wzr
  401d88:	b	401d94 <ferror@plt+0xc04>
  401d8c:	mov	w22, wzr
  401d90:	sub	x23, x23, #0x1
  401d94:	ldrb	w8, [x23]
  401d98:	adrp	x26, 405000 <ferror@plt+0x3e70>
  401d9c:	ldr	q0, [x26, #432]
  401da0:	adrp	x25, 405000 <ferror@plt+0x3e70>
  401da4:	ldrh	w8, [x24, x8, lsl #1]
  401da8:	tbz	w8, #11, 401dcc <ferror@plt+0xc3c>
  401dac:	ldr	q1, [x25, #448]
  401db0:	add	x27, x23, #0x1
  401db4:	stur	q1, [x29, #-16]
  401db8:	ldur	q1, [x29, #-16]
  401dbc:	bl	4035b0 <ferror@plt+0x2420>
  401dc0:	ldrb	w8, [x27], #1
  401dc4:	ldrh	w8, [x24, x8, lsl #1]
  401dc8:	tbnz	w8, #11, 401db8 <ferror@plt+0xc28>
  401dcc:	ldrb	w8, [x23]
  401dd0:	adrp	x9, 405000 <ferror@plt+0x3e70>
  401dd4:	ldrh	w10, [x24, x8, lsl #1]
  401dd8:	tbnz	w10, #11, 401de8 <ferror@plt+0xc58>
  401ddc:	ldr	q0, [x9, #464]
  401de0:	stur	q0, [x29, #-16]
  401de4:	b	401e38 <ferror@plt+0xca8>
  401de8:	ldr	q1, [x9, #464]
  401dec:	stur	q1, [x29, #-16]
  401df0:	ldr	q1, [x25, #448]
  401df4:	str	q1, [sp]
  401df8:	and	w8, w8, #0xff
  401dfc:	sub	w0, w8, #0x30
  401e00:	str	q0, [sp, #16]
  401e04:	bl	404a10 <ferror@plt+0x3880>
  401e08:	mov	v1.16b, v0.16b
  401e0c:	ldr	q0, [sp, #16]
  401e10:	bl	4035b0 <ferror@plt+0x2420>
  401e14:	mov	v1.16b, v0.16b
  401e18:	ldur	q0, [x29, #-16]
  401e1c:	bl	40204c <ferror@plt+0xebc>
  401e20:	stur	q0, [x29, #-16]
  401e24:	ldp	q1, q0, [sp]
  401e28:	bl	402cfc <ferror@plt+0x1b6c>
  401e2c:	ldrb	w8, [x23, #1]!
  401e30:	ldrh	w9, [x24, x8, lsl #1]
  401e34:	tbnz	w9, #11, 401df8 <ferror@plt+0xc68>
  401e38:	cmp	w8, #0x2e
  401e3c:	b.eq	401e78 <ferror@plt+0xce8>  // b.none
  401e40:	cmp	w8, #0x2c
  401e44:	b.eq	401e78 <ferror@plt+0xce8>  // b.none
  401e48:	cbnz	w8, 401e5c <ferror@plt+0xccc>
  401e4c:	adrp	x8, 405000 <ferror@plt+0x3e70>
  401e50:	ldr	q0, [x8, #480]
  401e54:	ldur	q1, [x29, #-16]
  401e58:	b	401f1c <ferror@plt+0xd8c>
  401e5c:	adrp	x2, 405000 <ferror@plt+0x3e70>
  401e60:	add	x2, x2, #0x1f0
  401e64:	mov	w0, #0x1                   	// #1
  401e68:	mov	w1, #0x16                  	// #22
  401e6c:	mov	x3, x20
  401e70:	mov	x4, x19
  401e74:	bl	400fb0 <error@plt>
  401e78:	ldr	x9, [x21]
  401e7c:	ldrb	w8, [x23, #1]
  401e80:	ldrh	w9, [x9, x8, lsl #1]
  401e84:	tbz	w9, #11, 401ee0 <ferror@plt+0xd50>
  401e88:	ldr	x21, [x21]
  401e8c:	ldr	q1, [x26, #432]
  401e90:	ldr	q0, [x25, #448]
  401e94:	add	x23, x23, #0x2
  401e98:	str	q0, [sp]
  401e9c:	and	w8, w8, #0xff
  401ea0:	sub	w0, w8, #0x30
  401ea4:	str	q1, [sp, #16]
  401ea8:	bl	404a10 <ferror@plt+0x3880>
  401eac:	mov	v1.16b, v0.16b
  401eb0:	ldr	q0, [sp, #16]
  401eb4:	bl	4035b0 <ferror@plt+0x2420>
  401eb8:	mov	v1.16b, v0.16b
  401ebc:	ldur	q0, [x29, #-16]
  401ec0:	bl	40204c <ferror@plt+0xebc>
  401ec4:	stur	q0, [x29, #-16]
  401ec8:	ldp	q1, q0, [sp]
  401ecc:	bl	402cfc <ferror@plt+0x1b6c>
  401ed0:	ldrb	w8, [x23], #1
  401ed4:	mov	v1.16b, v0.16b
  401ed8:	ldrh	w9, [x21, x8, lsl #1]
  401edc:	tbnz	w9, #11, 401e9c <ferror@plt+0xd0c>
  401ee0:	ldur	q1, [x29, #-16]
  401ee4:	cbz	w8, 401f10 <ferror@plt+0xd80>
  401ee8:	bl	401140 <__errno_location@plt>
  401eec:	ldr	w1, [x0]
  401ef0:	adrp	x2, 405000 <ferror@plt+0x3e70>
  401ef4:	add	x2, x2, #0x1f0
  401ef8:	mov	w0, #0x1                   	// #1
  401efc:	mov	x3, x20
  401f00:	mov	x4, x19
  401f04:	bl	400fb0 <error@plt>
  401f08:	fmov	d0, xzr
  401f0c:	b	401f30 <ferror@plt+0xda0>
  401f10:	adrp	x8, 405000 <ferror@plt+0x3e70>
  401f14:	ldr	q0, [x8, #480]
  401f18:	stur	q1, [x29, #-16]
  401f1c:	bl	403d04 <ferror@plt+0x2b74>
  401f20:	cmp	w22, #0x0
  401f24:	b.ne	401f2c <ferror@plt+0xd9c>  // b.any
  401f28:	ldur	q0, [x29, #-16]
  401f2c:	bl	404a6c <ferror@plt+0x38dc>
  401f30:	ldp	x20, x19, [sp, #128]
  401f34:	ldp	x22, x21, [sp, #112]
  401f38:	ldp	x24, x23, [sp, #96]
  401f3c:	ldp	x26, x25, [sp, #80]
  401f40:	ldr	x27, [sp, #64]
  401f44:	ldp	x29, x30, [sp, #48]
  401f48:	add	sp, sp, #0x90
  401f4c:	ret
  401f50:	stp	x29, x30, [sp, #-48]!
  401f54:	str	x21, [sp, #16]
  401f58:	stp	x20, x19, [sp, #32]
  401f5c:	mov	x29, sp
  401f60:	mov	x20, x0
  401f64:	bl	401000 <__fpending@plt>
  401f68:	mov	x19, x0
  401f6c:	mov	x0, x20
  401f70:	bl	401190 <ferror@plt>
  401f74:	mov	w21, w0
  401f78:	mov	x0, x20
  401f7c:	bl	401030 <fclose@plt>
  401f80:	cbz	w21, 401fb0 <ferror@plt+0xe20>
  401f84:	cbnz	w0, 401f9c <ferror@plt+0xe0c>
  401f88:	bl	401140 <__errno_location@plt>
  401f8c:	ldr	w8, [x0]
  401f90:	cmp	w8, #0x20
  401f94:	b.eq	401f9c <ferror@plt+0xe0c>  // b.none
  401f98:	str	wzr, [x0]
  401f9c:	mov	w0, #0xffffffff            	// #-1
  401fa0:	ldp	x20, x19, [sp, #32]
  401fa4:	ldr	x21, [sp, #16]
  401fa8:	ldp	x29, x30, [sp], #48
  401fac:	ret
  401fb0:	cbz	w0, 401fa0 <ferror@plt+0xe10>
  401fb4:	cbnz	x19, 401f84 <ferror@plt+0xdf4>
  401fb8:	bl	401140 <__errno_location@plt>
  401fbc:	ldr	w8, [x0]
  401fc0:	cmp	w8, #0x9
  401fc4:	csetm	w0, ne  // ne = any
  401fc8:	b	401fa0 <ferror@plt+0xe10>
  401fcc:	stp	x29, x30, [sp, #-32]!
  401fd0:	adrp	x8, 416000 <ferror@plt+0x14e70>
  401fd4:	ldr	x0, [x8, #352]
  401fd8:	str	x19, [sp, #16]
  401fdc:	mov	x29, sp
  401fe0:	bl	401f50 <ferror@plt+0xdc0>
  401fe4:	cbz	w0, 401ff8 <ferror@plt+0xe68>
  401fe8:	bl	401140 <__errno_location@plt>
  401fec:	ldr	w8, [x0]
  401ff0:	cmp	w8, #0x20
  401ff4:	b.ne	402014 <ferror@plt+0xe84>  // b.any
  401ff8:	adrp	x8, 416000 <ferror@plt+0x14e70>
  401ffc:	ldr	x0, [x8, #328]
  402000:	bl	401f50 <ferror@plt+0xdc0>
  402004:	cbnz	w0, 402044 <ferror@plt+0xeb4>
  402008:	ldr	x19, [sp, #16]
  40200c:	ldp	x29, x30, [sp], #32
  402010:	ret
  402014:	adrp	x1, 405000 <ferror@plt+0x3e70>
  402018:	add	x1, x1, #0x1f9
  40201c:	mov	w2, #0x5                   	// #5
  402020:	mov	x19, x0
  402024:	mov	x0, xzr
  402028:	bl	401110 <dcgettext@plt>
  40202c:	ldr	w1, [x19]
  402030:	adrp	x2, 405000 <ferror@plt+0x3e70>
  402034:	mov	x3, x0
  402038:	add	x2, x2, #0x205
  40203c:	mov	w0, wzr
  402040:	bl	400fb0 <error@plt>
  402044:	mov	w0, #0x1                   	// #1
  402048:	bl	400f70 <_exit@plt>
  40204c:	stp	x29, x30, [sp, #-32]!
  402050:	mov	x29, sp
  402054:	str	q0, [sp, #16]
  402058:	ldr	x6, [sp, #16]
  40205c:	ldr	x4, [sp, #24]
  402060:	str	q1, [sp, #16]
  402064:	ldr	x7, [sp, #16]
  402068:	ldr	x0, [sp, #24]
  40206c:	mrs	x11, fpcr
  402070:	ubfx	x5, x4, #48, #15
  402074:	mov	x9, x5
  402078:	lsr	x10, x4, #63
  40207c:	ubfiz	x1, x4, #3, #48
  402080:	orr	x1, x1, x6, lsr #61
  402084:	lsl	x3, x6, #3
  402088:	ubfx	x8, x0, #48, #15
  40208c:	mov	x13, x8
  402090:	lsr	x14, x0, #63
  402094:	ubfiz	x0, x0, #3, #48
  402098:	orr	x2, x0, x7, lsr #61
  40209c:	lsl	x12, x7, #3
  4020a0:	cmp	x14, x4, lsr #63
  4020a4:	b.eq	4020ec <ferror@plt+0xf5c>  // b.none
  4020a8:	sub	w0, w5, w8
  4020ac:	cmp	w0, #0x0
  4020b0:	b.le	402654 <ferror@plt+0x14c4>
  4020b4:	cbnz	x8, 402544 <ferror@plt+0x13b4>
  4020b8:	orr	x4, x2, x12
  4020bc:	cbz	x4, 40250c <ferror@plt+0x137c>
  4020c0:	subs	w0, w0, #0x1
  4020c4:	b.eq	402534 <ferror@plt+0x13a4>  // b.none
  4020c8:	mov	x4, #0x7fff                	// #32767
  4020cc:	cmp	x5, x4
  4020d0:	b.ne	402554 <ferror@plt+0x13c4>  // b.any
  4020d4:	orr	x0, x1, x3
  4020d8:	cbz	x0, 402c54 <ferror@plt+0x1ac4>
  4020dc:	lsr	x0, x1, #50
  4020e0:	eor	x0, x0, #0x1
  4020e4:	and	w0, w0, #0x1
  4020e8:	b	402b00 <ferror@plt+0x1970>
  4020ec:	sub	w0, w5, w8
  4020f0:	cmp	w0, #0x0
  4020f4:	b.le	402230 <ferror@plt+0x10a0>
  4020f8:	cbnz	x8, 402164 <ferror@plt+0xfd4>
  4020fc:	orr	x4, x2, x12
  402100:	cbz	x4, 402130 <ferror@plt+0xfa0>
  402104:	subs	w0, w0, #0x1
  402108:	b.eq	402158 <ferror@plt+0xfc8>  // b.none
  40210c:	mov	x4, #0x7fff                	// #32767
  402110:	cmp	x5, x4
  402114:	b.ne	402174 <ferror@plt+0xfe4>  // b.any
  402118:	orr	x0, x1, x3
  40211c:	cbz	x0, 402ba0 <ferror@plt+0x1a10>
  402120:	lsr	x0, x1, #50
  402124:	eor	x0, x0, #0x1
  402128:	and	w0, w0, #0x1
  40212c:	b	402b00 <ferror@plt+0x1970>
  402130:	mov	x4, x3
  402134:	mov	x0, #0x7fff                	// #32767
  402138:	cmp	x5, x0
  40213c:	b.ne	4029c4 <ferror@plt+0x1834>  // b.any
  402140:	orr	x0, x1, x3
  402144:	cbz	x0, 402b90 <ferror@plt+0x1a00>
  402148:	lsr	x0, x1, #50
  40214c:	eor	x0, x0, #0x1
  402150:	and	w0, w0, #0x1
  402154:	b	402b00 <ferror@plt+0x1970>
  402158:	adds	x4, x3, x12
  40215c:	adc	x1, x2, x1
  402160:	b	4021b4 <ferror@plt+0x1024>
  402164:	orr	x2, x2, #0x8000000000000
  402168:	mov	x4, #0x7fff                	// #32767
  40216c:	cmp	x5, x4
  402170:	b.eq	4021e4 <ferror@plt+0x1054>  // b.none
  402174:	cmp	w0, #0x74
  402178:	b.gt	402b4c <ferror@plt+0x19bc>
  40217c:	cmp	w0, #0x3f
  402180:	b.gt	4021fc <ferror@plt+0x106c>
  402184:	mov	w5, #0x40                  	// #64
  402188:	sub	w5, w5, w0
  40218c:	lsl	x4, x2, x5
  402190:	lsr	x6, x12, x0
  402194:	orr	x4, x4, x6
  402198:	lsl	x5, x12, x5
  40219c:	cmp	x5, #0x0
  4021a0:	cset	x5, ne  // ne = any
  4021a4:	orr	x4, x4, x5
  4021a8:	lsr	x0, x2, x0
  4021ac:	adds	x4, x4, x3
  4021b0:	adc	x1, x0, x1
  4021b4:	tbz	x1, #51, 4029c4 <ferror@plt+0x1834>
  4021b8:	add	x9, x9, #0x1
  4021bc:	mov	x0, #0x7fff                	// #32767
  4021c0:	cmp	x9, x0
  4021c4:	b.eq	4024d4 <ferror@plt+0x1344>  // b.none
  4021c8:	and	x0, x1, #0xfff7ffffffffffff
  4021cc:	and	x3, x4, #0x1
  4021d0:	orr	x3, x3, x4, lsr #1
  4021d4:	orr	x3, x3, x1, lsl #63
  4021d8:	lsr	x1, x0, #1
  4021dc:	mov	w0, #0x0                   	// #0
  4021e0:	b	402b00 <ferror@plt+0x1970>
  4021e4:	orr	x0, x1, x3
  4021e8:	cbz	x0, 402bb0 <ferror@plt+0x1a20>
  4021ec:	lsr	x0, x1, #50
  4021f0:	eor	x0, x0, #0x1
  4021f4:	and	w0, w0, #0x1
  4021f8:	b	402b00 <ferror@plt+0x1970>
  4021fc:	sub	w4, w0, #0x40
  402200:	lsr	x4, x2, x4
  402204:	mov	w5, #0x80                  	// #128
  402208:	sub	w5, w5, w0
  40220c:	lsl	x2, x2, x5
  402210:	cmp	w0, #0x40
  402214:	csel	x0, x2, xzr, ne  // ne = any
  402218:	orr	x12, x0, x12
  40221c:	cmp	x12, #0x0
  402220:	cset	x0, ne  // ne = any
  402224:	orr	x4, x4, x0
  402228:	mov	x0, #0x0                   	// #0
  40222c:	b	4021ac <ferror@plt+0x101c>
  402230:	tbnz	w0, #31, 402274 <ferror@plt+0x10e4>
  402234:	add	x0, x5, #0x1
  402238:	tst	x0, #0x7ffe
  40223c:	b.ne	402474 <ferror@plt+0x12e4>  // b.any
  402240:	cbnz	x5, 4023c0 <ferror@plt+0x1230>
  402244:	orr	x0, x1, x3
  402248:	cbz	x0, 402b40 <ferror@plt+0x19b0>
  40224c:	orr	x0, x2, x12
  402250:	cbz	x0, 402cb4 <ferror@plt+0x1b24>
  402254:	adds	x4, x3, x12
  402258:	adc	x1, x2, x1
  40225c:	tbz	x1, #51, 4029c8 <ferror@plt+0x1838>
  402260:	and	x1, x1, #0xfff7ffffffffffff
  402264:	mov	x3, x4
  402268:	mov	x9, #0x1                   	// #1
  40226c:	mov	w0, #0x0                   	// #0
  402270:	b	402b00 <ferror@plt+0x1970>
  402274:	cbnz	x5, 40230c <ferror@plt+0x117c>
  402278:	orr	x4, x1, x3
  40227c:	cbz	x4, 4022bc <ferror@plt+0x112c>
  402280:	cmn	w0, #0x1
  402284:	b.eq	4022fc <ferror@plt+0x116c>  // b.none
  402288:	mvn	w0, w0
  40228c:	mov	x4, #0x7fff                	// #32767
  402290:	cmp	x8, x4
  402294:	b.ne	402320 <ferror@plt+0x1190>  // b.any
  402298:	orr	x3, x2, x12
  40229c:	cbz	x3, 402bcc <ferror@plt+0x1a3c>
  4022a0:	lsr	x0, x2, #50
  4022a4:	eor	x0, x0, #0x1
  4022a8:	and	w0, w0, #0x1
  4022ac:	mov	x1, x2
  4022b0:	mov	x3, x12
  4022b4:	mov	x9, x8
  4022b8:	b	402b00 <ferror@plt+0x1970>
  4022bc:	mov	x0, #0x7fff                	// #32767
  4022c0:	cmp	x8, x0
  4022c4:	b.eq	4022d8 <ferror@plt+0x1148>  // b.none
  4022c8:	mov	x1, x2
  4022cc:	mov	x4, x12
  4022d0:	mov	x9, x8
  4022d4:	b	4029c4 <ferror@plt+0x1834>
  4022d8:	orr	x3, x2, x12
  4022dc:	cbz	x3, 402bc0 <ferror@plt+0x1a30>
  4022e0:	lsr	x0, x2, #50
  4022e4:	eor	x0, x0, #0x1
  4022e8:	and	w0, w0, #0x1
  4022ec:	mov	x1, x2
  4022f0:	mov	x3, x12
  4022f4:	mov	x9, x8
  4022f8:	b	402b00 <ferror@plt+0x1970>
  4022fc:	adds	x4, x3, x12
  402300:	adc	x1, x2, x1
  402304:	mov	x9, x8
  402308:	b	4021b4 <ferror@plt+0x1024>
  40230c:	neg	w0, w0
  402310:	orr	x1, x1, #0x8000000000000
  402314:	mov	x4, #0x7fff                	// #32767
  402318:	cmp	x8, x4
  40231c:	b.eq	402368 <ferror@plt+0x11d8>  // b.none
  402320:	cmp	w0, #0x74
  402324:	b.gt	402b58 <ferror@plt+0x19c8>
  402328:	cmp	w0, #0x3f
  40232c:	b.gt	40238c <ferror@plt+0x11fc>
  402330:	mov	w5, #0x40                  	// #64
  402334:	sub	w5, w5, w0
  402338:	lsl	x4, x1, x5
  40233c:	lsr	x6, x3, x0
  402340:	orr	x4, x4, x6
  402344:	lsl	x3, x3, x5
  402348:	cmp	x3, #0x0
  40234c:	cset	x3, ne  // ne = any
  402350:	orr	x4, x4, x3
  402354:	lsr	x1, x1, x0
  402358:	adds	x4, x4, x12
  40235c:	adc	x1, x1, x2
  402360:	mov	x9, x13
  402364:	b	4021b4 <ferror@plt+0x1024>
  402368:	orr	x3, x2, x12
  40236c:	cbz	x3, 402bd8 <ferror@plt+0x1a48>
  402370:	lsr	x0, x2, #50
  402374:	eor	x0, x0, #0x1
  402378:	and	w0, w0, #0x1
  40237c:	mov	x1, x2
  402380:	mov	x3, x12
  402384:	mov	x9, x8
  402388:	b	402b00 <ferror@plt+0x1970>
  40238c:	sub	w4, w0, #0x40
  402390:	lsr	x4, x1, x4
  402394:	mov	w5, #0x80                  	// #128
  402398:	sub	w5, w5, w0
  40239c:	lsl	x1, x1, x5
  4023a0:	cmp	w0, #0x40
  4023a4:	csel	x0, x1, xzr, ne  // ne = any
  4023a8:	orr	x3, x0, x3
  4023ac:	cmp	x3, #0x0
  4023b0:	cset	x0, ne  // ne = any
  4023b4:	orr	x4, x4, x0
  4023b8:	mov	x1, #0x0                   	// #0
  4023bc:	b	402358 <ferror@plt+0x11c8>
  4023c0:	mov	x0, #0x7fff                	// #32767
  4023c4:	cmp	x5, x0
  4023c8:	b.eq	402424 <ferror@plt+0x1294>  // b.none
  4023cc:	mov	w0, #0x0                   	// #0
  4023d0:	mov	x4, #0x7fff                	// #32767
  4023d4:	cmp	x8, x4
  4023d8:	b.eq	402444 <ferror@plt+0x12b4>  // b.none
  4023dc:	orr	x4, x1, x3
  4023e0:	cbz	x4, 402b30 <ferror@plt+0x19a0>
  4023e4:	orr	x12, x2, x12
  4023e8:	mov	x9, #0x7fff                	// #32767
  4023ec:	cbz	x12, 402b00 <ferror@plt+0x1970>
  4023f0:	bfi	x6, x1, #61, #3
  4023f4:	lsr	x3, x1, #3
  4023f8:	tbz	x1, #50, 402414 <ferror@plt+0x1284>
  4023fc:	lsr	x1, x2, #3
  402400:	tbnz	x2, #50, 402414 <ferror@plt+0x1284>
  402404:	mov	x6, x7
  402408:	bfi	x6, x2, #61, #3
  40240c:	mov	x3, x1
  402410:	mov	x10, x14
  402414:	extr	x1, x3, x6, #61
  402418:	lsl	x3, x6, #3
  40241c:	mov	x9, #0x7fff                	// #32767
  402420:	b	402b00 <ferror@plt+0x1970>
  402424:	orr	x0, x1, x3
  402428:	cbz	x0, 402ce0 <ferror@plt+0x1b50>
  40242c:	lsr	x0, x1, #50
  402430:	eor	x0, x0, #0x1
  402434:	and	w0, w0, #0x1
  402438:	mov	x4, #0x7fff                	// #32767
  40243c:	cmp	x8, x4
  402440:	b.ne	4023e4 <ferror@plt+0x1254>  // b.any
  402444:	orr	x4, x2, x12
  402448:	cbz	x4, 4023dc <ferror@plt+0x124c>
  40244c:	tst	x2, #0x4000000000000
  402450:	csinc	w0, w0, wzr, ne  // ne = any
  402454:	orr	x3, x1, x3
  402458:	cbnz	x3, 4023f0 <ferror@plt+0x1260>
  40245c:	mov	x1, x2
  402460:	mov	x3, x12
  402464:	mov	x9, #0x7fff                	// #32767
  402468:	b	402b00 <ferror@plt+0x1970>
  40246c:	mov	w0, #0x0                   	// #0
  402470:	b	402444 <ferror@plt+0x12b4>
  402474:	mov	x4, #0x7fff                	// #32767
  402478:	cmp	x0, x4
  40247c:	b.eq	40249c <ferror@plt+0x130c>  // b.none
  402480:	adds	x3, x3, x12
  402484:	adc	x1, x2, x1
  402488:	extr	x3, x1, x3, #1
  40248c:	lsr	x1, x1, #1
  402490:	mov	x9, x0
  402494:	mov	w0, #0x0                   	// #0
  402498:	b	402b00 <ferror@plt+0x1970>
  40249c:	ands	x3, x11, #0xc00000
  4024a0:	b.eq	402be4 <ferror@plt+0x1a54>  // b.none
  4024a4:	cmp	x3, #0x400, lsl #12
  4024a8:	ccmp	x10, #0x0, #0x0, eq  // eq = none
  4024ac:	b.eq	402bf0 <ferror@plt+0x1a60>  // b.none
  4024b0:	cmp	x3, #0x800, lsl #12
  4024b4:	ccmp	x10, #0x0, #0x4, eq  // eq = none
  4024b8:	b.ne	402c04 <ferror@plt+0x1a74>  // b.any
  4024bc:	mov	w4, #0x0                   	// #0
  4024c0:	mov	x1, #0xffffffffffffffff    	// #-1
  4024c4:	mov	x3, x1
  4024c8:	mov	x9, #0x7ffe                	// #32766
  4024cc:	mov	w0, #0x14                  	// #20
  4024d0:	b	402b0c <ferror@plt+0x197c>
  4024d4:	ands	x3, x11, #0xc00000
  4024d8:	b.eq	402c14 <ferror@plt+0x1a84>  // b.none
  4024dc:	cmp	x3, #0x400, lsl #12
  4024e0:	ccmp	x10, #0x0, #0x0, eq  // eq = none
  4024e4:	b.eq	402c20 <ferror@plt+0x1a90>  // b.none
  4024e8:	cmp	x3, #0x800, lsl #12
  4024ec:	ccmp	x10, #0x0, #0x4, eq  // eq = none
  4024f0:	b.ne	402c34 <ferror@plt+0x1aa4>  // b.any
  4024f4:	mov	w4, #0x0                   	// #0
  4024f8:	mov	x1, #0xffffffffffffffff    	// #-1
  4024fc:	mov	x3, x1
  402500:	mov	x9, #0x7ffe                	// #32766
  402504:	mov	w0, #0x14                  	// #20
  402508:	b	402b0c <ferror@plt+0x197c>
  40250c:	mov	x4, x3
  402510:	mov	x0, #0x7fff                	// #32767
  402514:	cmp	x5, x0
  402518:	b.ne	4029c4 <ferror@plt+0x1834>  // b.any
  40251c:	orr	x0, x1, x3
  402520:	cbz	x0, 402c44 <ferror@plt+0x1ab4>
  402524:	lsr	x0, x1, #50
  402528:	eor	x0, x0, #0x1
  40252c:	and	w0, w0, #0x1
  402530:	b	402b00 <ferror@plt+0x1970>
  402534:	sub	x4, x3, x12
  402538:	cmp	x3, x4
  40253c:	sbc	x1, x1, x2
  402540:	b	402598 <ferror@plt+0x1408>
  402544:	orr	x2, x2, #0x8000000000000
  402548:	mov	x4, #0x7fff                	// #32767
  40254c:	cmp	x5, x4
  402550:	b.eq	402608 <ferror@plt+0x1478>  // b.none
  402554:	cmp	w0, #0x74
  402558:	b.gt	402b64 <ferror@plt+0x19d4>
  40255c:	cmp	w0, #0x3f
  402560:	b.gt	402620 <ferror@plt+0x1490>
  402564:	mov	w5, #0x40                  	// #64
  402568:	sub	w5, w5, w0
  40256c:	lsl	x4, x2, x5
  402570:	lsr	x6, x12, x0
  402574:	orr	x4, x4, x6
  402578:	lsl	x12, x12, x5
  40257c:	cmp	x12, #0x0
  402580:	cset	x5, ne  // ne = any
  402584:	orr	x4, x4, x5
  402588:	lsr	x0, x2, x0
  40258c:	sub	x4, x3, x4
  402590:	cmp	x3, x4
  402594:	sbc	x1, x1, x0
  402598:	tbz	x1, #51, 4029c4 <ferror@plt+0x1834>
  40259c:	and	x5, x1, #0x7ffffffffffff
  4025a0:	cbz	x5, 402968 <ferror@plt+0x17d8>
  4025a4:	clz	x0, x5
  4025a8:	sub	w0, w0, #0xc
  4025ac:	lsl	x5, x5, x0
  4025b0:	neg	w1, w0
  4025b4:	lsr	x1, x4, x1
  4025b8:	orr	x1, x1, x5
  4025bc:	lsl	x5, x4, x0
  4025c0:	sxtw	x2, w0
  4025c4:	cmp	x9, w0, sxtw
  4025c8:	b.gt	4029b8 <ferror@plt+0x1828>
  4025cc:	sub	w9, w0, w9
  4025d0:	add	w6, w9, #0x1
  4025d4:	cmp	w6, #0x3f
  4025d8:	b.gt	402984 <ferror@plt+0x17f4>
  4025dc:	mov	w0, #0x40                  	// #64
  4025e0:	sub	w0, w0, w6
  4025e4:	lsl	x4, x1, x0
  4025e8:	lsr	x2, x5, x6
  4025ec:	orr	x4, x4, x2
  4025f0:	lsl	x5, x5, x0
  4025f4:	cmp	x5, #0x0
  4025f8:	cset	x3, ne  // ne = any
  4025fc:	orr	x4, x4, x3
  402600:	lsr	x1, x1, x6
  402604:	b	4029c8 <ferror@plt+0x1838>
  402608:	orr	x0, x1, x3
  40260c:	cbz	x0, 402c64 <ferror@plt+0x1ad4>
  402610:	lsr	x0, x1, #50
  402614:	eor	x0, x0, #0x1
  402618:	and	w0, w0, #0x1
  40261c:	b	402b00 <ferror@plt+0x1970>
  402620:	sub	w4, w0, #0x40
  402624:	lsr	x4, x2, x4
  402628:	mov	w5, #0x80                  	// #128
  40262c:	sub	w5, w5, w0
  402630:	lsl	x2, x2, x5
  402634:	cmp	w0, #0x40
  402638:	csel	x2, x2, xzr, ne  // ne = any
  40263c:	orr	x12, x2, x12
  402640:	cmp	x12, #0x0
  402644:	cset	x0, ne  // ne = any
  402648:	orr	x4, x4, x0
  40264c:	mov	x0, #0x0                   	// #0
  402650:	b	40258c <ferror@plt+0x13fc>
  402654:	tbnz	w0, #31, 40269c <ferror@plt+0x150c>
  402658:	add	x0, x5, #0x1
  40265c:	ands	x4, x0, #0x7ffe
  402660:	b.ne	402928 <ferror@plt+0x1798>  // b.any
  402664:	cbnz	x5, 402840 <ferror@plt+0x16b0>
  402668:	orr	x0, x1, x3
  40266c:	cbz	x0, 402808 <ferror@plt+0x1678>
  402670:	orr	x0, x2, x12
  402674:	cbz	x0, 402cb4 <ferror@plt+0x1b24>
  402678:	sub	x0, x3, x12
  40267c:	cmp	x3, x0
  402680:	sbc	x5, x1, x2
  402684:	tbz	x5, #51, 402824 <ferror@plt+0x1694>
  402688:	sub	x4, x12, x3
  40268c:	cmp	x12, x4
  402690:	sbc	x1, x2, x1
  402694:	mov	x10, x14
  402698:	b	4029c8 <ferror@plt+0x1838>
  40269c:	cbnz	x5, 402748 <ferror@plt+0x15b8>
  4026a0:	orr	x4, x1, x3
  4026a4:	cbz	x4, 4026e8 <ferror@plt+0x1558>
  4026a8:	cmn	w0, #0x1
  4026ac:	b.eq	402730 <ferror@plt+0x15a0>  // b.none
  4026b0:	mvn	w0, w0
  4026b4:	mov	x4, #0x7fff                	// #32767
  4026b8:	cmp	x8, x4
  4026bc:	b.ne	40275c <ferror@plt+0x15cc>  // b.any
  4026c0:	orr	x3, x2, x12
  4026c4:	cbz	x3, 402c88 <ferror@plt+0x1af8>
  4026c8:	lsr	x0, x2, #50
  4026cc:	eor	x0, x0, #0x1
  4026d0:	and	w0, w0, #0x1
  4026d4:	mov	x1, x2
  4026d8:	mov	x3, x12
  4026dc:	mov	x9, x8
  4026e0:	mov	x10, x14
  4026e4:	b	402b00 <ferror@plt+0x1970>
  4026e8:	mov	x0, #0x7fff                	// #32767
  4026ec:	cmp	x8, x0
  4026f0:	b.eq	402708 <ferror@plt+0x1578>  // b.none
  4026f4:	mov	x1, x2
  4026f8:	mov	x4, x12
  4026fc:	mov	x9, x8
  402700:	mov	x10, x14
  402704:	b	4029c4 <ferror@plt+0x1834>
  402708:	orr	x3, x2, x12
  40270c:	cbz	x3, 402c78 <ferror@plt+0x1ae8>
  402710:	lsr	x0, x2, #50
  402714:	eor	x0, x0, #0x1
  402718:	and	w0, w0, #0x1
  40271c:	mov	x1, x2
  402720:	mov	x3, x12
  402724:	mov	x9, x8
  402728:	mov	x10, x14
  40272c:	b	402b00 <ferror@plt+0x1970>
  402730:	sub	x4, x12, x3
  402734:	cmp	x12, x4
  402738:	sbc	x1, x2, x1
  40273c:	mov	x9, x8
  402740:	mov	x10, x14
  402744:	b	402598 <ferror@plt+0x1408>
  402748:	neg	w0, w0
  40274c:	orr	x1, x1, #0x8000000000000
  402750:	mov	x4, #0x7fff                	// #32767
  402754:	cmp	x8, x4
  402758:	b.eq	4027ac <ferror@plt+0x161c>  // b.none
  40275c:	cmp	w0, #0x74
  402760:	b.gt	402b70 <ferror@plt+0x19e0>
  402764:	cmp	w0, #0x3f
  402768:	b.gt	4027d4 <ferror@plt+0x1644>
  40276c:	mov	w5, #0x40                  	// #64
  402770:	sub	w5, w5, w0
  402774:	lsl	x4, x1, x5
  402778:	lsr	x6, x3, x0
  40277c:	orr	x4, x4, x6
  402780:	lsl	x3, x3, x5
  402784:	cmp	x3, #0x0
  402788:	cset	x3, ne  // ne = any
  40278c:	orr	x4, x4, x3
  402790:	lsr	x1, x1, x0
  402794:	sub	x4, x12, x4
  402798:	cmp	x12, x4
  40279c:	sbc	x1, x2, x1
  4027a0:	mov	x9, x13
  4027a4:	mov	x10, x14
  4027a8:	b	402598 <ferror@plt+0x1408>
  4027ac:	orr	x3, x2, x12
  4027b0:	cbz	x3, 402c98 <ferror@plt+0x1b08>
  4027b4:	lsr	x0, x2, #50
  4027b8:	eor	x0, x0, #0x1
  4027bc:	and	w0, w0, #0x1
  4027c0:	mov	x1, x2
  4027c4:	mov	x3, x12
  4027c8:	mov	x9, x8
  4027cc:	mov	x10, x14
  4027d0:	b	402b00 <ferror@plt+0x1970>
  4027d4:	sub	w4, w0, #0x40
  4027d8:	lsr	x4, x1, x4
  4027dc:	mov	w5, #0x80                  	// #128
  4027e0:	sub	w5, w5, w0
  4027e4:	lsl	x1, x1, x5
  4027e8:	cmp	w0, #0x40
  4027ec:	csel	x0, x1, xzr, ne  // ne = any
  4027f0:	orr	x3, x0, x3
  4027f4:	cmp	x3, #0x0
  4027f8:	cset	x0, ne  // ne = any
  4027fc:	orr	x4, x4, x0
  402800:	mov	x1, #0x0                   	// #0
  402804:	b	402794 <ferror@plt+0x1604>
  402808:	orr	x4, x2, x12
  40280c:	cbnz	x4, 402ca8 <ferror@plt+0x1b18>
  402810:	and	x0, x11, #0xc00000
  402814:	cmp	x0, #0x800, lsl #12
  402818:	cset	x10, eq  // eq = none
  40281c:	mov	x1, x4
  402820:	b	4029c8 <ferror@plt+0x1838>
  402824:	orr	x4, x0, x5
  402828:	cbnz	x4, 402cd4 <ferror@plt+0x1b44>
  40282c:	and	x0, x11, #0xc00000
  402830:	cmp	x0, #0x800, lsl #12
  402834:	cset	x10, eq  // eq = none
  402838:	mov	x1, x4
  40283c:	b	4029c8 <ferror@plt+0x1838>
  402840:	mov	x0, #0x7fff                	// #32767
  402844:	cmp	x5, x0
  402848:	b.eq	402880 <ferror@plt+0x16f0>  // b.none
  40284c:	mov	w0, #0x0                   	// #0
  402850:	mov	x5, #0x7fff                	// #32767
  402854:	cmp	x8, x5
  402858:	b.eq	4028d4 <ferror@plt+0x1744>  // b.none
  40285c:	orr	x5, x1, x3
  402860:	cbnz	x5, 4028a0 <ferror@plt+0x1710>
  402864:	orr	x1, x2, x12
  402868:	cbnz	x1, 402900 <ferror@plt+0x1770>
  40286c:	mov	x10, x4
  402870:	mov	x1, #0x7ffffffffffff       	// #2251799813685247
  402874:	mov	x3, #0xfffffffffffffff8    	// #-8
  402878:	mov	w0, #0x1                   	// #1
  40287c:	b	402c70 <ferror@plt+0x1ae0>
  402880:	orr	x0, x1, x3
  402884:	cbz	x0, 402b7c <ferror@plt+0x19ec>
  402888:	lsr	x0, x1, #50
  40288c:	eor	x0, x0, #0x1
  402890:	and	w0, w0, #0x1
  402894:	mov	x5, #0x7fff                	// #32767
  402898:	cmp	x8, x5
  40289c:	b.eq	4028d4 <ferror@plt+0x1744>  // b.none
  4028a0:	orr	x12, x2, x12
  4028a4:	mov	x9, #0x7fff                	// #32767
  4028a8:	cbz	x12, 402b00 <ferror@plt+0x1970>
  4028ac:	lsr	x3, x1, #3
  4028b0:	tbz	x1, #50, 402914 <ferror@plt+0x1784>
  4028b4:	lsr	x4, x2, #3
  4028b8:	tbnz	x2, #50, 402914 <ferror@plt+0x1784>
  4028bc:	mov	x6, x7
  4028c0:	bfi	x6, x2, #61, #3
  4028c4:	mov	x3, x4
  4028c8:	mov	x10, x14
  4028cc:	b	402918 <ferror@plt+0x1788>
  4028d0:	mov	w0, #0x0                   	// #0
  4028d4:	orr	x5, x2, x12
  4028d8:	cbz	x5, 40285c <ferror@plt+0x16cc>
  4028dc:	tst	x2, #0x4000000000000
  4028e0:	csinc	w0, w0, wzr, ne  // ne = any
  4028e4:	orr	x4, x1, x3
  4028e8:	cbnz	x4, 4028a0 <ferror@plt+0x1710>
  4028ec:	mov	x1, x2
  4028f0:	mov	x3, x12
  4028f4:	mov	x10, x14
  4028f8:	mov	x9, #0x7fff                	// #32767
  4028fc:	b	402b00 <ferror@plt+0x1970>
  402900:	mov	x1, x2
  402904:	mov	x3, x12
  402908:	mov	x10, x14
  40290c:	mov	x9, #0x7fff                	// #32767
  402910:	b	402b00 <ferror@plt+0x1970>
  402914:	bfi	x6, x1, #61, #3
  402918:	extr	x1, x3, x6, #61
  40291c:	lsl	x3, x6, #3
  402920:	mov	x9, #0x7fff                	// #32767
  402924:	b	402b00 <ferror@plt+0x1970>
  402928:	sub	x4, x3, x12
  40292c:	cmp	x3, x4
  402930:	sbc	x5, x1, x2
  402934:	tbnz	x5, #51, 402954 <ferror@plt+0x17c4>
  402938:	orr	x1, x4, x5
  40293c:	cbnz	x1, 4025a0 <ferror@plt+0x1410>
  402940:	and	x0, x11, #0xc00000
  402944:	cmp	x0, #0x800, lsl #12
  402948:	cset	x10, eq  // eq = none
  40294c:	mov	x4, x1
  402950:	b	4029c8 <ferror@plt+0x1838>
  402954:	sub	x4, x12, x3
  402958:	cmp	x12, x4
  40295c:	sbc	x5, x2, x1
  402960:	mov	x10, x14
  402964:	b	4025a0 <ferror@plt+0x1410>
  402968:	clz	x1, x4
  40296c:	add	w0, w1, #0x34
  402970:	cmp	w0, #0x3f
  402974:	b.le	4025ac <ferror@plt+0x141c>
  402978:	sub	w1, w1, #0xc
  40297c:	lsl	x1, x4, x1
  402980:	b	4025c0 <ferror@plt+0x1430>
  402984:	sub	w9, w9, #0x3f
  402988:	lsr	x0, x1, x9
  40298c:	mov	w2, #0x80                  	// #128
  402990:	sub	w2, w2, w6
  402994:	lsl	x1, x1, x2
  402998:	cmp	w6, #0x40
  40299c:	csel	x2, x1, xzr, ne  // ne = any
  4029a0:	orr	x2, x5, x2
  4029a4:	cmp	x2, #0x0
  4029a8:	cset	x4, ne  // ne = any
  4029ac:	orr	x4, x0, x4
  4029b0:	mov	x1, #0x0                   	// #0
  4029b4:	b	4029c8 <ferror@plt+0x1838>
  4029b8:	sub	x9, x9, x2
  4029bc:	and	x1, x1, #0xfff7ffffffffffff
  4029c0:	mov	x4, x5
  4029c4:	cbnz	x9, 402af8 <ferror@plt+0x1968>
  4029c8:	orr	x3, x4, x1
  4029cc:	cbnz	x3, 402cb8 <ferror@plt+0x1b28>
  4029d0:	mov	x1, x3
  4029d4:	mov	x9, #0x0                   	// #0
  4029d8:	mov	w0, #0x0                   	// #0
  4029dc:	b	402a10 <ferror@plt+0x1880>
  4029e0:	mov	x3, x4
  4029e4:	mov	w4, #0x1                   	// #1
  4029e8:	mov	x9, #0x0                   	// #0
  4029ec:	mov	w0, #0x0                   	// #0
  4029f0:	b	402b0c <ferror@plt+0x197c>
  4029f4:	and	x2, x3, #0xf
  4029f8:	cmp	x2, #0x4
  4029fc:	b.eq	402a08 <ferror@plt+0x1878>  // b.none
  402a00:	adds	x3, x3, #0x4
  402a04:	cinc	x1, x1, cs  // cs = hs, nlast
  402a08:	cbz	w4, 402a10 <ferror@plt+0x1880>
  402a0c:	orr	w0, w0, #0x8
  402a10:	tbz	x1, #51, 402abc <ferror@plt+0x192c>
  402a14:	add	x9, x9, #0x1
  402a18:	mov	x2, #0x7fff                	// #32767
  402a1c:	cmp	x9, x2
  402a20:	b.eq	402a88 <ferror@plt+0x18f8>  // b.none
  402a24:	and	x2, x1, #0xfff7ffffffffffff
  402a28:	extr	x4, x1, x3, #3
  402a2c:	lsr	x1, x2, #3
  402a30:	mov	x3, #0x0                   	// #0
  402a34:	mov	x2, x4
  402a38:	bfxil	x3, x1, #0, #48
  402a3c:	bfi	x3, x9, #48, #15
  402a40:	bfi	x3, x10, #63, #1
  402a44:	stp	x2, x3, [sp, #16]
  402a48:	cbnz	w0, 402af0 <ferror@plt+0x1960>
  402a4c:	ldr	q0, [sp, #16]
  402a50:	ldp	x29, x30, [sp], #32
  402a54:	ret
  402a58:	cbnz	x10, 402a08 <ferror@plt+0x1878>
  402a5c:	adds	x3, x3, #0x8
  402a60:	cinc	x1, x1, cs  // cs = hs, nlast
  402a64:	b	402a08 <ferror@plt+0x1878>
  402a68:	cbz	x10, 402a08 <ferror@plt+0x1878>
  402a6c:	adds	x3, x3, #0x8
  402a70:	cinc	x1, x1, cs  // cs = hs, nlast
  402a74:	b	402a08 <ferror@plt+0x1878>
  402a78:	mov	x3, x4
  402a7c:	mov	x9, #0x0                   	// #0
  402a80:	mov	w0, #0x0                   	// #0
  402a84:	b	402a0c <ferror@plt+0x187c>
  402a88:	ands	x3, x11, #0xc00000
  402a8c:	b.eq	402ab0 <ferror@plt+0x1920>  // b.none
  402a90:	cmp	x3, #0x400, lsl #12
  402a94:	ccmp	x10, #0x0, #0x0, eq  // eq = none
  402a98:	b.eq	402ae8 <ferror@plt+0x1958>  // b.none
  402a9c:	cmp	x3, #0x800, lsl #12
  402aa0:	ccmp	x10, #0x0, #0x4, eq  // eq = none
  402aa4:	csetm	x3, eq  // eq = none
  402aa8:	mov	x1, #0x7ffe                	// #32766
  402aac:	csel	x9, x9, x1, ne  // ne = any
  402ab0:	mov	w1, #0x14                  	// #20
  402ab4:	orr	w0, w0, w1
  402ab8:	mov	x1, x3
  402abc:	extr	x4, x1, x3, #3
  402ac0:	lsr	x1, x1, #3
  402ac4:	mov	x2, #0x7fff                	// #32767
  402ac8:	cmp	x9, x2
  402acc:	b.ne	402a30 <ferror@plt+0x18a0>  // b.any
  402ad0:	orr	x2, x4, x1
  402ad4:	orr	x1, x1, #0x800000000000
  402ad8:	cbnz	x2, 402a30 <ferror@plt+0x18a0>
  402adc:	mov	x4, x2
  402ae0:	mov	x1, x2
  402ae4:	b	402a30 <ferror@plt+0x18a0>
  402ae8:	mov	x3, #0x0                   	// #0
  402aec:	b	402ab0 <ferror@plt+0x1920>
  402af0:	bl	404d50 <ferror@plt+0x3bc0>
  402af4:	b	402a4c <ferror@plt+0x18bc>
  402af8:	mov	x3, x4
  402afc:	mov	w0, #0x0                   	// #0
  402b00:	mov	w4, #0x0                   	// #0
  402b04:	tst	x3, #0x7
  402b08:	b.eq	402a10 <ferror@plt+0x1880>  // b.none
  402b0c:	orr	w0, w0, #0x10
  402b10:	and	x2, x11, #0xc00000
  402b14:	cmp	x2, #0x400, lsl #12
  402b18:	b.eq	402a58 <ferror@plt+0x18c8>  // b.none
  402b1c:	cmp	x2, #0x800, lsl #12
  402b20:	b.eq	402a68 <ferror@plt+0x18d8>  // b.none
  402b24:	cbz	x2, 4029f4 <ferror@plt+0x1864>
  402b28:	cbnz	w4, 402a0c <ferror@plt+0x187c>
  402b2c:	b	402a10 <ferror@plt+0x1880>
  402b30:	mov	x1, x2
  402b34:	mov	x3, x12
  402b38:	mov	x9, #0x7fff                	// #32767
  402b3c:	b	402b00 <ferror@plt+0x1970>
  402b40:	mov	x1, x2
  402b44:	mov	x4, x12
  402b48:	b	4029c8 <ferror@plt+0x1838>
  402b4c:	mov	x0, #0x0                   	// #0
  402b50:	mov	x4, #0x1                   	// #1
  402b54:	b	4021ac <ferror@plt+0x101c>
  402b58:	mov	x1, #0x0                   	// #0
  402b5c:	mov	x4, #0x1                   	// #1
  402b60:	b	402358 <ferror@plt+0x11c8>
  402b64:	mov	x0, #0x0                   	// #0
  402b68:	mov	x4, #0x1                   	// #1
  402b6c:	b	40258c <ferror@plt+0x13fc>
  402b70:	mov	x1, #0x0                   	// #0
  402b74:	mov	x4, #0x1                   	// #1
  402b78:	b	402794 <ferror@plt+0x1604>
  402b7c:	mov	x0, #0x7fff                	// #32767
  402b80:	cmp	x8, x0
  402b84:	b.eq	4028d0 <ferror@plt+0x1740>  // b.none
  402b88:	mov	w0, #0x0                   	// #0
  402b8c:	b	402864 <ferror@plt+0x16d4>
  402b90:	mov	x1, x0
  402b94:	mov	x3, x0
  402b98:	mov	w0, #0x0                   	// #0
  402b9c:	b	402c70 <ferror@plt+0x1ae0>
  402ba0:	mov	x1, x0
  402ba4:	mov	x3, x0
  402ba8:	mov	w0, #0x0                   	// #0
  402bac:	b	402c70 <ferror@plt+0x1ae0>
  402bb0:	mov	x1, x0
  402bb4:	mov	x3, x0
  402bb8:	mov	w0, #0x0                   	// #0
  402bbc:	b	402c70 <ferror@plt+0x1ae0>
  402bc0:	mov	x1, x3
  402bc4:	mov	w0, #0x0                   	// #0
  402bc8:	b	402c70 <ferror@plt+0x1ae0>
  402bcc:	mov	x1, x3
  402bd0:	mov	w0, #0x0                   	// #0
  402bd4:	b	402c70 <ferror@plt+0x1ae0>
  402bd8:	mov	x1, x3
  402bdc:	mov	w0, #0x0                   	// #0
  402be0:	b	402c70 <ferror@plt+0x1ae0>
  402be4:	mov	x1, x3
  402be8:	mov	w0, #0x14                  	// #20
  402bec:	b	402c70 <ferror@plt+0x1ae0>
  402bf0:	mov	x1, #0x0                   	// #0
  402bf4:	mov	x3, #0x0                   	// #0
  402bf8:	mov	x10, #0x0                   	// #0
  402bfc:	mov	w0, #0x14                  	// #20
  402c00:	b	402c70 <ferror@plt+0x1ae0>
  402c04:	mov	x1, #0x0                   	// #0
  402c08:	mov	x3, #0x0                   	// #0
  402c0c:	mov	w0, #0x14                  	// #20
  402c10:	b	402c70 <ferror@plt+0x1ae0>
  402c14:	mov	x1, x3
  402c18:	mov	w0, #0x14                  	// #20
  402c1c:	b	402c70 <ferror@plt+0x1ae0>
  402c20:	mov	x1, #0x0                   	// #0
  402c24:	mov	x3, #0x0                   	// #0
  402c28:	mov	x10, #0x0                   	// #0
  402c2c:	mov	w0, #0x14                  	// #20
  402c30:	b	402c70 <ferror@plt+0x1ae0>
  402c34:	mov	x1, #0x0                   	// #0
  402c38:	mov	x3, #0x0                   	// #0
  402c3c:	mov	w0, #0x14                  	// #20
  402c40:	b	402c70 <ferror@plt+0x1ae0>
  402c44:	mov	x1, x0
  402c48:	mov	x3, x0
  402c4c:	mov	w0, #0x0                   	// #0
  402c50:	b	402c70 <ferror@plt+0x1ae0>
  402c54:	mov	x1, x0
  402c58:	mov	x3, x0
  402c5c:	mov	w0, #0x0                   	// #0
  402c60:	b	402c70 <ferror@plt+0x1ae0>
  402c64:	mov	x1, x0
  402c68:	mov	x3, x0
  402c6c:	mov	w0, #0x0                   	// #0
  402c70:	mov	x9, #0x7fff                	// #32767
  402c74:	b	402a10 <ferror@plt+0x1880>
  402c78:	mov	x1, x3
  402c7c:	mov	x10, x14
  402c80:	mov	w0, #0x0                   	// #0
  402c84:	b	402c70 <ferror@plt+0x1ae0>
  402c88:	mov	x1, x3
  402c8c:	mov	x10, x14
  402c90:	mov	w0, #0x0                   	// #0
  402c94:	b	402c70 <ferror@plt+0x1ae0>
  402c98:	mov	x1, x3
  402c9c:	mov	x10, x14
  402ca0:	mov	w0, #0x0                   	// #0
  402ca4:	b	402c70 <ferror@plt+0x1ae0>
  402ca8:	mov	x1, x2
  402cac:	mov	x3, x12
  402cb0:	mov	x10, x14
  402cb4:	mov	x4, x3
  402cb8:	tst	x4, #0x7
  402cbc:	b.ne	4029e0 <ferror@plt+0x1850>  // b.any
  402cc0:	tbnz	w11, #11, 402a78 <ferror@plt+0x18e8>
  402cc4:	mov	x3, x4
  402cc8:	mov	x9, #0x0                   	// #0
  402ccc:	mov	w0, #0x0                   	// #0
  402cd0:	b	402a10 <ferror@plt+0x1880>
  402cd4:	mov	x1, x5
  402cd8:	mov	x3, x0
  402cdc:	b	402cb4 <ferror@plt+0x1b24>
  402ce0:	mov	x0, #0x7fff                	// #32767
  402ce4:	cmp	x8, x0
  402ce8:	b.eq	40246c <ferror@plt+0x12dc>  // b.none
  402cec:	mov	x1, x2
  402cf0:	mov	x3, x12
  402cf4:	mov	w0, #0x0                   	// #0
  402cf8:	b	402b00 <ferror@plt+0x1970>
  402cfc:	stp	x29, x30, [sp, #-32]!
  402d00:	mov	x29, sp
  402d04:	str	q0, [sp, #16]
  402d08:	ldr	x2, [sp, #16]
  402d0c:	ldr	x0, [sp, #24]
  402d10:	str	q1, [sp, #16]
  402d14:	ldr	x7, [sp, #16]
  402d18:	ldr	x1, [sp, #24]
  402d1c:	mrs	x12, fpcr
  402d20:	ubfx	x3, x0, #0, #48
  402d24:	ubfx	x6, x0, #48, #15
  402d28:	lsr	x0, x0, #63
  402d2c:	and	w9, w0, #0xff
  402d30:	cbz	w6, 402de4 <ferror@plt+0x1c54>
  402d34:	mov	x10, x3
  402d38:	mov	w5, #0x7fff                	// #32767
  402d3c:	cmp	w6, w5
  402d40:	b.eq	402e4c <ferror@plt+0x1cbc>  // b.none
  402d44:	extr	x3, x3, x2, #61
  402d48:	orr	x10, x3, #0x8000000000000
  402d4c:	lsl	x13, x2, #3
  402d50:	and	x6, x6, #0xffff
  402d54:	sub	x6, x6, #0x3, lsl #12
  402d58:	sub	x6, x6, #0xfff
  402d5c:	mov	x14, #0x0                   	// #0
  402d60:	mov	w3, #0x0                   	// #0
  402d64:	ubfx	x8, x1, #0, #48
  402d68:	mov	x4, x8
  402d6c:	ubfx	x11, x1, #48, #15
  402d70:	lsr	x2, x1, #63
  402d74:	and	w1, w2, #0xff
  402d78:	cbz	w11, 402e94 <ferror@plt+0x1d04>
  402d7c:	mov	w15, #0x7fff                	// #32767
  402d80:	cmp	w11, w15
  402d84:	b.eq	402ef4 <ferror@plt+0x1d64>  // b.none
  402d88:	extr	x4, x8, x7, #61
  402d8c:	orr	x4, x4, #0x8000000000000
  402d90:	lsl	x5, x7, #3
  402d94:	and	x11, x11, #0xffff
  402d98:	sub	x11, x11, #0x3, lsl #12
  402d9c:	sub	x11, x11, #0xfff
  402da0:	eor	w9, w9, w1
  402da4:	and	x9, x9, #0xff
  402da8:	sub	x6, x6, x11
  402dac:	lsl	x1, x14, #2
  402db0:	mov	x7, #0x0                   	// #0
  402db4:	cmp	x1, #0x7
  402db8:	b.le	402f4c <ferror@plt+0x1dbc>
  402dbc:	cmp	x1, #0xe
  402dc0:	b.gt	4032b8 <ferror@plt+0x2128>
  402dc4:	cmp	x1, #0xb
  402dc8:	b.gt	4032dc <ferror@plt+0x214c>
  402dcc:	cmp	x1, #0x9
  402dd0:	b.gt	403018 <ferror@plt+0x1e88>
  402dd4:	mov	x4, #0x0                   	// #0
  402dd8:	mov	x5, #0x0                   	// #0
  402ddc:	mov	x6, #0x7fff                	// #32767
  402de0:	b	403548 <ferror@plt+0x23b8>
  402de4:	orr	x13, x3, x2
  402de8:	cbz	x13, 402e6c <ferror@plt+0x1cdc>
  402dec:	cbz	x3, 402e28 <ferror@plt+0x1c98>
  402df0:	clz	x6, x3
  402df4:	sub	x10, x6, #0xf
  402df8:	add	w13, w10, #0x3
  402dfc:	lsl	x3, x3, x13
  402e00:	mov	w4, #0x3d                  	// #61
  402e04:	sub	w10, w4, w10
  402e08:	lsr	x10, x2, x10
  402e0c:	orr	x10, x10, x3
  402e10:	lsl	x13, x2, x13
  402e14:	mov	x2, #0xffffffffffffc011    	// #-16367
  402e18:	sub	x6, x2, x6
  402e1c:	mov	x14, #0x0                   	// #0
  402e20:	mov	w3, #0x0                   	// #0
  402e24:	b	402d64 <ferror@plt+0x1bd4>
  402e28:	clz	x10, x2
  402e2c:	add	x6, x10, #0x40
  402e30:	add	x10, x10, #0x31
  402e34:	cmp	x10, #0x3c
  402e38:	b.le	402df8 <ferror@plt+0x1c68>
  402e3c:	sub	w10, w10, #0x3d
  402e40:	mov	x13, x3
  402e44:	lsl	x10, x2, x10
  402e48:	b	402e14 <ferror@plt+0x1c84>
  402e4c:	orr	x13, x3, x2
  402e50:	cbz	x13, 402e80 <ferror@plt+0x1cf0>
  402e54:	lsr	x3, x3, #47
  402e58:	eor	w3, w3, #0x1
  402e5c:	mov	x13, x2
  402e60:	mov	x6, #0x7fff                	// #32767
  402e64:	mov	x14, #0x3                   	// #3
  402e68:	b	402d64 <ferror@plt+0x1bd4>
  402e6c:	mov	x10, x13
  402e70:	mov	x6, #0x0                   	// #0
  402e74:	mov	x14, #0x1                   	// #1
  402e78:	mov	w3, #0x0                   	// #0
  402e7c:	b	402d64 <ferror@plt+0x1bd4>
  402e80:	mov	x10, x13
  402e84:	mov	x6, #0x7fff                	// #32767
  402e88:	mov	x14, #0x2                   	// #2
  402e8c:	mov	w3, #0x0                   	// #0
  402e90:	b	402d64 <ferror@plt+0x1bd4>
  402e94:	orr	x5, x8, x7
  402e98:	cbz	x5, 402f14 <ferror@plt+0x1d84>
  402e9c:	cbz	x8, 402ed0 <ferror@plt+0x1d40>
  402ea0:	clz	x16, x8
  402ea4:	sub	x4, x16, #0xf
  402ea8:	add	w5, w4, #0x3
  402eac:	lsl	x8, x8, x5
  402eb0:	mov	w15, #0x3d                  	// #61
  402eb4:	sub	w4, w15, w4
  402eb8:	lsr	x4, x7, x4
  402ebc:	orr	x4, x4, x8
  402ec0:	lsl	x5, x7, x5
  402ec4:	mov	x11, #0xffffffffffffc011    	// #-16367
  402ec8:	sub	x11, x11, x16
  402ecc:	b	402da0 <ferror@plt+0x1c10>
  402ed0:	clz	x4, x7
  402ed4:	add	x16, x4, #0x40
  402ed8:	add	x4, x4, #0x31
  402edc:	cmp	x4, #0x3c
  402ee0:	b.le	402ea8 <ferror@plt+0x1d18>
  402ee4:	sub	w4, w4, #0x3d
  402ee8:	mov	x5, x8
  402eec:	lsl	x4, x7, x4
  402ef0:	b	402ec4 <ferror@plt+0x1d34>
  402ef4:	orr	x5, x8, x7
  402ef8:	cbz	x5, 402f3c <ferror@plt+0x1dac>
  402efc:	mov	x5, x7
  402f00:	mov	x11, #0x7fff                	// #32767
  402f04:	mov	x7, #0x3                   	// #3
  402f08:	tst	x8, #0x800000000000
  402f0c:	csinc	w3, w3, wzr, ne  // ne = any
  402f10:	b	402f20 <ferror@plt+0x1d90>
  402f14:	mov	x4, x5
  402f18:	mov	x11, #0x0                   	// #0
  402f1c:	mov	x7, #0x1                   	// #1
  402f20:	eor	w9, w9, w1
  402f24:	and	x9, x9, #0xff
  402f28:	sub	x6, x6, x11
  402f2c:	orr	x1, x7, x14, lsl #2
  402f30:	cmp	x1, #0x7
  402f34:	b.ne	402db4 <ferror@plt+0x1c24>  // b.any
  402f38:	b	402f94 <ferror@plt+0x1e04>
  402f3c:	mov	x4, x5
  402f40:	mov	x11, #0x7fff                	// #32767
  402f44:	mov	x7, #0x2                   	// #2
  402f48:	b	402f20 <ferror@plt+0x1d90>
  402f4c:	cmp	x1, #0x1
  402f50:	b.eq	4032d4 <ferror@plt+0x2144>  // b.none
  402f54:	b.le	403034 <ferror@plt+0x1ea4>
  402f58:	cmp	x1, #0x4
  402f5c:	b.eq	40352c <ferror@plt+0x239c>  // b.none
  402f60:	b.le	402f8c <ferror@plt+0x1dfc>
  402f64:	cmp	x1, #0x5
  402f68:	b.ne	403008 <ferror@plt+0x1e78>  // b.any
  402f6c:	mov	x4, #0xffffffffffff        	// #281474976710655
  402f70:	mov	x5, #0xffffffffffffffff    	// #-1
  402f74:	mov	x2, #0x0                   	// #0
  402f78:	mov	w3, #0x1                   	// #1
  402f7c:	orr	x4, x4, #0x800000000000
  402f80:	mov	x9, x2
  402f84:	mov	x6, #0x7fff                	// #32767
  402f88:	b	403548 <ferror@plt+0x23b8>
  402f8c:	cmp	x1, #0x2
  402f90:	b.eq	40353c <ferror@plt+0x23ac>  // b.none
  402f94:	cmp	x7, #0x1
  402f98:	b.eq	403570 <ferror@plt+0x23e0>  // b.none
  402f9c:	b.gt	4032f0 <ferror@plt+0x2160>
  402fa0:	mov	x9, x2
  402fa4:	cbnz	x7, 403548 <ferror@plt+0x23b8>
  402fa8:	add	x0, x6, #0x3, lsl #12
  402fac:	add	x0, x0, #0xfff
  402fb0:	cmp	x0, #0x0
  402fb4:	b.le	4033bc <ferror@plt+0x222c>
  402fb8:	tst	x5, #0x7
  402fbc:	b.eq	402fdc <ferror@plt+0x1e4c>  // b.none
  402fc0:	orr	w3, w3, #0x10
  402fc4:	and	x1, x12, #0xc00000
  402fc8:	cmp	x1, #0x400, lsl #12
  402fcc:	b.eq	403318 <ferror@plt+0x2188>  // b.none
  402fd0:	cmp	x1, #0x800, lsl #12
  402fd4:	b.eq	403328 <ferror@plt+0x2198>  // b.none
  402fd8:	cbz	x1, 403300 <ferror@plt+0x2170>
  402fdc:	tbz	x4, #52, 402fe8 <ferror@plt+0x1e58>
  402fe0:	and	x4, x4, #0xffefffffffffffff
  402fe4:	add	x0, x6, #0x4, lsl #12
  402fe8:	mov	x1, #0x7ffe                	// #32766
  402fec:	cmp	x0, x1
  402ff0:	b.gt	403338 <ferror@plt+0x21a8>
  402ff4:	extr	x5, x4, x5, #3
  402ff8:	lsr	x4, x4, #3
  402ffc:	mov	x9, x2
  403000:	mov	x6, x0
  403004:	b	403548 <ferror@plt+0x23b8>
  403008:	mov	x4, #0x0                   	// #0
  40300c:	mov	x5, #0x0                   	// #0
  403010:	mov	x6, #0x0                   	// #0
  403014:	b	403548 <ferror@plt+0x23b8>
  403018:	cmp	x1, #0xa
  40301c:	b.ne	402f94 <ferror@plt+0x1e04>  // b.any
  403020:	mov	x4, #0xffffffffffff        	// #281474976710655
  403024:	mov	x5, #0xffffffffffffffff    	// #-1
  403028:	mov	x2, #0x0                   	// #0
  40302c:	mov	w3, #0x1                   	// #1
  403030:	b	402f7c <ferror@plt+0x1dec>
  403034:	cmp	x10, x4
  403038:	b.hi	403044 <ferror@plt+0x1eb4>  // b.pmore
  40303c:	ccmp	x13, x5, #0x0, eq  // eq = none
  403040:	b.cc	403268 <ferror@plt+0x20d8>  // b.lo, b.ul, b.last
  403044:	lsr	x2, x10, #1
  403048:	extr	x0, x10, x13, #1
  40304c:	lsl	x13, x13, #63
  403050:	extr	x7, x4, x5, #52
  403054:	lsl	x8, x5, #12
  403058:	ubfx	x10, x4, #20, #32
  40305c:	and	x11, x7, #0xffffffff
  403060:	udiv	x4, x2, x10
  403064:	mul	x5, x11, x4
  403068:	msub	x2, x4, x10, x2
  40306c:	extr	x1, x2, x0, #32
  403070:	cmp	x5, x1
  403074:	b.ls	40308c <ferror@plt+0x1efc>  // b.plast
  403078:	add	x1, x1, x7
  40307c:	cmp	x5, x1
  403080:	ccmp	x7, x1, #0x2, hi  // hi = pmore
  403084:	b.ls	40327c <ferror@plt+0x20ec>  // b.plast
  403088:	sub	x4, x4, #0x1
  40308c:	sub	x1, x1, x5
  403090:	udiv	x15, x1, x10
  403094:	mul	x2, x11, x15
  403098:	msub	x1, x15, x10, x1
  40309c:	bfi	x0, x1, #32, #32
  4030a0:	cmp	x2, x0
  4030a4:	b.ls	4030bc <ferror@plt+0x1f2c>  // b.plast
  4030a8:	add	x0, x0, x7
  4030ac:	cmp	x2, x0
  4030b0:	ccmp	x7, x0, #0x2, hi  // hi = pmore
  4030b4:	b.ls	403288 <ferror@plt+0x20f8>  // b.plast
  4030b8:	sub	x15, x15, #0x1
  4030bc:	sub	x0, x0, x2
  4030c0:	orr	x15, x15, x4, lsl #32
  4030c4:	lsr	x1, x15, #32
  4030c8:	lsr	x14, x8, #32
  4030cc:	and	x2, x15, #0xffffffff
  4030d0:	and	x16, x8, #0xffffffff
  4030d4:	mul	x4, x2, x16
  4030d8:	mul	x17, x1, x16
  4030dc:	mul	x1, x1, x14
  4030e0:	madd	x2, x14, x2, x17
  4030e4:	add	x2, x2, x4, lsr #32
  4030e8:	mov	x5, #0x100000000           	// #4294967296
  4030ec:	add	x5, x1, x5
  4030f0:	cmp	x17, x2
  4030f4:	csel	x1, x5, x1, hi  // hi = pmore
  4030f8:	add	x1, x1, x2, lsr #32
  4030fc:	and	x4, x4, #0xffffffff
  403100:	add	x2, x4, x2, lsl #32
  403104:	cmp	x0, x1
  403108:	b.cc	403118 <ferror@plt+0x1f88>  // b.lo, b.ul, b.last
  40310c:	mov	x4, x15
  403110:	ccmp	x13, x2, #0x2, eq  // eq = none
  403114:	b.cs	403150 <ferror@plt+0x1fc0>  // b.hs, b.nlast
  403118:	sub	x4, x15, #0x1
  40311c:	adds	x13, x13, x8
  403120:	adc	x0, x0, x7
  403124:	cmp	x7, x0
  403128:	b.cc	403134 <ferror@plt+0x1fa4>  // b.lo, b.ul, b.last
  40312c:	ccmp	x8, x13, #0x2, eq  // eq = none
  403130:	b.hi	403150 <ferror@plt+0x1fc0>  // b.pmore
  403134:	cmp	x1, x0
  403138:	b.hi	403144 <ferror@plt+0x1fb4>  // b.pmore
  40313c:	ccmp	x2, x13, #0x0, eq  // eq = none
  403140:	b.ls	403150 <ferror@plt+0x1fc0>  // b.plast
  403144:	sub	x4, x15, #0x2
  403148:	adds	x13, x13, x8
  40314c:	adc	x0, x0, x7
  403150:	sub	x2, x13, x2
  403154:	cmp	x13, x2
  403158:	sbc	x0, x0, x1
  40315c:	mov	x5, #0xffffffffffffffff    	// #-1
  403160:	cmp	x7, x0
  403164:	b.eq	403260 <ferror@plt+0x20d0>  // b.none
  403168:	udiv	x1, x0, x10
  40316c:	mul	x5, x11, x1
  403170:	msub	x0, x1, x10, x0
  403174:	extr	x0, x0, x2, #32
  403178:	cmp	x5, x0
  40317c:	b.ls	403194 <ferror@plt+0x2004>  // b.plast
  403180:	add	x0, x0, x7
  403184:	cmp	x5, x0
  403188:	ccmp	x7, x0, #0x2, hi  // hi = pmore
  40318c:	b.ls	403294 <ferror@plt+0x2104>  // b.plast
  403190:	sub	x1, x1, #0x1
  403194:	sub	x0, x0, x5
  403198:	udiv	x5, x0, x10
  40319c:	mul	x11, x11, x5
  4031a0:	msub	x0, x5, x10, x0
  4031a4:	bfi	x2, x0, #32, #32
  4031a8:	mov	x0, x2
  4031ac:	cmp	x11, x2
  4031b0:	b.ls	4031c8 <ferror@plt+0x2038>  // b.plast
  4031b4:	add	x0, x2, x7
  4031b8:	cmp	x11, x0
  4031bc:	ccmp	x7, x0, #0x2, hi  // hi = pmore
  4031c0:	b.ls	4032a0 <ferror@plt+0x2110>  // b.plast
  4031c4:	sub	x5, x5, #0x1
  4031c8:	sub	x0, x0, x11
  4031cc:	orr	x2, x5, x1, lsl #32
  4031d0:	lsr	x1, x2, #32
  4031d4:	and	x10, x2, #0xffffffff
  4031d8:	mul	x5, x16, x10
  4031dc:	mul	x16, x1, x16
  4031e0:	mul	x1, x14, x1
  4031e4:	madd	x14, x14, x10, x16
  4031e8:	add	x14, x14, x5, lsr #32
  4031ec:	mov	x10, #0x100000000           	// #4294967296
  4031f0:	add	x10, x1, x10
  4031f4:	cmp	x16, x14
  4031f8:	csel	x1, x10, x1, hi  // hi = pmore
  4031fc:	add	x1, x1, x14, lsr #32
  403200:	and	x5, x5, #0xffffffff
  403204:	add	x14, x5, x14, lsl #32
  403208:	cmp	x0, x1
  40320c:	b.cc	40321c <ferror@plt+0x208c>  // b.lo, b.ul, b.last
  403210:	cmp	x14, #0x0
  403214:	ccmp	x0, x1, #0x0, ne  // ne = any
  403218:	b.ne	4032ac <ferror@plt+0x211c>  // b.any
  40321c:	sub	x5, x2, #0x1
  403220:	adds	x0, x0, x7
  403224:	b.cs	403250 <ferror@plt+0x20c0>  // b.hs, b.nlast
  403228:	cmp	x0, x1
  40322c:	b.cc	403238 <ferror@plt+0x20a8>  // b.lo, b.ul, b.last
  403230:	ccmp	x8, x14, #0x2, eq  // eq = none
  403234:	b.cs	403250 <ferror@plt+0x20c0>  // b.hs, b.nlast
  403238:	sub	x5, x2, #0x2
  40323c:	lsl	x2, x8, #1
  403240:	cmp	x8, x2
  403244:	cinc	x7, x7, hi  // hi = pmore
  403248:	add	x0, x0, x7
  40324c:	mov	x8, x2
  403250:	cmp	x0, x1
  403254:	orr	x0, x5, #0x1
  403258:	ccmp	x8, x14, #0x0, eq  // eq = none
  40325c:	csel	x5, x0, x5, ne  // ne = any
  403260:	mov	x2, x9
  403264:	b	402fa8 <ferror@plt+0x1e18>
  403268:	sub	x6, x6, #0x1
  40326c:	mov	x0, x13
  403270:	mov	x2, x10
  403274:	mov	x13, #0x0                   	// #0
  403278:	b	403050 <ferror@plt+0x1ec0>
  40327c:	sub	x4, x4, #0x2
  403280:	add	x1, x1, x7
  403284:	b	40308c <ferror@plt+0x1efc>
  403288:	sub	x15, x15, #0x2
  40328c:	add	x0, x0, x7
  403290:	b	4030bc <ferror@plt+0x1f2c>
  403294:	sub	x1, x1, #0x2
  403298:	add	x0, x0, x7
  40329c:	b	403194 <ferror@plt+0x2004>
  4032a0:	sub	x5, x5, #0x2
  4032a4:	add	x0, x0, x7
  4032a8:	b	4031c8 <ferror@plt+0x2038>
  4032ac:	mov	x5, x2
  4032b0:	mov	x8, #0x0                   	// #0
  4032b4:	b	403250 <ferror@plt+0x20c0>
  4032b8:	tbz	x10, #47, 403590 <ferror@plt+0x2400>
  4032bc:	ands	x1, x4, #0x800000000000
  4032c0:	csel	x4, x10, x4, ne  // ne = any
  4032c4:	cmp	x1, #0x0
  4032c8:	csel	x5, x13, x5, ne  // ne = any
  4032cc:	csel	x2, x0, x2, ne  // ne = any
  4032d0:	b	402f7c <ferror@plt+0x1dec>
  4032d4:	orr	w3, w3, #0x2
  4032d8:	b	402dd4 <ferror@plt+0x1c44>
  4032dc:	mov	x4, x10
  4032e0:	mov	x5, x13
  4032e4:	mov	x2, x0
  4032e8:	mov	x7, x14
  4032ec:	b	402f94 <ferror@plt+0x1e04>
  4032f0:	cmp	x7, #0x2
  4032f4:	b.ne	402f7c <ferror@plt+0x1dec>  // b.any
  4032f8:	mov	x9, x2
  4032fc:	b	402dd4 <ferror@plt+0x1c44>
  403300:	and	x1, x5, #0xf
  403304:	cmp	x1, #0x4
  403308:	b.eq	402fdc <ferror@plt+0x1e4c>  // b.none
  40330c:	adds	x5, x5, #0x4
  403310:	cinc	x4, x4, cs  // cs = hs, nlast
  403314:	b	402fdc <ferror@plt+0x1e4c>
  403318:	cbnz	x2, 402fdc <ferror@plt+0x1e4c>
  40331c:	adds	x5, x5, #0x8
  403320:	cinc	x4, x4, cs  // cs = hs, nlast
  403324:	b	402fdc <ferror@plt+0x1e4c>
  403328:	cbz	x2, 402fdc <ferror@plt+0x1e4c>
  40332c:	adds	x5, x5, #0x8
  403330:	cinc	x4, x4, cs  // cs = hs, nlast
  403334:	b	402fdc <ferror@plt+0x1e4c>
  403338:	and	x5, x12, #0xc00000
  40333c:	cmp	x5, #0x400, lsl #12
  403340:	b.eq	40338c <ferror@plt+0x21fc>  // b.none
  403344:	cmp	x5, #0x800, lsl #12
  403348:	b.eq	4033a4 <ferror@plt+0x2214>  // b.none
  40334c:	mov	x6, #0x7fff                	// #32767
  403350:	cbz	x5, 40335c <ferror@plt+0x21cc>
  403354:	mov	x5, #0xffffffffffffffff    	// #-1
  403358:	mov	x6, #0x7ffe                	// #32766
  40335c:	mov	w0, #0x14                  	// #20
  403360:	orr	w3, w3, w0
  403364:	mov	x4, x5
  403368:	mov	x1, #0x0                   	// #0
  40336c:	mov	x0, x5
  403370:	bfxil	x1, x4, #0, #48
  403374:	bfi	x1, x6, #48, #15
  403378:	bfi	x1, x2, #63, #1
  40337c:	stp	x0, x1, [sp, #16]
  403380:	mov	w0, w3
  403384:	bl	404d50 <ferror@plt+0x3bc0>
  403388:	b	403564 <ferror@plt+0x23d4>
  40338c:	cmp	x2, #0x0
  403390:	csetm	x5, ne  // ne = any
  403394:	mov	x6, #0x7ffe                	// #32766
  403398:	mov	x0, #0x7fff                	// #32767
  40339c:	csel	x6, x6, x0, ne  // ne = any
  4033a0:	b	40335c <ferror@plt+0x21cc>
  4033a4:	cmp	x2, #0x0
  4033a8:	csetm	x5, eq  // eq = none
  4033ac:	mov	x6, #0x7ffe                	// #32766
  4033b0:	mov	x0, #0x7fff                	// #32767
  4033b4:	csel	x6, x6, x0, eq  // eq = none
  4033b8:	b	40335c <ferror@plt+0x21cc>
  4033bc:	mov	x1, #0x1                   	// #1
  4033c0:	sub	x0, x1, x0
  4033c4:	cmp	x0, #0x74
  4033c8:	b.gt	4034cc <ferror@plt+0x233c>
  4033cc:	cmp	x0, #0x3f
  4033d0:	b.gt	403414 <ferror@plt+0x2284>
  4033d4:	mov	w6, #0x40                  	// #64
  4033d8:	sub	w6, w6, w0
  4033dc:	lsl	x1, x4, x6
  4033e0:	lsr	x7, x5, x0
  4033e4:	orr	x1, x1, x7
  4033e8:	lsl	x5, x5, x6
  4033ec:	cmp	x5, #0x0
  4033f0:	cset	x5, ne  // ne = any
  4033f4:	orr	x1, x1, x5
  4033f8:	lsr	x0, x4, x0
  4033fc:	tst	x1, #0x7
  403400:	b.ne	40345c <ferror@plt+0x22cc>  // b.any
  403404:	tbnz	x0, #51, 40347c <ferror@plt+0x22ec>
  403408:	extr	x5, x0, x1, #3
  40340c:	lsr	x4, x0, #3
  403410:	b	40344c <ferror@plt+0x22bc>
  403414:	sub	w6, w0, #0x40
  403418:	lsr	x6, x4, x6
  40341c:	mov	w1, #0x80                  	// #128
  403420:	sub	w1, w1, w0
  403424:	lsl	x4, x4, x1
  403428:	cmp	x0, #0x40
  40342c:	csel	x0, x4, xzr, ne  // ne = any
  403430:	orr	x5, x0, x5
  403434:	cmp	x5, #0x0
  403438:	cset	x1, ne  // ne = any
  40343c:	orr	x1, x6, x1
  403440:	lsr	x5, x6, #3
  403444:	ands	x4, x1, #0x7
  403448:	b.ne	403458 <ferror@plt+0x22c8>  // b.any
  40344c:	tbz	w12, #11, 403584 <ferror@plt+0x23f4>
  403450:	mov	x6, #0x0                   	// #0
  403454:	b	40348c <ferror@plt+0x22fc>
  403458:	mov	x0, #0x0                   	// #0
  40345c:	orr	w3, w3, #0x10
  403460:	and	x12, x12, #0xc00000
  403464:	cmp	x12, #0x400, lsl #12
  403468:	b.eq	4034ac <ferror@plt+0x231c>  // b.none
  40346c:	cmp	x12, #0x800, lsl #12
  403470:	b.eq	4034bc <ferror@plt+0x232c>  // b.none
  403474:	cbz	x12, 403494 <ferror@plt+0x2304>
  403478:	tbz	x0, #51, 4035a0 <ferror@plt+0x2410>
  40347c:	orr	w3, w3, #0x10
  403480:	mov	x4, #0x0                   	// #0
  403484:	mov	x5, #0x0                   	// #0
  403488:	mov	x6, #0x1                   	// #1
  40348c:	orr	w3, w3, #0x8
  403490:	b	403368 <ferror@plt+0x21d8>
  403494:	and	x4, x1, #0xf
  403498:	cmp	x4, #0x4
  40349c:	b.eq	403478 <ferror@plt+0x22e8>  // b.none
  4034a0:	adds	x1, x1, #0x4
  4034a4:	cinc	x0, x0, cs  // cs = hs, nlast
  4034a8:	b	403478 <ferror@plt+0x22e8>
  4034ac:	cbnz	x2, 403478 <ferror@plt+0x22e8>
  4034b0:	adds	x1, x1, #0x8
  4034b4:	cinc	x0, x0, cs  // cs = hs, nlast
  4034b8:	b	403478 <ferror@plt+0x22e8>
  4034bc:	cbz	x2, 403478 <ferror@plt+0x22e8>
  4034c0:	adds	x1, x1, #0x8
  4034c4:	cinc	x0, x0, cs  // cs = hs, nlast
  4034c8:	b	403478 <ferror@plt+0x22e8>
  4034cc:	orr	x5, x5, x4
  4034d0:	cbz	x5, 4034fc <ferror@plt+0x236c>
  4034d4:	orr	w3, w3, #0x10
  4034d8:	and	x12, x12, #0xc00000
  4034dc:	cmp	x12, #0x400, lsl #12
  4034e0:	b.eq	40350c <ferror@plt+0x237c>  // b.none
  4034e4:	cmp	x12, #0x800, lsl #12
  4034e8:	b.eq	40351c <ferror@plt+0x238c>  // b.none
  4034ec:	cmp	x12, #0x0
  4034f0:	mov	x5, #0x5                   	// #5
  4034f4:	csinc	x5, x5, xzr, eq  // eq = none
  4034f8:	lsr	x5, x5, #3
  4034fc:	orr	w3, w3, #0x8
  403500:	mov	x4, #0x0                   	// #0
  403504:	mov	x6, #0x0                   	// #0
  403508:	b	403368 <ferror@plt+0x21d8>
  40350c:	cmp	x2, #0x0
  403510:	mov	x5, #0x9                   	// #9
  403514:	csinc	x5, x5, xzr, eq  // eq = none
  403518:	b	4034f8 <ferror@plt+0x2368>
  40351c:	cmp	x2, #0x0
  403520:	mov	x5, #0x9                   	// #9
  403524:	csinc	x5, x5, xzr, ne  // ne = any
  403528:	b	4034f8 <ferror@plt+0x2368>
  40352c:	mov	x4, #0x0                   	// #0
  403530:	mov	x5, #0x0                   	// #0
  403534:	mov	x6, #0x0                   	// #0
  403538:	b	403548 <ferror@plt+0x23b8>
  40353c:	mov	x4, #0x0                   	// #0
  403540:	mov	x5, #0x0                   	// #0
  403544:	mov	x6, #0x0                   	// #0
  403548:	mov	x1, #0x0                   	// #0
  40354c:	mov	x0, x5
  403550:	bfxil	x1, x4, #0, #48
  403554:	bfi	x1, x6, #48, #15
  403558:	bfi	x1, x9, #63, #1
  40355c:	stp	x0, x1, [sp, #16]
  403560:	cbnz	w3, 403380 <ferror@plt+0x21f0>
  403564:	ldr	q0, [sp, #16]
  403568:	ldp	x29, x30, [sp], #32
  40356c:	ret
  403570:	mov	x9, x2
  403574:	mov	x4, #0x0                   	// #0
  403578:	mov	x5, #0x0                   	// #0
  40357c:	mov	x6, #0x0                   	// #0
  403580:	b	403548 <ferror@plt+0x23b8>
  403584:	mov	x9, x2
  403588:	mov	x6, #0x0                   	// #0
  40358c:	b	403548 <ferror@plt+0x23b8>
  403590:	mov	x4, x10
  403594:	mov	x5, x13
  403598:	mov	x2, x0
  40359c:	b	402f7c <ferror@plt+0x1dec>
  4035a0:	extr	x5, x0, x1, #3
  4035a4:	lsr	x4, x0, #3
  4035a8:	mov	x6, #0x0                   	// #0
  4035ac:	b	40348c <ferror@plt+0x22fc>
  4035b0:	stp	x29, x30, [sp, #-32]!
  4035b4:	mov	x29, sp
  4035b8:	str	q0, [sp, #16]
  4035bc:	ldr	x2, [sp, #16]
  4035c0:	ldr	x0, [sp, #24]
  4035c4:	str	q1, [sp, #16]
  4035c8:	ldr	x7, [sp, #16]
  4035cc:	ldr	x1, [sp, #24]
  4035d0:	mrs	x13, fpcr
  4035d4:	ubfx	x8, x0, #0, #48
  4035d8:	ubfx	x9, x0, #48, #15
  4035dc:	lsr	x0, x0, #63
  4035e0:	and	w11, w0, #0xff
  4035e4:	cbz	w9, 4036cc <ferror@plt+0x253c>
  4035e8:	mov	x4, x8
  4035ec:	mov	w5, #0x7fff                	// #32767
  4035f0:	cmp	w9, w5
  4035f4:	b.eq	403734 <ferror@plt+0x25a4>  // b.none
  4035f8:	extr	x4, x8, x2, #61
  4035fc:	orr	x4, x4, #0x8000000000000
  403600:	lsl	x5, x2, #3
  403604:	and	x9, x9, #0xffff
  403608:	sub	x9, x9, #0x3, lsl #12
  40360c:	sub	x9, x9, #0xfff
  403610:	mov	x6, #0x0                   	// #0
  403614:	mov	w8, #0x0                   	// #0
  403618:	ubfx	x14, x1, #0, #48
  40361c:	ubfx	x12, x1, #48, #15
  403620:	lsr	x1, x1, #63
  403624:	and	w3, w1, #0xff
  403628:	cbz	w12, 40377c <ferror@plt+0x25ec>
  40362c:	mov	w10, #0x7fff                	// #32767
  403630:	cmp	w12, w10
  403634:	b.eq	4037e0 <ferror@plt+0x2650>  // b.none
  403638:	extr	x10, x14, x7, #61
  40363c:	orr	x10, x10, #0x8000000000000
  403640:	lsl	x7, x7, #3
  403644:	and	x12, x12, #0xffff
  403648:	sub	x12, x12, #0x3, lsl #12
  40364c:	sub	x12, x12, #0xfff
  403650:	mov	x14, #0x0                   	// #0
  403654:	eor	w11, w11, w3
  403658:	and	x11, x11, #0xff
  40365c:	add	x12, x9, x12
  403660:	add	x9, x12, #0x1
  403664:	orr	x3, x14, x6, lsl #2
  403668:	cmp	x3, #0xa
  40366c:	b.le	403880 <ferror@plt+0x26f0>
  403670:	cmp	x3, #0xc
  403674:	csel	x1, x1, x0, lt  // lt = tstop
  403678:	csel	x4, x10, x4, lt  // lt = tstop
  40367c:	csel	x5, x7, x5, lt  // lt = tstop
  403680:	csel	x6, x14, x6, lt  // lt = tstop
  403684:	cmp	x6, #0x2
  403688:	b.eq	403c68 <ferror@plt+0x2ad8>  // b.none
  40368c:	b.gt	4038cc <ferror@plt+0x273c>
  403690:	cbz	x6, 403c88 <ferror@plt+0x2af8>
  403694:	cmp	x6, #0x1
  403698:	csel	x4, x4, xzr, ne  // ne = any
  40369c:	csel	x5, x5, xzr, ne  // ne = any
  4036a0:	csel	x9, x9, xzr, ne  // ne = any
  4036a4:	mov	x3, #0x0                   	// #0
  4036a8:	mov	x2, x5
  4036ac:	bfxil	x3, x4, #0, #48
  4036b0:	bfi	x3, x9, #48, #15
  4036b4:	bfi	x3, x1, #63, #1
  4036b8:	stp	x2, x3, [sp, #16]
  4036bc:	cbnz	w8, 403abc <ferror@plt+0x292c>
  4036c0:	ldr	q0, [sp, #16]
  4036c4:	ldp	x29, x30, [sp], #32
  4036c8:	ret
  4036cc:	orr	x5, x8, x2
  4036d0:	cbz	x5, 403754 <ferror@plt+0x25c4>
  4036d4:	cbz	x8, 403710 <ferror@plt+0x2580>
  4036d8:	clz	x6, x8
  4036dc:	sub	x4, x6, #0xf
  4036e0:	add	w5, w4, #0x3
  4036e4:	lsl	x8, x8, x5
  4036e8:	mov	w3, #0x3d                  	// #61
  4036ec:	sub	w4, w3, w4
  4036f0:	lsr	x4, x2, x4
  4036f4:	orr	x4, x4, x8
  4036f8:	lsl	x5, x2, x5
  4036fc:	mov	x9, #0xffffffffffffc011    	// #-16367
  403700:	sub	x9, x9, x6
  403704:	mov	x6, #0x0                   	// #0
  403708:	mov	w8, #0x0                   	// #0
  40370c:	b	403618 <ferror@plt+0x2488>
  403710:	clz	x4, x2
  403714:	add	x6, x4, #0x40
  403718:	add	x4, x4, #0x31
  40371c:	cmp	x4, #0x3c
  403720:	b.le	4036e0 <ferror@plt+0x2550>
  403724:	sub	w4, w4, #0x3d
  403728:	mov	x5, x8
  40372c:	lsl	x4, x2, x4
  403730:	b	4036fc <ferror@plt+0x256c>
  403734:	orr	x5, x8, x2
  403738:	cbz	x5, 403768 <ferror@plt+0x25d8>
  40373c:	lsr	x8, x8, #47
  403740:	eor	w8, w8, #0x1
  403744:	mov	x5, x2
  403748:	mov	x9, #0x7fff                	// #32767
  40374c:	mov	x6, #0x3                   	// #3
  403750:	b	403618 <ferror@plt+0x2488>
  403754:	mov	x4, x5
  403758:	mov	x9, #0x0                   	// #0
  40375c:	mov	x6, #0x1                   	// #1
  403760:	mov	w8, #0x0                   	// #0
  403764:	b	403618 <ferror@plt+0x2488>
  403768:	mov	x4, x5
  40376c:	mov	x9, #0x7fff                	// #32767
  403770:	mov	x6, #0x2                   	// #2
  403774:	mov	w8, #0x0                   	// #0
  403778:	b	403618 <ferror@plt+0x2488>
  40377c:	orr	x10, x14, x7
  403780:	cbz	x10, 403cf4 <ferror@plt+0x2b64>
  403784:	cbz	x14, 4037bc <ferror@plt+0x262c>
  403788:	clz	x15, x14
  40378c:	sub	x10, x15, #0xf
  403790:	add	w12, w10, #0x3
  403794:	lsl	x14, x14, x12
  403798:	mov	w2, #0x3d                  	// #61
  40379c:	sub	w10, w2, w10
  4037a0:	lsr	x10, x7, x10
  4037a4:	orr	x10, x10, x14
  4037a8:	lsl	x7, x7, x12
  4037ac:	mov	x12, #0xffffffffffffc011    	// #-16367
  4037b0:	sub	x12, x12, x15
  4037b4:	mov	x14, #0x0                   	// #0
  4037b8:	b	403654 <ferror@plt+0x24c4>
  4037bc:	clz	x10, x7
  4037c0:	add	x15, x10, #0x40
  4037c4:	add	x10, x10, #0x31
  4037c8:	cmp	x10, #0x3c
  4037cc:	b.le	403790 <ferror@plt+0x2600>
  4037d0:	sub	w10, w10, #0x3d
  4037d4:	lsl	x10, x7, x10
  4037d8:	mov	x7, x14
  4037dc:	b	4037ac <ferror@plt+0x261c>
  4037e0:	orr	x10, x14, x7
  4037e4:	cbz	x10, 403854 <ferror@plt+0x26c4>
  4037e8:	tst	x14, #0x800000000000
  4037ec:	csinc	w8, w8, wzr, ne  // ne = any
  4037f0:	eor	w11, w11, w3
  4037f4:	and	x11, x11, #0xff
  4037f8:	add	x9, x9, #0x8, lsl #12
  4037fc:	lsl	x2, x6, #2
  403800:	orr	x3, x2, #0x3
  403804:	cmp	x3, #0xa
  403808:	b.gt	4038d8 <ferror@plt+0x2748>
  40380c:	mov	x10, x14
  403810:	mov	x14, #0x3                   	// #3
  403814:	mov	x2, #0x1                   	// #1
  403818:	lsl	x2, x2, x3
  40381c:	mov	x0, #0x530                 	// #1328
  403820:	tst	x2, x0
  403824:	b.ne	403a34 <ferror@plt+0x28a4>  // b.any
  403828:	mov	x0, #0x240                 	// #576
  40382c:	ands	x2, x2, x0
  403830:	mov	x4, #0xffffffffffff        	// #281474976710655
  403834:	csel	x4, x10, x4, eq  // eq = none
  403838:	cmp	x2, #0x0
  40383c:	csinv	x5, x7, xzr, eq  // eq = none
  403840:	csel	x1, x1, xzr, eq  // eq = none
  403844:	mov	x6, #0x3                   	// #3
  403848:	csel	x6, x14, x6, eq  // eq = none
  40384c:	csinc	w8, w8, wzr, eq  // eq = none
  403850:	b	403684 <ferror@plt+0x24f4>
  403854:	eor	w11, w11, w3
  403858:	and	x11, x11, #0xff
  40385c:	add	x12, x9, #0x7, lsl #12
  403860:	add	x12, x12, #0xfff
  403864:	add	x9, x9, #0x8, lsl #12
  403868:	lsl	x2, x6, #2
  40386c:	orr	x3, x2, #0x2
  403870:	cmp	x3, #0xa
  403874:	b.gt	4038a0 <ferror@plt+0x2710>
  403878:	mov	x7, x10
  40387c:	mov	x14, #0x2                   	// #2
  403880:	cmp	x3, #0x2
  403884:	b.gt	403814 <ferror@plt+0x2684>
  403888:	cbz	x3, 4038e4 <ferror@plt+0x2754>
  40388c:	mov	x4, x10
  403890:	mov	x5, x7
  403894:	mov	x1, x11
  403898:	mov	x6, x14
  40389c:	b	403684 <ferror@plt+0x24f4>
  4038a0:	mov	x7, x10
  4038a4:	mov	x14, #0x2                   	// #2
  4038a8:	cmp	x3, #0xe
  4038ac:	b.le	403670 <ferror@plt+0x24e0>
  4038b0:	tbz	x4, #47, 4038c8 <ferror@plt+0x2738>
  4038b4:	ands	x2, x10, #0x800000000000
  4038b8:	csel	x4, x4, x10, ne  // ne = any
  4038bc:	cmp	x2, #0x0
  4038c0:	csel	x5, x5, x7, ne  // ne = any
  4038c4:	csel	x0, x0, x1, ne  // ne = any
  4038c8:	mov	x1, x0
  4038cc:	orr	x4, x4, #0x800000000000
  4038d0:	mov	x9, #0x7fff                	// #32767
  4038d4:	b	4036a4 <ferror@plt+0x2514>
  4038d8:	mov	x10, x14
  4038dc:	mov	x14, #0x3                   	// #3
  4038e0:	b	4038a8 <ferror@plt+0x2718>
  4038e4:	lsr	x6, x5, #32
  4038e8:	lsr	x1, x7, #32
  4038ec:	and	x2, x5, #0xffffffff
  4038f0:	and	x7, x7, #0xffffffff
  4038f4:	mul	x14, x7, x2
  4038f8:	mul	x3, x6, x7
  4038fc:	mul	x5, x6, x1
  403900:	madd	x16, x1, x2, x3
  403904:	add	x16, x16, x14, lsr #32
  403908:	mov	x0, #0x100000000           	// #4294967296
  40390c:	add	x0, x5, x0
  403910:	cmp	x3, x16
  403914:	csel	x5, x0, x5, hi  // hi = pmore
  403918:	and	x14, x14, #0xffffffff
  40391c:	add	x14, x14, x16, lsl #32
  403920:	lsr	x0, x10, #32
  403924:	and	x10, x10, #0xffffffff
  403928:	mul	x3, x2, x10
  40392c:	mul	x17, x6, x10
  403930:	mul	x6, x6, x0
  403934:	madd	x2, x0, x2, x17
  403938:	add	x2, x2, x3, lsr #32
  40393c:	mov	x15, #0x100000000           	// #4294967296
  403940:	add	x15, x6, x15
  403944:	cmp	x17, x2
  403948:	csel	x6, x15, x6, hi  // hi = pmore
  40394c:	add	x15, x6, x2, lsr #32
  403950:	and	x3, x3, #0xffffffff
  403954:	add	x3, x3, x2, lsl #32
  403958:	add	x16, x3, x16, lsr #32
  40395c:	lsr	x2, x4, #32
  403960:	and	x4, x4, #0xffffffff
  403964:	mul	x6, x7, x4
  403968:	mul	x7, x2, x7
  40396c:	mul	x17, x1, x2
  403970:	madd	x1, x1, x4, x7
  403974:	add	x1, x1, x6, lsr #32
  403978:	mov	x18, #0x100000000           	// #4294967296
  40397c:	add	x18, x17, x18
  403980:	cmp	x7, x1
  403984:	csel	x17, x18, x17, hi  // hi = pmore
  403988:	add	x7, x17, x1, lsr #32
  40398c:	and	x6, x6, #0xffffffff
  403990:	add	x1, x6, x1, lsl #32
  403994:	mul	x6, x4, x10
  403998:	mul	x10, x2, x10
  40399c:	mul	x2, x0, x2
  4039a0:	madd	x0, x0, x4, x10
  4039a4:	add	x0, x0, x6, lsr #32
  4039a8:	mov	x4, #0x100000000           	// #4294967296
  4039ac:	add	x4, x2, x4
  4039b0:	cmp	x10, x0
  4039b4:	csel	x2, x4, x2, hi  // hi = pmore
  4039b8:	add	x5, x5, x16
  4039bc:	cmp	x5, x3
  4039c0:	cset	x16, cc  // cc = lo, ul, last
  4039c4:	and	x3, x6, #0xffffffff
  4039c8:	add	x3, x3, x0, lsl #32
  4039cc:	add	x3, x3, x15
  4039d0:	cinc	x10, x3, cc  // cc = lo, ul, last
  4039d4:	adds	x1, x5, x1
  4039d8:	cset	x5, cs  // cs = hs, nlast
  4039dc:	add	x4, x10, x7
  4039e0:	cinc	x6, x4, cs  // cs = hs, nlast
  4039e4:	cmp	x3, x15
  4039e8:	ccmp	x10, x16, #0x0, cs  // cs = hs, nlast
  4039ec:	lsr	x0, x0, #32
  4039f0:	cinc	x0, x0, cc  // cc = lo, ul, last
  4039f4:	cmp	x4, x7
  4039f8:	ccmp	x6, x5, #0x0, cs  // cs = hs, nlast
  4039fc:	cinc	x2, x2, cc  // cc = lo, ul, last
  403a00:	add	x0, x0, x2
  403a04:	extr	x4, x0, x6, #51
  403a08:	orr	x14, x14, x1, lsl #13
  403a0c:	cmp	x14, #0x0
  403a10:	cset	x5, ne  // ne = any
  403a14:	extr	x1, x6, x1, #51
  403a18:	orr	x5, x5, x1
  403a1c:	tbz	x0, #39, 403c80 <ferror@plt+0x2af0>
  403a20:	and	x0, x5, #0x1
  403a24:	orr	x5, x0, x5, lsr #1
  403a28:	orr	x5, x5, x4, lsl #63
  403a2c:	lsr	x4, x4, #1
  403a30:	b	403c84 <ferror@plt+0x2af4>
  403a34:	mov	x1, x11
  403a38:	b	403684 <ferror@plt+0x24f4>
  403a3c:	and	x2, x5, #0xf
  403a40:	cmp	x2, #0x4
  403a44:	b.eq	403cbc <ferror@plt+0x2b2c>  // b.none
  403a48:	adds	x5, x5, #0x4
  403a4c:	cinc	x4, x4, cs  // cs = hs, nlast
  403a50:	b	403cbc <ferror@plt+0x2b2c>
  403a54:	cbnz	x1, 403cbc <ferror@plt+0x2b2c>
  403a58:	adds	x5, x5, #0x8
  403a5c:	cinc	x4, x4, cs  // cs = hs, nlast
  403a60:	b	403cbc <ferror@plt+0x2b2c>
  403a64:	cbz	x1, 403cbc <ferror@plt+0x2b2c>
  403a68:	adds	x5, x5, #0x8
  403a6c:	cinc	x4, x4, cs  // cs = hs, nlast
  403a70:	b	403cbc <ferror@plt+0x2b2c>
  403a74:	and	x5, x13, #0xc00000
  403a78:	cmp	x5, #0x400, lsl #12
  403a7c:	b.eq	403ac8 <ferror@plt+0x2938>  // b.none
  403a80:	cmp	x5, #0x800, lsl #12
  403a84:	b.eq	403ae0 <ferror@plt+0x2950>  // b.none
  403a88:	mov	x0, #0x7fff                	// #32767
  403a8c:	cbz	x5, 403a98 <ferror@plt+0x2908>
  403a90:	mov	x5, #0xffffffffffffffff    	// #-1
  403a94:	mov	x0, #0x7ffe                	// #32766
  403a98:	mov	w2, #0x14                  	// #20
  403a9c:	orr	w8, w8, w2
  403aa0:	mov	x4, x5
  403aa4:	mov	x3, #0x0                   	// #0
  403aa8:	mov	x2, x5
  403aac:	bfxil	x3, x4, #0, #48
  403ab0:	bfi	x3, x0, #48, #15
  403ab4:	bfi	x3, x1, #63, #1
  403ab8:	stp	x2, x3, [sp, #16]
  403abc:	mov	w0, w8
  403ac0:	bl	404d50 <ferror@plt+0x3bc0>
  403ac4:	b	4036c0 <ferror@plt+0x2530>
  403ac8:	cmp	x1, #0x0
  403acc:	csetm	x5, ne  // ne = any
  403ad0:	mov	x0, #0x7ffe                	// #32766
  403ad4:	mov	x2, #0x7fff                	// #32767
  403ad8:	csel	x0, x0, x2, ne  // ne = any
  403adc:	b	403a98 <ferror@plt+0x2908>
  403ae0:	cmp	x1, #0x0
  403ae4:	csetm	x5, eq  // eq = none
  403ae8:	mov	x0, #0x7ffe                	// #32766
  403aec:	mov	x2, #0x7fff                	// #32767
  403af0:	csel	x0, x0, x2, eq  // eq = none
  403af4:	b	403a98 <ferror@plt+0x2908>
  403af8:	mov	x2, #0x1                   	// #1
  403afc:	sub	x0, x2, x0
  403b00:	cmp	x0, #0x74
  403b04:	b.gt	403c08 <ferror@plt+0x2a78>
  403b08:	cmp	x0, #0x3f
  403b0c:	b.gt	403b50 <ferror@plt+0x29c0>
  403b10:	mov	w3, #0x40                  	// #64
  403b14:	sub	w3, w3, w0
  403b18:	lsl	x2, x4, x3
  403b1c:	lsr	x6, x5, x0
  403b20:	orr	x2, x2, x6
  403b24:	lsl	x3, x5, x3
  403b28:	cmp	x3, #0x0
  403b2c:	cset	x3, ne  // ne = any
  403b30:	orr	x2, x2, x3
  403b34:	lsr	x0, x4, x0
  403b38:	tst	x2, #0x7
  403b3c:	b.ne	403b98 <ferror@plt+0x2a08>  // b.any
  403b40:	tbnz	x0, #51, 403bb8 <ferror@plt+0x2a28>
  403b44:	extr	x5, x0, x2, #3
  403b48:	lsr	x4, x0, #3
  403b4c:	b	403b88 <ferror@plt+0x29f8>
  403b50:	sub	w3, w0, #0x40
  403b54:	lsr	x3, x4, x3
  403b58:	mov	w2, #0x80                  	// #128
  403b5c:	sub	w2, w2, w0
  403b60:	lsl	x4, x4, x2
  403b64:	cmp	x0, #0x40
  403b68:	csel	x0, x4, xzr, ne  // ne = any
  403b6c:	orr	x5, x0, x5
  403b70:	cmp	x5, #0x0
  403b74:	cset	x2, ne  // ne = any
  403b78:	orr	x2, x3, x2
  403b7c:	lsr	x5, x3, #3
  403b80:	ands	x4, x2, #0x7
  403b84:	b.ne	403b94 <ferror@plt+0x2a04>  // b.any
  403b88:	tbz	w13, #11, 403c78 <ferror@plt+0x2ae8>
  403b8c:	mov	x0, #0x0                   	// #0
  403b90:	b	403bc8 <ferror@plt+0x2a38>
  403b94:	mov	x0, #0x0                   	// #0
  403b98:	orr	w8, w8, #0x10
  403b9c:	and	x13, x13, #0xc00000
  403ba0:	cmp	x13, #0x400, lsl #12
  403ba4:	b.eq	403be8 <ferror@plt+0x2a58>  // b.none
  403ba8:	cmp	x13, #0x800, lsl #12
  403bac:	b.eq	403bf8 <ferror@plt+0x2a68>  // b.none
  403bb0:	cbz	x13, 403bd0 <ferror@plt+0x2a40>
  403bb4:	tbz	x0, #51, 403ce4 <ferror@plt+0x2b54>
  403bb8:	orr	w8, w8, #0x10
  403bbc:	mov	x4, #0x0                   	// #0
  403bc0:	mov	x5, #0x0                   	// #0
  403bc4:	mov	x0, #0x1                   	// #1
  403bc8:	orr	w8, w8, #0x8
  403bcc:	b	403aa4 <ferror@plt+0x2914>
  403bd0:	and	x3, x2, #0xf
  403bd4:	cmp	x3, #0x4
  403bd8:	b.eq	403bb4 <ferror@plt+0x2a24>  // b.none
  403bdc:	adds	x2, x2, #0x4
  403be0:	cinc	x0, x0, cs  // cs = hs, nlast
  403be4:	b	403bb4 <ferror@plt+0x2a24>
  403be8:	cbnz	x1, 403bb4 <ferror@plt+0x2a24>
  403bec:	adds	x2, x2, #0x8
  403bf0:	cinc	x0, x0, cs  // cs = hs, nlast
  403bf4:	b	403bb4 <ferror@plt+0x2a24>
  403bf8:	cbz	x1, 403bb4 <ferror@plt+0x2a24>
  403bfc:	adds	x2, x2, #0x8
  403c00:	cinc	x0, x0, cs  // cs = hs, nlast
  403c04:	b	403bb4 <ferror@plt+0x2a24>
  403c08:	orr	x5, x5, x4
  403c0c:	cbz	x5, 403c38 <ferror@plt+0x2aa8>
  403c10:	orr	w8, w8, #0x10
  403c14:	and	x13, x13, #0xc00000
  403c18:	cmp	x13, #0x400, lsl #12
  403c1c:	b.eq	403c48 <ferror@plt+0x2ab8>  // b.none
  403c20:	cmp	x13, #0x800, lsl #12
  403c24:	b.eq	403c58 <ferror@plt+0x2ac8>  // b.none
  403c28:	cmp	x13, #0x0
  403c2c:	mov	x5, #0x5                   	// #5
  403c30:	csinc	x5, x5, xzr, eq  // eq = none
  403c34:	lsr	x5, x5, #3
  403c38:	orr	w8, w8, #0x8
  403c3c:	mov	x4, #0x0                   	// #0
  403c40:	mov	x0, #0x0                   	// #0
  403c44:	b	403aa4 <ferror@plt+0x2914>
  403c48:	cmp	x1, #0x0
  403c4c:	mov	x5, #0x9                   	// #9
  403c50:	csinc	x5, x5, xzr, eq  // eq = none
  403c54:	b	403c34 <ferror@plt+0x2aa4>
  403c58:	cmp	x1, #0x0
  403c5c:	mov	x5, #0x9                   	// #9
  403c60:	csinc	x5, x5, xzr, ne  // ne = any
  403c64:	b	403c34 <ferror@plt+0x2aa4>
  403c68:	mov	x4, #0x0                   	// #0
  403c6c:	mov	x5, #0x0                   	// #0
  403c70:	mov	x9, #0x7fff                	// #32767
  403c74:	b	4036a4 <ferror@plt+0x2514>
  403c78:	mov	x9, #0x0                   	// #0
  403c7c:	b	4036a4 <ferror@plt+0x2514>
  403c80:	mov	x9, x12
  403c84:	mov	x1, x11
  403c88:	add	x0, x9, #0x3, lsl #12
  403c8c:	add	x0, x0, #0xfff
  403c90:	cmp	x0, #0x0
  403c94:	b.le	403af8 <ferror@plt+0x2968>
  403c98:	tst	x5, #0x7
  403c9c:	b.eq	403cbc <ferror@plt+0x2b2c>  // b.none
  403ca0:	orr	w8, w8, #0x10
  403ca4:	and	x2, x13, #0xc00000
  403ca8:	cmp	x2, #0x400, lsl #12
  403cac:	b.eq	403a54 <ferror@plt+0x28c4>  // b.none
  403cb0:	cmp	x2, #0x800, lsl #12
  403cb4:	b.eq	403a64 <ferror@plt+0x28d4>  // b.none
  403cb8:	cbz	x2, 403a3c <ferror@plt+0x28ac>
  403cbc:	tbz	x4, #52, 403cc8 <ferror@plt+0x2b38>
  403cc0:	and	x4, x4, #0xffefffffffffffff
  403cc4:	add	x0, x9, #0x4, lsl #12
  403cc8:	mov	x2, #0x7ffe                	// #32766
  403ccc:	cmp	x0, x2
  403cd0:	b.gt	403a74 <ferror@plt+0x28e4>
  403cd4:	extr	x5, x4, x5, #3
  403cd8:	lsr	x4, x4, #3
  403cdc:	mov	x9, x0
  403ce0:	b	4036a4 <ferror@plt+0x2514>
  403ce4:	extr	x5, x0, x2, #3
  403ce8:	lsr	x4, x0, #3
  403cec:	mov	x0, #0x0                   	// #0
  403cf0:	b	403bc8 <ferror@plt+0x2a38>
  403cf4:	mov	x7, x10
  403cf8:	mov	x12, #0x0                   	// #0
  403cfc:	mov	x14, #0x1                   	// #1
  403d00:	b	403654 <ferror@plt+0x24c4>
  403d04:	stp	x29, x30, [sp, #-32]!
  403d08:	mov	x29, sp
  403d0c:	str	q0, [sp, #16]
  403d10:	ldr	x3, [sp, #16]
  403d14:	ldr	x1, [sp, #24]
  403d18:	str	q1, [sp, #16]
  403d1c:	ldr	x6, [sp, #16]
  403d20:	ldr	x0, [sp, #24]
  403d24:	mrs	x9, fpcr
  403d28:	mov	x14, x3
  403d2c:	ubfx	x4, x1, #48, #15
  403d30:	mov	x7, x4
  403d34:	lsr	x8, x1, #63
  403d38:	ubfiz	x1, x1, #3, #48
  403d3c:	orr	x1, x1, x3, lsr #61
  403d40:	lsl	x3, x3, #3
  403d44:	ubfx	x11, x0, #48, #15
  403d48:	mov	x13, x11
  403d4c:	lsr	x5, x0, #63
  403d50:	and	w5, w5, #0xff
  403d54:	ubfiz	x0, x0, #3, #48
  403d58:	orr	x2, x0, x6, lsr #61
  403d5c:	lsl	x12, x6, #3
  403d60:	mov	x10, #0x7fff                	// #32767
  403d64:	cmp	x11, x10
  403d68:	b.eq	403dc0 <ferror@plt+0x2c30>  // b.none
  403d6c:	eor	w5, w5, #0x1
  403d70:	and	x10, x5, #0xff
  403d74:	cmp	x8, w5, uxtb
  403d78:	b.eq	403e20 <ferror@plt+0x2c90>  // b.none
  403d7c:	sub	w0, w4, w11
  403d80:	cmp	w0, #0x0
  403d84:	b.le	403dd8 <ferror@plt+0x2c48>
  403d88:	cbnz	x13, 404238 <ferror@plt+0x30a8>
  403d8c:	orr	x4, x2, x12
  403d90:	cbz	x4, 404200 <ferror@plt+0x3070>
  403d94:	subs	w0, w0, #0x1
  403d98:	b.eq	404228 <ferror@plt+0x3098>  // b.none
  403d9c:	mov	x4, #0x7fff                	// #32767
  403da0:	cmp	x7, x4
  403da4:	b.ne	404248 <ferror@plt+0x30b8>  // b.any
  403da8:	orr	x0, x1, x3
  403dac:	cbz	x0, 404950 <ferror@plt+0x37c0>
  403db0:	lsr	x0, x1, #50
  403db4:	eor	x0, x0, #0x1
  403db8:	and	w0, w0, #0x1
  403dbc:	b	4047b0 <ferror@plt+0x3620>
  403dc0:	orr	x0, x2, x12
  403dc4:	cbz	x0, 4049f8 <ferror@plt+0x3868>
  403dc8:	and	x10, x5, #0xff
  403dcc:	sub	w0, w4, w11
  403dd0:	cmp	x8, w5, uxtb
  403dd4:	b.eq	404840 <ferror@plt+0x36b0>  // b.none
  403dd8:	tbnz	w0, #31, 404348 <ferror@plt+0x31b8>
  403ddc:	add	x0, x7, #0x1
  403de0:	ands	x4, x0, #0x7ffe
  403de4:	b.ne	4045d8 <ferror@plt+0x3448>  // b.any
  403de8:	cbnz	x7, 4044ec <ferror@plt+0x335c>
  403dec:	orr	x0, x1, x3
  403df0:	cbz	x0, 4044b4 <ferror@plt+0x3324>
  403df4:	orr	x0, x2, x12
  403df8:	cbz	x0, 4049b0 <ferror@plt+0x3820>
  403dfc:	sub	x0, x3, x12
  403e00:	cmp	x3, x0
  403e04:	sbc	x5, x1, x2
  403e08:	tbz	x5, #51, 4044d0 <ferror@plt+0x3340>
  403e0c:	sub	x4, x12, x3
  403e10:	cmp	x12, x4
  403e14:	sbc	x1, x2, x1
  403e18:	mov	x8, x10
  403e1c:	b	404678 <ferror@plt+0x34e8>
  403e20:	sub	w0, w4, w11
  403e24:	cmp	w0, #0x0
  403e28:	b.le	404848 <ferror@plt+0x36b8>
  403e2c:	cbnz	x11, 403e98 <ferror@plt+0x2d08>
  403e30:	orr	x4, x2, x12
  403e34:	cbz	x4, 403e64 <ferror@plt+0x2cd4>
  403e38:	subs	w0, w0, #0x1
  403e3c:	b.eq	403e8c <ferror@plt+0x2cfc>  // b.none
  403e40:	mov	x4, #0x7fff                	// #32767
  403e44:	cmp	x7, x4
  403e48:	b.ne	403ea8 <ferror@plt+0x2d18>  // b.any
  403e4c:	orr	x0, x1, x3
  403e50:	cbz	x0, 40489c <ferror@plt+0x370c>
  403e54:	lsr	x0, x1, #50
  403e58:	eor	x0, x0, #0x1
  403e5c:	and	w0, w0, #0x1
  403e60:	b	4047b0 <ferror@plt+0x3620>
  403e64:	mov	x4, x3
  403e68:	mov	x0, #0x7fff                	// #32767
  403e6c:	cmp	x7, x0
  403e70:	b.ne	404674 <ferror@plt+0x34e4>  // b.any
  403e74:	orr	x0, x1, x3
  403e78:	cbz	x0, 40488c <ferror@plt+0x36fc>
  403e7c:	lsr	x0, x1, #50
  403e80:	eor	x0, x0, #0x1
  403e84:	and	w0, w0, #0x1
  403e88:	b	4047b0 <ferror@plt+0x3620>
  403e8c:	adds	x4, x3, x12
  403e90:	adc	x1, x2, x1
  403e94:	b	403ee8 <ferror@plt+0x2d58>
  403e98:	orr	x2, x2, #0x8000000000000
  403e9c:	mov	x4, #0x7fff                	// #32767
  403ea0:	cmp	x7, x4
  403ea4:	b.eq	403f18 <ferror@plt+0x2d88>  // b.none
  403ea8:	cmp	w0, #0x74
  403eac:	b.gt	4047fc <ferror@plt+0x366c>
  403eb0:	cmp	w0, #0x3f
  403eb4:	b.gt	403f30 <ferror@plt+0x2da0>
  403eb8:	mov	w5, #0x40                  	// #64
  403ebc:	sub	w5, w5, w0
  403ec0:	lsl	x4, x2, x5
  403ec4:	lsr	x6, x12, x0
  403ec8:	orr	x4, x4, x6
  403ecc:	lsl	x5, x12, x5
  403ed0:	cmp	x5, #0x0
  403ed4:	cset	x5, ne  // ne = any
  403ed8:	orr	x4, x4, x5
  403edc:	lsr	x0, x2, x0
  403ee0:	adds	x4, x4, x3
  403ee4:	adc	x1, x0, x1
  403ee8:	tbz	x1, #51, 404674 <ferror@plt+0x34e4>
  403eec:	add	x7, x7, #0x1
  403ef0:	mov	x0, #0x7fff                	// #32767
  403ef4:	cmp	x7, x0
  403ef8:	b.eq	4041c8 <ferror@plt+0x3038>  // b.none
  403efc:	and	x0, x1, #0xfff7ffffffffffff
  403f00:	and	x3, x4, #0x1
  403f04:	orr	x3, x3, x4, lsr #1
  403f08:	orr	x3, x3, x1, lsl #63
  403f0c:	lsr	x1, x0, #1
  403f10:	mov	w0, #0x0                   	// #0
  403f14:	b	4047b0 <ferror@plt+0x3620>
  403f18:	orr	x0, x1, x3
  403f1c:	cbz	x0, 4048ac <ferror@plt+0x371c>
  403f20:	lsr	x0, x1, #50
  403f24:	eor	x0, x0, #0x1
  403f28:	and	w0, w0, #0x1
  403f2c:	b	4047b0 <ferror@plt+0x3620>
  403f30:	sub	w4, w0, #0x40
  403f34:	lsr	x4, x2, x4
  403f38:	mov	w5, #0x80                  	// #128
  403f3c:	sub	w5, w5, w0
  403f40:	lsl	x2, x2, x5
  403f44:	cmp	w0, #0x40
  403f48:	csel	x0, x2, xzr, ne  // ne = any
  403f4c:	orr	x12, x0, x12
  403f50:	cmp	x12, #0x0
  403f54:	cset	x0, ne  // ne = any
  403f58:	orr	x4, x4, x0
  403f5c:	mov	x0, #0x0                   	// #0
  403f60:	b	403ee0 <ferror@plt+0x2d50>
  403f64:	cbnz	x7, 403ffc <ferror@plt+0x2e6c>
  403f68:	orr	x4, x1, x3
  403f6c:	cbz	x4, 403fac <ferror@plt+0x2e1c>
  403f70:	cmn	w0, #0x1
  403f74:	b.eq	403fec <ferror@plt+0x2e5c>  // b.none
  403f78:	mvn	w0, w0
  403f7c:	mov	x4, #0x7fff                	// #32767
  403f80:	cmp	x13, x4
  403f84:	b.ne	404010 <ferror@plt+0x2e80>  // b.any
  403f88:	orr	x3, x2, x12
  403f8c:	cbz	x3, 4048c8 <ferror@plt+0x3738>
  403f90:	lsr	x0, x2, #50
  403f94:	eor	x0, x0, #0x1
  403f98:	and	w0, w0, #0x1
  403f9c:	mov	x1, x2
  403fa0:	mov	x3, x12
  403fa4:	mov	x7, x13
  403fa8:	b	4047b0 <ferror@plt+0x3620>
  403fac:	mov	x0, #0x7fff                	// #32767
  403fb0:	cmp	x13, x0
  403fb4:	b.eq	403fc8 <ferror@plt+0x2e38>  // b.none
  403fb8:	mov	x1, x2
  403fbc:	mov	x4, x12
  403fc0:	mov	x7, x13
  403fc4:	b	404674 <ferror@plt+0x34e4>
  403fc8:	orr	x3, x2, x12
  403fcc:	cbz	x3, 4048bc <ferror@plt+0x372c>
  403fd0:	lsr	x0, x2, #50
  403fd4:	eor	x0, x0, #0x1
  403fd8:	and	w0, w0, #0x1
  403fdc:	mov	x1, x2
  403fe0:	mov	x3, x12
  403fe4:	mov	x7, x13
  403fe8:	b	4047b0 <ferror@plt+0x3620>
  403fec:	adds	x4, x3, x12
  403ff0:	adc	x1, x2, x1
  403ff4:	mov	x7, x13
  403ff8:	b	403ee8 <ferror@plt+0x2d58>
  403ffc:	neg	w0, w0
  404000:	orr	x1, x1, #0x8000000000000
  404004:	mov	x4, #0x7fff                	// #32767
  404008:	cmp	x13, x4
  40400c:	b.eq	404058 <ferror@plt+0x2ec8>  // b.none
  404010:	cmp	w0, #0x74
  404014:	b.gt	404808 <ferror@plt+0x3678>
  404018:	cmp	w0, #0x3f
  40401c:	b.gt	40407c <ferror@plt+0x2eec>
  404020:	mov	w5, #0x40                  	// #64
  404024:	sub	w5, w5, w0
  404028:	lsl	x4, x1, x5
  40402c:	lsr	x6, x3, x0
  404030:	orr	x4, x4, x6
  404034:	lsl	x3, x3, x5
  404038:	cmp	x3, #0x0
  40403c:	cset	x3, ne  // ne = any
  404040:	orr	x4, x4, x3
  404044:	lsr	x1, x1, x0
  404048:	adds	x4, x4, x12
  40404c:	adc	x1, x1, x2
  404050:	mov	x7, x13
  404054:	b	403ee8 <ferror@plt+0x2d58>
  404058:	orr	x3, x2, x12
  40405c:	cbz	x3, 4048d4 <ferror@plt+0x3744>
  404060:	lsr	x0, x2, #50
  404064:	eor	x0, x0, #0x1
  404068:	and	w0, w0, #0x1
  40406c:	mov	x1, x2
  404070:	mov	x3, x12
  404074:	mov	x7, x13
  404078:	b	4047b0 <ferror@plt+0x3620>
  40407c:	sub	w4, w0, #0x40
  404080:	lsr	x4, x1, x4
  404084:	mov	w5, #0x80                  	// #128
  404088:	sub	w5, w5, w0
  40408c:	lsl	x1, x1, x5
  404090:	cmp	w0, #0x40
  404094:	csel	x0, x1, xzr, ne  // ne = any
  404098:	orr	x3, x0, x3
  40409c:	cmp	x3, #0x0
  4040a0:	cset	x0, ne  // ne = any
  4040a4:	orr	x4, x4, x0
  4040a8:	mov	x1, #0x0                   	// #0
  4040ac:	b	404048 <ferror@plt+0x2eb8>
  4040b0:	mov	x0, #0x7fff                	// #32767
  4040b4:	cmp	x7, x0
  4040b8:	b.eq	404118 <ferror@plt+0x2f88>  // b.none
  4040bc:	mov	w0, #0x0                   	// #0
  4040c0:	mov	x4, #0x7fff                	// #32767
  4040c4:	cmp	x13, x4
  4040c8:	b.eq	404138 <ferror@plt+0x2fa8>  // b.none
  4040cc:	orr	x4, x1, x3
  4040d0:	cbz	x4, 4047ec <ferror@plt+0x365c>
  4040d4:	orr	x12, x2, x12
  4040d8:	mov	x7, #0x7fff                	// #32767
  4040dc:	cbz	x12, 4047b0 <ferror@plt+0x3620>
  4040e0:	mov	x3, x14
  4040e4:	bfi	x3, x1, #61, #3
  4040e8:	lsr	x4, x1, #3
  4040ec:	tbz	x1, #50, 404108 <ferror@plt+0x2f78>
  4040f0:	lsr	x1, x2, #3
  4040f4:	tbnz	x2, #50, 404108 <ferror@plt+0x2f78>
  4040f8:	mov	x3, x6
  4040fc:	bfi	x3, x2, #61, #3
  404100:	mov	x4, x1
  404104:	mov	x8, x10
  404108:	extr	x1, x4, x3, #61
  40410c:	lsl	x3, x3, #3
  404110:	mov	x7, #0x7fff                	// #32767
  404114:	b	4047b0 <ferror@plt+0x3620>
  404118:	orr	x0, x1, x3
  40411c:	cbz	x0, 4049dc <ferror@plt+0x384c>
  404120:	lsr	x0, x1, #50
  404124:	eor	x0, x0, #0x1
  404128:	and	w0, w0, #0x1
  40412c:	mov	x4, #0x7fff                	// #32767
  404130:	cmp	x13, x4
  404134:	b.ne	4040d4 <ferror@plt+0x2f44>  // b.any
  404138:	orr	x4, x2, x12
  40413c:	cbz	x4, 4040cc <ferror@plt+0x2f3c>
  404140:	tst	x2, #0x4000000000000
  404144:	csinc	w0, w0, wzr, ne  // ne = any
  404148:	orr	x3, x1, x3
  40414c:	cbnz	x3, 4040e0 <ferror@plt+0x2f50>
  404150:	mov	x1, x2
  404154:	mov	x3, x12
  404158:	mov	x7, #0x7fff                	// #32767
  40415c:	b	4047b0 <ferror@plt+0x3620>
  404160:	mov	w0, #0x0                   	// #0
  404164:	b	404138 <ferror@plt+0x2fa8>
  404168:	mov	x4, #0x7fff                	// #32767
  40416c:	cmp	x0, x4
  404170:	b.eq	404190 <ferror@plt+0x3000>  // b.none
  404174:	adds	x3, x3, x12
  404178:	adc	x1, x2, x1
  40417c:	extr	x3, x1, x3, #1
  404180:	lsr	x1, x1, #1
  404184:	mov	x7, x0
  404188:	mov	w0, #0x0                   	// #0
  40418c:	b	4047b0 <ferror@plt+0x3620>
  404190:	ands	x3, x9, #0xc00000
  404194:	b.eq	4048e0 <ferror@plt+0x3750>  // b.none
  404198:	cmp	x3, #0x400, lsl #12
  40419c:	ccmp	x8, #0x0, #0x0, eq  // eq = none
  4041a0:	b.eq	4048ec <ferror@plt+0x375c>  // b.none
  4041a4:	cmp	x3, #0x800, lsl #12
  4041a8:	ccmp	x8, #0x0, #0x4, eq  // eq = none
  4041ac:	b.ne	404900 <ferror@plt+0x3770>  // b.any
  4041b0:	mov	w4, #0x0                   	// #0
  4041b4:	mov	x1, #0xffffffffffffffff    	// #-1
  4041b8:	mov	x3, x1
  4041bc:	mov	x7, #0x7ffe                	// #32766
  4041c0:	mov	w0, #0x14                  	// #20
  4041c4:	b	4047bc <ferror@plt+0x362c>
  4041c8:	ands	x3, x9, #0xc00000
  4041cc:	b.eq	404910 <ferror@plt+0x3780>  // b.none
  4041d0:	cmp	x3, #0x400, lsl #12
  4041d4:	ccmp	x8, #0x0, #0x0, eq  // eq = none
  4041d8:	b.eq	40491c <ferror@plt+0x378c>  // b.none
  4041dc:	cmp	x3, #0x800, lsl #12
  4041e0:	ccmp	x8, #0x0, #0x4, eq  // eq = none
  4041e4:	b.ne	404930 <ferror@plt+0x37a0>  // b.any
  4041e8:	mov	w4, #0x0                   	// #0
  4041ec:	mov	x1, #0xffffffffffffffff    	// #-1
  4041f0:	mov	x3, x1
  4041f4:	mov	x7, #0x7ffe                	// #32766
  4041f8:	mov	w0, #0x14                  	// #20
  4041fc:	b	4047bc <ferror@plt+0x362c>
  404200:	mov	x4, x3
  404204:	mov	x0, #0x7fff                	// #32767
  404208:	cmp	x7, x0
  40420c:	b.ne	404674 <ferror@plt+0x34e4>  // b.any
  404210:	orr	x0, x1, x3
  404214:	cbz	x0, 404940 <ferror@plt+0x37b0>
  404218:	lsr	x0, x1, #50
  40421c:	eor	x0, x0, #0x1
  404220:	and	w0, w0, #0x1
  404224:	b	4047b0 <ferror@plt+0x3620>
  404228:	sub	x4, x3, x12
  40422c:	cmp	x3, x4
  404230:	sbc	x1, x1, x2
  404234:	b	40428c <ferror@plt+0x30fc>
  404238:	orr	x2, x2, #0x8000000000000
  40423c:	mov	x4, #0x7fff                	// #32767
  404240:	cmp	x7, x4
  404244:	b.eq	4042fc <ferror@plt+0x316c>  // b.none
  404248:	cmp	w0, #0x74
  40424c:	b.gt	404814 <ferror@plt+0x3684>
  404250:	cmp	w0, #0x3f
  404254:	b.gt	404314 <ferror@plt+0x3184>
  404258:	mov	w5, #0x40                  	// #64
  40425c:	sub	w5, w5, w0
  404260:	lsl	x4, x2, x5
  404264:	lsr	x6, x12, x0
  404268:	orr	x4, x4, x6
  40426c:	lsl	x12, x12, x5
  404270:	cmp	x12, #0x0
  404274:	cset	x5, ne  // ne = any
  404278:	orr	x4, x4, x5
  40427c:	lsr	x0, x2, x0
  404280:	sub	x4, x3, x4
  404284:	cmp	x3, x4
  404288:	sbc	x1, x1, x0
  40428c:	tbz	x1, #51, 404674 <ferror@plt+0x34e4>
  404290:	and	x5, x1, #0x7ffffffffffff
  404294:	cbz	x5, 404618 <ferror@plt+0x3488>
  404298:	clz	x0, x5
  40429c:	sub	w0, w0, #0xc
  4042a0:	lsl	x5, x5, x0
  4042a4:	neg	w1, w0
  4042a8:	lsr	x1, x4, x1
  4042ac:	orr	x1, x1, x5
  4042b0:	lsl	x5, x4, x0
  4042b4:	sxtw	x2, w0
  4042b8:	cmp	x7, w0, sxtw
  4042bc:	b.gt	404668 <ferror@plt+0x34d8>
  4042c0:	sub	w7, w0, w7
  4042c4:	add	w6, w7, #0x1
  4042c8:	cmp	w6, #0x3f
  4042cc:	b.gt	404634 <ferror@plt+0x34a4>
  4042d0:	mov	w0, #0x40                  	// #64
  4042d4:	sub	w0, w0, w6
  4042d8:	lsl	x4, x1, x0
  4042dc:	lsr	x2, x5, x6
  4042e0:	orr	x4, x4, x2
  4042e4:	lsl	x5, x5, x0
  4042e8:	cmp	x5, #0x0
  4042ec:	cset	x3, ne  // ne = any
  4042f0:	orr	x4, x4, x3
  4042f4:	lsr	x1, x1, x6
  4042f8:	b	404678 <ferror@plt+0x34e8>
  4042fc:	orr	x0, x1, x3
  404300:	cbz	x0, 404960 <ferror@plt+0x37d0>
  404304:	lsr	x0, x1, #50
  404308:	eor	x0, x0, #0x1
  40430c:	and	w0, w0, #0x1
  404310:	b	4047b0 <ferror@plt+0x3620>
  404314:	sub	w4, w0, #0x40
  404318:	lsr	x4, x2, x4
  40431c:	mov	w5, #0x80                  	// #128
  404320:	sub	w5, w5, w0
  404324:	lsl	x2, x2, x5
  404328:	cmp	w0, #0x40
  40432c:	csel	x2, x2, xzr, ne  // ne = any
  404330:	orr	x12, x2, x12
  404334:	cmp	x12, #0x0
  404338:	cset	x0, ne  // ne = any
  40433c:	orr	x4, x4, x0
  404340:	mov	x0, #0x0                   	// #0
  404344:	b	404280 <ferror@plt+0x30f0>
  404348:	cbnz	x7, 4043f4 <ferror@plt+0x3264>
  40434c:	orr	x4, x1, x3
  404350:	cbz	x4, 404394 <ferror@plt+0x3204>
  404354:	cmn	w0, #0x1
  404358:	b.eq	4043dc <ferror@plt+0x324c>  // b.none
  40435c:	mvn	w0, w0
  404360:	mov	x4, #0x7fff                	// #32767
  404364:	cmp	x13, x4
  404368:	b.ne	404408 <ferror@plt+0x3278>  // b.any
  40436c:	orr	x3, x2, x12
  404370:	cbz	x3, 404984 <ferror@plt+0x37f4>
  404374:	lsr	x0, x2, #50
  404378:	eor	x0, x0, #0x1
  40437c:	and	w0, w0, #0x1
  404380:	mov	x1, x2
  404384:	mov	x3, x12
  404388:	mov	x7, x13
  40438c:	mov	x8, x10
  404390:	b	4047b0 <ferror@plt+0x3620>
  404394:	mov	x0, #0x7fff                	// #32767
  404398:	cmp	x13, x0
  40439c:	b.eq	4043b4 <ferror@plt+0x3224>  // b.none
  4043a0:	mov	x1, x2
  4043a4:	mov	x4, x12
  4043a8:	mov	x7, x13
  4043ac:	mov	x8, x10
  4043b0:	b	404674 <ferror@plt+0x34e4>
  4043b4:	orr	x3, x2, x12
  4043b8:	cbz	x3, 404974 <ferror@plt+0x37e4>
  4043bc:	lsr	x0, x2, #50
  4043c0:	eor	x0, x0, #0x1
  4043c4:	and	w0, w0, #0x1
  4043c8:	mov	x1, x2
  4043cc:	mov	x3, x12
  4043d0:	mov	x7, x13
  4043d4:	mov	x8, x10
  4043d8:	b	4047b0 <ferror@plt+0x3620>
  4043dc:	sub	x4, x12, x3
  4043e0:	cmp	x12, x4
  4043e4:	sbc	x1, x2, x1
  4043e8:	mov	x7, x13
  4043ec:	mov	x8, x10
  4043f0:	b	40428c <ferror@plt+0x30fc>
  4043f4:	neg	w0, w0
  4043f8:	orr	x1, x1, #0x8000000000000
  4043fc:	mov	x4, #0x7fff                	// #32767
  404400:	cmp	x13, x4
  404404:	b.eq	404458 <ferror@plt+0x32c8>  // b.none
  404408:	cmp	w0, #0x74
  40440c:	b.gt	404820 <ferror@plt+0x3690>
  404410:	cmp	w0, #0x3f
  404414:	b.gt	404480 <ferror@plt+0x32f0>
  404418:	mov	w5, #0x40                  	// #64
  40441c:	sub	w5, w5, w0
  404420:	lsl	x4, x1, x5
  404424:	lsr	x6, x3, x0
  404428:	orr	x4, x4, x6
  40442c:	lsl	x3, x3, x5
  404430:	cmp	x3, #0x0
  404434:	cset	x3, ne  // ne = any
  404438:	orr	x4, x4, x3
  40443c:	lsr	x1, x1, x0
  404440:	sub	x4, x12, x4
  404444:	cmp	x12, x4
  404448:	sbc	x1, x2, x1
  40444c:	mov	x7, x13
  404450:	mov	x8, x10
  404454:	b	40428c <ferror@plt+0x30fc>
  404458:	orr	x3, x2, x12
  40445c:	cbz	x3, 404994 <ferror@plt+0x3804>
  404460:	lsr	x0, x2, #50
  404464:	eor	x0, x0, #0x1
  404468:	and	w0, w0, #0x1
  40446c:	mov	x1, x2
  404470:	mov	x3, x12
  404474:	mov	x7, x13
  404478:	mov	x8, x10
  40447c:	b	4047b0 <ferror@plt+0x3620>
  404480:	sub	w4, w0, #0x40
  404484:	lsr	x4, x1, x4
  404488:	mov	w5, #0x80                  	// #128
  40448c:	sub	w5, w5, w0
  404490:	lsl	x1, x1, x5
  404494:	cmp	w0, #0x40
  404498:	csel	x0, x1, xzr, ne  // ne = any
  40449c:	orr	x3, x0, x3
  4044a0:	cmp	x3, #0x0
  4044a4:	cset	x0, ne  // ne = any
  4044a8:	orr	x4, x4, x0
  4044ac:	mov	x1, #0x0                   	// #0
  4044b0:	b	404440 <ferror@plt+0x32b0>
  4044b4:	orr	x4, x2, x12
  4044b8:	cbnz	x4, 4049a4 <ferror@plt+0x3814>
  4044bc:	and	x0, x9, #0xc00000
  4044c0:	cmp	x0, #0x800, lsl #12
  4044c4:	cset	x8, eq  // eq = none
  4044c8:	mov	x1, x4
  4044cc:	b	404678 <ferror@plt+0x34e8>
  4044d0:	orr	x4, x0, x5
  4044d4:	cbnz	x4, 4049d0 <ferror@plt+0x3840>
  4044d8:	and	x0, x9, #0xc00000
  4044dc:	cmp	x0, #0x800, lsl #12
  4044e0:	cset	x8, eq  // eq = none
  4044e4:	mov	x1, x4
  4044e8:	b	404678 <ferror@plt+0x34e8>
  4044ec:	mov	x0, #0x7fff                	// #32767
  4044f0:	cmp	x7, x0
  4044f4:	b.eq	40452c <ferror@plt+0x339c>  // b.none
  4044f8:	mov	w0, #0x0                   	// #0
  4044fc:	mov	x5, #0x7fff                	// #32767
  404500:	cmp	x13, x5
  404504:	b.eq	404580 <ferror@plt+0x33f0>  // b.none
  404508:	orr	x5, x1, x3
  40450c:	cbnz	x5, 40454c <ferror@plt+0x33bc>
  404510:	orr	x1, x2, x12
  404514:	cbnz	x1, 4045ac <ferror@plt+0x341c>
  404518:	mov	x8, x4
  40451c:	mov	x1, #0x7ffffffffffff       	// #2251799813685247
  404520:	mov	x3, #0xfffffffffffffff8    	// #-8
  404524:	mov	w0, #0x1                   	// #1
  404528:	b	40496c <ferror@plt+0x37dc>
  40452c:	orr	x0, x1, x3
  404530:	cbz	x0, 40482c <ferror@plt+0x369c>
  404534:	lsr	x0, x1, #50
  404538:	eor	x0, x0, #0x1
  40453c:	and	w0, w0, #0x1
  404540:	mov	x5, #0x7fff                	// #32767
  404544:	cmp	x13, x5
  404548:	b.eq	404580 <ferror@plt+0x33f0>  // b.none
  40454c:	orr	x12, x2, x12
  404550:	mov	x7, #0x7fff                	// #32767
  404554:	cbz	x12, 4047b0 <ferror@plt+0x3620>
  404558:	lsr	x4, x1, #3
  40455c:	tbz	x1, #50, 4045c0 <ferror@plt+0x3430>
  404560:	lsr	x5, x2, #3
  404564:	tbnz	x2, #50, 4045c0 <ferror@plt+0x3430>
  404568:	mov	x3, x6
  40456c:	bfi	x3, x2, #61, #3
  404570:	mov	x4, x5
  404574:	mov	x8, x10
  404578:	b	4045c8 <ferror@plt+0x3438>
  40457c:	mov	w0, #0x0                   	// #0
  404580:	orr	x5, x2, x12
  404584:	cbz	x5, 404508 <ferror@plt+0x3378>
  404588:	tst	x2, #0x4000000000000
  40458c:	csinc	w0, w0, wzr, ne  // ne = any
  404590:	orr	x4, x1, x3
  404594:	cbnz	x4, 40454c <ferror@plt+0x33bc>
  404598:	mov	x1, x2
  40459c:	mov	x3, x12
  4045a0:	mov	x8, x10
  4045a4:	mov	x7, #0x7fff                	// #32767
  4045a8:	b	4047b0 <ferror@plt+0x3620>
  4045ac:	mov	x1, x2
  4045b0:	mov	x3, x12
  4045b4:	mov	x8, x10
  4045b8:	mov	x7, #0x7fff                	// #32767
  4045bc:	b	4047b0 <ferror@plt+0x3620>
  4045c0:	mov	x3, x14
  4045c4:	bfi	x3, x1, #61, #3
  4045c8:	extr	x1, x4, x3, #61
  4045cc:	lsl	x3, x3, #3
  4045d0:	mov	x7, #0x7fff                	// #32767
  4045d4:	b	4047b0 <ferror@plt+0x3620>
  4045d8:	sub	x4, x3, x12
  4045dc:	cmp	x3, x4
  4045e0:	sbc	x5, x1, x2
  4045e4:	tbnz	x5, #51, 404604 <ferror@plt+0x3474>
  4045e8:	orr	x1, x4, x5
  4045ec:	cbnz	x1, 404294 <ferror@plt+0x3104>
  4045f0:	and	x0, x9, #0xc00000
  4045f4:	cmp	x0, #0x800, lsl #12
  4045f8:	cset	x8, eq  // eq = none
  4045fc:	mov	x4, x1
  404600:	b	404678 <ferror@plt+0x34e8>
  404604:	sub	x4, x12, x3
  404608:	cmp	x12, x4
  40460c:	sbc	x5, x2, x1
  404610:	mov	x8, x10
  404614:	b	404294 <ferror@plt+0x3104>
  404618:	clz	x1, x4
  40461c:	add	w0, w1, #0x34
  404620:	cmp	w0, #0x3f
  404624:	b.le	4042a0 <ferror@plt+0x3110>
  404628:	sub	w1, w1, #0xc
  40462c:	lsl	x1, x4, x1
  404630:	b	4042b4 <ferror@plt+0x3124>
  404634:	sub	w7, w7, #0x3f
  404638:	lsr	x0, x1, x7
  40463c:	mov	w2, #0x80                  	// #128
  404640:	sub	w2, w2, w6
  404644:	lsl	x1, x1, x2
  404648:	cmp	w6, #0x40
  40464c:	csel	x2, x1, xzr, ne  // ne = any
  404650:	orr	x2, x5, x2
  404654:	cmp	x2, #0x0
  404658:	cset	x4, ne  // ne = any
  40465c:	orr	x4, x0, x4
  404660:	mov	x1, #0x0                   	// #0
  404664:	b	404678 <ferror@plt+0x34e8>
  404668:	sub	x7, x7, x2
  40466c:	and	x1, x1, #0xfff7ffffffffffff
  404670:	mov	x4, x5
  404674:	cbnz	x7, 4047a8 <ferror@plt+0x3618>
  404678:	orr	x3, x4, x1
  40467c:	cbnz	x3, 4049b4 <ferror@plt+0x3824>
  404680:	mov	x1, x3
  404684:	mov	x7, #0x0                   	// #0
  404688:	mov	w0, #0x0                   	// #0
  40468c:	b	4046c0 <ferror@plt+0x3530>
  404690:	mov	x3, x4
  404694:	mov	w4, #0x1                   	// #1
  404698:	mov	x7, #0x0                   	// #0
  40469c:	mov	w0, #0x0                   	// #0
  4046a0:	b	4047bc <ferror@plt+0x362c>
  4046a4:	and	x2, x3, #0xf
  4046a8:	cmp	x2, #0x4
  4046ac:	b.eq	4046b8 <ferror@plt+0x3528>  // b.none
  4046b0:	adds	x3, x3, #0x4
  4046b4:	cinc	x1, x1, cs  // cs = hs, nlast
  4046b8:	cbz	w4, 4046c0 <ferror@plt+0x3530>
  4046bc:	orr	w0, w0, #0x8
  4046c0:	tbz	x1, #51, 40476c <ferror@plt+0x35dc>
  4046c4:	add	x7, x7, #0x1
  4046c8:	mov	x2, #0x7fff                	// #32767
  4046cc:	cmp	x7, x2
  4046d0:	b.eq	404738 <ferror@plt+0x35a8>  // b.none
  4046d4:	and	x2, x1, #0xfff7ffffffffffff
  4046d8:	extr	x4, x1, x3, #3
  4046dc:	lsr	x1, x2, #3
  4046e0:	mov	x3, #0x0                   	// #0
  4046e4:	mov	x2, x4
  4046e8:	bfxil	x3, x1, #0, #48
  4046ec:	bfi	x3, x7, #48, #15
  4046f0:	bfi	x3, x8, #63, #1
  4046f4:	stp	x2, x3, [sp, #16]
  4046f8:	cbnz	w0, 4047a0 <ferror@plt+0x3610>
  4046fc:	ldr	q0, [sp, #16]
  404700:	ldp	x29, x30, [sp], #32
  404704:	ret
  404708:	cbnz	x8, 4046b8 <ferror@plt+0x3528>
  40470c:	adds	x3, x3, #0x8
  404710:	cinc	x1, x1, cs  // cs = hs, nlast
  404714:	b	4046b8 <ferror@plt+0x3528>
  404718:	cbz	x8, 4046b8 <ferror@plt+0x3528>
  40471c:	adds	x3, x3, #0x8
  404720:	cinc	x1, x1, cs  // cs = hs, nlast
  404724:	b	4046b8 <ferror@plt+0x3528>
  404728:	mov	x3, x4
  40472c:	mov	x7, #0x0                   	// #0
  404730:	mov	w0, #0x0                   	// #0
  404734:	b	4046bc <ferror@plt+0x352c>
  404738:	ands	x3, x9, #0xc00000
  40473c:	b.eq	404760 <ferror@plt+0x35d0>  // b.none
  404740:	cmp	x3, #0x400, lsl #12
  404744:	ccmp	x8, #0x0, #0x0, eq  // eq = none
  404748:	b.eq	404798 <ferror@plt+0x3608>  // b.none
  40474c:	cmp	x3, #0x800, lsl #12
  404750:	ccmp	x8, #0x0, #0x4, eq  // eq = none
  404754:	csetm	x3, eq  // eq = none
  404758:	mov	x1, #0x7ffe                	// #32766
  40475c:	csel	x7, x7, x1, ne  // ne = any
  404760:	mov	w1, #0x14                  	// #20
  404764:	orr	w0, w0, w1
  404768:	mov	x1, x3
  40476c:	extr	x4, x1, x3, #3
  404770:	lsr	x1, x1, #3
  404774:	mov	x2, #0x7fff                	// #32767
  404778:	cmp	x7, x2
  40477c:	b.ne	4046e0 <ferror@plt+0x3550>  // b.any
  404780:	orr	x2, x4, x1
  404784:	orr	x1, x1, #0x800000000000
  404788:	cbnz	x2, 4046e0 <ferror@plt+0x3550>
  40478c:	mov	x4, x2
  404790:	mov	x1, x2
  404794:	b	4046e0 <ferror@plt+0x3550>
  404798:	mov	x3, #0x0                   	// #0
  40479c:	b	404760 <ferror@plt+0x35d0>
  4047a0:	bl	404d50 <ferror@plt+0x3bc0>
  4047a4:	b	4046fc <ferror@plt+0x356c>
  4047a8:	mov	x3, x4
  4047ac:	mov	w0, #0x0                   	// #0
  4047b0:	mov	w4, #0x0                   	// #0
  4047b4:	tst	x3, #0x7
  4047b8:	b.eq	4046c0 <ferror@plt+0x3530>  // b.none
  4047bc:	orr	w0, w0, #0x10
  4047c0:	and	x2, x9, #0xc00000
  4047c4:	cmp	x2, #0x400, lsl #12
  4047c8:	b.eq	404708 <ferror@plt+0x3578>  // b.none
  4047cc:	cmp	x2, #0x800, lsl #12
  4047d0:	b.eq	404718 <ferror@plt+0x3588>  // b.none
  4047d4:	cbz	x2, 4046a4 <ferror@plt+0x3514>
  4047d8:	cbnz	w4, 4046bc <ferror@plt+0x352c>
  4047dc:	b	4046c0 <ferror@plt+0x3530>
  4047e0:	mov	x1, x2
  4047e4:	mov	x4, x12
  4047e8:	b	404678 <ferror@plt+0x34e8>
  4047ec:	mov	x1, x2
  4047f0:	mov	x3, x12
  4047f4:	mov	x7, #0x7fff                	// #32767
  4047f8:	b	4047b0 <ferror@plt+0x3620>
  4047fc:	mov	x0, #0x0                   	// #0
  404800:	mov	x4, #0x1                   	// #1
  404804:	b	403ee0 <ferror@plt+0x2d50>
  404808:	mov	x1, #0x0                   	// #0
  40480c:	mov	x4, #0x1                   	// #1
  404810:	b	404048 <ferror@plt+0x2eb8>
  404814:	mov	x0, #0x0                   	// #0
  404818:	mov	x4, #0x1                   	// #1
  40481c:	b	404280 <ferror@plt+0x30f0>
  404820:	mov	x1, #0x0                   	// #0
  404824:	mov	x4, #0x1                   	// #1
  404828:	b	404440 <ferror@plt+0x32b0>
  40482c:	mov	x0, #0x7fff                	// #32767
  404830:	cmp	x13, x0
  404834:	b.eq	40457c <ferror@plt+0x33ec>  // b.none
  404838:	mov	w0, #0x0                   	// #0
  40483c:	b	404510 <ferror@plt+0x3380>
  404840:	sub	w0, w4, #0x7, lsl #12
  404844:	sub	w0, w0, #0xfff
  404848:	tbnz	w0, #31, 403f64 <ferror@plt+0x2dd4>
  40484c:	add	x0, x7, #0x1
  404850:	tst	x0, #0x7ffe
  404854:	b.ne	404168 <ferror@plt+0x2fd8>  // b.any
  404858:	cbnz	x7, 4040b0 <ferror@plt+0x2f20>
  40485c:	orr	x0, x1, x3
  404860:	cbz	x0, 4047e0 <ferror@plt+0x3650>
  404864:	orr	x0, x2, x12
  404868:	cbz	x0, 4049b0 <ferror@plt+0x3820>
  40486c:	adds	x4, x3, x12
  404870:	adc	x1, x2, x1
  404874:	tbz	x1, #51, 404678 <ferror@plt+0x34e8>
  404878:	and	x1, x1, #0xfff7ffffffffffff
  40487c:	mov	x3, x4
  404880:	mov	x7, #0x1                   	// #1
  404884:	mov	w0, #0x0                   	// #0
  404888:	b	4047b0 <ferror@plt+0x3620>
  40488c:	mov	x1, x0
  404890:	mov	x3, x0
  404894:	mov	w0, #0x0                   	// #0
  404898:	b	40496c <ferror@plt+0x37dc>
  40489c:	mov	x1, x0
  4048a0:	mov	x3, x0
  4048a4:	mov	w0, #0x0                   	// #0
  4048a8:	b	40496c <ferror@plt+0x37dc>
  4048ac:	mov	x1, x0
  4048b0:	mov	x3, x0
  4048b4:	mov	w0, #0x0                   	// #0
  4048b8:	b	40496c <ferror@plt+0x37dc>
  4048bc:	mov	x1, x3
  4048c0:	mov	w0, #0x0                   	// #0
  4048c4:	b	40496c <ferror@plt+0x37dc>
  4048c8:	mov	x1, x3
  4048cc:	mov	w0, #0x0                   	// #0
  4048d0:	b	40496c <ferror@plt+0x37dc>
  4048d4:	mov	x1, x3
  4048d8:	mov	w0, #0x0                   	// #0
  4048dc:	b	40496c <ferror@plt+0x37dc>
  4048e0:	mov	x1, x3
  4048e4:	mov	w0, #0x14                  	// #20
  4048e8:	b	40496c <ferror@plt+0x37dc>
  4048ec:	mov	x1, #0x0                   	// #0
  4048f0:	mov	x3, #0x0                   	// #0
  4048f4:	mov	x8, #0x0                   	// #0
  4048f8:	mov	w0, #0x14                  	// #20
  4048fc:	b	40496c <ferror@plt+0x37dc>
  404900:	mov	x1, #0x0                   	// #0
  404904:	mov	x3, #0x0                   	// #0
  404908:	mov	w0, #0x14                  	// #20
  40490c:	b	40496c <ferror@plt+0x37dc>
  404910:	mov	x1, x3
  404914:	mov	w0, #0x14                  	// #20
  404918:	b	40496c <ferror@plt+0x37dc>
  40491c:	mov	x1, #0x0                   	// #0
  404920:	mov	x3, #0x0                   	// #0
  404924:	mov	x8, #0x0                   	// #0
  404928:	mov	w0, #0x14                  	// #20
  40492c:	b	40496c <ferror@plt+0x37dc>
  404930:	mov	x1, #0x0                   	// #0
  404934:	mov	x3, #0x0                   	// #0
  404938:	mov	w0, #0x14                  	// #20
  40493c:	b	40496c <ferror@plt+0x37dc>
  404940:	mov	x1, x0
  404944:	mov	x3, x0
  404948:	mov	w0, #0x0                   	// #0
  40494c:	b	40496c <ferror@plt+0x37dc>
  404950:	mov	x1, x0
  404954:	mov	x3, x0
  404958:	mov	w0, #0x0                   	// #0
  40495c:	b	40496c <ferror@plt+0x37dc>
  404960:	mov	x1, x0
  404964:	mov	x3, x0
  404968:	mov	w0, #0x0                   	// #0
  40496c:	mov	x7, #0x7fff                	// #32767
  404970:	b	4046c0 <ferror@plt+0x3530>
  404974:	mov	x1, x3
  404978:	mov	x8, x10
  40497c:	mov	w0, #0x0                   	// #0
  404980:	b	40496c <ferror@plt+0x37dc>
  404984:	mov	x1, x3
  404988:	mov	x8, x10
  40498c:	mov	w0, #0x0                   	// #0
  404990:	b	40496c <ferror@plt+0x37dc>
  404994:	mov	x1, x3
  404998:	mov	x8, x10
  40499c:	mov	w0, #0x0                   	// #0
  4049a0:	b	40496c <ferror@plt+0x37dc>
  4049a4:	mov	x1, x2
  4049a8:	mov	x3, x12
  4049ac:	mov	x8, x10
  4049b0:	mov	x4, x3
  4049b4:	tst	x4, #0x7
  4049b8:	b.ne	404690 <ferror@plt+0x3500>  // b.any
  4049bc:	tbnz	w9, #11, 404728 <ferror@plt+0x3598>
  4049c0:	mov	x3, x4
  4049c4:	mov	x7, #0x0                   	// #0
  4049c8:	mov	w0, #0x0                   	// #0
  4049cc:	b	4046c0 <ferror@plt+0x3530>
  4049d0:	mov	x1, x5
  4049d4:	mov	x3, x0
  4049d8:	b	4049b0 <ferror@plt+0x3820>
  4049dc:	mov	x0, #0x7fff                	// #32767
  4049e0:	cmp	x13, x0
  4049e4:	b.eq	404160 <ferror@plt+0x2fd0>  // b.none
  4049e8:	mov	x1, x2
  4049ec:	mov	x3, x12
  4049f0:	mov	w0, #0x0                   	// #0
  4049f4:	b	4047b0 <ferror@plt+0x3620>
  4049f8:	eor	w5, w5, #0x1
  4049fc:	and	x10, x5, #0xff
  404a00:	cmp	x8, w5, uxtb
  404a04:	b.ne	403d7c <ferror@plt+0x2bec>  // b.any
  404a08:	sub	w0, w4, w11
  404a0c:	b	404848 <ferror@plt+0x36b8>
  404a10:	cbz	w0, 404a5c <ferror@plt+0x38cc>
  404a14:	lsr	w4, w0, #31
  404a18:	cmp	w0, #0x0
  404a1c:	cneg	w0, w0, lt  // lt = tstop
  404a20:	clz	x2, x0
  404a24:	mov	w1, #0x403e                	// #16446
  404a28:	sub	w1, w1, w2
  404a2c:	sxtw	x5, w1
  404a30:	mov	w2, #0x402f                	// #16431
  404a34:	sub	w1, w2, w1
  404a38:	lsl	x0, x0, x1
  404a3c:	mov	x2, #0x0                   	// #0
  404a40:	mov	x3, #0x0                   	// #0
  404a44:	bfxil	x3, x0, #0, #48
  404a48:	bfi	x3, x5, #48, #15
  404a4c:	bfi	x3, x4, #63, #1
  404a50:	fmov	d0, x2
  404a54:	fmov	v0.d[1], x3
  404a58:	ret
  404a5c:	mov	x0, #0x0                   	// #0
  404a60:	mov	x5, #0x0                   	// #0
  404a64:	mov	x4, #0x0                   	// #0
  404a68:	b	404a3c <ferror@plt+0x38ac>
  404a6c:	stp	x29, x30, [sp, #-48]!
  404a70:	mov	x29, sp
  404a74:	str	d8, [sp, #16]
  404a78:	str	q0, [sp, #32]
  404a7c:	ldr	x0, [sp, #32]
  404a80:	ldr	x1, [sp, #40]
  404a84:	mrs	x3, fpcr
  404a88:	ubfx	x2, x1, #48, #15
  404a8c:	lsr	x4, x1, #63
  404a90:	and	w4, w4, #0xff
  404a94:	ubfiz	x1, x1, #3, #48
  404a98:	orr	x1, x1, x0, lsr #61
  404a9c:	lsl	x5, x0, #3
  404aa0:	add	x6, x2, #0x1
  404aa4:	tst	x6, #0x7ffe
  404aa8:	b.eq	404b9c <ferror@plt+0x3a0c>  // b.none
  404aac:	sub	x2, x2, #0x3, lsl #12
  404ab0:	sub	x2, x2, #0xc00
  404ab4:	cmp	x2, #0x7fe
  404ab8:	b.le	404af4 <ferror@plt+0x3964>
  404abc:	ands	x0, x3, #0xc00000
  404ac0:	b.eq	404cf8 <ferror@plt+0x3b68>  // b.none
  404ac4:	cmp	x0, #0x400, lsl #12
  404ac8:	csinc	w1, w4, wzr, eq  // eq = none
  404acc:	cbz	w1, 404d08 <ferror@plt+0x3b78>
  404ad0:	cmp	x0, #0x800, lsl #12
  404ad4:	csel	w0, w4, wzr, eq  // eq = none
  404ad8:	cbnz	w0, 404d10 <ferror@plt+0x3b80>
  404adc:	mov	x1, #0xffffffffffffffff    	// #-1
  404ae0:	mov	x2, #0x7fe                 	// #2046
  404ae4:	mov	w0, #0x14                  	// #20
  404ae8:	cmp	x2, #0x0
  404aec:	cset	w6, eq  // eq = none
  404af0:	b	404bc4 <ferror@plt+0x3a34>
  404af4:	cmp	x2, #0x0
  404af8:	b.le	404b24 <ferror@plt+0x3994>
  404afc:	cmp	xzr, x0, lsl #7
  404b00:	cset	x0, ne  // ne = any
  404b04:	orr	x0, x0, x5, lsr #60
  404b08:	orr	x1, x0, x1, lsl #4
  404b0c:	mov	w0, #0x0                   	// #0
  404b10:	tst	x1, #0x7
  404b14:	b.eq	404cac <ferror@plt+0x3b1c>  // b.none
  404b18:	cmp	x2, #0x0
  404b1c:	cset	w6, eq  // eq = none
  404b20:	b	404bc4 <ferror@plt+0x3a34>
  404b24:	cmn	x2, #0x34
  404b28:	b.lt	404d20 <ferror@plt+0x3b90>  // b.tstop
  404b2c:	orr	x0, x1, #0x8000000000000
  404b30:	mov	x1, #0x3d                  	// #61
  404b34:	sub	x1, x1, x2
  404b38:	cmp	x1, #0x3f
  404b3c:	b.gt	404b6c <ferror@plt+0x39dc>
  404b40:	add	w6, w2, #0x3
  404b44:	mov	w1, #0x3d                  	// #61
  404b48:	sub	w2, w1, w2
  404b4c:	lsr	x2, x5, x2
  404b50:	lsl	x1, x5, x6
  404b54:	cmp	x1, #0x0
  404b58:	cset	x1, ne  // ne = any
  404b5c:	orr	x2, x2, x1
  404b60:	lsl	x1, x0, x6
  404b64:	orr	x1, x1, x2
  404b68:	b	404bac <ferror@plt+0x3a1c>
  404b6c:	mov	w6, #0xfffffffd            	// #-3
  404b70:	sub	w6, w6, w2
  404b74:	lsr	x6, x0, x6
  404b78:	add	w2, w2, #0x43
  404b7c:	lsl	x0, x0, x2
  404b80:	cmp	x1, #0x40
  404b84:	csel	x0, x0, xzr, ne  // ne = any
  404b88:	orr	x0, x0, x5
  404b8c:	cmp	x0, #0x0
  404b90:	cset	x1, ne  // ne = any
  404b94:	orr	x1, x6, x1
  404b98:	b	404bac <ferror@plt+0x3a1c>
  404b9c:	cbnz	x2, 404be8 <ferror@plt+0x3a58>
  404ba0:	orr	x1, x1, x5
  404ba4:	cmp	x1, #0x0
  404ba8:	cset	x1, ne  // ne = any
  404bac:	cmp	x1, #0x0
  404bb0:	cset	w6, ne  // ne = any
  404bb4:	tst	x1, #0x7
  404bb8:	b.eq	404d40 <ferror@plt+0x3bb0>  // b.none
  404bbc:	mov	w0, #0x0                   	// #0
  404bc0:	mov	x2, #0x0                   	// #0
  404bc4:	orr	w0, w0, #0x10
  404bc8:	and	x5, x3, #0xc00000
  404bcc:	cmp	x5, #0x400, lsl #12
  404bd0:	b.eq	404c4c <ferror@plt+0x3abc>  // b.none
  404bd4:	cmp	x5, #0x800, lsl #12
  404bd8:	b.eq	404c5c <ferror@plt+0x3acc>  // b.none
  404bdc:	cbz	x5, 404c18 <ferror@plt+0x3a88>
  404be0:	cbnz	w6, 404c2c <ferror@plt+0x3a9c>
  404be4:	b	404c30 <ferror@plt+0x3aa0>
  404be8:	orr	x0, x1, x5
  404bec:	cbz	x0, 404d18 <ferror@plt+0x3b88>
  404bf0:	lsr	x0, x1, #50
  404bf4:	eor	w0, w0, #0x1
  404bf8:	mov	x6, #0x7fff                	// #32767
  404bfc:	cmp	x2, x6
  404c00:	csel	w0, w0, wzr, eq  // eq = none
  404c04:	extr	x1, x1, x5, #60
  404c08:	and	x1, x1, #0xfffffffffffffff8
  404c0c:	orr	x1, x1, #0x40000000000000
  404c10:	mov	x2, #0x7ff                 	// #2047
  404c14:	b	404b10 <ferror@plt+0x3980>
  404c18:	and	x7, x1, #0xf
  404c1c:	add	x5, x1, #0x4
  404c20:	cmp	x7, #0x4
  404c24:	csel	x1, x5, x1, ne  // ne = any
  404c28:	cbz	w6, 404c30 <ferror@plt+0x3aa0>
  404c2c:	orr	w0, w0, #0x8
  404c30:	tbz	x1, #55, 404cac <ferror@plt+0x3b1c>
  404c34:	add	x2, x2, #0x1
  404c38:	cmp	x2, #0x7ff
  404c3c:	b.eq	404c78 <ferror@plt+0x3ae8>  // b.none
  404c40:	mov	x3, #0x1fefffffffffffff    	// #2301339409586323455
  404c44:	and	x1, x3, x1, lsr #3
  404c48:	b	404cc0 <ferror@plt+0x3b30>
  404c4c:	add	x5, x1, #0x8
  404c50:	cmp	w4, #0x0
  404c54:	csel	x1, x5, x1, eq  // eq = none
  404c58:	b	404c28 <ferror@plt+0x3a98>
  404c5c:	add	x5, x1, #0x8
  404c60:	cmp	w4, #0x0
  404c64:	csel	x1, x5, x1, ne  // ne = any
  404c68:	b	404c28 <ferror@plt+0x3a98>
  404c6c:	mov	w0, #0x0                   	// #0
  404c70:	mov	x2, #0x0                   	// #0
  404c74:	b	404c2c <ferror@plt+0x3a9c>
  404c78:	ands	x1, x3, #0xc00000
  404c7c:	b.eq	404ca4 <ferror@plt+0x3b14>  // b.none
  404c80:	cmp	x1, #0x400, lsl #12
  404c84:	csinc	w3, w4, wzr, eq  // eq = none
  404c88:	cbz	w3, 404ce8 <ferror@plt+0x3b58>
  404c8c:	cmp	x1, #0x800, lsl #12
  404c90:	csel	w3, w4, wzr, eq  // eq = none
  404c94:	cmp	w3, #0x0
  404c98:	csetm	x1, eq  // eq = none
  404c9c:	mov	x3, #0x7fe                 	// #2046
  404ca0:	csel	x2, x2, x3, ne  // ne = any
  404ca4:	mov	w3, #0x14                  	// #20
  404ca8:	orr	w0, w0, w3
  404cac:	lsr	x1, x1, #3
  404cb0:	cmp	x2, #0x7ff
  404cb4:	orr	x3, x1, #0x8000000000000
  404cb8:	ccmp	x1, #0x0, #0x4, eq  // eq = none
  404cbc:	csel	x1, x3, x1, ne  // ne = any
  404cc0:	mov	x3, #0x0                   	// #0
  404cc4:	bfxil	x3, x1, #0, #52
  404cc8:	bfi	x3, x2, #52, #11
  404ccc:	bfi	x3, x4, #63, #1
  404cd0:	fmov	d8, x3
  404cd4:	cbnz	w0, 404cf0 <ferror@plt+0x3b60>
  404cd8:	fmov	d0, d8
  404cdc:	ldr	d8, [sp, #16]
  404ce0:	ldp	x29, x30, [sp], #48
  404ce4:	ret
  404ce8:	mov	x1, #0x0                   	// #0
  404cec:	b	404ca4 <ferror@plt+0x3b14>
  404cf0:	bl	404d50 <ferror@plt+0x3bc0>
  404cf4:	b	404cd8 <ferror@plt+0x3b48>
  404cf8:	mov	w0, #0x14                  	// #20
  404cfc:	mov	x2, #0x7ff                 	// #2047
  404d00:	mov	x1, #0x0                   	// #0
  404d04:	b	404c30 <ferror@plt+0x3aa0>
  404d08:	mov	w0, #0x14                  	// #20
  404d0c:	b	404cfc <ferror@plt+0x3b6c>
  404d10:	mov	w0, #0x14                  	// #20
  404d14:	b	404cfc <ferror@plt+0x3b6c>
  404d18:	mov	w0, #0x0                   	// #0
  404d1c:	b	404cfc <ferror@plt+0x3b6c>
  404d20:	mov	x1, #0x1                   	// #1
  404d24:	mov	x2, #0x0                   	// #0
  404d28:	mov	w0, #0x0                   	// #0
  404d2c:	b	404ae8 <ferror@plt+0x3958>
  404d30:	tbnz	w3, #11, 404c6c <ferror@plt+0x3adc>
  404d34:	mov	x2, #0x0                   	// #0
  404d38:	mov	w0, #0x0                   	// #0
  404d3c:	b	404c30 <ferror@plt+0x3aa0>
  404d40:	cbnz	x1, 404d30 <ferror@plt+0x3ba0>
  404d44:	mov	x2, #0x0                   	// #0
  404d48:	mov	w0, #0x0                   	// #0
  404d4c:	b	404c30 <ferror@plt+0x3aa0>
  404d50:	tbz	w0, #0, 404d60 <ferror@plt+0x3bd0>
  404d54:	movi	v1.2s, #0x0
  404d58:	fdiv	s0, s1, s1
  404d5c:	mrs	x1, fpsr
  404d60:	tbz	w0, #1, 404d74 <ferror@plt+0x3be4>
  404d64:	fmov	s1, #1.000000000000000000e+00
  404d68:	movi	v2.2s, #0x0
  404d6c:	fdiv	s0, s1, s2
  404d70:	mrs	x1, fpsr
  404d74:	tbz	w0, #2, 404d94 <ferror@plt+0x3c04>
  404d78:	mov	w1, #0x7f7fffff            	// #2139095039
  404d7c:	fmov	s1, w1
  404d80:	mov	w1, #0xc5ae                	// #50606
  404d84:	movk	w1, #0x749d, lsl #16
  404d88:	fmov	s2, w1
  404d8c:	fadd	s0, s1, s2
  404d90:	mrs	x1, fpsr
  404d94:	tbz	w0, #3, 404da4 <ferror@plt+0x3c14>
  404d98:	movi	v1.2s, #0x80, lsl #16
  404d9c:	fmul	s0, s1, s1
  404da0:	mrs	x1, fpsr
  404da4:	tbz	w0, #4, 404dbc <ferror@plt+0x3c2c>
  404da8:	mov	w0, #0x7f7fffff            	// #2139095039
  404dac:	fmov	s1, w0
  404db0:	fmov	s2, #1.000000000000000000e+00
  404db4:	fsub	s0, s1, s2
  404db8:	mrs	x0, fpsr
  404dbc:	ret
  404dc0:	stp	x29, x30, [sp, #-64]!
  404dc4:	mov	x29, sp
  404dc8:	stp	x19, x20, [sp, #16]
  404dcc:	adrp	x20, 415000 <ferror@plt+0x13e70>
  404dd0:	add	x20, x20, #0xdd0
  404dd4:	stp	x21, x22, [sp, #32]
  404dd8:	adrp	x21, 415000 <ferror@plt+0x13e70>
  404ddc:	add	x21, x21, #0xdc8
  404de0:	sub	x20, x20, x21
  404de4:	mov	w22, w0
  404de8:	stp	x23, x24, [sp, #48]
  404dec:	mov	x23, x1
  404df0:	mov	x24, x2
  404df4:	bl	400f28 <memmove@plt-0x38>
  404df8:	cmp	xzr, x20, asr #3
  404dfc:	b.eq	404e28 <ferror@plt+0x3c98>  // b.none
  404e00:	asr	x20, x20, #3
  404e04:	mov	x19, #0x0                   	// #0
  404e08:	ldr	x3, [x21, x19, lsl #3]
  404e0c:	mov	x2, x24
  404e10:	add	x19, x19, #0x1
  404e14:	mov	x1, x23
  404e18:	mov	w0, w22
  404e1c:	blr	x3
  404e20:	cmp	x20, x19
  404e24:	b.ne	404e08 <ferror@plt+0x3c78>  // b.any
  404e28:	ldp	x19, x20, [sp, #16]
  404e2c:	ldp	x21, x22, [sp, #32]
  404e30:	ldp	x23, x24, [sp, #48]
  404e34:	ldp	x29, x30, [sp], #64
  404e38:	ret
  404e3c:	nop
  404e40:	ret
  404e44:	nop
  404e48:	adrp	x2, 416000 <ferror@plt+0x14e70>
  404e4c:	mov	x1, #0x0                   	// #0
  404e50:	ldr	x2, [x2, #296]
  404e54:	b	400ff0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000404e58 <.fini>:
  404e58:	stp	x29, x30, [sp, #-16]!
  404e5c:	mov	x29, sp
  404e60:	ldp	x29, x30, [sp], #16
  404e64:	ret
