verilog xil_defaultlib "../../../bd/design_1/ip/design_1_top_wrapper_0_0/sim/design_1_top_wrapper_0_0.v" 
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_fpu_wrapper_0_0/sim/design_1_fpu_wrapper_0_0.v" 
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" 
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" 
verilog xil_defaultlib "../../../bd/design_1/hdl/design_1.v" 
verilog xil_defaultlib "../../../bd/design_1/ipshared/68f7/hdl/sim_clk_gen.v" 
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_sim_clk_gen_0_0/sim/design_1_sim_clk_gen_0_0.v" 

verilog xil_defaultlib "glbl.v"

nosort
