Analysis & Elaboration report for ece_2072_project
Fri Oct 17 11:11:18 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: register_n:uut_reg
  5. Parameter Settings for User Entity Instance: register_n:uut_reg8
  6. Analysis & Elaboration Settings
  7. Port Connectivity Checks: "register_n:uut_reg8"
  8. Port Connectivity Checks: "register_n:uut_reg"
  9. Port Connectivity Checks: "ALU:uut_alu"
 10. Port Connectivity Checks: "multiplexer:uut_mux"
 11. Port Connectivity Checks: "tick_FSM:uut_tick"
 12. Port Connectivity Checks: "sign_extend:uut_sign_extend"
 13. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Fri Oct 17 11:11:18 2025       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; ece_2072_project                            ;
; Top-level Entity Name              ; components_tb                               ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_n:uut_reg ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; N              ; 16    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: register_n:uut_reg8 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; N              ; 8     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; components_tb      ; ece_2072_project   ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_n:uut_reg8"                                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "register_n:uut_reg"                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:uut_alu"                                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; result ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplexer:uut_mux"                                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Bus  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tick_FSM:uut_tick"                                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; tick ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sign_extend:uut_sign_extend"                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ext  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Oct 17 11:11:08 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ece_2072_project -c ece_2072_project --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file components_tb.v
    Info (12023): Found entity 1: components_tb File: C:/ECE2072/Project/components_tb.v Line: 10
Info (12021): Found 5 design units, including 5 entities, in source file components.v
    Info (12023): Found entity 1: sign_extend File: C:/ECE2072/Project/components.v Line: 9
    Info (12023): Found entity 2: tick_FSM File: C:/ECE2072/Project/components.v Line: 21
    Info (12023): Found entity 3: multiplexer File: C:/ECE2072/Project/components.v Line: 46
    Info (12023): Found entity 4: ALU File: C:/ECE2072/Project/components.v Line: 72
    Info (12023): Found entity 5: register_n File: C:/ECE2072/Project/components.v Line: 103
Info (12127): Elaborating entity "components_tb" for the top level hierarchy
Info (10648): Verilog HDL Display System Task info at components_tb.v(71): ==== sign_extend tests ==== File: C:/ECE2072/Project/components_tb.v Line: 71
Info (10648): Verilog HDL Display System Task info at components_tb.v(73): sign_extend +5: ................ (should be 0000000000000101) File: C:/ECE2072/Project/components_tb.v Line: 73
Info (10648): Verilog HDL Display System Task info at components_tb.v(75): sign_extend -5: ................ (should be 1111111111111011) File: C:/ECE2072/Project/components_tb.v Line: 75
Info (10648): Verilog HDL Display System Task info at components_tb.v(77): sign_extend 0: ................ (should be 0000000000000000) File: C:/ECE2072/Project/components_tb.v Line: 77
Info (10648): Verilog HDL Display System Task info at components_tb.v(79): sign_extend -256: ................ (should be 1111111110000000) File: C:/ECE2072/Project/components_tb.v Line: 79
Info (10648): Verilog HDL Display System Task info at components_tb.v(81): sign_extend +255: ................ (should be 0000000011111111) File: C:/ECE2072/Project/components_tb.v Line: 81
Info (10648): Verilog HDL Display System Task info at components_tb.v(86): ==== tick_FSM tests ==== File: C:/ECE2072/Project/components_tb.v Line: 86
Info (10648): Verilog HDL Display System Task info at components_tb.v(88): After reset, tick = .... (should be 0001) File: C:/ECE2072/Project/components_tb.v Line: 88
Info (10648): Verilog HDL Display System Task info at components_tb.v(91): Tick after 1 clock: .... (should be 0010) File: C:/ECE2072/Project/components_tb.v Line: 91
Info (10648): Verilog HDL Display System Task info at components_tb.v(93): Tick after 2 clocks: .... (should be 0100) File: C:/ECE2072/Project/components_tb.v Line: 93
Info (10648): Verilog HDL Display System Task info at components_tb.v(95): Tick after 3 clocks: .... (should be 1000) File: C:/ECE2072/Project/components_tb.v Line: 95
Info (10648): Verilog HDL Display System Task info at components_tb.v(97): Tick after 4 clocks: .... (should wrap to 0001) File: C:/ECE2072/Project/components_tb.v Line: 97
Info (10648): Verilog HDL Display System Task info at components_tb.v(99): Tick with enable low: .... (should remain 0001) File: C:/ECE2072/Project/components_tb.v Line: 99
Info (10648): Verilog HDL Display System Task info at components_tb.v(104): ==== multiplexer tests ==== File: C:/ECE2072/Project/components_tb.v Line: 104
Info (10648): Verilog HDL Display System Task info at components_tb.v(107): MUX sel=0000: Bus=0000 (should be AAAA, SignExtDin) File: C:/ECE2072/Project/components_tb.v Line: 107
Info (10648): Verilog HDL Display System Task info at components_tb.v(108): MUX sel=0001: Bus=0000 (should be 0001, R0) File: C:/ECE2072/Project/components_tb.v Line: 108
Info (10648): Verilog HDL Display System Task info at components_tb.v(109): MUX sel=0010: Bus=0000 (should be 0002, R1) File: C:/ECE2072/Project/components_tb.v Line: 109
Info (10648): Verilog HDL Display System Task info at components_tb.v(110): MUX sel=0011: Bus=0000 (should be 0003, R2) File: C:/ECE2072/Project/components_tb.v Line: 110
Info (10648): Verilog HDL Display System Task info at components_tb.v(111): MUX sel=0100: Bus=0000 (should be 0004, R3) File: C:/ECE2072/Project/components_tb.v Line: 111
Info (10648): Verilog HDL Display System Task info at components_tb.v(112): MUX sel=0101: Bus=0000 (should be 0005, R4) File: C:/ECE2072/Project/components_tb.v Line: 112
Info (10648): Verilog HDL Display System Task info at components_tb.v(113): MUX sel=0110: Bus=0000 (should be 0006, R5) File: C:/ECE2072/Project/components_tb.v Line: 113
Info (10648): Verilog HDL Display System Task info at components_tb.v(114): MUX sel=0111: Bus=0000 (should be 0007, R6) File: C:/ECE2072/Project/components_tb.v Line: 114
Info (10648): Verilog HDL Display System Task info at components_tb.v(115): MUX sel=1000: Bus=0000 (should be 0008, R7) File: C:/ECE2072/Project/components_tb.v Line: 115
Info (10648): Verilog HDL Display System Task info at components_tb.v(116): MUX sel=1001: Bus=0000 (should be FFFF, G) File: C:/ECE2072/Project/components_tb.v Line: 116
Info (10648): Verilog HDL Display System Task info at components_tb.v(117): MUX sel=1010: Bus=0000 (should be 0000, invalid select) File: C:/ECE2072/Project/components_tb.v Line: 117
Info (10648): Verilog HDL Display System Task info at components_tb.v(122): ==== ALU tests ==== File: C:/ECE2072/Project/components_tb.v Line: 122
Info (10648): Verilog HDL Display System Task info at components_tb.v(124): ALU MUL: 10*3 =      0 (should be 30) File: C:/ECE2072/Project/components_tb.v Line: 124
Info (10648): Verilog HDL Display System Task info at components_tb.v(126): ALU ADD: 10+3 =      0 (should be 13) File: C:/ECE2072/Project/components_tb.v Line: 126
Info (10648): Verilog HDL Display System Task info at components_tb.v(128): ALU SUB: 10-3 =      0 (should be 7) File: C:/ECE2072/Project/components_tb.v Line: 128
Info (10648): Verilog HDL Display System Task info at components_tb.v(130): ALU SHIFT LEFT: 15<<2 = ................ (should be 0000000000111100) File: C:/ECE2072/Project/components_tb.v Line: 130
Warning (10230): Verilog HDL assignment warning at components_tb.v(131): truncated value with size 32 to match size of target (16) File: C:/ECE2072/Project/components_tb.v Line: 131
Info (10648): Verilog HDL Display System Task info at components_tb.v(132): ALU SHIFT RIGHT: 15>>2 = ................ (should be 0000000000000011) File: C:/ECE2072/Project/components_tb.v Line: 132
Info (10648): Verilog HDL Display System Task info at components_tb.v(134): ALU don't care: result =      0 (should be 0) File: C:/ECE2072/Project/components_tb.v Line: 134
Info (10648): Verilog HDL Display System Task info at components_tb.v(139): ==== register_n tests ==== File: C:/ECE2072/Project/components_tb.v Line: 139
Info (10648): Verilog HDL Display System Task info at components_tb.v(141): register_n after reset: Q=0000 (should be 0000) File: C:/ECE2072/Project/components_tb.v Line: 141
Info (10648): Verilog HDL Display System Task info at components_tb.v(143): register_n after load: Q=0000 (should be 1234) File: C:/ECE2072/Project/components_tb.v Line: 143
Info (10648): Verilog HDL Display System Task info at components_tb.v(145): register_n hold: Q=0000 (should still be 1234) File: C:/ECE2072/Project/components_tb.v Line: 145
Info (10648): Verilog HDL Display System Task info at components_tb.v(147): register_n load new: Q=0000 (should be 5678) File: C:/ECE2072/Project/components_tb.v Line: 147
Info (10648): Verilog HDL Display System Task info at components_tb.v(149): 8-bit register_n after reset: Q=00 (should be 00) File: C:/ECE2072/Project/components_tb.v Line: 149
Info (10648): Verilog HDL Display System Task info at components_tb.v(151): 8-bit register_n after load: Q=00 (should be AA) File: C:/ECE2072/Project/components_tb.v Line: 151
Info (10648): Verilog HDL Display System Task info at components_tb.v(153): 8-bit register_n hold: Q=00 (should still be AA) File: C:/ECE2072/Project/components_tb.v Line: 153
Info (10648): Verilog HDL Display System Task info at components_tb.v(155): 8-bit register_n load new: Q=00 (should be 55) File: C:/ECE2072/Project/components_tb.v Line: 155
Info (12128): Elaborating entity "sign_extend" for hierarchy "sign_extend:uut_sign_extend" File: C:/ECE2072/Project/components_tb.v Line: 15
Info (12128): Elaborating entity "tick_FSM" for hierarchy "tick_FSM:uut_tick" File: C:/ECE2072/Project/components_tb.v Line: 20
Info (10264): Verilog HDL Case Statement information at components.v(35): all case item expressions in this case statement are onehot File: C:/ECE2072/Project/components.v Line: 35
Info (12128): Elaborating entity "multiplexer" for hierarchy "multiplexer:uut_mux" File: C:/ECE2072/Project/components_tb.v Line: 26
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:uut_alu" File: C:/ECE2072/Project/components_tb.v Line: 32
Warning (10764): Verilog HDL warning at components.v(93): converting signed shift amount to unsigned File: C:/ECE2072/Project/components.v Line: 93
Warning (10764): Verilog HDL warning at components.v(95): converting signed shift amount to unsigned File: C:/ECE2072/Project/components.v Line: 95
Info (12128): Elaborating entity "register_n" for hierarchy "register_n:uut_reg" File: C:/ECE2072/Project/components_tb.v Line: 38
Info (12128): Elaborating entity "register_n" for hierarchy "register_n:uut_reg8" File: C:/ECE2072/Project/components_tb.v Line: 44
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4728 megabytes
    Info: Processing ended: Fri Oct 17 11:11:18 2025
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:22


