
*** Running vivado
    with args -log lab3_advanced.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab3_advanced.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source lab3_advanced.tcl -notrace
Command: synth_design -top lab3_advanced -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22400 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 769.332 ; gain = 234.188
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab3_advanced' [C:/Users/User/Documents/programming/verilogLearning/HardwareDesign/EasonsLab3adv/project_1/project_1.srcs/sources_1/imports/EasonsLab3adv/lab3_advanced.v:1]
	Parameter INITIAL bound to: 0 - type: integer 
	Parameter MOVING bound to: 1 - type: integer 
	Parameter FILLING bound to: 2 - type: integer 
	Parameter UP bound to: 4'b1000 
	Parameter RIGHT bound to: 4'b0100 
	Parameter DOWN bound to: 4'b0010 
	Parameter LEFT bound to: 4'b0001 
	Parameter n bound to: 3 - type: integer 
	Parameter A bound to: 7'b1111110 
	Parameter B bound to: 7'b1111101 
	Parameter C bound to: 7'b1111011 
	Parameter D bound to: 7'b1110111 
	Parameter E bound to: 7'b1101111 
	Parameter F bound to: 7'b1011111 
	Parameter G bound to: 7'b0111111 
	Parameter DIRUP bound to: 4'b1000 
	Parameter DIRRIGHT bound to: 4'b0100 
	Parameter DIRDOWN bound to: 4'b0010 
	Parameter DIRLEFT bound to: 4'b0001 
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/User/Documents/programming/verilogLearning/HardwareDesign/EasonsLab3adv/project_1/project_1.srcs/sources_1/imports/EasonsLab3adv/lab3_advanced.v:292]
	Parameter n bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [C:/Users/User/Documents/programming/verilogLearning/HardwareDesign/EasonsLab3adv/project_1/project_1.srcs/sources_1/imports/EasonsLab3adv/lab3_advanced.v:292]
INFO: [Synth 8-6157] synthesizing module 'clock_divider__parameterized0' [C:/Users/User/Documents/programming/verilogLearning/HardwareDesign/EasonsLab3adv/project_1/project_1.srcs/sources_1/imports/EasonsLab3adv/lab3_advanced.v:292]
	Parameter n bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider__parameterized0' (1#1) [C:/Users/User/Documents/programming/verilogLearning/HardwareDesign/EasonsLab3adv/project_1/project_1.srcs/sources_1/imports/EasonsLab3adv/lab3_advanced.v:292]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/User/Documents/programming/verilogLearning/HardwareDesign/EasonsLab3adv/project_1/project_1.srcs/sources_1/imports/EasonsLab3adv/lab3_advanced.v:306]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (2#1) [C:/Users/User/Documents/programming/verilogLearning/HardwareDesign/EasonsLab3adv/project_1/project_1.srcs/sources_1/imports/EasonsLab3adv/lab3_advanced.v:306]
INFO: [Synth 8-6157] synthesizing module 'one_pulse' [C:/Users/User/Documents/programming/verilogLearning/HardwareDesign/EasonsLab3adv/project_1/project_1.srcs/sources_1/imports/EasonsLab3adv/lab3_advanced.v:320]
INFO: [Synth 8-6155] done synthesizing module 'one_pulse' (3#1) [C:/Users/User/Documents/programming/verilogLearning/HardwareDesign/EasonsLab3adv/project_1/project_1.srcs/sources_1/imports/EasonsLab3adv/lab3_advanced.v:320]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User/Documents/programming/verilogLearning/HardwareDesign/EasonsLab3adv/project_1/project_1.srcs/sources_1/imports/EasonsLab3adv/lab3_advanced.v:52]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User/Documents/programming/verilogLearning/HardwareDesign/EasonsLab3adv/project_1/project_1.srcs/sources_1/imports/EasonsLab3adv/lab3_advanced.v:203]
INFO: [Synth 8-6157] synthesizing module 'SevenSegment' [C:/Users/User/Documents/programming/verilogLearning/HardwareDesign/EasonsLab3adv/project_1/project_1.srcs/sources_1/imports/EasonsLab3adv/lab3_advanced.v:247]
	Parameter INITIAL bound to: 0 - type: integer 
	Parameter MOVING bound to: 1 - type: integer 
	Parameter FILLING bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SevenSegment' (4#1) [C:/Users/User/Documents/programming/verilogLearning/HardwareDesign/EasonsLab3adv/project_1/project_1.srcs/sources_1/imports/EasonsLab3adv/lab3_advanced.v:247]
WARNING: [Synth 8-5788] Register head_reg in module lab3_advanced is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/User/Documents/programming/verilogLearning/HardwareDesign/EasonsLab3adv/project_1/project_1.srcs/sources_1/imports/EasonsLab3adv/lab3_advanced.v:207]
INFO: [Synth 8-6155] done synthesizing module 'lab3_advanced' (5#1) [C:/Users/User/Documents/programming/verilogLearning/HardwareDesign/EasonsLab3adv/project_1/project_1.srcs/sources_1/imports/EasonsLab3adv/lab3_advanced.v:1]
WARNING: [Synth 8-3331] design SevenSegment has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 842.816 ; gain = 307.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 842.816 ; gain = 307.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 842.816 ; gain = 307.672
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 842.816 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/User/Documents/programming/verilogLearning/HardwareDesign/EasonsLab3adv/project_1/project_1.srcs/constrs_1/imports/EasonsLab3adv/lab3_advanced.xdc]
Finished Parsing XDC File [C:/Users/User/Documents/programming/verilogLearning/HardwareDesign/EasonsLab3adv/project_1/project_1.srcs/constrs_1/imports/EasonsLab3adv/lab3_advanced.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/User/Documents/programming/verilogLearning/HardwareDesign/EasonsLab3adv/project_1/project_1.srcs/constrs_1/imports/EasonsLab3adv/lab3_advanced.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab3_advanced_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab3_advanced_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 938.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 938.762 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 938.762 ; gain = 403.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 938.762 ; gain = 403.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 938.762 ; gain = 403.617
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/Users/User/Documents/programming/verilogLearning/HardwareDesign/EasonsLab3adv/project_1/project_1.srcs/sources_1/imports/EasonsLab3adv/lab3_advanced.v:54]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 938.762 ; gain = 403.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 5     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 18    
	   3 Input      7 Bit        Muxes := 6     
	   8 Input      7 Bit        Muxes := 3     
	   6 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   4 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab3_advanced 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 18    
	   3 Input      7 Bit        Muxes := 6     
	   8 Input      7 Bit        Muxes := 3     
	   6 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   8 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module one_pulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SevenSegment 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design lab3_advanced has port DIGIT[3] driven by constant 1
WARNING: [Synth 8-3917] design lab3_advanced has port DIGIT[2] driven by constant 1
WARNING: [Synth 8-3917] design lab3_advanced has port DIGIT[1] driven by constant 1
WARNING: [Synth 8-3917] design lab3_advanced has port DIGIT[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 938.762 ; gain = 403.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 938.762 ; gain = 403.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 951.398 ; gain = 416.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 954.793 ; gain = 419.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 959.590 ; gain = 424.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 959.590 ; gain = 424.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 959.590 ; gain = 424.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 959.590 ; gain = 424.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 959.590 ; gain = 424.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 959.590 ; gain = 424.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     2|
|4     |LUT2   |    12|
|5     |LUT3   |     7|
|6     |LUT4   |    21|
|7     |LUT5   |    34|
|8     |LUT6   |    30|
|9     |FDCE   |    14|
|10    |FDPE   |    14|
|11    |FDRE   |    62|
|12    |FDSE   |     6|
|13    |LD     |     2|
|14    |IBUF   |     6|
|15    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |   229|
|2     |  m27    |clock_divider |    42|
|3     |  d1     |debounce      |     6|
|4     |  d2     |debounce_0    |     6|
|5     |  d3     |debounce_1    |     6|
|6     |  d4     |debounce_2    |     6|
|7     |  p1     |one_pulse     |     2|
|8     |  p2     |one_pulse_3   |     2|
|9     |  p3     |one_pulse_4   |    11|
|10    |  p4     |one_pulse_5   |    43|
|11    |  ss     |SevenSegment  |     7|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 959.590 ; gain = 424.445
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 959.590 ; gain = 328.500
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 959.590 ; gain = 424.445
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 959.590 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 964.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 964.160 ; gain = 670.547
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 964.160 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Documents/programming/verilogLearning/HardwareDesign/EasonsLab3adv/project_1/project_1.runs/synth_1/lab3_advanced.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab3_advanced_utilization_synth.rpt -pb lab3_advanced_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 14 17:11:59 2024...
