<!doctype html>
<html lang="en" dir="ltr" class="docs-wrapper plugin-docs plugin-id-default docs-version-current docs-doc-page docs-doc-id-notes/digital-logic/ai_notes/Lecture 1B. FPGA 入门：数字逻辑的硬件实现基础" data-has-hydrated="false">
<head>
<meta charset="UTF-8">
<meta name="generator" content="Docusaurus v3.8.1">
<title data-rh="true">01B. FPGA 入门：数字逻辑的硬件实现基础 | Life_Checkpoint&#x27;s Blog</title><meta data-rh="true" name="viewport" content="width=device-width,initial-scale=1"><meta data-rh="true" name="twitter:card" content="summary_large_image"><meta data-rh="true" property="og:url" content="https://lifecheckpoint.github.io/docs/notes/digital-logic/ai_notes/Lecture 1B. FPGA 入门：数字逻辑的硬件实现基础"><meta data-rh="true" property="og:locale" content="en"><meta data-rh="true" name="docusaurus_locale" content="en"><meta data-rh="true" name="docsearch:language" content="en"><meta data-rh="true" name="docusaurus_version" content="current"><meta data-rh="true" name="docusaurus_tag" content="docs-default-current"><meta data-rh="true" name="docsearch:version" content="current"><meta data-rh="true" name="docsearch:docusaurus_tag" content="docs-default-current"><meta data-rh="true" property="og:title" content="01B. FPGA 入门：数字逻辑的硬件实现基础 | Life_Checkpoint&#x27;s Blog"><meta data-rh="true" name="description" content="1. 核心对比：CPU vs. FPGA"><meta data-rh="true" property="og:description" content="1. 核心对比：CPU vs. FPGA"><link data-rh="true" rel="icon" href="/img/favicon.ico"><link data-rh="true" rel="canonical" href="https://lifecheckpoint.github.io/docs/notes/digital-logic/ai_notes/Lecture 1B. FPGA 入门：数字逻辑的硬件实现基础"><link data-rh="true" rel="alternate" href="https://lifecheckpoint.github.io/docs/notes/digital-logic/ai_notes/Lecture 1B. FPGA 入门：数字逻辑的硬件实现基础" hreflang="en"><link data-rh="true" rel="alternate" href="https://lifecheckpoint.github.io/docs/notes/digital-logic/ai_notes/Lecture 1B. FPGA 入门：数字逻辑的硬件实现基础" hreflang="x-default"><script data-rh="true" type="application/ld+json">{"@context":"https://schema.org","@type":"BreadcrumbList","itemListElement":[{"@type":"ListItem","position":1,"name":"01B. FPGA 入门：数字逻辑的硬件实现基础","item":"https://lifecheckpoint.github.io/docs/notes/digital-logic/ai_notes/Lecture 1B. FPGA 入门：数字逻辑的硬件实现基础"}]}</script><link rel="alternate" type="application/rss+xml" href="/blog/rss.xml" title="Life_Checkpoint&#39;s Blog RSS Feed">
<link rel="alternate" type="application/atom+xml" href="/blog/atom.xml" title="Life_Checkpoint&#39;s Blog Atom Feed">






<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.13.11/dist/katex.min.css" crossorigin="anonymous">
<script src="/js/prism-mathematica.js" async></script><link rel="stylesheet" href="/assets/css/styles.54ca3038.css">
<script src="/assets/js/runtime~main.6f4fd7c2.js" defer="defer"></script>
<script src="/assets/js/main.7e57d3c0.js" defer="defer"></script>
</head>
<body class="navigation-with-keyboard">
<svg xmlns="http://www.w3.org/2000/svg" style="display: none;"><defs>
<symbol id="theme-svg-external-link" viewBox="0 0 24 24"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"/></symbol>
</defs></svg>
<script>!function(){var t="dark";var e=function(){try{return new URLSearchParams(window.location.search).get("docusaurus-theme")}catch(t){}}()||function(){try{return window.localStorage.getItem("theme")}catch(t){}}();document.documentElement.setAttribute("data-theme",e||t),document.documentElement.setAttribute("data-theme-choice",e||t)}(),function(){try{const c=new URLSearchParams(window.location.search).entries();for(var[t,e]of c)if(t.startsWith("docusaurus-data-")){var a=t.replace("docusaurus-data-","data-");document.documentElement.setAttribute(a,e)}}catch(t){}}()</script><div id="__docusaurus"><div role="region" aria-label="Skip to main content"><a class="skipToContent_fXgn" href="#__docusaurus_skipToContent_fallback">Skip to main content</a></div><nav aria-label="Main" class="theme-layout-navbar navbar navbar--fixed-top"><div class="navbar__inner"><div class="theme-layout-navbar-left navbar__items"><button aria-label="Toggle navigation bar" aria-expanded="false" class="navbar__toggle clean-btn" type="button"><svg width="30" height="30" viewBox="0 0 30 30" aria-hidden="true"><path stroke="currentColor" stroke-linecap="round" stroke-miterlimit="10" stroke-width="2" d="M4 7h22M4 15h22M4 23h22"></path></svg></button><a class="navbar__brand" href="/"><b class="navbar__title text--truncate">Lchpt.blog</b></a><a aria-current="page" class="navbar__item navbar__link navbar__link--active" href="/docs/intro">文档 / 文字的力量</a><a class="navbar__item navbar__link" href="/blog">Blog / 碎碎念</a></div><div class="theme-layout-navbar-right navbar__items navbar__items--right"><a href="https://github.com/LifeCheckpoint" target="_blank" rel="noopener noreferrer" class="navbar__item navbar__link">GitHub<svg width="13.5" height="13.5" aria-hidden="true" class="iconExternalLink_nPIU"><use href="#theme-svg-external-link"></use></svg></a><div class="toggle_vylO colorModeToggle_DEke"><button class="clean-btn toggleButton_gllP toggleButtonDisabled_aARS" type="button" disabled="" title="system mode" aria-label="Switch between dark and light mode (currently system mode)"><svg viewBox="0 0 24 24" width="24" height="24" aria-hidden="true" class="toggleIcon_g3eP lightToggleIcon_pyhR"><path fill="currentColor" d="M12,9c1.65,0,3,1.35,3,3s-1.35,3-3,3s-3-1.35-3-3S10.35,9,12,9 M12,7c-2.76,0-5,2.24-5,5s2.24,5,5,5s5-2.24,5-5 S14.76,7,12,7L12,7z M2,13l2,0c0.55,0,1-0.45,1-1s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S1.45,13,2,13z M20,13l2,0c0.55,0,1-0.45,1-1 s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S19.45,13,20,13z M11,2v2c0,0.55,0.45,1,1,1s1-0.45,1-1V2c0-0.55-0.45-1-1-1S11,1.45,11,2z M11,20v2c0,0.55,0.45,1,1,1s1-0.45,1-1v-2c0-0.55-0.45-1-1-1C11.45,19,11,19.45,11,20z M5.99,4.58c-0.39-0.39-1.03-0.39-1.41,0 c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0s0.39-1.03,0-1.41L5.99,4.58z M18.36,16.95 c-0.39-0.39-1.03-0.39-1.41,0c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0c0.39-0.39,0.39-1.03,0-1.41 L18.36,16.95z M19.42,5.99c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06c-0.39,0.39-0.39,1.03,0,1.41 s1.03,0.39,1.41,0L19.42,5.99z M7.05,18.36c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06 c-0.39,0.39-0.39,1.03,0,1.41s1.03,0.39,1.41,0L7.05,18.36z"></path></svg><svg viewBox="0 0 24 24" width="24" height="24" aria-hidden="true" class="toggleIcon_g3eP darkToggleIcon_wfgR"><path fill="currentColor" d="M9.37,5.51C9.19,6.15,9.1,6.82,9.1,7.5c0,4.08,3.32,7.4,7.4,7.4c0.68,0,1.35-0.09,1.99-0.27C17.45,17.19,14.93,19,12,19 c-3.86,0-7-3.14-7-7C5,9.07,6.81,6.55,9.37,5.51z M12,3c-4.97,0-9,4.03-9,9s4.03,9,9,9s9-4.03,9-9c0-0.46-0.04-0.92-0.1-1.36 c-0.98,1.37-2.58,2.26-4.4,2.26c-2.98,0-5.4-2.42-5.4-5.4c0-1.81,0.89-3.42,2.26-4.4C12.92,3.04,12.46,3,12,3L12,3z"></path></svg><svg viewBox="0 0 24 24" width="24" height="24" aria-hidden="true" class="toggleIcon_g3eP systemToggleIcon_QzmC"><path fill="currentColor" d="m12 21c4.971 0 9-4.029 9-9s-4.029-9-9-9-9 4.029-9 9 4.029 9 9 9zm4.95-13.95c1.313 1.313 2.05 3.093 2.05 4.95s-0.738 3.637-2.05 4.95c-1.313 1.313-3.093 2.05-4.95 2.05v-14c1.857 0 3.637 0.737 4.95 2.05z"></path></svg></button></div><div class="navbarSearchContainer_Bca1"><div class="navbar__search searchBarContainer_NW3z" dir="ltr"><input placeholder="Search" aria-label="Search" class="navbar__search-input" value=""><div class="loadingRing_RJI3 searchBarLoadingRing_YnHq"><div></div><div></div><div></div><div></div></div></div></div></div></div><div role="presentation" class="navbar-sidebar__backdrop"></div></nav><div id="__docusaurus_skipToContent_fallback" class="theme-layout-main main-wrapper mainWrapper_z2l0"><div class="docsWrapper_hBAB"><button aria-label="Scroll back to top" class="clean-btn theme-back-to-top-button backToTopButton_sjWU" type="button"></button><div class="docRoot_UBD9"><aside class="theme-doc-sidebar-container docSidebarContainer_YfHR"><div class="sidebarViewport_aRkj"><div class="sidebar_njMd"><nav aria-label="Docs sidebar" class="menu thin-scrollbar menu_SIkG"><ul class="theme-doc-sidebar-menu menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/docs/intro">欢迎</a></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/acgn/fan">永远不止的彼岸微风</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/computer_science/projects/manimgeo">不可以做机械降神派</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" href="/docs/math/integrate/div-sq-sin">也许会喜欢数学</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-1 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret menu__link--active" role="button" aria-expanded="true" href="/docs/notes/earth-science/words">什么笔记都往里丢…</a></div><ul class="menu__list"><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" tabindex="0" href="/docs/notes/earth-science/words">地球科学概论</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" tabindex="0" href="/docs/notes/database-intro/ai_notes/Chapter 1. 绪论：核心概念">数据库原理 （东南大学版）</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret menu__link--active" role="button" aria-expanded="true" tabindex="0" href="/docs/notes/digital-logic/ai_notes/Lecture 1A. 数字系统与二进制编码：基础与运算">数字逻辑</a></div><ul class="menu__list"><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-3 menu__list-item"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret menu__link--active" role="button" aria-expanded="true" tabindex="0" href="/docs/notes/digital-logic/ai_notes/Lecture 1A. 数字系统与二进制编码：基础与运算">AI笔记</a></div><ul class="menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/notes/digital-logic/ai_notes/Lecture 1A. 数字系统与二进制编码：基础与运算">01A. 数字系统与二进制编码基础与运算</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link menu__link--active" aria-current="page" tabindex="0" href="/docs/notes/digital-logic/ai_notes/Lecture 1B. FPGA 入门：数字逻辑的硬件实现基础">01B. FPGA 入门：数字逻辑的硬件实现基础</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/notes/digital-logic/ai_notes/Lecture 2. 布尔代数与逻辑函数化简">02. 布尔代数与逻辑函数化简</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/notes/digital-logic/ai_notes/Lecture 3. 布尔函数的门级最小化">03. 布尔函数的门级最小化</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-4 menu__list-item"><a class="menu__link" tabindex="0" href="/docs/notes/digital-logic/ai_notes/Lecture 4. 组合逻辑电路分析与设计">04. 组合逻辑电路分析与设计</a></li></ul></li></ul></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" tabindex="0" href="/docs/notes/discrete-math/ai_notes/Lecture 2. 逻辑与证明">离散数学</a></div></li><li class="theme-doc-sidebar-item-category theme-doc-sidebar-item-category-level-2 menu__list-item menu__list-item--collapsed"><div class="menu__list-item-collapsible"><a class="menu__link menu__link--sublist menu__link--sublist-caret" role="button" aria-expanded="false" tabindex="0" href="/docs/notes/probability-and-statistic-of-engineering/ai_notes/Lecture 1. 概率论基础：从随机现象到条件独立">工程概率统计</a></div></li></ul></li></ul></nav></div></div></aside><main class="docMainContainer_TBSr"><div class="container padding-top--md padding-bottom--lg"><div class="row"><div class="col docItemCol_z5aJ"><div class="docItemContainer_c0TR"><article><nav class="theme-doc-breadcrumbs breadcrumbsContainer_Z_bl" aria-label="Breadcrumbs"><ul class="breadcrumbs"><li class="breadcrumbs__item"><a aria-label="Home page" class="breadcrumbs__link" href="/"><svg viewBox="0 0 24 24" class="breadcrumbHomeIcon_YNFT"><path d="M10 19v-5h4v5c0 .55.45 1 1 1h3c.55 0 1-.45 1-1v-7h1.7c.46 0 .68-.57.33-.87L12.67 3.6c-.38-.34-.96-.34-1.34 0l-8.36 7.53c-.34.3-.13.87.33.87H5v7c0 .55.45 1 1 1h3c.55 0 1-.45 1-1z" fill="currentColor"></path></svg></a></li><li class="breadcrumbs__item"><span class="breadcrumbs__link">什么笔记都往里丢…</span></li><li class="breadcrumbs__item"><span class="breadcrumbs__link">数字逻辑</span></li><li class="breadcrumbs__item"><span class="breadcrumbs__link">AI笔记</span></li><li class="breadcrumbs__item breadcrumbs__item--active"><span class="breadcrumbs__link">01B. FPGA 入门：数字逻辑的硬件实现基础</span></li></ul></nav><div class="tocCollapsible_ETCw theme-doc-toc-mobile tocMobile_ITEo"><button type="button" class="clean-btn tocCollapsibleButton_TO0P">On this page</button></div><div class="theme-doc-markdown markdown"><header><h1>01B. FPGA 入门：数字逻辑的硬件实现基础</h1></header><h2 class="anchor anchorWithStickyNavbar_LWe7" id="1-核心对比cpu-vs-fpga">1. 核心对比：CPU vs. FPGA<a href="#1-核心对比cpu-vs-fpga" class="hash-link" aria-label="Direct link to 1. 核心对比：CPU vs. FPGA" title="Direct link to 1. 核心对比：CPU vs. FPGA">​</a></h2>
<p>为了理解 FPGA 的特点，我们可以将其与 CPU 进行对比，两者在执行计算任务（例如 <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mi>a</mi><mo>+</mo><mi>b</mi></mrow><annotation encoding="application/x-tex">a+b</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.6667em;vertical-align:-0.0833em"></span><span class="mord mathnormal">a</span><span class="mspace" style="margin-right:0.2222em"></span><span class="mbin">+</span><span class="mspace" style="margin-right:0.2222em"></span></span><span class="base"><span class="strut" style="height:0.6944em"></span><span class="mord mathnormal">b</span></span></span></span>）时的方式截然不同。</p>
<table><thead><tr><th style="text-align:left">方面</th><th style="text-align:left">CPU (软件执行)</th><th style="text-align:left">FPGA (硬件实现)</th></tr></thead><tbody><tr><td style="text-align:left"><strong>实现方式</strong></td><td style="text-align:left">使用高级语言（如 C 语言）编写程序。</td><td style="text-align:left">使用<strong>硬件描述语言 (Hardware Description Language, HDL)</strong>，如 Verilog，来描述电路  。</td></tr><tr><td style="text-align:left"><strong>核心过程</strong></td><td style="text-align:left"><strong>编译 (Compilation)</strong></td><td style="text-align:left"><strong>综合 (Synthesis)</strong></td></tr><tr><td style="text-align:left"><strong>产物</strong></td><td style="text-align:left">针对特定 CPU 架构的<strong>机器码 (Machine Code)</strong>。</td><td style="text-align:left">描述具体硬件连接的<strong>电路网表 (Netlist)</strong>，最终生成配置文件。</td></tr><tr><td style="text-align:left"><strong>执行本质</strong></td><td style="text-align:left"><strong><u>指令的顺序执行</u></strong>：CPU 读取并执行一条条指令来完成计算。</td><td style="text-align:left"><strong><u>电路的并行工作</u></strong>：综合过程将 HDL 代码直接转化为物理的、并行的逻辑门和寄存器电路。</td></tr></tbody></table>
<p><strong>结论</strong>：CPU 是通用处理器，通过执行软件指令完成任务；FPGA 则是可编程的硬件，通过配置内部电路来直接构造一个专用的数字系统。</p>
<hr>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="2-什么是-fpga">2. 什么是 FPGA？<a href="#2-什么是-fpga" class="hash-link" aria-label="Direct link to 2. 什么是 FPGA？" title="Direct link to 2. 什么是 FPGA？">​</a></h2>
<ul>
<li><strong>定义</strong>：<strong>FPGA (Field-Programmable Gate Array)</strong>，即**<u>现场可编程门阵列</u><strong>。它是一种数字逻辑设备，其内部的硬件结构可以被用户</strong>编程<strong>和</strong>重编程**，以实现各种不同的数字功能。</li>
<li><strong>核心思想</strong>：FPGA 内部包含大量可配置的逻辑单元和可编程的布线资源。可以将其想象成无数的“乐高”积木（逻辑单元）和连接线（布线资源），用户可以通过编程来决定如何搭建这些积木，从而实现特定的功能。</li>
</ul>
<hr>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="3-为什么在数字逻辑课程中使用-fpga">3. 为什么在数字逻辑课程中使用 FPGA？<a href="#3-为什么在数字逻辑课程中使用-fpga" class="hash-link" aria-label="Direct link to 3. 为什么在数字逻辑课程中使用 FPGA？" title="Direct link to 3. 为什么在数字逻辑课程中使用 FPGA？">​</a></h2>
<ol>
<li><strong>可编程性 (Programmability)</strong>
<ul>
<li><strong><u>设计灵活</u></strong>：可以快速地设计、实现和测试数字电路。</li>
<li><strong><u>易于迭代</u></strong>：如果设计有误或需要更新，只需重新编程 FPGA 即可，无需更换硬件。</li>
</ul>
</li>
<li><strong>学习价值 (Educational Value)</strong>
<ul>
<li>提供了一种将理论知识（如逻辑门、时序逻辑）转化为实际、可运行硬件的<strong>实践途径</strong>。</li>
</ul>
</li>
</ol>
<hr>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="4-如何使用-fpgafpga-设计流程">4. 如何使用 FPGA？（FPGA 设计流程）<a href="#4-如何使用-fpgafpga-设计流程" class="hash-link" aria-label="Direct link to 4. 如何使用 FPGA？（FPGA 设计流程）" title="Direct link to 4. 如何使用 FPGA？（FPGA 设计流程）">​</a></h2>
<p>一个典型的 FPGA 设计流程包含以下三个核心要素：</p>
<ol>
<li><strong>硬件描述语言 (HDL)</strong>
<ul>
<li>用来描述数字电路的行为和结构。</li>
<li>常见语言：<strong>Verilog HDL</strong>。</li>
</ul>
</li>
<li><strong>电子设计自动化工具 (EDA Tools)</strong>
<ul>
<li>用于<strong>综合、实现、仿真和下载</strong>的软件。</li>
<li>示例：<strong>Vivado</strong>。</li>
<li><strong>综合 (Synthesis)</strong> 是此流程中的关键步骤，它将 HDL 代码“翻译”成由逻辑门和寄存器组成的电路结构。</li>
</ul>
</li>
<li><strong>FPGA 开发板 (FPGA Board)</strong>
<ul>
<li>包含 FPGA 芯片和外围电路的物理硬件。</li>
<li>示例：<strong>ego1</strong>。</li>
</ul>
</li>
</ol>
<p><strong>设计流程可以概  括为：</strong></p>
<span class="katex-display"><span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML" display="block"><semantics><mrow><mtext>RTL代码 (Verilog)</mtext><mover><mo stretchy="true" minsize="3.0em">→</mo><mpadded width="+0.6em" lspace="0.3em"><mtext>EDA工具 (综合与实现)</mtext></mpadded></mover><mtext>比特流文件</mtext><mover><mo stretchy="true" minsize="3.0em">→</mo><mpadded width="+0.6em" lspace="0.3em"><mtext>下载</mtext></mpadded></mover><mtext>FPGA开发板</mtext></mrow><annotation encoding="application/x-tex">\text{RTL代码 (Verilog)} \xrightarrow{\text{EDA工具 (综合与实现)}} \text{比特流文件} \xrightarrow{\text{下载}} \text{FPGA开发板}</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:1.397em;vertical-align:-0.25em"></span><span class="mord text"><span class="mord">RTL</span><span class="mord cjk_fallback">代码</span><span class="mord"> (Verilog)</span></span><span class="mspace" style="margin-right:0.2778em"></span><span class="mrel x-arrow"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:1.147em"><span style="top:-3.322em"><span class="pstrut" style="height:2.7em"></span><span class="sizing reset-size6 size3 mtight x-arrow-pad"><span class="mord mtight"><span class="mord text mtight"><span class="mord mtight">EDA</span><span class="mord cjk_fallback mtight">工具</span><span class="mord mtight"> (</span><span class="mord cjk_fallback mtight">综合与实现</span><span class="mord mtight">)</span></span></span></span></span><span class="svg-align" style="top:-2.689em"><span class="pstrut" style="height:2.7em"></span><span class="hide-tail" style="height:0.522em;min-width:1.469em"><svg xmlns="http://www.w3.org/2000/svg" width="400em" height="0.522em" viewBox="0 0 400000 522" preserveAspectRatio="xMaxYMin slice"><path d="M0 241v40h399891c-47.3 35.3-84 78-110 128
-16.7 32-27.7 63.7-33 95 0 1.3-.2 2.7-.5 4-.3 1.3-.5 2.3-.5 3 0 7.3 6.7 11 20
 11 8 0 13.2-.8 15.5-2.5 2.3-1.7 4.2-5.5 5.5-11.5 2-13.3 5.7-27 11-41 14.7-44.7
 39-84.5 73-119.5s73.7-60.2 119-75.5c6-2 9-5.7 9-11s-3-9-9-11c-45.3-15.3-85
-40.5-119-75.5s-58.3-74.8-73-119.5c-4.7-14-8.3-27.3-11-40-1.3-6.7-3.2-10.8-5.5
-12.5-2.3-1.7-7.5-2.5-15.5-2.5-14 0-21 3.7-21 11 0 2 2 10.3 6 25 20.7 83.3 67
 151.7 139 205zm0 0v40h399900v-40z"></path></svg></span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:0.011em"><span></span></span></span></span></span><span class="mspace" style="margin-right:0.2778em"></span></span><span class="base"><span class="strut" style="height:1.1113em;vertical-align:-0.011em"></span><span class="mord text"><span class="mord cjk_fallback">比特流文件</span></span><span class="mspace" style="margin-right:0.2778em"></span><span class="mrel x-arrow"><span class="vlist-t vlist-t2"><span class="vlist-r"><span class="vlist" style="height:1.1003em"><span style="top:-3.322em"><span class="pstrut" style="height:2.7em"></span><span class="sizing reset-size6 size3 mtight x-arrow-pad"><span class="mord mtight"><span class="mord text mtight"><span class="mord cjk_fallback mtight">下载</span></span></span></span></span><span class="svg-align" style="top:-2.689em"><span class="pstrut" style="height:2.7em"></span><span class="hide-tail" style="height:0.522em;min-width:1.469em"><svg xmlns="http://www.w3.org/2000/svg" width="400em" height="0.522em" viewBox="0 0 400000 522" preserveAspectRatio="xMaxYMin slice"><path d="M0 241v40h399891c-47.3 35.3-84 78-110 128
-16.7 32-27.7 63.7-33 95 0 1.3-.2 2.7-.5 4-.3 1.3-.5 2.3-.5 3 0 7.3 6.7 11 20
 11 8 0 13.2-.8 15.5-2.5 2.3-1.7 4.2-5.5 5.5-11.5 2-13.3 5.7-27 11-41 14.7-44.7
 39-84.5 73-119.5s73.7-60.2 119-75.5c6-2 9-5.7 9-11s-3-9-9-11c-45.3-15.3-85
-40.5-119-75.5s-58.3-74.8-73-119.5c-4.7-14-8.3-27.3-11-40-1.3-6.7-3.2-10.8-5.5
-12.5-2.3-1.7-7.5-2.5-15.5-2.5-14 0-21 3.7-21 11 0 2 2 10.3 6 25 20.7 83.3 67
 151.7 139 205zm0 0v40h399900v-40z"></path></svg></span></span></span><span class="vlist-s">​</span></span><span class="vlist-r"><span class="vlist" style="height:0.011em"><span></span></span></span></span></span><span class="mspace" style="margin-right:0.2778em"></span></span><span class="base"><span class="strut" style="height:0.6833em"></span><span class="mord text"><span class="mord">FPGA</span><span class="mord cjk_fallback">开发板</span></span></span></span></span></span>
<hr>
<h2 class="anchor anchorWithStickyNavbar_LWe7" id="5-深入理解从逻辑门到可编程的核心查阅表-lut">5. 深入理解：从逻辑门到可编程的核心——查阅表 (LUT)<a href="#5-深入理解从逻辑门到可编程的核心查阅表-lut" class="hash-link" aria-label="Direct link to 5. 深入理解：从逻辑门到可编程的核心——查阅表 (LUT)" title="Direct link to 5. 深入理解：从逻辑门到可编程的核心——查阅表 (LUT)">​</a></h2>
<p>FPGA 实现可编程性的核心部件不是物理的与门、或门，而是一种更通用的结构——<strong>查阅表 (Look-Up Table, LUT)</strong>。</p>
<ul>
<li>
<p><strong>概念</strong>：LUT 本质上是一个小容量的<strong>可编程存储器 (RAM)</strong>。它的<strong>地址输入</strong>端连接逻辑函数的输入变量，而存储器中<strong>预先存入的值</strong>就是逻辑函数的<strong>真值表</strong>结果。</p>
</li>
<li>
<p><strong>工作原理</strong>：当输入变量变化时，相当于查询存储器的不同地址，LUT 会立即输出该地址上存储的对应结果。</p>
</li>
<li>
<p><strong>用例：使用一个 2 输入 LUT 实现与门 <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mi>z</mi><mo>=</mo><mi>a</mi><mtext> AND </mtext><mi>b</mi></mrow><annotation encoding="application/x-tex">z = a \ \text{AND} \ b</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.4306em"></span><span class="mord mathnormal" style="margin-right:0.04398em">z</span><span class="mspace" style="margin-right:0.2778em"></span><span class="mrel">=</span><span class="mspace" style="margin-right:0.2778em"></span></span><span class="base"><span class="strut" style="height:0.6944em"></span><span class="mord mathnormal">a</span><span class="mspace"> </span><span class="mord text"><span class="mord">AND</span></span><span class="mspace"> </span><span class="mord mathnormal">b</span></span></span></span></strong></p>
<ol>
<li>
<p><strong>确定逻辑函数</strong>：我们要实现的是与门，其输入为 <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mi>a</mi></mrow><annotation encoding="application/x-tex">a</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.4306em"></span><span class="mord mathnormal">a</span></span></span></span> 和 <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mi>b</mi></mrow><annotation encoding="application/x-tex">b</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.6944em"></span><span class="mord mathnormal">b</span></span></span></span>，输出为 <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mi>z</mi></mrow><annotation encoding="application/x-tex">z</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.4306em"></span><span class="mord mathnormal" style="margin-right:0.04398em">z</span></span></span></span>。</p>
</li>
<li>
<p><strong>列出真值表</strong>：</p>
<table><thead><tr><th style="text-align:center">a</th><th style="text-align:center">b</th><th style="text-align:center">z (a AND b)</th></tr></thead><tbody><tr><td style="text-align:center">0</td><td style="text-align:center">0</td><td style="text-align:center"><strong>0</strong></td></tr><tr><td style="text-align:center">0</td><td style="text-align:center">1</td><td style="text-align:center"><strong>0</strong></td></tr><tr><td style="text-align:center">1</td><td style="text-align:center">0</td><td style="text-align:center"><strong>0</strong></td></tr><tr><td style="text-align:center">1</td><td style="text-align:center">1</td><td style="text-align:center"><strong>1</strong></td></tr></tbody></table>
</li>
<li>
<p><strong>配置 LUT</strong>：</p>
<ul>
<li>我们使用一个 2 输入 LUT，它有 <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><msup><mn>2</mn><mn>2</mn></msup><mo>=</mo><mn>4</mn></mrow><annotation encoding="application/x-tex">2^2 = 4</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.8141em"></span><span class="mord"><span class="mord">2</span><span class="msupsub"><span class="vlist-t"><span class="vlist-r"><span class="vlist" style="height:0.8141em"><span style="top:-3.063em;margin-right:0.05em"><span class="pstrut" style="height:2.7em"></span><span class="sizing reset-size6 size3 mtight"><span class="mord mtight">2</span></span></span></span></span></span></span></span><span class="mspace" style="margin-right:0.2778em"></span><span class="mrel">=</span><span class="mspace" style="margin-right:0.2778em"></span></span><span class="base"><span class="strut" style="height:0.6444em"></span><span class="mord">4</span></span></span></span> 个存储单元。</li>
<li>输入 <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mi>a</mi></mrow><annotation encoding="application/x-tex">a</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.4306em"></span><span class="mord mathnormal">a</span></span></span></span> 和 <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mi>b</mi></mrow><annotation encoding="application/x-tex">b</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.6944em"></span><span class="mord mathnormal">b</span></span></span></span> 作为 LUT 的地址线（例如 <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mi>b</mi></mrow><annotation encoding="application/x-tex">b</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.6944em"></span><span class="mord mathnormal">b</span></span></span></span> 是高位，<span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mi>a</mi></mrow><annotation encoding="application/x-tex">a</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.4306em"></span><span class="mord mathnormal">a</span></span></span></span> 是低位，地址为 <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mi>b</mi><mi>a</mi></mrow><annotation encoding="application/x-tex">ba</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.6944em"></span><span class="mord mathnormal">ba</span></span></span></span>）。</li>
<li>将真值表的输出结果 <strong><code>[0, 0, 0, 1]</code></strong> 依次写入 LUT 的存储单元中。</li>
</ul>
<table><thead><tr><th style="text-align:center">地址 (ba)</th><th style="text-align:center">存储内容 (输出 z)</th></tr></thead><tbody><tr><td style="text-align:center">00</td><td style="text-align:center">0</td></tr><tr><td style="text-align:center">01</td><td style="text-align:center">0</td></tr><tr><td style="text-align:center">10</td><td style="text-align:center">0</td></tr><tr><td style="text-align:center">11</td><td style="text-align:center">1</td></tr></tbody></table>
</li>
<li>
<p><strong>工作过程</strong>：</p>
<ul>
<li>当输入为 <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mi>a</mi><mo>=</mo><mn>1</mn><mo separator="true">,</mo><mi>b</mi><mo>=</mo><mn>0</mn></mrow><annotation encoding="application/x-tex">a=1, b=0</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.4306em"></span><span class="mord mathnormal">a</span><span class="mspace" style="margin-right:0.2778em"></span><span class="mrel">=</span><span class="mspace" style="margin-right:0.2778em"></span></span><span class="base"><span class="strut" style="height:0.8889em;vertical-align:-0.1944em"></span><span class="mord">1</span><span class="mpunct">,</span><span class="mspace" style="margin-right:0.1667em"></span><span class="mord mathnormal">b</span><span class="mspace" style="margin-right:0.2778em"></span><span class="mrel">=</span><span class="mspace" style="margin-right:0.2778em"></span></span><span class="base"><span class="strut" style="height:0.6444em"></span><span class="mord">0</span></span></span></span> 时，地址为 <code>01</code>，LUT 查询该地址，输出存储的值 <code>0</code>。</li>
<li>当输入为 <span class="katex"><span class="katex-mathml"><math xmlns="http://www.w3.org/1998/Math/MathML"><semantics><mrow><mi>a</mi><mo>=</mo><mn>1</mn><mo separator="true">,</mo><mi>b</mi><mo>=</mo><mn>1</mn></mrow><annotation encoding="application/x-tex">a=1, b=1</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.4306em"></span><span class="mord mathnormal">a</span><span class="mspace" style="margin-right:0.2778em"></span><span class="mrel">=</span><span class="mspace" style="margin-right:0.2778em"></span></span><span class="base"><span class="strut" style="height:0.8889em;vertical-align:-0.1944em"></span><span class="mord">1</span><span class="mpunct">,</span><span class="mspace" style="margin-right:0.1667em"></span><span class="mord mathnormal">b</span><span class="mspace" style="margin-right:0.2778em"></span><span class="mrel">=</span><span class="mspace" style="margin-right:0.2778em"></span></span><span class="base"><span class="strut" style="height:0.6444em"></span><span class="mord">1</span></span></span></span> 时，地址为 <code>11</code>，LUT 查询该地址，输出存储的值 <code>1</code>。</li>
</ul>
</li>
</ol>
</li>
<li>
<p><strong>重点结论</strong>：</p>
<ul>
<li><strong><u>通过改变 LUT 中存储的内容，同一个 LUT 硬件可以实现任何相同输入数量的逻辑函数</u></strong>（如 AND, OR, XOR 等），而无需改变物理电路。</li>
<li><strong>这正是 FPGA“可编程”特性的根本来源</strong>。FPGA 内部就是由成千上万个这样的 LUT 和可编程的连接线组成的。</li>
</ul>
</li>
</ul></div><footer class="theme-doc-footer docusaurus-mt-lg"><div class="row margin-top--sm theme-doc-footer-tags-row"><div class="col"><b>Tags:</b><ul class="tags_jXut padding--none margin-left--sm"><li class="tag_QGVx"><a rel="tag" class="tag_zVej tagRegular_sFm0" href="/docs/tags/note">note</a></li></ul></div></div><div class="row margin-top--sm theme-doc-footer-edit-meta-row"><div class="col"><a href="https://github.com/LifeCheckpoint/LifeCheckpoint.github.io/tree/main/docs/notes/digital-logic/ai_notes/Lecture 1B. FPGA 入门：数字逻辑的硬件实现基础.md" target="_blank" rel="noopener noreferrer" class="theme-edit-this-page"><svg fill="currentColor" height="20" width="20" viewBox="0 0 40 40" class="iconEdit_Z9Sw" aria-hidden="true"><g><path d="m34.5 11.7l-3 3.1-6.3-6.3 3.1-3q0.5-0.5 1.2-0.5t1.1 0.5l3.9 3.9q0.5 0.4 0.5 1.1t-0.5 1.2z m-29.5 17.1l18.4-18.5 6.3 6.3-18.4 18.4h-6.3v-6.2z"></path></g></svg>Edit this page</a></div><div class="col lastUpdated_JAkA"></div></div></footer></article><nav class="docusaurus-mt-lg pagination-nav" aria-label="Docs pages"><a class="pagination-nav__link pagination-nav__link--prev" href="/docs/notes/digital-logic/ai_notes/Lecture 1A. 数字系统与二进制编码：基础与运算"><div class="pagination-nav__sublabel">Previous</div><div class="pagination-nav__label">01A. 数字系统与二进制编码基础与运算</div></a><a class="pagination-nav__link pagination-nav__link--next" href="/docs/notes/digital-logic/ai_notes/Lecture 2. 布尔代数与逻辑函数化简"><div class="pagination-nav__sublabel">Next</div><div class="pagination-nav__label">02. 布尔代数与逻辑函数化简</div></a></nav></div><div style="margin-top:20px"></div></div><div class="col col--3"><div class="tableOfContents_bqdL thin-scrollbar theme-doc-toc-desktop"><ul class="table-of-contents table-of-contents__left-border"><li><a href="#1-核心对比cpu-vs-fpga" class="table-of-contents__link toc-highlight">1. 核心对比：CPU vs. FPGA</a></li><li><a href="#2-什么是-fpga" class="table-of-contents__link toc-highlight">2. 什么是 FPGA？</a></li><li><a href="#3-为什么在数字逻辑课程中使用-fpga" class="table-of-contents__link toc-highlight">3. 为什么在数字逻辑课程中使用 FPGA？</a></li><li><a href="#4-如何使用-fpgafpga-设计流程" class="table-of-contents__link toc-highlight">4. 如何使用 FPGA？（FPGA 设计流程）</a></li><li><a href="#5-深入理解从逻辑门到可编程的核心查阅表-lut" class="table-of-contents__link toc-highlight">5. 深入理解：从逻辑门到可编程的核心——查阅表 (LUT)</a></li></ul></div></div></div></div></main></div></div></div></div>
</body>
</html>