--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Temporizador.twx Temporizador.ncd -o Temporizador.twr
Temporizador.pcf -ucf Temporizador.ucf

Design file:              Temporizador.ncd
Physical constraint file: Temporizador.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1872 paths analyzed, 150 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.461ns.
--------------------------------------------------------------------------------

Paths for end point mc/fd/counter_13 (SLICE_X9Y34.C2), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mc/fd/counter_6 (FF)
  Destination:          mc/fd/counter_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.415ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mc/fd/counter_6 to mc/fd/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.DQ       Tcko                  0.391   mc/fd/counter<6>
                                                       mc/fd/counter_6
    SLICE_X8Y32.C3       net (fanout=2)        1.003   mc/fd/counter<6>
    SLICE_X8Y32.COUT     Topcyc                0.295   mc/fd/Mcount_counter_cy<7>
                                                       mc/fd/counter<6>_rt
                                                       mc/fd/Mcount_counter_cy<7>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   mc/fd/Mcount_counter_cy<7>
    SLICE_X8Y33.COUT     Tbyp                  0.076   mc/fd/Mcount_counter_cy<11>
                                                       mc/fd/Mcount_counter_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   mc/fd/Mcount_counter_cy<11>
    SLICE_X8Y34.BMUX     Tcinb                 0.260   mc/fd/Mcount_counter_cy<15>
                                                       mc/fd/Mcount_counter_cy<15>
    SLICE_X9Y34.C2       net (fanout=1)        1.062   Result<13>
    SLICE_X9Y34.CLK      Tas                   0.322   mc/fd/counter<15>
                                                       mc/fd/counter_13_rstpot
                                                       mc/fd/counter_13
    -------------------------------------------------  ---------------------------
    Total                                      3.415ns (1.344ns logic, 2.071ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk (FF)
  Destination:          mc/fd/counter_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.415ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.265 - 0.273)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk to mc/fd/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.DQ      Tcko                  0.391   clk
                                                       clk
    SLICE_X8Y31.A3       net (fanout=4)        0.719   clk
    SLICE_X8Y31.COUT     Topcya                0.395   mc/fd/Mcount_counter_cy<3>
                                                       mc/fd/Mcount_counter_lut<0>_INV_0
                                                       mc/fd/Mcount_counter_cy<3>
    SLICE_X8Y32.CIN      net (fanout=1)        0.108   mc/fd/Mcount_counter_cy<3>
    SLICE_X8Y32.COUT     Tbyp                  0.076   mc/fd/Mcount_counter_cy<7>
                                                       mc/fd/Mcount_counter_cy<7>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   mc/fd/Mcount_counter_cy<7>
    SLICE_X8Y33.COUT     Tbyp                  0.076   mc/fd/Mcount_counter_cy<11>
                                                       mc/fd/Mcount_counter_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   mc/fd/Mcount_counter_cy<11>
    SLICE_X8Y34.BMUX     Tcinb                 0.260   mc/fd/Mcount_counter_cy<15>
                                                       mc/fd/Mcount_counter_cy<15>
    SLICE_X9Y34.C2       net (fanout=1)        1.062   Result<13>
    SLICE_X9Y34.CLK      Tas                   0.322   mc/fd/counter<15>
                                                       mc/fd/counter_13_rstpot
                                                       mc/fd/counter_13
    -------------------------------------------------  ---------------------------
    Total                                      3.415ns (1.520ns logic, 1.895ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mc/fd/counter_1 (FF)
  Destination:          mc/fd/counter_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.154ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.153 - 0.164)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mc/fd/counter_1 to mc/fd/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y32.AQ       Tcko                  0.391   mc/fd/counter<6>
                                                       mc/fd/counter_1
    SLICE_X8Y31.B4       net (fanout=2)        0.478   mc/fd/counter<1>
    SLICE_X8Y31.COUT     Topcyb                0.375   mc/fd/Mcount_counter_cy<3>
                                                       mc/fd/counter<1>_rt
                                                       mc/fd/Mcount_counter_cy<3>
    SLICE_X8Y32.CIN      net (fanout=1)        0.108   mc/fd/Mcount_counter_cy<3>
    SLICE_X8Y32.COUT     Tbyp                  0.076   mc/fd/Mcount_counter_cy<7>
                                                       mc/fd/Mcount_counter_cy<7>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   mc/fd/Mcount_counter_cy<7>
    SLICE_X8Y33.COUT     Tbyp                  0.076   mc/fd/Mcount_counter_cy<11>
                                                       mc/fd/Mcount_counter_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   mc/fd/Mcount_counter_cy<11>
    SLICE_X8Y34.BMUX     Tcinb                 0.260   mc/fd/Mcount_counter_cy<15>
                                                       mc/fd/Mcount_counter_cy<15>
    SLICE_X9Y34.C2       net (fanout=1)        1.062   Result<13>
    SLICE_X9Y34.CLK      Tas                   0.322   mc/fd/counter<15>
                                                       mc/fd/counter_13_rstpot
                                                       mc/fd/counter_13
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (1.500ns logic, 1.654ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Paths for end point mc/fd/counter_25 (SLICE_X8Y37.SR), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mc/fd/counter_15 (FF)
  Destination:          mc/fd/counter_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.402ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.147 - 0.162)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mc/fd/counter_15 to mc/fd/counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.DQ       Tcko                  0.391   mc/fd/counter<15>
                                                       mc/fd/counter_15
    SLICE_X10Y34.D1      net (fanout=3)        1.243   mc/fd/counter<15>
    SLICE_X10Y34.COUT    Topcyd                0.274   mc/fd/Mcompar_PWR_6_o_counter[26]_LessThan_2_o_cy<3>
                                                       mc/fd/Mcompar_PWR_6_o_counter[26]_LessThan_2_o_lutdi3
                                                       mc/fd/Mcompar_PWR_6_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X10Y35.CIN     net (fanout=1)        0.003   mc/fd/Mcompar_PWR_6_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X10Y35.CMUX    Tcinc                 0.284   mc/fd/PWR_6_o_counter[26]_LessThan_2_o
                                                       mc/fd/Mcompar_PWR_6_o_counter[26]_LessThan_2_o_cy<5>_inv1_cy
    SLICE_X8Y37.SR       net (fanout=2)        0.752   mc/fd/PWR_6_o_counter[26]_LessThan_2_o
    SLICE_X8Y37.CLK      Tsrck                 0.455   mc/fd/counter<26>
                                                       mc/fd/counter_25
    -------------------------------------------------  ---------------------------
    Total                                      3.402ns (1.404ns logic, 1.998ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mc/fd/counter_15 (FF)
  Destination:          mc/fd/counter_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.389ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.147 - 0.162)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mc/fd/counter_15 to mc/fd/counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.DQ       Tcko                  0.391   mc/fd/counter<15>
                                                       mc/fd/counter_15
    SLICE_X10Y34.D1      net (fanout=3)        1.243   mc/fd/counter<15>
    SLICE_X10Y34.COUT    Topcyd                0.261   mc/fd/Mcompar_PWR_6_o_counter[26]_LessThan_2_o_cy<3>
                                                       mc/fd/Mcompar_PWR_6_o_counter[26]_LessThan_2_o_lut<3>
                                                       mc/fd/Mcompar_PWR_6_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X10Y35.CIN     net (fanout=1)        0.003   mc/fd/Mcompar_PWR_6_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X10Y35.CMUX    Tcinc                 0.284   mc/fd/PWR_6_o_counter[26]_LessThan_2_o
                                                       mc/fd/Mcompar_PWR_6_o_counter[26]_LessThan_2_o_cy<5>_inv1_cy
    SLICE_X8Y37.SR       net (fanout=2)        0.752   mc/fd/PWR_6_o_counter[26]_LessThan_2_o
    SLICE_X8Y37.CLK      Tsrck                 0.455   mc/fd/counter<26>
                                                       mc/fd/counter_25
    -------------------------------------------------  ---------------------------
    Total                                      3.389ns (1.391ns logic, 1.998ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mc/fd/counter_13 (FF)
  Destination:          mc/fd/counter_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.256ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.147 - 0.162)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mc/fd/counter_13 to mc/fd/counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.CQ       Tcko                  0.391   mc/fd/counter<15>
                                                       mc/fd/counter_13
    SLICE_X10Y34.C2      net (fanout=3)        1.091   mc/fd/counter<13>
    SLICE_X10Y34.COUT    Topcyc                0.280   mc/fd/Mcompar_PWR_6_o_counter[26]_LessThan_2_o_cy<3>
                                                       mc/fd/Mcompar_PWR_6_o_counter[26]_LessThan_2_o_lutdi2
                                                       mc/fd/Mcompar_PWR_6_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X10Y35.CIN     net (fanout=1)        0.003   mc/fd/Mcompar_PWR_6_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X10Y35.CMUX    Tcinc                 0.284   mc/fd/PWR_6_o_counter[26]_LessThan_2_o
                                                       mc/fd/Mcompar_PWR_6_o_counter[26]_LessThan_2_o_cy<5>_inv1_cy
    SLICE_X8Y37.SR       net (fanout=2)        0.752   mc/fd/PWR_6_o_counter[26]_LessThan_2_o
    SLICE_X8Y37.CLK      Tsrck                 0.455   mc/fd/counter<26>
                                                       mc/fd/counter_25
    -------------------------------------------------  ---------------------------
    Total                                      3.256ns (1.410ns logic, 1.846ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point mc/fd/counter_4 (SLICE_X9Y32.C1), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mc/fd/counter_15 (FF)
  Destination:          mc/fd/counter_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.403ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.155 - 0.162)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mc/fd/counter_15 to mc/fd/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.DQ       Tcko                  0.391   mc/fd/counter<15>
                                                       mc/fd/counter_15
    SLICE_X10Y34.D1      net (fanout=3)        1.243   mc/fd/counter<15>
    SLICE_X10Y34.COUT    Topcyd                0.274   mc/fd/Mcompar_PWR_6_o_counter[26]_LessThan_2_o_cy<3>
                                                       mc/fd/Mcompar_PWR_6_o_counter[26]_LessThan_2_o_lutdi3
                                                       mc/fd/Mcompar_PWR_6_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X10Y35.CIN     net (fanout=1)        0.003   mc/fd/Mcompar_PWR_6_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X10Y35.BMUX    Tcinb                 0.268   mc/fd/PWR_6_o_counter[26]_LessThan_2_o
                                                       mc/fd/Mcompar_PWR_6_o_counter[26]_LessThan_2_o_cy<5>_inv1_cy
    SLICE_X9Y32.C1       net (fanout=13)       0.902   mc/fd/Mcompar_PWR_6_o_counter[26]_LessThan_2_o_cy<5>
    SLICE_X9Y32.CLK      Tas                   0.322   mc/fd/counter<6>
                                                       mc/fd/counter_4_rstpot
                                                       mc/fd/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      3.403ns (1.255ns logic, 2.148ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mc/fd/counter_15 (FF)
  Destination:          mc/fd/counter_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.390ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.155 - 0.162)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mc/fd/counter_15 to mc/fd/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.DQ       Tcko                  0.391   mc/fd/counter<15>
                                                       mc/fd/counter_15
    SLICE_X10Y34.D1      net (fanout=3)        1.243   mc/fd/counter<15>
    SLICE_X10Y34.COUT    Topcyd                0.261   mc/fd/Mcompar_PWR_6_o_counter[26]_LessThan_2_o_cy<3>
                                                       mc/fd/Mcompar_PWR_6_o_counter[26]_LessThan_2_o_lut<3>
                                                       mc/fd/Mcompar_PWR_6_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X10Y35.CIN     net (fanout=1)        0.003   mc/fd/Mcompar_PWR_6_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X10Y35.BMUX    Tcinb                 0.268   mc/fd/PWR_6_o_counter[26]_LessThan_2_o
                                                       mc/fd/Mcompar_PWR_6_o_counter[26]_LessThan_2_o_cy<5>_inv1_cy
    SLICE_X9Y32.C1       net (fanout=13)       0.902   mc/fd/Mcompar_PWR_6_o_counter[26]_LessThan_2_o_cy<5>
    SLICE_X9Y32.CLK      Tas                   0.322   mc/fd/counter<6>
                                                       mc/fd/counter_4_rstpot
                                                       mc/fd/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      3.390ns (1.242ns logic, 2.148ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mc/fd/counter_13 (FF)
  Destination:          mc/fd/counter_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.257ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.155 - 0.162)
  Source Clock:         CLK_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mc/fd/counter_13 to mc/fd/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.CQ       Tcko                  0.391   mc/fd/counter<15>
                                                       mc/fd/counter_13
    SLICE_X10Y34.C2      net (fanout=3)        1.091   mc/fd/counter<13>
    SLICE_X10Y34.COUT    Topcyc                0.280   mc/fd/Mcompar_PWR_6_o_counter[26]_LessThan_2_o_cy<3>
                                                       mc/fd/Mcompar_PWR_6_o_counter[26]_LessThan_2_o_lutdi2
                                                       mc/fd/Mcompar_PWR_6_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X10Y35.CIN     net (fanout=1)        0.003   mc/fd/Mcompar_PWR_6_o_counter[26]_LessThan_2_o_cy<3>
    SLICE_X10Y35.BMUX    Tcinb                 0.268   mc/fd/PWR_6_o_counter[26]_LessThan_2_o
                                                       mc/fd/Mcompar_PWR_6_o_counter[26]_LessThan_2_o_cy<5>_inv1_cy
    SLICE_X9Y32.C1       net (fanout=13)       0.902   mc/fd/Mcompar_PWR_6_o_counter[26]_LessThan_2_o_cy<5>
    SLICE_X9Y32.CLK      Tas                   0.322   mc/fd/counter<6>
                                                       mc/fd/counter_4_rstpot
                                                       mc/fd/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      3.257ns (1.261ns logic, 1.996ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point clk (SLICE_X11Y33.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk (FF)
  Destination:          clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.452ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk to clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.DQ      Tcko                  0.198   clk
                                                       clk
    SLICE_X11Y33.D6      net (fanout=4)        0.039   clk
    SLICE_X11Y33.CLK     Tah         (-Th)    -0.215   clk
                                                       clk_rstpot1_INV_0
                                                       clk
    -------------------------------------------------  ---------------------------
    Total                                      0.452ns (0.413ns logic, 0.039ns route)
                                                       (91.4% logic, 8.6% route)

--------------------------------------------------------------------------------

Paths for end point mc/fd/counter_25 (SLICE_X8Y37.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mc/fd/counter_25 (FF)
  Destination:          mc/fd/counter_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mc/fd/counter_25 to mc/fd/counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y37.BQ       Tcko                  0.200   mc/fd/counter<26>
                                                       mc/fd/counter_25
    SLICE_X8Y37.B5       net (fanout=3)        0.079   mc/fd/counter<25>
    SLICE_X8Y37.CLK      Tah         (-Th)    -0.234   mc/fd/counter<26>
                                                       mc/fd/counter<25>_rt
                                                       mc/fd/Mcount_counter_xor<26>
                                                       mc/fd/counter_25
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.434ns logic, 0.079ns route)
                                                       (84.6% logic, 15.4% route)

--------------------------------------------------------------------------------

Paths for end point tsm/state_FSM_FFd3 (SLICE_X15Y41.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.526ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tsm/state_FSM_FFd3 (FF)
  Destination:          tsm/state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.526ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    CLK_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tsm/state_FSM_FFd3 to tsm/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.BQ      Tcko                  0.198   tsm/state_FSM_FFd3
                                                       tsm/state_FSM_FFd3
    SLICE_X15Y41.B5      net (fanout=23)       0.113   tsm/state_FSM_FFd3
    SLICE_X15Y41.CLK     Tah         (-Th)    -0.215   tsm/state_FSM_FFd3
                                                       tsm/state_FSM_FFd3-In
                                                       tsm/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.526ns (0.413ns logic, 0.113ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_50MHZ_BUFGP/BUFG/I0
  Logical resource: CLK_50MHZ_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_50MHZ_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: mc/fd/counter<23>/CLK
  Logical resource: mc/fd/counter_22/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: CLK_50MHZ_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: mc/fd/counter<23>/CLK
  Logical resource: mc/fd/counter_23/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: CLK_50MHZ_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_50MHZ
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_50MHZ      |    3.461|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1872 paths, 0 nets, and 207 connections

Design statistics:
   Minimum period:   3.461ns{1}   (Maximum frequency: 288.934MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Sep 10 14:55:06 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 244 MB



