Running: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Ryan/Desktop/School/ECE238L/testt/testttt_isim_beh.exe -prj C:/Users/Ryan/Desktop/School/ECE238L/testt/testttt_beh.prj work.testttt 
ISim O.61xd (signature 0x1cce1bb2)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Ryan/Desktop/School/ECE238L/testt/crack.vhd" into library work
Parsing VHDL file "C:/Users/Ryan/Desktop/School/ECE238L/testt/testttt.vhd" into library work
Starting static elaboration
ERROR:HDLCompiler:1156 - "C:/Users/Ryan/Desktop/School/ECE238L/testt/testttt.vhd" Line 51: Formal port <led3> does not exist in entity <crack>.  Please compare the definition of block <crack> to its component declaration and its instantion to detect the mismatch.
ERROR:HDLCompiler:1156 - "C:/Users/Ryan/Desktop/School/ECE238L/testt/testttt.vhd" Line 52: Formal port <led4> does not exist in entity <crack>.  Please compare the definition of block <crack> to its component declaration and its instantion to detect the mismatch.
ERROR:HDLCompiler:1156 - "C:/Users/Ryan/Desktop/School/ECE238L/testt/testttt.vhd" Line 53: Formal port <led5> does not exist in entity <crack>.  Please compare the definition of block <crack> to its component declaration and its instantion to detect the mismatch.
ERROR:Simulator:777 - Static elaboration of top level VHDL design unit testttt in library work failed
