<stg><name>circular_shift_reg</name>


<trans_list>

<trans id="248" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="77" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:11 %din_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %din

]]></Node>
<StgValue><ssdm name="din_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:13 %regs_wptr_V_load = load i5 %regs_wptr_V

]]></Node>
<StgValue><ssdm name="regs_wptr_V_load"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="5">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:14 %zext_ln587 = zext i5 %regs_wptr_V_load

]]></Node>
<StgValue><ssdm name="zext_ln587"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:15 %regs_mem_V_addr = getelementptr i8 %regs_mem_V, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="regs_mem_V_addr"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:16 %store_ln36 = store i8 %din_read, i4 %regs_mem_V_addr

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="82" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:17 %add_ln885 = add i5 %regs_wptr_V_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln885"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:18 %icmp_ln1064 = icmp_eq  i5 %add_ln885, i5 9

]]></Node>
<StgValue><ssdm name="icmp_ln1064"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:19 %select_ln38 = select i1 %icmp_ln1064, i5 0, i5 %add_ln885

]]></Node>
<StgValue><ssdm name="select_ln38"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="5">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:20 %empty = trunc i5 %select_ln38

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:21 %store_ln38 = store i5 %select_ln38, i5 %regs_wptr_V

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:22 %add_ln70 = add i5 %select_ln38, i5 31

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:23 %add_ln1072 = add i4 %empty, i4 15

]]></Node>
<StgValue><ssdm name="add_ln1072"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:24 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %add_ln70, i32 4

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:25 %xor_ln70 = xor i4 %empty, i4 8

]]></Node>
<StgValue><ssdm name="xor_ln70"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:26 %select_ln43 = select i1 %tmp, i4 %xor_ln70, i4 %add_ln1072

]]></Node>
<StgValue><ssdm name="select_ln43"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="4">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:27 %zext_ln587_1 = zext i4 %select_ln43

]]></Node>
<StgValue><ssdm name="zext_ln587_1"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:28 %regs_mem_V_addr_1 = getelementptr i8 %regs_mem_V, i64 0, i64 %zext_ln587_1

]]></Node>
<StgValue><ssdm name="regs_mem_V_addr_1"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:29 %regs_mem_V_load = load i4 %regs_mem_V_addr_1

]]></Node>
<StgValue><ssdm name="regs_mem_V_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="95" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:29 %regs_mem_V_load = load i4 %regs_mem_V_addr_1

]]></Node>
<StgValue><ssdm name="regs_mem_V_load"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:30 %add_ln70_1 = add i5 %select_ln38, i5 30

]]></Node>
<StgValue><ssdm name="add_ln70_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:31 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %add_ln70_1, i32 4

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:32 %select_ln43_1 = select i1 %tmp_1, i4 7, i4 14

]]></Node>
<StgValue><ssdm name="select_ln43_1"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:33 %add_ln43 = add i4 %empty, i4 %select_ln43_1

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="4">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:34 %zext_ln587_2 = zext i4 %add_ln43

]]></Node>
<StgValue><ssdm name="zext_ln587_2"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:35 %regs_mem_V_addr_2 = getelementptr i8 %regs_mem_V, i64 0, i64 %zext_ln587_2

]]></Node>
<StgValue><ssdm name="regs_mem_V_addr_2"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:36 %regs_mem_V_load_1 = load i4 %regs_mem_V_addr_2

]]></Node>
<StgValue><ssdm name="regs_mem_V_load_1"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:37 %add_ln70_2 = add i5 %select_ln38, i5 29

]]></Node>
<StgValue><ssdm name="add_ln70_2"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:38 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %add_ln70_2, i32 4

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:39 %select_ln43_2 = select i1 %tmp_2, i4 6, i4 13

]]></Node>
<StgValue><ssdm name="select_ln43_2"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:40 %add_ln43_1 = add i4 %empty, i4 %select_ln43_2

]]></Node>
<StgValue><ssdm name="add_ln43_1"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="4">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:41 %zext_ln587_3 = zext i4 %add_ln43_1

]]></Node>
<StgValue><ssdm name="zext_ln587_3"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:42 %regs_mem_V_addr_3 = getelementptr i8 %regs_mem_V, i64 0, i64 %zext_ln587_3

]]></Node>
<StgValue><ssdm name="regs_mem_V_addr_3"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:43 %regs_mem_V_load_2 = load i4 %regs_mem_V_addr_3

]]></Node>
<StgValue><ssdm name="regs_mem_V_load_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="110" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:36 %regs_mem_V_load_1 = load i4 %regs_mem_V_addr_2

]]></Node>
<StgValue><ssdm name="regs_mem_V_load_1"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:43 %regs_mem_V_load_2 = load i4 %regs_mem_V_addr_3

]]></Node>
<StgValue><ssdm name="regs_mem_V_load_2"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:44 %add_ln70_3 = add i5 %select_ln38, i5 28

]]></Node>
<StgValue><ssdm name="add_ln70_3"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:45 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %add_ln70_3, i32 4

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:46 %select_ln43_3 = select i1 %tmp_3, i4 5, i4 12

]]></Node>
<StgValue><ssdm name="select_ln43_3"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:47 %add_ln43_2 = add i4 %empty, i4 %select_ln43_3

]]></Node>
<StgValue><ssdm name="add_ln43_2"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="4">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:48 %zext_ln587_4 = zext i4 %add_ln43_2

]]></Node>
<StgValue><ssdm name="zext_ln587_4"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:49 %regs_mem_V_addr_4 = getelementptr i8 %regs_mem_V, i64 0, i64 %zext_ln587_4

]]></Node>
<StgValue><ssdm name="regs_mem_V_addr_4"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:50 %regs_mem_V_load_3 = load i4 %regs_mem_V_addr_4

]]></Node>
<StgValue><ssdm name="regs_mem_V_load_3"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:51 %add_ln70_4 = add i5 %select_ln38, i5 27

]]></Node>
<StgValue><ssdm name="add_ln70_4"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:52 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %add_ln70_4, i32 4

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:53 %select_ln43_4 = select i1 %tmp_4, i4 4, i4 11

]]></Node>
<StgValue><ssdm name="select_ln43_4"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:54 %add_ln43_3 = add i4 %empty, i4 %select_ln43_4

]]></Node>
<StgValue><ssdm name="add_ln43_3"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="4">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:55 %zext_ln587_5 = zext i4 %add_ln43_3

]]></Node>
<StgValue><ssdm name="zext_ln587_5"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:56 %regs_mem_V_addr_5 = getelementptr i8 %regs_mem_V, i64 0, i64 %zext_ln587_5

]]></Node>
<StgValue><ssdm name="regs_mem_V_addr_5"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:57 %regs_mem_V_load_4 = load i4 %regs_mem_V_addr_5

]]></Node>
<StgValue><ssdm name="regs_mem_V_load_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="126" st_id="5" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:50 %regs_mem_V_load_3 = load i4 %regs_mem_V_addr_4

]]></Node>
<StgValue><ssdm name="regs_mem_V_load_3"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:57 %regs_mem_V_load_4 = load i4 %regs_mem_V_addr_5

]]></Node>
<StgValue><ssdm name="regs_mem_V_load_4"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:58 %add_ln70_5 = add i5 %select_ln38, i5 26

]]></Node>
<StgValue><ssdm name="add_ln70_5"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:59 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %add_ln70_5, i32 4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:60 %select_ln43_5 = select i1 %tmp_5, i4 3, i4 10

]]></Node>
<StgValue><ssdm name="select_ln43_5"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:61 %add_ln43_4 = add i4 %empty, i4 %select_ln43_5

]]></Node>
<StgValue><ssdm name="add_ln43_4"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="4">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:62 %zext_ln587_6 = zext i4 %add_ln43_4

]]></Node>
<StgValue><ssdm name="zext_ln587_6"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:63 %regs_mem_V_addr_6 = getelementptr i8 %regs_mem_V, i64 0, i64 %zext_ln587_6

]]></Node>
<StgValue><ssdm name="regs_mem_V_addr_6"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:64 %regs_mem_V_load_5 = load i4 %regs_mem_V_addr_6

]]></Node>
<StgValue><ssdm name="regs_mem_V_load_5"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:65 %add_ln70_6 = add i5 %select_ln38, i5 25

]]></Node>
<StgValue><ssdm name="add_ln70_6"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:66 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %add_ln70_6, i32 4

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:67 %select_ln43_6 = select i1 %tmp_6, i4 2, i4 9

]]></Node>
<StgValue><ssdm name="select_ln43_6"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:68 %add_ln43_5 = add i4 %empty, i4 %select_ln43_6

]]></Node>
<StgValue><ssdm name="add_ln43_5"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="4">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:69 %zext_ln587_7 = zext i4 %add_ln43_5

]]></Node>
<StgValue><ssdm name="zext_ln587_7"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:70 %regs_mem_V_addr_7 = getelementptr i8 %regs_mem_V, i64 0, i64 %zext_ln587_7

]]></Node>
<StgValue><ssdm name="regs_mem_V_addr_7"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:71 %regs_mem_V_load_6 = load i4 %regs_mem_V_addr_7

]]></Node>
<StgValue><ssdm name="regs_mem_V_load_6"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:72 %add_ln70_7 = add i5 %select_ln38, i5 24

]]></Node>
<StgValue><ssdm name="add_ln70_7"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:73 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %add_ln70_7, i32 4

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:74 %add_ln70_8 = add i4 %empty, i4 1

]]></Node>
<StgValue><ssdm name="add_ln70_8"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:75 %select_ln43_7 = select i1 %tmp_7, i4 %add_ln70_8, i4 %xor_ln70

]]></Node>
<StgValue><ssdm name="select_ln43_7"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:79 %add_ln70_9 = add i5 %select_ln38, i5 23

]]></Node>
<StgValue><ssdm name="add_ln70_9"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:80 %add_ln1072_1 = add i4 %empty, i4 7

]]></Node>
<StgValue><ssdm name="add_ln1072_1"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:81 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %add_ln70_9, i32 4

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:82 %select_ln43_8 = select i1 %tmp_8, i4 %empty, i4 %add_ln1072_1

]]></Node>
<StgValue><ssdm name="select_ln43_8"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="150" st_id="6" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:10 %dout_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %dout

]]></Node>
<StgValue><ssdm name="dout_read"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:64 %regs_mem_V_load_5 = load i4 %regs_mem_V_addr_6

]]></Node>
<StgValue><ssdm name="regs_mem_V_load_5"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:71 %regs_mem_V_load_6 = load i4 %regs_mem_V_addr_7

]]></Node>
<StgValue><ssdm name="regs_mem_V_load_6"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="4">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:76 %zext_ln587_8 = zext i4 %select_ln43_7

]]></Node>
<StgValue><ssdm name="zext_ln587_8"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:77 %regs_mem_V_addr_8 = getelementptr i8 %regs_mem_V, i64 0, i64 %zext_ln587_8

]]></Node>
<StgValue><ssdm name="regs_mem_V_addr_8"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:78 %regs_mem_V_load_7 = load i4 %regs_mem_V_addr_8

]]></Node>
<StgValue><ssdm name="regs_mem_V_load_7"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="4">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:83 %zext_ln587_9 = zext i4 %select_ln43_8

]]></Node>
<StgValue><ssdm name="zext_ln587_9"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:84 %regs_mem_V_addr_9 = getelementptr i8 %regs_mem_V, i64 0, i64 %zext_ln587_9

]]></Node>
<StgValue><ssdm name="regs_mem_V_addr_9"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:85 %regs_mem_V_load_8 = load i4 %regs_mem_V_addr_9

]]></Node>
<StgValue><ssdm name="regs_mem_V_load_8"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:88 %trunc_ln = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %dout_read, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="160" st_id="7" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:78 %regs_mem_V_load_7 = load i4 %regs_mem_V_addr_8

]]></Node>
<StgValue><ssdm name="regs_mem_V_load_7"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:85 %regs_mem_V_load_8 = load i4 %regs_mem_V_addr_9

]]></Node>
<StgValue><ssdm name="regs_mem_V_load_8"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="60">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:89 %sext_ln13 = sext i60 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln13"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:90 %gmem_addr = getelementptr i128 %gmem, i64 %sext_ln13

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:91 %empty_15 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="72" op_0_bw="72" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:86 %or_ln13_7 = bitconcatenate i72 @_ssdm_op_BitConcatenate.i72.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %regs_mem_V_load_8, i8 %regs_mem_V_load_7, i8 %regs_mem_V_load_6, i8 %regs_mem_V_load_5, i8 %regs_mem_V_load_4, i8 %regs_mem_V_load_3, i8 %regs_mem_V_load_2, i8 %regs_mem_V_load_1, i8 %regs_mem_V_load

]]></Node>
<StgValue><ssdm name="or_ln13_7"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="128" op_0_bw="72">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:87 %zext_ln13 = zext i72 %or_ln13_7

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="16" op_4_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:92 %write_ln13 = write void @_ssdm_op_Write.m_axi.p1i128, i128 %gmem_addr, i128 %zext_ln13, i16 511

]]></Node>
<StgValue><ssdm name="write_ln13"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="168" st_id="9" stage="68" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="169" st_id="10" stage="67" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="170" st_id="11" stage="66" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="171" st_id="12" stage="65" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="172" st_id="13" stage="64" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="173" st_id="14" stage="63" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="174" st_id="15" stage="62" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="175" st_id="16" stage="61" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="176" st_id="17" stage="60" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="177" st_id="18" stage="59" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="178" st_id="19" stage="58" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="179" st_id="20" stage="57" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="180" st_id="21" stage="56" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="181" st_id="22" stage="55" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="182" st_id="23" stage="54" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="183" st_id="24" stage="53" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="184" st_id="25" stage="52" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="185" st_id="26" stage="51" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="186" st_id="27" stage="50" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="187" st_id="28" stage="49" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="188" st_id="29" stage="48" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="189" st_id="30" stage="47" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="190" st_id="31" stage="46" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="191" st_id="32" stage="45" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="192" st_id="33" stage="44" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="193" st_id="34" stage="43" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="194" st_id="35" stage="42" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="195" st_id="36" stage="41" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="196" st_id="37" stage="40" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="197" st_id="38" stage="39" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="198" st_id="39" stage="38" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="199" st_id="40" stage="37" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="200" st_id="41" stage="36" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="201" st_id="42" stage="35" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="202" st_id="43" stage="34" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="203" st_id="44" stage="33" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="204" st_id="45" stage="32" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="205" st_id="46" stage="31" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="206" st_id="47" stage="30" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="207" st_id="48" stage="29" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="208" st_id="49" stage="28" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="209" st_id="50" stage="27" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="210" st_id="51" stage="26" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="211" st_id="52" stage="25" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="212" st_id="53" stage="24" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="213" st_id="54" stage="23" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="214" st_id="55" stage="22" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="215" st_id="56" stage="21" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="216" st_id="57" stage="20" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="217" st_id="58" stage="19" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="218" st_id="59" stage="18" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="219" st_id="60" stage="17" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="220" st_id="61" stage="16" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="221" st_id="62" stage="15" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="222" st_id="63" stage="14" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="223" st_id="64" stage="13" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="224" st_id="65" stage="12" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="225" st_id="66" stage="11" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="226" st_id="67" stage="10" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="227" st_id="68" stage="9" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="228" st_id="69" stage="8" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="229" st_id="70" stage="7" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="230" st_id="71" stage="6" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="231" st_id="72" stage="5" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="232" st_id="73" stage="4" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="233" st_id="74" stage="3" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="234" st_id="75" stage="2" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="235" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="236" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="237" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="238" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="239" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %din

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="240" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %din, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="241" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %din, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="242" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dout, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="243" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dout, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="244" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="245" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:12 %specmemcore_ln7 = specmemcore void @_ssdm_op_SpecMemCore, i8 %regs_mem_V, i64 666, i64 210, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln7"/></StgValue>
</operation>

<operation id="246" st_id="76" stage="1" lat="68">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:93 %empty_16 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="247" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0">
<![CDATA[
_ZN14circular_shiftI7ap_uintILi8EELi9EEixES0_ILi4EE.exit:94 %ret_ln18 = ret

]]></Node>
<StgValue><ssdm name="ret_ln18"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
