<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
  <div class="navpath"><a class="el" href="dir_81006e530ae69d901a01dddafc7fbce4.html">include</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_f6fafb7b8460966eea3ab1a103ac2571.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_25bb3ffbf109156d2ec705487d5a34de.html">arm</a>
  </div>
<div class="contents">
<h1>at91_spi.h File Reference</h1>AT91 peripherals.  
<a href="#_details">More...</a>
<p>

<p>
<a href="arch_2arm_2at91__spi_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>SPI Control Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g8e275a46a44f13ece64e0efd15f7587c">SPI_CR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control register offset.  <a href="group__xg_nut_arch_arm_at91_spi.html#g8e275a46a44f13ece64e0efd15f7587c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g871bf672ae2d310ce3376b87dc73f341">SPI_SPIEN</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SPI enable.  <a href="group__xg_nut_arch_arm_at91_spi.html#g871bf672ae2d310ce3376b87dc73f341"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gea567aa161cd996db0caa4579d16dd1a">SPI_SPIDIS</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SPI disable.  <a href="group__xg_nut_arch_arm_at91_spi.html#gea567aa161cd996db0caa4579d16dd1a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gb67d8fc9dba20b5f7c43feb5df7e658d">SPI_SWRST</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Software reset.  <a href="group__xg_nut_arch_arm_at91_spi.html#gb67d8fc9dba20b5f7c43feb5df7e658d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g9b5584c127911cf3ce702d4476d498b4">SPI_LASTXFER</a>&nbsp;&nbsp;&nbsp;0x01000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Last transfer.  <a href="group__xg_nut_arch_arm_at91_spi.html#g9b5584c127911cf3ce702d4476d498b4"></a><br></td></tr>
<tr><td colspan="2"><br><h2>SPI Mode Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g667b39890bb5d185060da8604cb95048">SPI_MR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mode register offset.  <a href="group__xg_nut_arch_arm_at91_spi.html#g667b39890bb5d185060da8604cb95048"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g1039e667b18eb11df8ab4e168546200b">SPI_MSTR</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Master mode.  <a href="group__xg_nut_arch_arm_at91_spi.html#g1039e667b18eb11df8ab4e168546200b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g20d08039426809232c9f319198dd8a9d">SPI_PS</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Peripheral select.  <a href="group__xg_nut_arch_arm_at91_spi.html#g20d08039426809232c9f319198dd8a9d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g75853bf4d9ff27cb8c01ca3f9f16bf17">SPI_PCSDEC</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Chip select decode.  <a href="group__xg_nut_arch_arm_at91_spi.html#g75853bf4d9ff27cb8c01ca3f9f16bf17"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gc2ff1b26d2b19679b192322e37ed4b3b">SPI_FDIV</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock selection.  <a href="group__xg_nut_arch_arm_at91_spi.html#gc2ff1b26d2b19679b192322e37ed4b3b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g35767f5bfa3d7dc1965df71ea657fe23">SPI_MODFDIS</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mode fault detection.  <a href="group__xg_nut_arch_arm_at91_spi.html#g35767f5bfa3d7dc1965df71ea657fe23"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g46402bb34b70efa1ab4010d6da3e0187">SPI_LLB</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Local loopback enable.  <a href="group__xg_nut_arch_arm_at91_spi.html#g46402bb34b70efa1ab4010d6da3e0187"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g0d67221fb35e3c26beee74edca53d8eb">SPI_PCS</a>&nbsp;&nbsp;&nbsp;0x000F0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Peripheral chip select mask.  <a href="group__xg_nut_arch_arm_at91_spi.html#g0d67221fb35e3c26beee74edca53d8eb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g8ca24fe6b638ea1302ab6e3f6d3b3b14">SPI_PCS_0</a>&nbsp;&nbsp;&nbsp;0x000E0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Peripheral chip select 0.  <a href="group__xg_nut_arch_arm_at91_spi.html#g8ca24fe6b638ea1302ab6e3f6d3b3b14"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga44582de9b940b83f6981e4c69dd1c76">SPI_PCS_1</a>&nbsp;&nbsp;&nbsp;0x000D0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Peripheral chip select 1.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga44582de9b940b83f6981e4c69dd1c76"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g192ff06469ad7ae6c72c3d8a9117c357">SPI_PCS_2</a>&nbsp;&nbsp;&nbsp;0x000B0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Peripheral chip select 2.  <a href="group__xg_nut_arch_arm_at91_spi.html#g192ff06469ad7ae6c72c3d8a9117c357"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g4db907ee87d4a328c84185728f59e3a1">SPI_PCS_3</a>&nbsp;&nbsp;&nbsp;0x00070000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Peripheral chip select 3.  <a href="group__xg_nut_arch_arm_at91_spi.html#g4db907ee87d4a328c84185728f59e3a1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gcff720554f3019f12e82bc185bafc121">SPI_PCS_LSB</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Least significant bit of peripheral chip select.  <a href="group__xg_nut_arch_arm_at91_spi.html#gcff720554f3019f12e82bc185bafc121"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g16181ca614d283b6ae6272d7ed5056b8">SPI_DLYBCS</a>&nbsp;&nbsp;&nbsp;0xFF000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mask for delay between chip selects.  <a href="group__xg_nut_arch_arm_at91_spi.html#g16181ca614d283b6ae6272d7ed5056b8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gc7b5bc689a224102bf658ae8b4da91b6">SPI_DLYBCS_LSB</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Least significant bit of delay between chip selects.  <a href="group__xg_nut_arch_arm_at91_spi.html#gc7b5bc689a224102bf658ae8b4da91b6"></a><br></td></tr>
<tr><td colspan="2"><br><h2>SPI Receive Data Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ge9ef5d1a15263866020b69fc90432c40">SPI_RDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive data register offset.  <a href="group__xg_nut_arch_arm_at91_spi.html#ge9ef5d1a15263866020b69fc90432c40"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g5cb38f8f2562ba378dca7984d788041a">SPI_RD</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive data mask.  <a href="group__xg_nut_arch_arm_at91_spi.html#g5cb38f8f2562ba378dca7984d788041a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g6908bf9f392bfea0063928124ac58d74">SPI_RD_LSB</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Least significant bit of receive data.  <a href="group__xg_nut_arch_arm_at91_spi.html#g6908bf9f392bfea0063928124ac58d74"></a><br></td></tr>
<tr><td colspan="2"><br><h2>SPI Transmit Data Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gd2da1872736ca9a77a62a740a59ab597">SPI_TDR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000000C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit data register offset.  <a href="group__xg_nut_arch_arm_at91_spi.html#gd2da1872736ca9a77a62a740a59ab597"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g9126458deb8a1ae05a1b22388f200ea3">SPI_TD</a>&nbsp;&nbsp;&nbsp;0x0000FFFF</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit data mask.  <a href="group__xg_nut_arch_arm_at91_spi.html#g9126458deb8a1ae05a1b22388f200ea3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gb9444f89e75f8c4ba84bb0933470f469">SPI_TD_LSB</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Least significant bit of transmit data.  <a href="group__xg_nut_arch_arm_at91_spi.html#gb9444f89e75f8c4ba84bb0933470f469"></a><br></td></tr>
<tr><td colspan="2"><br><h2>SPI Status and Interrupt Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g3ffb187244e364d1b466b76406b0203f">SPI_SR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status register offset.  <a href="group__xg_nut_arch_arm_at91_spi.html#g3ffb187244e364d1b466b76406b0203f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g63536d3845e1e0d63e502751009f66dd">SPI_IER_OFF</a>&nbsp;&nbsp;&nbsp;0x00000014</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt enable register offset.  <a href="group__xg_nut_arch_arm_at91_spi.html#g63536d3845e1e0d63e502751009f66dd"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g25f7af3fca93bafc93bf0eb2890f9ce6">SPI_IDR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000018</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt disable register offset.  <a href="group__xg_nut_arch_arm_at91_spi.html#g25f7af3fca93bafc93bf0eb2890f9ce6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gd347308043df64a6879d66637c0fb81a">SPI_IMR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000001C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Interrupt mask register offset.  <a href="group__xg_nut_arch_arm_at91_spi.html#gd347308043df64a6879d66637c0fb81a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga91538b9ec551ad89a26d8f42bc968f5">SPI_RDRF</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive data register full.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga91538b9ec551ad89a26d8f42bc968f5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g86bd92fa20f00109aac99ec9bf8a4e6c">SPI_TDRE</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit data register empty.  <a href="group__xg_nut_arch_arm_at91_spi.html#g86bd92fa20f00109aac99ec9bf8a4e6c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g2b216e06a94c77056d10d2c419786c75">SPI_MODF</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mode fault error.  <a href="group__xg_nut_arch_arm_at91_spi.html#g2b216e06a94c77056d10d2c419786c75"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g001b753400060af2268a0f0b32bbb0d0">SPI_OVRES</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Overrun error status.  <a href="group__xg_nut_arch_arm_at91_spi.html#g001b753400060af2268a0f0b32bbb0d0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gbde28d7b97a355ea7f1e72a273f1b19f">SPI_ENDRX</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of RX buffer.  <a href="group__xg_nut_arch_arm_at91_spi.html#gbde28d7b97a355ea7f1e72a273f1b19f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g35eb31041ab7f44108e8cc29f71aa840">SPI_ENDTX</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of TX buffer.  <a href="group__xg_nut_arch_arm_at91_spi.html#g35eb31041ab7f44108e8cc29f71aa840"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g2af3ecadd677c8d5bcfec00c1c41cabf">SPI_RXBUFF</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RX buffer full.  <a href="group__xg_nut_arch_arm_at91_spi.html#g2af3ecadd677c8d5bcfec00c1c41cabf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gcd8fc892c61ebf85184a5c94b6019c5c">SPI_TXBUFE</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TX buffer empty.  <a href="group__xg_nut_arch_arm_at91_spi.html#gcd8fc892c61ebf85184a5c94b6019c5c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g1857754ffc22b109a1ad82dffc0690e1">SPI_NSSR</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">NSS rising.  <a href="group__xg_nut_arch_arm_at91_spi.html#g1857754ffc22b109a1ad82dffc0690e1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g206133d7215eeb186be703c5890ac84a">SPI_TXEMPTY</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmission register empty.  <a href="group__xg_nut_arch_arm_at91_spi.html#g206133d7215eeb186be703c5890ac84a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g1f278741b5f23eb1dd9954cd6b0ea192">SPI_SPIENS</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">SPI enable status.  <a href="group__xg_nut_arch_arm_at91_spi.html#g1f278741b5f23eb1dd9954cd6b0ea192"></a><br></td></tr>
<tr><td colspan="2"><br><h2>SPI Chip Select Registers</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g3939589eccfd1fba44d3869076d7bf34">SPI_CSR0_OFF</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Chip select register 0 offset.  <a href="group__xg_nut_arch_arm_at91_spi.html#g3939589eccfd1fba44d3869076d7bf34"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g51f931d4e56d8770c6919f9856f0652c">SPI_CSR1_OFF</a>&nbsp;&nbsp;&nbsp;0x00000034</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Chip select register 1 offset.  <a href="group__xg_nut_arch_arm_at91_spi.html#g51f931d4e56d8770c6919f9856f0652c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g00b9b79aa71c566f6be303caadb9131a">SPI_CSR2_OFF</a>&nbsp;&nbsp;&nbsp;0x00000038</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Chip select register 2 offset.  <a href="group__xg_nut_arch_arm_at91_spi.html#g00b9b79aa71c566f6be303caadb9131a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gcca57844dd70dce2469000f21e42f40e">SPI_CSR3_OFF</a>&nbsp;&nbsp;&nbsp;0x0000003C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Chip select register 3 offset.  <a href="group__xg_nut_arch_arm_at91_spi.html#gcca57844dd70dce2469000f21e42f40e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gd8e335b1f808bd7408d2aef2377adcb1">SPI_CPOL</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock polarity.  <a href="group__xg_nut_arch_arm_at91_spi.html#gd8e335b1f808bd7408d2aef2377adcb1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g50366ed780ac3d87102f76e6cf00e1c9">SPI_NCPHA</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock phase.  <a href="group__xg_nut_arch_arm_at91_spi.html#g50366ed780ac3d87102f76e6cf00e1c9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gdc9068ac64ffdd59b8af37472e387709">SPI_CSAAT</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Chip select active after transfer.  <a href="group__xg_nut_arch_arm_at91_spi.html#gdc9068ac64ffdd59b8af37472e387709"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g9177b1588e7d55b8831690096aba5644">SPI_BITS</a>&nbsp;&nbsp;&nbsp;0x000000F0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bits per transfer mask.  <a href="group__xg_nut_arch_arm_at91_spi.html#g9177b1588e7d55b8831690096aba5644"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g39e773184c3563e6c3d739129766c1f8">SPI_BITS_8</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">8 bits per transfer.  <a href="group__xg_nut_arch_arm_at91_spi.html#g39e773184c3563e6c3d739129766c1f8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g02fa36f378be4cb9b6a3f1b776ab34b6">SPI_BITS_9</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">9 bits per transfer.  <a href="group__xg_nut_arch_arm_at91_spi.html#g02fa36f378be4cb9b6a3f1b776ab34b6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g21c324ffdb1787455527a53776b9e513">SPI_BITS_10</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">10 bits per transfer.  <a href="group__xg_nut_arch_arm_at91_spi.html#g21c324ffdb1787455527a53776b9e513"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g3a8f114a450f53d5cc8e29a199c6d3cc">SPI_BITS_11</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">11 bits per transfer.  <a href="group__xg_nut_arch_arm_at91_spi.html#g3a8f114a450f53d5cc8e29a199c6d3cc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g0166386a770171ae5c9fd3eb1cc1b817">SPI_BITS_12</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">12 bits per transfer.  <a href="group__xg_nut_arch_arm_at91_spi.html#g0166386a770171ae5c9fd3eb1cc1b817"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ged3cbe853bbaf0a8293e79f036da2ecc">SPI_BITS_13</a>&nbsp;&nbsp;&nbsp;0x00000050</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">13 bits per transfer.  <a href="group__xg_nut_arch_arm_at91_spi.html#ged3cbe853bbaf0a8293e79f036da2ecc"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g393e89b3ea398be5afd440a23affae0f">SPI_BITS_14</a>&nbsp;&nbsp;&nbsp;0x00000060</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">14 bits per transfer.  <a href="group__xg_nut_arch_arm_at91_spi.html#g393e89b3ea398be5afd440a23affae0f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#gfea545866c7be45da9951b532143474b">SPI_BITS_15</a>&nbsp;&nbsp;&nbsp;0x00000070</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">15 bits per transfer.  <a href="group__xg_nut_arch_arm_at91_spi.html#gfea545866c7be45da9951b532143474b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ge4613682b4adc697ed9b5cdce299674b">SPI_BITS_16</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">16 bits per transfer.  <a href="group__xg_nut_arch_arm_at91_spi.html#ge4613682b4adc697ed9b5cdce299674b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga15eeddebde002e6a1e5cf893c423e61">SPI_BITS_LSB</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Least significant bit of bits per transfer.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga15eeddebde002e6a1e5cf893c423e61"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g5e7060fc31c70cf78a2869fbebd08023">SPI_SCBR</a>&nbsp;&nbsp;&nbsp;0x0000FF00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Serial clock baud rate mask.  <a href="group__xg_nut_arch_arm_at91_spi.html#g5e7060fc31c70cf78a2869fbebd08023"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g2df02f604ac7924a0007918ab71b2c67">SPI_SCBR_LSB</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Least significant bit of serial clock baud rate.  <a href="group__xg_nut_arch_arm_at91_spi.html#g2df02f604ac7924a0007918ab71b2c67"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g30e93a3290cf04fae37d2539d2fb119a">SPI_DLYBS</a>&nbsp;&nbsp;&nbsp;0x00FF0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Delay before SPCK mask.  <a href="group__xg_nut_arch_arm_at91_spi.html#g30e93a3290cf04fae37d2539d2fb119a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g3649e40f6cf0e94e8d449caf04d6c7d8">SPI_DLYBS_LSB</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Least significant bit of delay before SPCK.  <a href="group__xg_nut_arch_arm_at91_spi.html#g3649e40f6cf0e94e8d449caf04d6c7d8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#g6072cb9d3ae9bb3f024e257532ae6ec0">SPI_DLYBCT</a>&nbsp;&nbsp;&nbsp;0xFF000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Delay between consecutive transfers mask.  <a href="group__xg_nut_arch_arm_at91_spi.html#g6072cb9d3ae9bb3f024e257532ae6ec0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_spi.html#ga3224c7c92461b3274f9e26248efab06">SPI_DLYBCT_LSB</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Least significant bit of delay between consecutive transfers.  <a href="group__xg_nut_arch_arm_at91_spi.html#ga3224c7c92461b3274f9e26248efab06"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
AT91 peripherals. 
<p>
<div class="fragment"><pre class="fragment">
 *
 * $Log$
 * Revision 1.5  2006/09/29 12:30:31  haraldkipp
 * Register offsets added.
 *
 * Revision 1.4  2006/08/31 19:11:46  haraldkipp
 * Bits per transfer definitions added.
 *
 * Revision 1.3  2006/08/05 11:54:45  haraldkipp
 * PDC registers added.
 *
 * Revision 1.2  2006/07/26 11:22:31  haraldkipp
 * Added missing bit definitions.
 *
 * Revision 1.1  2006/07/21 09:03:56  haraldkipp
 * Added SPI support, kindly contributed by Andras Albert.
 *
 * Revision 1.1
 *
 *
 * </pre></div> 
<p>Definition in file <a class="el" href="arch_2arm_2at91__spi_8h-source.html">at91_spi.h</a>.</p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
