$date
	Fri Oct 10 01:57:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module data_memory_tb $end
$var wire 32 ! o_data [31:0] $end
$var parameter 32 " MEM_SIZE $end
$var reg 10 # addr [9:0] $end
$var reg 1 $ clk $end
$var reg 32 % i_data [31:0] $end
$var reg 1 & we $end
$scope module dut $end
$var wire 10 ' i_addr [9:0] $end
$var wire 1 $ i_clk $end
$var wire 32 ( i_data [31:0] $end
$var wire 1 & i_we $end
$var wire 32 ) o_data [31:0] $end
$var parameter 32 * MEM_SIZE $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000000000 *
b10000000000 "
$end
#0
$dumpvars
b0 )
b0 (
b0 '
0&
b0 %
0$
b0 #
b0 !
$end
#5
1$
#10
b1 !
b1 )
0$
b100 #
b100 '
#15
1$
#20
b10 !
b10 )
0$
b1000 #
b1000 '
#25
1$
#30
b0 !
b0 )
0$
b1 %
b1 (
b0 #
b0 '
1&
#35
b1 !
b1 )
1$
#40
0$
