
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                Version O-2018.06-SP4 for linux64 - Nov 27, 2018

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
source variables.scr
# This file analyze, elaborate and compile vhdl file
# -f indica il formato dei file
# -lib indica dove mettere i file su cui lavora sysnopsys
analyze -f vhdl -lib WORK { ../src/IIR_package.vhd ../src/IIR_filter.vhd ../src/IIR_filter_gen.vhd ../src/register_nbit.vhd}
Running PRESTO HDLC
-- Compiling Source File ../src/IIR_package.vhd
Compiling Package Declaration TYPE_FOR_IIR_PKG
-- Compiling Source File ../src/IIR_filter.vhd
Compiling Entity Declaration IIR_FILTER
Compiling Architecture BEHAVIORAL of IIR_FILTER
-- Compiling Source File ../src/IIR_filter_gen.vhd
Compiling Entity Declaration IIR_FILTER_GEN
Compiling Architecture BEHAVIORAL of IIR_FILTER_GEN
-- Compiling Source File ../src/register_nbit.vhd
Compiling Entity Declaration REGISTER_NBIT
Compiling Architecture BEHAVIOR of REGISTER_NBIT
Presto compilation completed successfully.
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/dw_foundation.sldb'
1
# preserviamo i nomi delle netlist della rete
set power_preserve_rtl_hier_names true
true
# elaborazione dei file, viene data la top entity
elaborate $top_entity -arch behavioral -lib WORK > $out_dir/elaborate.txt
###  Applico le limitazioni 
# creo il clock di sistema, in ns
create_clock -name MY_CLK -period $period CLK
1
# poichè il clock è un segnale particolare
# setto la proprietà don't touch
# ciò è fatto perchè col comando ungroup vengono modificate tutte
# le celle tranne quelle dont_touch
set_dont_touch_network MY_CLK
1
# setto l'incertezza del clock
set_clock_uncertainty 0.07 [get_clocks MY_CLK]
1
# setto in ritardo di tutti gli ingressi, che si suppone uguale
set_input_delay 0.5 -max -clock MY_CLK [ remove_from_collection [all_inputs] CLK]
1
# setto il ritardo di tutte le uscite
set_output_delay 0.5 -max -clock MY_CLK [all_outputs]
1
# setto il carico di ciascun uscita che si suppone uguale a quello 
#  di un buffer
set OLOAD [load_of NangateOpenCellLibrary/BUF_X4/A] 
3.40189
set_load $OLOAD [all_outputs]
1
# compilo
compile -exact_map > $out_dir/compile$ext.txt
report_timing > $out_dir/report_timing$ext.txt
report_area > $out_dir/report_area$ext.txt
# salvo la sintesi corrente
write_partition -type post -destination synt_db
Information: Use of command 'write_partition' is not recommended. This command will be obsolete in a future release. (INFO-103)
Current design is 'IIR_filter'.
Information: Use of command 'shell_is_in_xg_mode' is not recommended. This command will be obsolete in a future release. (INFO-103)
Information: Use of command 'acs_get_path' is not recommended. This command will be obsolete in a future release. (INFO-103)
Writing ddc file '/home/isa22/Desktop/ISA/Lab1/4_Design_and_Sim/synt/synt_db/db/post_compile/IIR_filter.ddc'.
1
quit

Thank you...

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                Version O-2018.06-SP4 for linux64 - Nov 27, 2018

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
source variables.scr
# script per salvare la simulazione in modo da effettuare
# poi il calcolo della potenza con la switching activity
# carico l'ultima sintesi
read_file -format ddc {/home/isa22/Desktop/ISA/Lab1/4_Design_and_Sim/synt/synt_db/db/post_compile/IIR_filter.ddc}
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/dw_foundation.sldb'
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/gtech.db'
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Reading ddc file '/home/isa22/Desktop/ISA/Lab1/4_Design_and_Sim/synt/synt_db/db/post_compile/IIR_filter.ddc'.
Information: Checking out the license 'DesignWare'. (SEC-104)
Loaded 17 designs.
Current design is 'IIR_filter'.
IIR_filter register_nbit_N12_0 register_nbit_N13_0 register_nbit_N13_1 register_nbit_N12_1 register_nbit_N1_0 register_nbit_N1_1 IIR_filter_gen_DW_mult_tc_4 IIR_filter_gen_DW_mult_tc_3 IIR_filter_gen_DW_mult_tc_2 IIR_filter_gen_DW01_add_3 IIR_filter_gen_DW01_add_2 IIR_filter_gen_DW_mult_tc_1 IIR_filter_gen_DW01_add_1 IIR_filter_gen_DW_mult_tc_0 IIR_filter_gen_DW01_add_0 IIR_filter_gen
# metto tutti i blocchi allo stesso livello di gerarchia
ungroup -all -flatten
Information: Updating graph... (UID-83)
Warning: Design 'IIR_filter' inherited license information from design 'IIR_filter_gen_DW_mult_tc_4'. (DDB-74)
Information: Added key list 'DesignWare' to design 'IIR_filter'. (DDB-72)
1
# per esportare la netlist in verilog dobbiamo cambiare i
# nomi secondo le regole del verilog
change_names -hierarchy -rules verilog
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
1
# creiamo il file di ritardi della netlist
write_sdf ../netlist/$top_entity.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/isa22/Desktop/ISA/Lab1/4_Design_and_Sim/netlist/IIR_filter.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
# scriviamo la netlist
write -f verilog -hierarchy -output ../netlist/$top_entity.v
Writing verilog file '/home/isa22/Desktop/ISA/Lab1/4_Design_and_Sim/netlist/IIR_filter.v'.
1
# salviamo i limiti
write_sdc ../netlist/$top_entity.sdc
1
# usciamo da synopsys
# questo dev'essere fatto ogni volta perchè se non si esce
# le nuove simulazioni vengono fatte anche in base a quelle vecchie
# e non sono più riproducibili.
quit

Thank you...
