Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec 17 18:34:48 2024
| Host         : LAPTOP-GEPADMVF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_2_control_sets_placed.rpt
| Design       : TOP_2
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             124 |           43 |
| No           | No                    | Yes                    |             586 |          238 |
| No           | Yes                   | No                     |              33 |           15 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              55 |           26 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|        Clock Signal        |             Enable Signal             |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+---------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  Inst_PLL/inst/clk_out1    |                                       | Inst_VGA_Manager/Inst_VGA_Sync/h_sync0     |                1 |              1 |         1.00 |
|  Inst_PLL/inst/clk_out1    |                                       | Inst_VGA_Manager/Inst_VGA_Sync/v_sync0     |                1 |              1 |         1.00 |
|  clk__0_BUFG               | Inst_Buttons_Lock/nxt_state           | Inst_MainFSM/FSM_onehot_cur_state_reg[1]_0 |                1 |              3 |         3.00 |
|  Inst_PLL/inst/clk_out1    |                                       | Inst_VGA_Manager/Inst_VGA_Sync/p_0_in      |                7 |             11 |         1.57 |
|  clk__0_BUFG               | Inst_Buttons_Lock/cur_state_reg[2]_14 | Inst_GAME_Play/snake_head_xy_future0       |                9 |             15 |         1.67 |
|  Inst_ClockDistributor/CLK |                                       | Inst_Clock_Converter/clk_temp              |                6 |             20 |         3.33 |
|  Inst_ClockDistributor/CLK |                                       |                                            |                9 |             23 |         2.56 |
|  Inst_PLL/inst/clk_out1    |                                       |                                            |               14 |             34 |         2.43 |
|  clk__0_BUFG               | Inst_Buttons_Lock/E[0]                | Inst_GAME_Play/snake_head_xy_future0       |               16 |             37 |         2.31 |
|  clk__0_BUFG               |                                       |                                            |               20 |             70 |         3.50 |
|  clk__0_BUFG               |                                       | Inst_GAME_Play/snake_head_xy_future0       |              238 |            586 |         2.46 |
+----------------------------+---------------------------------------+--------------------------------------------+------------------+----------------+--------------+


