Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Apr 18 00:05:31 2022
| Host         : Zjh-Desktop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Basys3_Top_control_sets_placed.rpt
| Design       : Basys3_Top
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              33 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              53 |           20 |
| Yes          | No                    | No                     |             260 |          118 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              93 |           37 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------+---------------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal     |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------+------------------------+---------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                        |                           |                1 |              1 |
|  clk_IBUF_BUFG | cpu/es_dest[4]_i_2_n_1 | cpu/es_alu_op[10]_i_1_n_1 |                2 |              4 |
|  clk_IBUF_BUFG | cpu/es_dest[4]_i_2_n_1 | cpu/es_alu_op[7]_i_1_n_1  |                1 |              4 |
|  clk_IBUF_BUFG | cpu/es_dest[4]_i_2_n_1 | cpu/es_dest[4]_i_1_n_1    |                2 |              5 |
|  clk_IBUF_BUFG | cpu/E[0]               | reset_IBUF                |                5 |             16 |
|  clk_IBUF_BUFG | cpu/inst[31]_i_1_n_1   |                           |                6 |             19 |
|  clk_IBUF_BUFG | cpu/fs_pc[31]_i_1_n_1  | reset_IBUF                |               15 |             32 |
|  clk_IBUF_BUFG | cpu/es_valid_reg_0[0]  | reset_IBUF                |               12 |             32 |
|  n_0_365_BUFG  |                        |                           |               11 |             32 |
|  clk_IBUF_BUFG | cpu/ms_valid           |                           |               20 |             38 |
|  clk_IBUF_BUFG | cpu/es_valid           |                           |               28 |             39 |
|  clk_IBUF_BUFG | cpu/ds_pc0             |                           |               15 |             51 |
|  clk_IBUF_BUFG |                        | reset_IBUF                |               20 |             53 |
|  clk_IBUF_BUFG | cpu/u_regfile/p_13_in  |                           |               12 |             96 |
|  clk_IBUF_BUFG | cpu/es_dest[4]_i_2_n_1 |                           |               49 |            113 |
+----------------+------------------------+---------------------------+------------------+----------------+


