{
  "module_name": "hi655x-pmic.h",
  "hash_id": "b7dde30a6eb859198d50a9657e981aac4c945c743d7e02431a18a7d711d49fce",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/hi655x-pmic.h",
  "human_readable_source": " \n \n\n#ifndef __HI655X_PMIC_H\n#define __HI655X_PMIC_H\n\n#include <linux/gpio/consumer.h>\n\n \n#define HI655X_STRIDE                   4\n#define HI655X_BUS_ADDR(x)              ((x) << 2)\n\n#define HI655X_BITS                     8\n\n#define HI655X_NR_IRQ                   32\n\n#define HI655X_IRQ_STAT_BASE            (0x003 << 2)\n#define HI655X_IRQ_MASK_BASE            (0x007 << 2)\n#define HI655X_ANA_IRQM_BASE            (0x1b5 << 2)\n#define HI655X_IRQ_ARRAY                4\n#define HI655X_IRQ_MASK                 0xFF\n#define HI655X_IRQ_CLR                  0xFF\n#define HI655X_VER_REG                  0x00\n\n#define PMU_VER_START                   0x10\n#define PMU_VER_END                     0x38\n\n#define RESERVE_INT                     7\n#define PWRON_D20R_INT                  6\n#define PWRON_D20F_INT                  5\n#define PWRON_D4SR_INT                  4\n#define VSYS_6P0_D200UR_INT             3\n#define VSYS_UV_D3R_INT                 2\n#define VSYS_2P5_R_INT                  1\n#define OTMP_D1R_INT                    0\n\n#define RESERVE_INT_MASK                BIT(RESERVE_INT)\n#define PWRON_D20R_INT_MASK             BIT(PWRON_D20R_INT)\n#define PWRON_D20F_INT_MASK             BIT(PWRON_D20F_INT)\n#define PWRON_D4SR_INT_MASK             BIT(PWRON_D4SR_INT)\n#define VSYS_6P0_D200UR_INT_MASK        BIT(VSYS_6P0_D200UR_INT)\n#define VSYS_UV_D3R_INT_MASK            BIT(VSYS_UV_D3R_INT)\n#define VSYS_2P5_R_INT_MASK             BIT(VSYS_2P5_R_INT)\n#define OTMP_D1R_INT_MASK               BIT(OTMP_D1R_INT)\n\nstruct hi655x_pmic {\n\tstruct device *dev;\n\tstruct regmap *regmap;\n\tstruct gpio_desc *gpio;\n\tunsigned int ver;\n\tstruct regmap_irq_chip_data *irq_data;\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}