#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Apr 14 18:26:11 2025
# Process ID: 11212
# Current directory: F:/FPGA/signgle_cycle/prj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9984 F:\FPGA\signgle_cycle\prj\single_riscv.xpr
# Log file: F:/FPGA/signgle_cycle/prj/vivado.log
# Journal file: F:/FPGA/signgle_cycle/prj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FPGA/signgle_cycle/prj/single_riscv.xpr
update_compile_order -fileset sources_1
launch_simulation
add_files -norecurse F:/FPGA/signgle_cycle/rtl/IMM_extend.v
launch_simulation
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/FPGA/signgle_cycle/rtl/IMM_extend.v] -no_script -reset -force -quiet
remove_files  F:/FPGA/signgle_cycle/rtl/IMM_extend.v
add_files -norecurse F:/FPGA/signgle_cycle/rtl/ImmExtend.v
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source CPU.tcl
close_sim
set_property target_simulator ModelSim [current_project]
set_property compxlib.modelsim_compiled_library_dir E:/Modelsim2020.4/vivado2020.2_lib [current_project]
set_property generate_scripts_only 1 [current_fileset -simset]
launch_simulation -install_path E:/Modelsim2020.4/win64
launch_simulation -install_path E:/Modelsim2020.4/win64
launch_simulation -install_path E:/Modelsim2020.4/win64 -gcc_install_path E:/Modelsim2020.4/vivado2020.2_lib
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse F:/FPGA/signgle_cycle/tb/tb_CPU.v
update_compile_order -fileset sim_1
launch_simulation -install_path E:/Modelsim2020.4/win64 -gcc_install_path E:/Modelsim2020.4/vivado2020.2_lib
update_compile_order -fileset sim_1
set_property target_simulator XSim [current_project]
launch_simulation
launch_simulation
