/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2021 MediaTek Inc.
 */

/*[File]            : conn_cfg_on.h*/
/*[Revision time]   : Tue Jul 13 20:32:06 2021*/
/*[Description]     : This file is auto generated by CODA*/
/*[Copyright]       : Copyright (C) 2021 Mediatek Incorportion. All rights reserved.*/

#ifndef __CONN_CFG_ON_REGS_H__
#define __CONN_CFG_ON_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif


/******************************************************************************/
/**/
/*                     CONN_CFG_ON CR Definitions                               */
/**/
/******************************************************************************/

#define CONN_CFG_ON_BASE                        (0x18001000 + CONN_INFRA_REMAPPING_OFFSET)

#define CONN_CFG_ON_BOOT_ADDR                                  (CONN_CFG_ON_BASE + 0x000)
#define CONN_CFG_ON_CONN_INFRA_CFG_ON_XTAL_CTL_ADDR            (CONN_CFG_ON_BASE + 0x004)
#define CONN_CFG_ON_ADIE_CTL_ADDR                              (CONN_CFG_ON_BASE + 0x010)
#define CONN_CFG_ON_CONN_INFRA_SLP_CNT_CTL_ADDR                (CONN_CFG_ON_BASE + 0x020)
#define CONN_CFG_ON_CONN_INFRA_CONN_INFRA_SLP_CNT_ADDR         (CONN_CFG_ON_BASE + 0x024)
#define CONN_CFG_ON_CONN_INFRA_WFSYS_SLP_CNT_ADDR              (CONN_CFG_ON_BASE + 0x028)
#define CONN_CFG_ON_CONN_INFRA_BGFSYS_SLP_CNT_ADDR             (CONN_CFG_ON_BASE + 0x02C)
#define CONN_CFG_ON_CONN_INFRA_GPSSYS_SLP_CNT_ADDR             (CONN_CFG_ON_BASE + 0x030)
#define CONN_CFG_ON_CONN_INFRA_SLP_TIMER_ADDR                  (CONN_CFG_ON_BASE + 0x034)
#define CONN_CFG_ON_CONN_INFRA_SLP_COUNTER_ADDR                (CONN_CFG_ON_BASE + 0x038)
#define CONN_CFG_ON_CONN_INFRA_CFG_CONN2AP_MAILBOX_ADDR        (CONN_CFG_ON_BASE + 0x100)
#define CONN_CFG_ON_CONN_INFRA_CFG_AP2CONN_MAILBOX_ADDR        (CONN_CFG_ON_BASE + 0x104)
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_ADDR         (CONN_CFG_ON_BASE + 0x108)
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_ADDR        (CONN_CFG_ON_BASE + 0x10C)
#define CONN_CFG_ON_BGF_DUMMY_CR_0_ADDR                        (CONN_CFG_ON_BASE + 0x110)
#define CONN_CFG_ON_BGF_DUMMY_CR_1_ADDR                        (CONN_CFG_ON_BASE + 0x114)
#define CONN_CFG_ON_BGF_DUMMY_CR_2_ADDR                        (CONN_CFG_ON_BASE + 0x118)
#define CONN_CFG_ON_BGF_DUMMY_CR_3_ADDR                        (CONN_CFG_ON_BASE + 0x11C)
#define CONN_CFG_ON_WF_DUMMY_CR_0_ADDR                         (CONN_CFG_ON_BASE + 0x120)
#define CONN_CFG_ON_WF_DUMMY_CR_1_ADDR                         (CONN_CFG_ON_BASE + 0x124)
#define CONN_CFG_ON_WF_DUMMY_CR_2_ADDR                         (CONN_CFG_ON_BASE + 0x128)
#define CONN_CFG_ON_WF_DUMMY_CR_3_ADDR                         (CONN_CFG_ON_BASE + 0x12C)
#define CONN_CFG_ON_CONN_FPGA_DUMMY0_ADDR                      (CONN_CFG_ON_BASE + 0x130)
#define CONN_CFG_ON_CONN_FPGA_DUMMY1_ADDR                      (CONN_CFG_ON_BASE + 0x134)
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_ADDR               (CONN_CFG_ON_BASE + 0x200)
#define CONN_CFG_ON_CONN_INFRA_CFG_FM_PWRCTRL0_ADDR            (CONN_CFG_ON_BASE + 0x204)
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_PWRCTRL0_ADDR            (CONN_CFG_ON_BASE + 0x208)
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_PWRCTRL0_ADDR           (CONN_CFG_ON_BASE + 0x20C)
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL1_ADDR               (CONN_CFG_ON_BASE + 0x210)
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL2_ADDR               (CONN_CFG_ON_BASE + 0x214)
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_ADDR              (CONN_CFG_ON_BASE + 0x220)
#define CONN_CFG_ON_OSC_CTL_0_ADDR                             (CONN_CFG_ON_BASE + 0x300)
#define CONN_CFG_ON_OSC_CTL_1_ADDR                             (CONN_CFG_ON_BASE + 0x304)
#define CONN_CFG_ON_OSC_MASK_ADDR                              (CONN_CFG_ON_BASE + 0x308)
#define CONN_CFG_ON_OSC_STATUS_ADDR                            (CONN_CFG_ON_BASE + 0x30C)
#define CONN_CFG_ON_OSC_2X_CTL_0_ADDR                          (CONN_CFG_ON_BASE + 0x310)
#define CONN_CFG_ON_OSC_2X_CTL_1_ADDR                          (CONN_CFG_ON_BASE + 0x314)
#define CONN_CFG_ON_OSC_2X_MASK_ADDR                           (CONN_CFG_ON_BASE + 0x318)
#define CONN_CFG_ON_OSC_2X_STATUS_ADDR                         (CONN_CFG_ON_BASE + 0x31C)
#define CONN_CFG_ON_CONN_INFRA_CFG_OSC_MASK1_ADDR              (CONN_CFG_ON_BASE + 0x320)
#define CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_ADDR              (CONN_CFG_ON_BASE + 0x330)
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR               (CONN_CFG_ON_BASE + 0x340)
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR              (CONN_CFG_ON_BASE + 0x344)
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_ADDR               (CONN_CFG_ON_BASE + 0x348)
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR           (CONN_CFG_ON_BASE + 0x350)
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPS_ADDR           (CONN_CFG_ON_BASE + 0x354)
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR            (CONN_CFG_ON_BASE + 0x360)
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BT_ADDR            (CONN_CFG_ON_BASE + 0x364)
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR            (CONN_CFG_ON_BASE + 0x370)
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WF_ADDR            (CONN_CFG_ON_BASE + 0x374)
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR           (CONN_CFG_ON_BASE + 0x380)
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_TOP_ADDR           (CONN_CFG_ON_BASE + 0x384)
#define CONN_CFG_ON_EMI_CTL_0_ADDR                             (CONN_CFG_ON_BASE + 0x3A0)
#define CONN_CFG_ON_RF_LDO_CTRL_0_ADDR                         (CONN_CFG_ON_BASE + 0x3B0)
#define CONN_CFG_ON_RF_LDO_CTRL_1_ADDR                         (CONN_CFG_ON_BASE + 0x3B4)
#define CONN_CFG_ON_RF_LDO_STATUS_ADDR                         (CONN_CFG_ON_BASE + 0x3B8)
#define CONN_CFG_ON_RF_LDO_TIMER_0_ADDR                        (CONN_CFG_ON_BASE + 0x3C0)
#define CONN_CFG_ON_RF_LDO_TIMER_1_ADDR                        (CONN_CFG_ON_BASE + 0x3C4)
#define CONN_CFG_ON_RF_LDO_TIMER_2_ADDR                        (CONN_CFG_ON_BASE + 0x3C8)
#define CONN_CFG_ON_RF_LDO_TIMER_3_ADDR                        (CONN_CFG_ON_BASE + 0x3CC)
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR           (CONN_CFG_ON_BASE + 0x400)
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_STATUS_ADDR         (CONN_CFG_ON_BASE + 0x404)
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_ADDR     (CONN_CFG_ON_BASE + 0x408)
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_ADDR           (CONN_CFG_ON_BASE + 0x410)
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_STATUS_ADDR         (CONN_CFG_ON_BASE + 0x414)
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_ADDR            (CONN_CFG_ON_BASE + 0x420)
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_STATUS_ADDR          (CONN_CFG_ON_BASE + 0x424)
#define CONN_CFG_ON_CONN_INFRA_OFF_BUS_SLP_CTRL_ADDR           (CONN_CFG_ON_BASE + 0x430)
#define CONN_CFG_ON_CONN_INFRA_OFF_BUS_SLP_STATUS_ADDR         (CONN_CFG_ON_BASE + 0x434)
#define CONN_CFG_ON_CONN_INFRA_WF_SLP_CTRL_ADDR                (CONN_CFG_ON_BASE + 0x440)
#define CONN_CFG_ON_CONN_INFRA_WF_SLP_STATUS_ADDR              (CONN_CFG_ON_BASE + 0x444)
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR           (CONN_CFG_ON_BASE + 0x450)
#define CONN_CFG_ON_GALS_CONN2BT_SLP_STATUS_ADDR               (CONN_CFG_ON_BASE + 0x454)
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_ADDR           (CONN_CFG_ON_BASE + 0x460)
#define CONN_CFG_ON_GALS_BT2CONN_SLP_STATUS_ADDR               (CONN_CFG_ON_BASE + 0x464)
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR          (CONN_CFG_ON_BASE + 0x470)
#define CONN_CFG_ON_GALS_CONN2GPS_SLP_STATUS_ADDR              (CONN_CFG_ON_BASE + 0x474)
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_ADDR          (CONN_CFG_ON_BASE + 0x480)
#define CONN_CFG_ON_GALS_GPS2CONN_SLP_STATUS_ADDR              (CONN_CFG_ON_BASE + 0x484)
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_ADDR (CONN_CFG_ON_BASE + 0x488)
#define CONN_CFG_ON_GALS_AXI_LAYER_GPS2CONN_SLP_STATUS_ADDR    (CONN_CFG_ON_BASE + 0x48C)
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_ADDR                       (CONN_CFG_ON_BASE + 0x600)
#define CONN_CFG_ON_CSR_BGF_ON_FW_OWN_IRQ_ADDR                 (CONN_CFG_ON_BASE + 0x604)
#define CONN_CFG_ON_CSR_MD_ON_IRQ_STATUS_ADDR                  (CONN_CFG_ON_BASE + 0x610)
#define CONN_CFG_ON_CSR_MD_ON_HOST_CSR_MISC_ADDR               (CONN_CFG_ON_BASE + 0x614)
#define CONN_CFG_ON_CSR_WF_B0_ON_IRQ_STATUS_ADDR               (CONN_CFG_ON_BASE + 0x620)
#define CONN_CFG_ON_CSR_WF_B0_ON_HOST_CSR_MISC_ADDR            (CONN_CFG_ON_BASE + 0x624)
#define CONN_CFG_ON_CSR_WF_B1_ON_IRQ_STATUS_ADDR               (CONN_CFG_ON_BASE + 0x630)
#define CONN_CFG_ON_CSR_WF_B1_ON_HOST_CSR_MISC_ADDR            (CONN_CFG_ON_BASE + 0x634)
#define CONN_CFG_ON_CSR_BGF_ON_IRQ_STATUS_ADDR                 (CONN_CFG_ON_BASE + 0x640)
#define CONN_CFG_ON_CSR_BGF_ON_HOST_CSR_MISC_ADDR              (CONN_CFG_ON_BASE + 0x644)
#define CONN_CFG_ON_CSR_GPS_ON_IRQ_STATUS_ADDR                 (CONN_CFG_ON_BASE + 0x650)
#define CONN_CFG_ON_CSR_GPS_ON_HOST_CSR_MISC_ADDR              (CONN_CFG_ON_BASE + 0x654)



#define CONN_CFG_ON_BOOT_WF_CPU_BOOT_DONE_ADDR                 CONN_CFG_ON_BOOT_ADDR
#define CONN_CFG_ON_BOOT_WF_CPU_BOOT_DONE_MASK                 0x80000000
#define CONN_CFG_ON_BOOT_WF_CPU_BOOT_DONE_SHFT                 31
#define CONN_CFG_ON_BOOT_BGF_CPU_BOOT_DONE_ADDR                CONN_CFG_ON_BOOT_ADDR
#define CONN_CFG_ON_BOOT_BGF_CPU_BOOT_DONE_MASK                0x40000000
#define CONN_CFG_ON_BOOT_BGF_CPU_BOOT_DONE_SHFT                30
#define CONN_CFG_ON_BOOT_AP2CONN_BOOT_CPU_SEL_ADDR             CONN_CFG_ON_BOOT_ADDR
#define CONN_CFG_ON_BOOT_AP2CONN_BOOT_CPU_SEL_MASK             0x00000001
#define CONN_CFG_ON_BOOT_AP2CONN_BOOT_CPU_SEL_SHFT             0


#define CONN_CFG_ON_CONN_INFRA_CFG_ON_XTAL_CTL_CONN_INFRA_CFG_ON_XTAL_CTL_ADDR \
	CONN_CFG_ON_CONN_INFRA_CFG_ON_XTAL_CTL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_ON_XTAL_CTL_CONN_INFRA_CFG_ON_XTAL_CTL_MASK 0x00000001
#define CONN_CFG_ON_CONN_INFRA_CFG_ON_XTAL_CTL_CONN_INFRA_CFG_ON_XTAL_CTL_SHFT 0


#define CONN_CFG_ON_ADIE_CTL_ADIE_TOP_CKEN_ADDR                CONN_CFG_ON_ADIE_CTL_ADDR
#define CONN_CFG_ON_ADIE_CTL_ADIE_TOP_CKEN_MASK                0x00000002
#define CONN_CFG_ON_ADIE_CTL_ADIE_TOP_CKEN_SHFT                1
#define CONN_CFG_ON_ADIE_CTL_ADIE_RSTB_ADDR                    CONN_CFG_ON_ADIE_CTL_ADDR
#define CONN_CFG_ON_ADIE_CTL_ADIE_RSTB_MASK                    0x00000001
#define CONN_CFG_ON_ADIE_CTL_ADIE_RSTB_SHFT                    0


#define CONN_CFG_ON_CONN_INFRA_SLP_CNT_CTL_SLP_COUNTER_RD_TRIGGER_ADDR CONN_CFG_ON_CONN_INFRA_SLP_CNT_CTL_ADDR
#define CONN_CFG_ON_CONN_INFRA_SLP_CNT_CTL_SLP_COUNTER_RD_TRIGGER_MASK 0x00000010
#define CONN_CFG_ON_CONN_INFRA_SLP_CNT_CTL_SLP_COUNTER_RD_TRIGGER_SHFT 4
#define CONN_CFG_ON_CONN_INFRA_SLP_CNT_CTL_SLP_COUNTER_SEL_ADDR CONN_CFG_ON_CONN_INFRA_SLP_CNT_CTL_ADDR
#define CONN_CFG_ON_CONN_INFRA_SLP_CNT_CTL_SLP_COUNTER_SEL_MASK 0x0000000E
#define CONN_CFG_ON_CONN_INFRA_SLP_CNT_CTL_SLP_COUNTER_SEL_SHFT 1
#define CONN_CFG_ON_CONN_INFRA_SLP_CNT_CTL_SLP_COUNTER_EN_ADDR CONN_CFG_ON_CONN_INFRA_SLP_CNT_CTL_ADDR
#define CONN_CFG_ON_CONN_INFRA_SLP_CNT_CTL_SLP_COUNTER_EN_MASK 0x00000001
#define CONN_CFG_ON_CONN_INFRA_SLP_CNT_CTL_SLP_COUNTER_EN_SHFT 0


#define CONN_CFG_ON_CONN_INFRA_CONN_INFRA_SLP_CNT_CONN_INFRA_IN_SLEEP_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN_INFRA_SLP_CNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN_INFRA_SLP_CNT_CONN_INFRA_IN_SLEEP_MASK 0x00000004
#define CONN_CFG_ON_CONN_INFRA_CONN_INFRA_SLP_CNT_CONN_INFRA_IN_SLEEP_SHFT 2
#define CONN_CFG_ON_CONN_INFRA_CONN_INFRA_SLP_CNT_CONN_INFRA_SLP_COUNTER_CLR_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN_INFRA_SLP_CNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN_INFRA_SLP_CNT_CONN_INFRA_SLP_COUNTER_CLR_MASK 0x00000002
#define CONN_CFG_ON_CONN_INFRA_CONN_INFRA_SLP_CNT_CONN_INFRA_SLP_COUNTER_CLR_SHFT 1
#define CONN_CFG_ON_CONN_INFRA_CONN_INFRA_SLP_CNT_CONN_INFRA_SLP_COUNTER_STOP_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN_INFRA_SLP_CNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN_INFRA_SLP_CNT_CONN_INFRA_SLP_COUNTER_STOP_MASK 0x00000001
#define CONN_CFG_ON_CONN_INFRA_CONN_INFRA_SLP_CNT_CONN_INFRA_SLP_COUNTER_STOP_SHFT 0


#define CONN_CFG_ON_CONN_INFRA_WFSYS_SLP_CNT_WFSYS_IN_SLEEP_ADDR CONN_CFG_ON_CONN_INFRA_WFSYS_SLP_CNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_WFSYS_SLP_CNT_WFSYS_IN_SLEEP_MASK 0x00000004
#define CONN_CFG_ON_CONN_INFRA_WFSYS_SLP_CNT_WFSYS_IN_SLEEP_SHFT 2
#define CONN_CFG_ON_CONN_INFRA_WFSYS_SLP_CNT_WFSYS_SLP_COUNTER_CLR_ADDR CONN_CFG_ON_CONN_INFRA_WFSYS_SLP_CNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_WFSYS_SLP_CNT_WFSYS_SLP_COUNTER_CLR_MASK 0x00000002
#define CONN_CFG_ON_CONN_INFRA_WFSYS_SLP_CNT_WFSYS_SLP_COUNTER_CLR_SHFT 1
#define CONN_CFG_ON_CONN_INFRA_WFSYS_SLP_CNT_WFSYS_SLP_COUNTER_STOP_ADDR CONN_CFG_ON_CONN_INFRA_WFSYS_SLP_CNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_WFSYS_SLP_CNT_WFSYS_SLP_COUNTER_STOP_MASK 0x00000001
#define CONN_CFG_ON_CONN_INFRA_WFSYS_SLP_CNT_WFSYS_SLP_COUNTER_STOP_SHFT 0


#define CONN_CFG_ON_CONN_INFRA_BGFSYS_SLP_CNT_BGFSYS_IN_SLEEP_ADDR CONN_CFG_ON_CONN_INFRA_BGFSYS_SLP_CNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_BGFSYS_SLP_CNT_BGFSYS_IN_SLEEP_MASK 0x00000004
#define CONN_CFG_ON_CONN_INFRA_BGFSYS_SLP_CNT_BGFSYS_IN_SLEEP_SHFT 2
#define CONN_CFG_ON_CONN_INFRA_BGFSYS_SLP_CNT_BGFSYS_SLP_COUNTER_CLR_ADDR CONN_CFG_ON_CONN_INFRA_BGFSYS_SLP_CNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_BGFSYS_SLP_CNT_BGFSYS_SLP_COUNTER_CLR_MASK 0x00000002
#define CONN_CFG_ON_CONN_INFRA_BGFSYS_SLP_CNT_BGFSYS_SLP_COUNTER_CLR_SHFT 1
#define CONN_CFG_ON_CONN_INFRA_BGFSYS_SLP_CNT_BGFSYS_SLP_COUNTER_STOP_ADDR CONN_CFG_ON_CONN_INFRA_BGFSYS_SLP_CNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_BGFSYS_SLP_CNT_BGFSYS_SLP_COUNTER_STOP_MASK 0x00000001
#define CONN_CFG_ON_CONN_INFRA_BGFSYS_SLP_CNT_BGFSYS_SLP_COUNTER_STOP_SHFT 0


#define CONN_CFG_ON_CONN_INFRA_GPSSYS_SLP_CNT_GPSSYS_IN_SLEEP_ADDR CONN_CFG_ON_CONN_INFRA_GPSSYS_SLP_CNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPSSYS_SLP_CNT_GPSSYS_IN_SLEEP_MASK 0x00000004
#define CONN_CFG_ON_CONN_INFRA_GPSSYS_SLP_CNT_GPSSYS_IN_SLEEP_SHFT 2
#define CONN_CFG_ON_CONN_INFRA_GPSSYS_SLP_CNT_GPSSYS_SLP_COUNTER_CLR_ADDR CONN_CFG_ON_CONN_INFRA_GPSSYS_SLP_CNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPSSYS_SLP_CNT_GPSSYS_SLP_COUNTER_CLR_MASK 0x00000002
#define CONN_CFG_ON_CONN_INFRA_GPSSYS_SLP_CNT_GPSSYS_SLP_COUNTER_CLR_SHFT 1
#define CONN_CFG_ON_CONN_INFRA_GPSSYS_SLP_CNT_GPSSYS_SLP_COUNTER_STOP_ADDR CONN_CFG_ON_CONN_INFRA_GPSSYS_SLP_CNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPSSYS_SLP_CNT_GPSSYS_SLP_COUNTER_STOP_MASK 0x00000001
#define CONN_CFG_ON_CONN_INFRA_GPSSYS_SLP_CNT_GPSSYS_SLP_COUNTER_STOP_SHFT 0


#define CONN_CFG_ON_CONN_INFRA_SLP_TIMER_SLP_TIMER_ADDR        CONN_CFG_ON_CONN_INFRA_SLP_TIMER_ADDR
#define CONN_CFG_ON_CONN_INFRA_SLP_TIMER_SLP_TIMER_MASK        0xFFFFFFFF
#define CONN_CFG_ON_CONN_INFRA_SLP_TIMER_SLP_TIMER_SHFT        0


#define CONN_CFG_ON_CONN_INFRA_SLP_COUNTER_SLP_COUNTER_ADDR    CONN_CFG_ON_CONN_INFRA_SLP_COUNTER_ADDR
#define CONN_CFG_ON_CONN_INFRA_SLP_COUNTER_SLP_COUNTER_MASK    0xFFFFFFFF
#define CONN_CFG_ON_CONN_INFRA_SLP_COUNTER_SLP_COUNTER_SHFT    0


#define CONN_CFG_ON_CONN_INFRA_CFG_CONN2AP_MAILBOX_CONN2AP_MAILBOX_ADDR CONN_CFG_ON_CONN_INFRA_CFG_CONN2AP_MAILBOX_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_CONN2AP_MAILBOX_CONN2AP_MAILBOX_MASK 0xFFFFFFFF
#define CONN_CFG_ON_CONN_INFRA_CFG_CONN2AP_MAILBOX_CONN2AP_MAILBOX_SHFT 0


#define CONN_CFG_ON_CONN_INFRA_CFG_AP2CONN_MAILBOX_AP2CONN_MAILBOX_ADDR CONN_CFG_ON_CONN_INFRA_CFG_AP2CONN_MAILBOX_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_AP2CONN_MAILBOX_AP2CONN_MAILBOX_MASK 0xFFFFFFFF
#define CONN_CFG_ON_CONN_INFRA_CFG_AP2CONN_MAILBOX_AP2CONN_MAILBOX_SHFT 0


#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_CR_FORCE_BT_OSC_RDY_ADDR \
	CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_CR_FORCE_BT_OSC_RDY_MASK 0x80000000
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_CR_FORCE_BT_OSC_RDY_SHFT 31
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_HOST2BT_SELECT_MONFLG_ON_CONTROL_ADDR \
	CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_HOST2BT_SELECT_MONFLG_ON_CONTROL_MASK 0x40000000
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_HOST2BT_SELECT_MONFLG_ON_CONTROL_SHFT 30
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_HOST2BT_SELECT_TOP_MANUAL_CONTROL_ADDR \
	CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_HOST2BT_SELECT_TOP_MANUAL_CONTROL_MASK 0x20000000
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_HOST2BT_SELECT_TOP_MANUAL_CONTROL_SHFT 29
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_CR_FORCE_OSC_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_CR_FORCE_OSC_EN_MASK 0x10000000
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_CR_FORCE_OSC_EN_SHFT 28
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_CINF_CR_BT_MTCMOS_PWR_ACK_MASK_ADDR \
	CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_CINF_CR_BT_MTCMOS_PWR_ACK_MASK_MASK 0x08000000
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_CINF_CR_BT_MTCMOS_PWR_ACK_MASK_SHFT 27
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_CR_FORCE_XTAL2X_CK_RDY_HOST_ADDR \
	CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_CR_FORCE_XTAL2X_CK_RDY_HOST_MASK 0x04000000
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_CR_FORCE_XTAL2X_CK_RDY_HOST_SHFT 26
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_BT_MANUAL_CTRL_RESERVED_ADDR \
	CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_BT_MANUAL_CTRL_RESERVED_MASK 0x03FFFFFF
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_MANUAL_CTRL_BT_MANUAL_CTRL_RESERVED_SHFT 0


#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_OSC_RDY_ADDR CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_OSC_RDY_MASK 0x80000000
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_OSC_RDY_SHFT 31
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_OSC_ON_ADDR CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_OSC_ON_MASK 0x40000000
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_OSC_ON_SHFT 30
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_L1_SLP_CTL_ADDR \
	CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_L1_SLP_CTL_MASK 0x20000000
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_L1_SLP_CTL_SHFT 29
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_L5_SLP_CTL_ADDR \
	CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_L5_SLP_CTL_MASK 0x10000000
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_L5_SLP_CTL_SHFT 28
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_OSC_STL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_OSC_STL_MASK 0x08000000
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_OSC_STL_SHFT 27
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_TOP_OFF_PWR_CTL_ADDR \
	CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_TOP_OFF_PWR_CTL_MASK 0x04000000
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_TOP_OFF_PWR_CTL_SHFT 26
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_OSC_EN_ALL_ADDR \
	CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_OSC_EN_ALL_MASK 0x02000000
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_OSC_EN_ALL_SHFT 25
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_HW_CONTROL_CLR_ADDR \
	CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_HW_CONTROL_CLR_MASK 0x01000000
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_SW_GPS_HW_CONTROL_CLR_SHFT 24
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_FORCE_GPS_BUS_CLK_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_FORCE_GPS_BUS_CLK_EN_MASK 0x00800000
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_FORCE_GPS_BUS_CLK_EN_SHFT 23
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_CINF_CR_GPS_MTCMOS_PWR_ACK_MASK_ADDR \
	CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_CINF_CR_GPS_MTCMOS_PWR_ACK_MASK_MASK 0x00400000
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_CINF_CR_GPS_MTCMOS_PWR_ACK_MASK_SHFT 22
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_HOST2GPS_SELECT_MONFLG_ON_CONTROL_ADDR \
	CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_HOST2GPS_SELECT_MONFLG_ON_CONTROL_MASK 0x00200000
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_HOST2GPS_SELECT_MONFLG_ON_CONTROL_SHFT 21
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_HOST2GPS_SELECT_TOP_MANUAL_CONTROL_ADDR \
	CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_HOST2GPS_SELECT_TOP_MANUAL_CONTROL_MASK 0x00100000
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_HOST2GPS_SELECT_TOP_MANUAL_CONTROL_SHFT 20
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_GPS_MANUAL_CTRL_ADDR \
	CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_GPS_MANUAL_CTRL_MASK 0x000F0000
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_GPS_MANUAL_CTRL_SHFT 16
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_FORCE_HOST_CTL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_FORCE_HOST_CTL_MASK 0x0000FFFF
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_MANUAL_CTRL_FORCE_HOST_CTL_SHFT 0


#define CONN_CFG_ON_BGF_DUMMY_CR_0_BGF_DUMMY_0_ADDR            CONN_CFG_ON_BGF_DUMMY_CR_0_ADDR
#define CONN_CFG_ON_BGF_DUMMY_CR_0_BGF_DUMMY_0_MASK            0xFFFFFFFF
#define CONN_CFG_ON_BGF_DUMMY_CR_0_BGF_DUMMY_0_SHFT            0


#define CONN_CFG_ON_BGF_DUMMY_CR_1_BGF_DUMMY_1_ADDR            CONN_CFG_ON_BGF_DUMMY_CR_1_ADDR
#define CONN_CFG_ON_BGF_DUMMY_CR_1_BGF_DUMMY_1_MASK            0xFFFFFFFF
#define CONN_CFG_ON_BGF_DUMMY_CR_1_BGF_DUMMY_1_SHFT            0


#define CONN_CFG_ON_BGF_DUMMY_CR_2_BGF_DUMMY_2_ADDR            CONN_CFG_ON_BGF_DUMMY_CR_2_ADDR
#define CONN_CFG_ON_BGF_DUMMY_CR_2_BGF_DUMMY_2_MASK            0xFFFFFFFF
#define CONN_CFG_ON_BGF_DUMMY_CR_2_BGF_DUMMY_2_SHFT            0


#define CONN_CFG_ON_BGF_DUMMY_CR_3_BGF_DUMMY_3_ADDR            CONN_CFG_ON_BGF_DUMMY_CR_3_ADDR
#define CONN_CFG_ON_BGF_DUMMY_CR_3_BGF_DUMMY_3_MASK            0xFFFFFFFF
#define CONN_CFG_ON_BGF_DUMMY_CR_3_BGF_DUMMY_3_SHFT            0


#define CONN_CFG_ON_WF_DUMMY_CR_0_WF_DUMMY_0_ADDR              CONN_CFG_ON_WF_DUMMY_CR_0_ADDR
#define CONN_CFG_ON_WF_DUMMY_CR_0_WF_DUMMY_0_MASK              0xFFFFFFFF
#define CONN_CFG_ON_WF_DUMMY_CR_0_WF_DUMMY_0_SHFT              0


#define CONN_CFG_ON_WF_DUMMY_CR_1_WF_DUMMY_1_ADDR              CONN_CFG_ON_WF_DUMMY_CR_1_ADDR
#define CONN_CFG_ON_WF_DUMMY_CR_1_WF_DUMMY_1_MASK              0xFFFFFFFF
#define CONN_CFG_ON_WF_DUMMY_CR_1_WF_DUMMY_1_SHFT              0


#define CONN_CFG_ON_WF_DUMMY_CR_2_WF_DUMMY_2_ADDR              CONN_CFG_ON_WF_DUMMY_CR_2_ADDR
#define CONN_CFG_ON_WF_DUMMY_CR_2_WF_DUMMY_2_MASK              0xFFFFFFFF
#define CONN_CFG_ON_WF_DUMMY_CR_2_WF_DUMMY_2_SHFT              0


#define CONN_CFG_ON_WF_DUMMY_CR_3_WF_DUMMY_3_ADDR              CONN_CFG_ON_WF_DUMMY_CR_3_ADDR
#define CONN_CFG_ON_WF_DUMMY_CR_3_WF_DUMMY_3_MASK              0xFFFFFFFF
#define CONN_CFG_ON_WF_DUMMY_CR_3_WF_DUMMY_3_SHFT              0


#define CONN_CFG_ON_CONN_FPGA_DUMMY0_R_CONN_FPGA_DUMMY0_ADDR   CONN_CFG_ON_CONN_FPGA_DUMMY0_ADDR
#define CONN_CFG_ON_CONN_FPGA_DUMMY0_R_CONN_FPGA_DUMMY0_MASK   0xFFFFFFFF
#define CONN_CFG_ON_CONN_FPGA_DUMMY0_R_CONN_FPGA_DUMMY0_SHFT   0


#define CONN_CFG_ON_CONN_FPGA_DUMMY1_R_CONN_FPGA_DUMMY1_ADDR   CONN_CFG_ON_CONN_FPGA_DUMMY1_ADDR
#define CONN_CFG_ON_CONN_FPGA_DUMMY1_R_CONN_FPGA_DUMMY1_MASK   0xFFFFFFFF
#define CONN_CFG_ON_CONN_FPGA_DUMMY1_R_CONN_FPGA_DUMMY1_SHFT   0



#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_XTAL_FILTER_TIMEOUT_ADDR CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_XTAL_FILTER_TIMEOUT_MASK 0xF0000000
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_XTAL_FILTER_TIMEOUT_SHFT 28
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_XTAL_FILTER_BYPASS_ADDR CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_XTAL_FILTER_BYPASS_MASK 0x08000000
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_XTAL_FILTER_BYPASS_SHFT 27
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CONN_INFRA_CFG_SLP_AP2CONN_EN_MASK_ADDR \
	CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CONN_INFRA_CFG_SLP_AP2CONN_EN_MASK_MASK 0x07000000
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CONN_INFRA_CFG_SLP_AP2CONN_EN_MASK_SHFT 24
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CONN_INFRA_CFG_SLP_RDY_CONN2AP_DIS_MASK_ADDR \
	CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CONN_INFRA_CFG_SLP_RDY_CONN2AP_DIS_MASK_MASK 0x00F00000
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CONN_INFRA_CFG_SLP_RDY_CONN2AP_DIS_MASK_SHFT 20
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CONN_INFRA_CFG_SLP_RDY_DIS_MASK_ADDR \
	CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CONN_INFRA_CFG_SLP_RDY_DIS_MASK_MASK 0x000F0000
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CONN_INFRA_CFG_SLP_RDY_DIS_MASK_SHFT 16
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CONN_INFRA_CFG_SLP_RDY_MASK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CONN_INFRA_CFG_SLP_RDY_MASK_MASK 0x0000F000
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CONN_INFRA_CFG_SLP_RDY_MASK_SHFT 12
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CONN_INFRA_CFG_PWRCTRL0_RSV_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CONN_INFRA_CFG_PWRCTRL0_RSV_0_MASK 0x00000C00
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CONN_INFRA_CFG_PWRCTRL0_RSV_0_SHFT 10
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_HWCTL_OSC_ON_CHECK_TOP_PWR_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_HWCTL_OSC_ON_CHECK_TOP_PWR_EN_MASK 0x00000200
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_HWCTL_OSC_ON_CHECK_TOP_PWR_EN_SHFT 9
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_SLP_2_THE_END_ADDR CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_SLP_2_THE_END_MASK 0x00000080
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_SLP_2_THE_END_SHFT 7
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_WK_NEED_RS_ADDR    CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_WK_NEED_RS_MASK    0x00000040
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_WK_NEED_RS_SHFT    6
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_BP_CONN_INFRA_BUS_CK_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_BP_CONN_INFRA_BUS_CK_EN_MASK 0x00000020
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_BP_CONN_INFRA_BUS_CK_EN_SHFT 5
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CMDBT_BP_RS_ADDR   CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CMDBT_BP_RS_MASK   0x00000010
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CMDBT_BP_RS_SHFT   4
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CMDBT_BP_BK_ADDR   CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CMDBT_BP_BK_MASK   0x00000008
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CMDBT_BP_BK_SHFT   3
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CMBDT_BYPASS_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CMBDT_BYPASS_EN_MASK 0x00000004
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_CMBDT_BYPASS_EN_SHFT 2
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_LEGACY_SLEEP_ADDR  CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_LEGACY_SLEEP_MASK  0x00000002
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_LEGACY_SLEEP_SHFT  1
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_HW_CONTROL_ADDR    CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_HW_CONTROL_MASK    0x00000001
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL0_HW_CONTROL_SHFT    0


#define CONN_CFG_ON_CONN_INFRA_CFG_FM_PWRCTRL0_CONN_INFRA_CFG_FM_PWRCTRL0_RSV_ADDR \
	CONN_CFG_ON_CONN_INFRA_CFG_FM_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_FM_PWRCTRL0_CONN_INFRA_CFG_FM_PWRCTRL0_RSV_MASK 0xFFFFFF00
#define CONN_CFG_ON_CONN_INFRA_CFG_FM_PWRCTRL0_CONN_INFRA_CFG_FM_PWRCTRL0_RSV_SHFT 8
#define CONN_CFG_ON_CONN_INFRA_CFG_FM_PWRCTRL0_FMSYS_OSC_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_FM_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_FM_PWRCTRL0_FMSYS_OSC_EN_MASK 0x00000001
#define CONN_CFG_ON_CONN_INFRA_CFG_FM_PWRCTRL0_FMSYS_OSC_EN_SHFT 0


#define CONN_CFG_ON_CONN_INFRA_CFG_BT_PWRCTRL0_CONN_INFRA_CFG_BT_PWRCTRL0_RSV_ADDR \
	CONN_CFG_ON_CONN_INFRA_CFG_BT_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_PWRCTRL0_CONN_INFRA_CFG_BT_PWRCTRL0_RSV_MASK 0xFFFFFF00
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_PWRCTRL0_CONN_INFRA_CFG_BT_PWRCTRL0_RSV_SHFT 8
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_PWRCTRL0_BT1_FUNCTION_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_BT_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_PWRCTRL0_BT1_FUNCTION_EN_MASK 0x00000002
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_PWRCTRL0_BT1_FUNCTION_EN_SHFT 1
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_PWRCTRL0_BT_FUNCTION_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_BT_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_PWRCTRL0_BT_FUNCTION_EN_MASK 0x00000001
#define CONN_CFG_ON_CONN_INFRA_CFG_BT_PWRCTRL0_BT_FUNCTION_EN_SHFT 0


#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_PWRCTRL0_CONN_INFRA_CFG_GPS_PWRCTRL0_RSV_ADDR \
	CONN_CFG_ON_CONN_INFRA_CFG_GPS_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_PWRCTRL0_CONN_INFRA_CFG_GPS_PWRCTRL0_RSV_MASK 0xFFFFFF00
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_PWRCTRL0_CONN_INFRA_CFG_GPS_PWRCTRL0_RSV_SHFT 8
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_PWRCTRL0_GPS_FUNCTION_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_GPS_PWRCTRL0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_PWRCTRL0_GPS_FUNCTION_EN_MASK 0x00000001
#define CONN_CFG_ON_CONN_INFRA_CFG_GPS_PWRCTRL0_GPS_FUNCTION_EN_SHFT 0


#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL1_CONN_INFRA_RDY_ADDR CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL1_CONN_INFRA_RDY_MASK 0x00010000
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL1_CONN_INFRA_RDY_SHFT 16
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL1_CONN_INFRA_PWR_STAT_ADDR CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL1_CONN_INFRA_PWR_STAT_MASK 0x000003FF
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL1_CONN_INFRA_PWR_STAT_SHFT 0


#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL2_CONN_INFRA_CFG_PWRCTRL0_RSV_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL2_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL2_CONN_INFRA_CFG_PWRCTRL0_RSV_1_MASK 0x000000F0
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL2_CONN_INFRA_CFG_PWRCTRL0_RSV_1_SHFT 4
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL2_XTAL_OFF_TIMEOUT_ADDR CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL2_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL2_XTAL_OFF_TIMEOUT_MASK 0x0000000F
#define CONN_CFG_ON_CONN_INFRA_CFG_PWRCTRL2_XTAL_OFF_TIMEOUT_SHFT 0


#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CMDBT_CK_RDY_TIMER_ADDR CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CMDBT_CK_RDY_TIMER_MASK 0x00000F00
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CMDBT_CK_RDY_TIMER_SHFT 8
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CMDBT_RSV_ADDR    CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CMDBT_RSV_MASK    0x000000E0
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CMDBT_RSV_SHFT    5
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CONN_INFRA_CMDBT_CG_BYPASS_ADDR CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CONN_INFRA_CMDBT_CG_BYPASS_MASK 0x00000010
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CONN_INFRA_CMDBT_CG_BYPASS_SHFT 4
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CMDBT_MEM_WRITE_DIS_ADDR CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CMDBT_MEM_WRITE_DIS_MASK 0x00000008
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CMDBT_MEM_WRITE_DIS_SHFT 3
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CMDBT_AHB_DIS_ADDR CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CMDBT_AHB_DIS_MASK 0x00000004
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CMDBT_AHB_DIS_SHFT 2
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CMDBT_FIX_EXTRA_FETCH_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CMDBT_FIX_EXTRA_FETCH_EN_MASK 0x00000002
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CMDBT_FIX_EXTRA_FETCH_EN_SHFT 1
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CMDBT_JMP_RST_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CMDBT_JMP_RST_EN_MASK 0x00000001
#define CONN_CFG_ON_CONN_INFRA_CFG_CMDBT_CTL_CMDBT_JMP_RST_EN_SHFT 0

#define CONN_CFG_ON_OSC_CTL_0_XO_BG_STABLE_TIME_ADDR           CONN_CFG_ON_OSC_CTL_0_ADDR
#define CONN_CFG_ON_OSC_CTL_0_XO_BG_STABLE_TIME_MASK           0x00FF0000
#define CONN_CFG_ON_OSC_CTL_0_XO_BG_STABLE_TIME_SHFT           16
#define CONN_CFG_ON_OSC_CTL_0_XO_INI_STABLE_TIME_ADDR          CONN_CFG_ON_OSC_CTL_0_ADDR
#define CONN_CFG_ON_OSC_CTL_0_XO_INI_STABLE_TIME_MASK          0x0000FF00
#define CONN_CFG_ON_OSC_CTL_0_XO_INI_STABLE_TIME_SHFT          8
#define CONN_CFG_ON_OSC_CTL_0_XO_XTAL_RDY_STABLE_TIME_ADDR     CONN_CFG_ON_OSC_CTL_0_ADDR
#define CONN_CFG_ON_OSC_CTL_0_XO_XTAL_RDY_STABLE_TIME_MASK     0x000000FF
#define CONN_CFG_ON_OSC_CTL_0_XO_XTAL_RDY_STABLE_TIME_SHFT     0


#define CONN_CFG_ON_OSC_CTL_1_XO_NO_OFF_ADDR                   CONN_CFG_ON_OSC_CTL_1_ADDR
#define CONN_CFG_ON_OSC_CTL_1_XO_NO_OFF_MASK                   0x80000000
#define CONN_CFG_ON_OSC_CTL_1_XO_NO_OFF_SHFT                   31
#define CONN_CFG_ON_OSC_CTL_1_RF_LDO_MASK_FOR_XO_ADDR          CONN_CFG_ON_OSC_CTL_1_ADDR
#define CONN_CFG_ON_OSC_CTL_1_RF_LDO_MASK_FOR_XO_MASK          0x00020000
#define CONN_CFG_ON_OSC_CTL_1_RF_LDO_MASK_FOR_XO_SHFT          17
#define CONN_CFG_ON_OSC_CTL_1_ACK_FOR_XO_STATE_MASK_ADDR       CONN_CFG_ON_OSC_CTL_1_ADDR
#define CONN_CFG_ON_OSC_CTL_1_ACK_FOR_XO_STATE_MASK_MASK       0x00010000
#define CONN_CFG_ON_OSC_CTL_1_ACK_FOR_XO_STATE_MASK_SHFT       16
#define CONN_CFG_ON_OSC_CTL_1_SW_OSC_RDY_ADDR                  CONN_CFG_ON_OSC_CTL_1_ADDR
#define CONN_CFG_ON_OSC_CTL_1_SW_OSC_RDY_MASK                  0x00001000
#define CONN_CFG_ON_OSC_CTL_1_SW_OSC_RDY_SHFT                  12
#define CONN_CFG_ON_OSC_CTL_1_SW_EN_XBUF_ADDR                  CONN_CFG_ON_OSC_CTL_1_ADDR
#define CONN_CFG_ON_OSC_CTL_1_SW_EN_XBUF_MASK                  0x00000400
#define CONN_CFG_ON_OSC_CTL_1_SW_EN_XBUF_SHFT                  10
#define CONN_CFG_ON_OSC_CTL_1_SW_EN_BG_ADDR                    CONN_CFG_ON_OSC_CTL_1_ADDR
#define CONN_CFG_ON_OSC_CTL_1_SW_EN_BG_MASK                    0x00000200
#define CONN_CFG_ON_OSC_CTL_1_SW_EN_BG_SHFT                    9
#define CONN_CFG_ON_OSC_CTL_1_SW_SRCCLKENA_ADDR                CONN_CFG_ON_OSC_CTL_1_ADDR
#define CONN_CFG_ON_OSC_CTL_1_SW_SRCCLKENA_MASK                0x00000100
#define CONN_CFG_ON_OSC_CTL_1_SW_SRCCLKENA_SHFT                8
#define CONN_CFG_ON_OSC_CTL_1_SWCTL_OSC_RDY_ADDR               CONN_CFG_ON_OSC_CTL_1_ADDR
#define CONN_CFG_ON_OSC_CTL_1_SWCTL_OSC_RDY_MASK               0x00000010
#define CONN_CFG_ON_OSC_CTL_1_SWCTL_OSC_RDY_SHFT               4
#define CONN_CFG_ON_OSC_CTL_1_SWCTL_EN_XBUF_ADDR               CONN_CFG_ON_OSC_CTL_1_ADDR
#define CONN_CFG_ON_OSC_CTL_1_SWCTL_EN_XBUF_MASK               0x00000004
#define CONN_CFG_ON_OSC_CTL_1_SWCTL_EN_XBUF_SHFT               2
#define CONN_CFG_ON_OSC_CTL_1_SWCTL_EN_BG_ADDR                 CONN_CFG_ON_OSC_CTL_1_ADDR
#define CONN_CFG_ON_OSC_CTL_1_SWCTL_EN_BG_MASK                 0x00000002
#define CONN_CFG_ON_OSC_CTL_1_SWCTL_EN_BG_SHFT                 1
#define CONN_CFG_ON_OSC_CTL_1_SWCTL_SRCCLKENA_ADDR             CONN_CFG_ON_OSC_CTL_1_ADDR
#define CONN_CFG_ON_OSC_CTL_1_SWCTL_SRCCLKENA_MASK             0x00000001
#define CONN_CFG_ON_OSC_CTL_1_SWCTL_SRCCLKENA_SHFT             0


#define CONN_CFG_ON_OSC_MASK_CONN_INFRA_WAKEUP_FM_ADDR         CONN_CFG_ON_OSC_MASK_ADDR
#define CONN_CFG_ON_OSC_MASK_CONN_INFRA_WAKEUP_FM_MASK         0x10000000
#define CONN_CFG_ON_OSC_MASK_CONN_INFRA_WAKEUP_FM_SHFT         28
#define CONN_CFG_ON_OSC_MASK_CONN_INFRA_WAKEUP_GPS_ADDR        CONN_CFG_ON_OSC_MASK_ADDR
#define CONN_CFG_ON_OSC_MASK_CONN_INFRA_WAKEUP_GPS_MASK        0x08000000
#define CONN_CFG_ON_OSC_MASK_CONN_INFRA_WAKEUP_GPS_SHFT        27
#define CONN_CFG_ON_OSC_MASK_CONN_INFRA_WAKEUP_BT_ADDR         CONN_CFG_ON_OSC_MASK_ADDR
#define CONN_CFG_ON_OSC_MASK_CONN_INFRA_WAKEUP_BT_MASK         0x04000000
#define CONN_CFG_ON_OSC_MASK_CONN_INFRA_WAKEUP_BT_SHFT         26
#define CONN_CFG_ON_OSC_MASK_CONN_INFRA_WAKEUP_WF_ADDR         CONN_CFG_ON_OSC_MASK_ADDR
#define CONN_CFG_ON_OSC_MASK_CONN_INFRA_WAKEUP_WF_MASK         0x02000000
#define CONN_CFG_ON_OSC_MASK_CONN_INFRA_WAKEUP_WF_SHFT         25
#define CONN_CFG_ON_OSC_MASK_CONN_INFRA_WAKEUP_TOP_ADDR        CONN_CFG_ON_OSC_MASK_ADDR
#define CONN_CFG_ON_OSC_MASK_CONN_INFRA_WAKEUP_TOP_MASK        0x01000000
#define CONN_CFG_ON_OSC_MASK_CONN_INFRA_WAKEUP_TOP_SHFT        24
#define CONN_CFG_ON_OSC_MASK_AP2CONN_OSC_EN_ADDR               CONN_CFG_ON_OSC_MASK_ADDR
#define CONN_CFG_ON_OSC_MASK_AP2CONN_OSC_EN_MASK               0x00800000
#define CONN_CFG_ON_OSC_MASK_AP2CONN_OSC_EN_SHFT               23
#define CONN_CFG_ON_OSC_MASK_CONN_INFRA_BUS_OSC_EN_ADDR        CONN_CFG_ON_OSC_MASK_ADDR
#define CONN_CFG_ON_OSC_MASK_CONN_INFRA_BUS_OSC_EN_MASK        0x00100000
#define CONN_CFG_ON_OSC_MASK_CONN_INFRA_BUS_OSC_EN_SHFT        20
#define CONN_CFG_ON_OSC_MASK_FMSYS_OSC_ON_ADDR                 CONN_CFG_ON_OSC_MASK_ADDR
#define CONN_CFG_ON_OSC_MASK_FMSYS_OSC_ON_MASK                 0x00080000
#define CONN_CFG_ON_OSC_MASK_FMSYS_OSC_ON_SHFT                 19
#define CONN_CFG_ON_OSC_MASK_GPFSYS_OSC_ON_ADDR                CONN_CFG_ON_OSC_MASK_ADDR
#define CONN_CFG_ON_OSC_MASK_GPFSYS_OSC_ON_MASK                0x00040000
#define CONN_CFG_ON_OSC_MASK_GPFSYS_OSC_ON_SHFT                18
#define CONN_CFG_ON_OSC_MASK_BGFSYS_OSC_ON_ADDR                CONN_CFG_ON_OSC_MASK_ADDR
#define CONN_CFG_ON_OSC_MASK_BGFSYS_OSC_ON_MASK                0x00020000
#define CONN_CFG_ON_OSC_MASK_BGFSYS_OSC_ON_SHFT                17
#define CONN_CFG_ON_OSC_MASK_WFSYS_OSC_ON_ADDR                 CONN_CFG_ON_OSC_MASK_ADDR
#define CONN_CFG_ON_OSC_MASK_WFSYS_OSC_ON_MASK                 0x00010000
#define CONN_CFG_ON_OSC_MASK_WFSYS_OSC_ON_SHFT                 16
#define CONN_CFG_ON_OSC_MASK_OSC_EN_MASK_ADDR                  CONN_CFG_ON_OSC_MASK_ADDR
#define CONN_CFG_ON_OSC_MASK_OSC_EN_MASK_MASK                  0x0000FFFF
#define CONN_CFG_ON_OSC_MASK_OSC_EN_MASK_SHFT                  0


#define CONN_CFG_ON_OSC_STATUS_HW_CONNSRCCLKENA_ADDR           CONN_CFG_ON_OSC_STATUS_ADDR
#define CONN_CFG_ON_OSC_STATUS_HW_CONNSRCCLKENA_MASK           0x00010000
#define CONN_CFG_ON_OSC_STATUS_HW_CONNSRCCLKENA_SHFT           16
#define CONN_CFG_ON_OSC_STATUS_HW_DA_WBG_EN_BG_ADDR            CONN_CFG_ON_OSC_STATUS_ADDR
#define CONN_CFG_ON_OSC_STATUS_HW_DA_WBG_EN_BG_MASK            0x00004000
#define CONN_CFG_ON_OSC_STATUS_HW_DA_WBG_EN_BG_SHFT            14
#define CONN_CFG_ON_OSC_STATUS_HW_DA_WBG_EN_XBUF_ADDR          CONN_CFG_ON_OSC_STATUS_ADDR
#define CONN_CFG_ON_OSC_STATUS_HW_DA_WBG_EN_XBUF_MASK          0x00002000
#define CONN_CFG_ON_OSC_STATUS_HW_DA_WBG_EN_XBUF_SHFT          13
#define CONN_CFG_ON_OSC_STATUS_HW_OSC_RDY_ADDR                 CONN_CFG_ON_OSC_STATUS_ADDR
#define CONN_CFG_ON_OSC_STATUS_HW_OSC_RDY_MASK                 0x00001000
#define CONN_CFG_ON_OSC_STATUS_HW_OSC_RDY_SHFT                 12
#define CONN_CFG_ON_OSC_STATUS_XO_EN_ADDR                      CONN_CFG_ON_OSC_STATUS_ADDR
#define CONN_CFG_ON_OSC_STATUS_XO_EN_MASK                      0x00000800
#define CONN_CFG_ON_OSC_STATUS_XO_EN_SHFT                      11
#define CONN_CFG_ON_OSC_STATUS_XO_STATE_ADDR                   CONN_CFG_ON_OSC_STATUS_ADDR
#define CONN_CFG_ON_OSC_STATUS_XO_STATE_MASK                   0x00000700
#define CONN_CFG_ON_OSC_STATUS_XO_STATE_SHFT                   8


#define CONN_CFG_ON_OSC_2X_CTL_0_XO_BG_STABLE_TIME_ADDR        CONN_CFG_ON_OSC_2X_CTL_0_ADDR
#define CONN_CFG_ON_OSC_2X_CTL_0_XO_BG_STABLE_TIME_MASK        0x00FF0000
#define CONN_CFG_ON_OSC_2X_CTL_0_XO_BG_STABLE_TIME_SHFT        16
#define CONN_CFG_ON_OSC_2X_CTL_0_XO_INI_STABLE_TIME_ADDR       CONN_CFG_ON_OSC_2X_CTL_0_ADDR
#define CONN_CFG_ON_OSC_2X_CTL_0_XO_INI_STABLE_TIME_MASK       0x0000FF00
#define CONN_CFG_ON_OSC_2X_CTL_0_XO_INI_STABLE_TIME_SHFT       8
#define CONN_CFG_ON_OSC_2X_CTL_0_XO_XTAL_RDY_STABLE_TIME_ADDR  CONN_CFG_ON_OSC_2X_CTL_0_ADDR
#define CONN_CFG_ON_OSC_2X_CTL_0_XO_XTAL_RDY_STABLE_TIME_MASK  0x000000FF
#define CONN_CFG_ON_OSC_2X_CTL_0_XO_XTAL_RDY_STABLE_TIME_SHFT  0


#define CONN_CFG_ON_OSC_2X_CTL_1_XO_NO_OFF_ADDR                CONN_CFG_ON_OSC_2X_CTL_1_ADDR
#define CONN_CFG_ON_OSC_2X_CTL_1_XO_NO_OFF_MASK                0x80000000
#define CONN_CFG_ON_OSC_2X_CTL_1_XO_NO_OFF_SHFT                31
#define CONN_CFG_ON_OSC_2X_CTL_1_RF_LDO_MASK_FOR_XO_ADDR       CONN_CFG_ON_OSC_2X_CTL_1_ADDR
#define CONN_CFG_ON_OSC_2X_CTL_1_RF_LDO_MASK_FOR_XO_MASK       0x00020000
#define CONN_CFG_ON_OSC_2X_CTL_1_RF_LDO_MASK_FOR_XO_SHFT       17
#define CONN_CFG_ON_OSC_2X_CTL_1_ACK_FOR_XO_STATE_MASK_ADDR    CONN_CFG_ON_OSC_2X_CTL_1_ADDR
#define CONN_CFG_ON_OSC_2X_CTL_1_ACK_FOR_XO_STATE_MASK_MASK    0x00010000
#define CONN_CFG_ON_OSC_2X_CTL_1_ACK_FOR_XO_STATE_MASK_SHFT    16
#define CONN_CFG_ON_OSC_2X_CTL_1_SW_OSC_RDY_ADDR               CONN_CFG_ON_OSC_2X_CTL_1_ADDR
#define CONN_CFG_ON_OSC_2X_CTL_1_SW_OSC_RDY_MASK               0x00001000
#define CONN_CFG_ON_OSC_2X_CTL_1_SW_OSC_RDY_SHFT               12
#define CONN_CFG_ON_OSC_2X_CTL_1_SW_XTAL_RDY_ADDR              CONN_CFG_ON_OSC_2X_CTL_1_ADDR
#define CONN_CFG_ON_OSC_2X_CTL_1_SW_XTAL_RDY_MASK              0x00000800
#define CONN_CFG_ON_OSC_2X_CTL_1_SW_XTAL_RDY_SHFT              11
#define CONN_CFG_ON_OSC_2X_CTL_1_SW_EN_XBUF_ADDR               CONN_CFG_ON_OSC_2X_CTL_1_ADDR
#define CONN_CFG_ON_OSC_2X_CTL_1_SW_EN_XBUF_MASK               0x00000400
#define CONN_CFG_ON_OSC_2X_CTL_1_SW_EN_XBUF_SHFT               10
#define CONN_CFG_ON_OSC_2X_CTL_1_SW_EN_BG_ADDR                 CONN_CFG_ON_OSC_2X_CTL_1_ADDR
#define CONN_CFG_ON_OSC_2X_CTL_1_SW_EN_BG_MASK                 0x00000200
#define CONN_CFG_ON_OSC_2X_CTL_1_SW_EN_BG_SHFT                 9
#define CONN_CFG_ON_OSC_2X_CTL_1_SW_SRCCLKENA_ADDR             CONN_CFG_ON_OSC_2X_CTL_1_ADDR
#define CONN_CFG_ON_OSC_2X_CTL_1_SW_SRCCLKENA_MASK             0x00000100
#define CONN_CFG_ON_OSC_2X_CTL_1_SW_SRCCLKENA_SHFT             8
#define CONN_CFG_ON_OSC_2X_CTL_1_SWCTL_OSC_RDY_ADDR            CONN_CFG_ON_OSC_2X_CTL_1_ADDR
#define CONN_CFG_ON_OSC_2X_CTL_1_SWCTL_OSC_RDY_MASK            0x00000010
#define CONN_CFG_ON_OSC_2X_CTL_1_SWCTL_OSC_RDY_SHFT            4
#define CONN_CFG_ON_OSC_2X_CTL_1_SWCTL_XTAL_RDY_ADDR           CONN_CFG_ON_OSC_2X_CTL_1_ADDR
#define CONN_CFG_ON_OSC_2X_CTL_1_SWCTL_XTAL_RDY_MASK           0x00000008
#define CONN_CFG_ON_OSC_2X_CTL_1_SWCTL_XTAL_RDY_SHFT           3
#define CONN_CFG_ON_OSC_2X_CTL_1_SWCTL_EN_XBUF_ADDR            CONN_CFG_ON_OSC_2X_CTL_1_ADDR
#define CONN_CFG_ON_OSC_2X_CTL_1_SWCTL_EN_XBUF_MASK            0x00000004
#define CONN_CFG_ON_OSC_2X_CTL_1_SWCTL_EN_XBUF_SHFT            2
#define CONN_CFG_ON_OSC_2X_CTL_1_SWCTL_EN_BG_ADDR              CONN_CFG_ON_OSC_2X_CTL_1_ADDR
#define CONN_CFG_ON_OSC_2X_CTL_1_SWCTL_EN_BG_MASK              0x00000002
#define CONN_CFG_ON_OSC_2X_CTL_1_SWCTL_EN_BG_SHFT              1
#define CONN_CFG_ON_OSC_2X_CTL_1_SWCTL_SRCCLKENA_ADDR          CONN_CFG_ON_OSC_2X_CTL_1_ADDR
#define CONN_CFG_ON_OSC_2X_CTL_1_SWCTL_SRCCLKENA_MASK          0x00000001
#define CONN_CFG_ON_OSC_2X_CTL_1_SWCTL_SRCCLKENA_SHFT          0


#define CONN_CFG_ON_OSC_2X_MASK_OSC_2X_EN_MASK_13_ADDR         CONN_CFG_ON_OSC_2X_MASK_ADDR
#define CONN_CFG_ON_OSC_2X_MASK_OSC_2X_EN_MASK_13_MASK         0x00200000
#define CONN_CFG_ON_OSC_2X_MASK_OSC_2X_EN_MASK_13_SHFT         21
#define CONN_CFG_ON_OSC_2X_MASK_OSC_2X_EN_MASK_12_8_ADDR       CONN_CFG_ON_OSC_2X_MASK_ADDR
#define CONN_CFG_ON_OSC_2X_MASK_OSC_2X_EN_MASK_12_8_MASK       0x001F0000
#define CONN_CFG_ON_OSC_2X_MASK_OSC_2X_EN_MASK_12_8_SHFT       16
#define CONN_CFG_ON_OSC_2X_MASK_OSC_2X_EN_MASK_7_0_ADDR        CONN_CFG_ON_OSC_2X_MASK_ADDR
#define CONN_CFG_ON_OSC_2X_MASK_OSC_2X_EN_MASK_7_0_MASK        0x000000FF
#define CONN_CFG_ON_OSC_2X_MASK_OSC_2X_EN_MASK_7_0_SHFT        0


#define CONN_CFG_ON_OSC_2X_STATUS_HW_CONNSRCCLKENA_ADDR        CONN_CFG_ON_OSC_2X_STATUS_ADDR
#define CONN_CFG_ON_OSC_2X_STATUS_HW_CONNSRCCLKENA_MASK        0x00010000
#define CONN_CFG_ON_OSC_2X_STATUS_HW_CONNSRCCLKENA_SHFT        16
#define CONN_CFG_ON_OSC_2X_STATUS_HW_XTAL_RDY_ADDR             CONN_CFG_ON_OSC_2X_STATUS_ADDR
#define CONN_CFG_ON_OSC_2X_STATUS_HW_XTAL_RDY_MASK             0x00008000
#define CONN_CFG_ON_OSC_2X_STATUS_HW_XTAL_RDY_SHFT             15
#define CONN_CFG_ON_OSC_2X_STATUS_HW_DA_WBG_EN_BG_ADDR         CONN_CFG_ON_OSC_2X_STATUS_ADDR
#define CONN_CFG_ON_OSC_2X_STATUS_HW_DA_WBG_EN_BG_MASK         0x00004000
#define CONN_CFG_ON_OSC_2X_STATUS_HW_DA_WBG_EN_BG_SHFT         14
#define CONN_CFG_ON_OSC_2X_STATUS_HW_DA_WBG_EN_XBUF_ADDR       CONN_CFG_ON_OSC_2X_STATUS_ADDR
#define CONN_CFG_ON_OSC_2X_STATUS_HW_DA_WBG_EN_XBUF_MASK       0x00002000
#define CONN_CFG_ON_OSC_2X_STATUS_HW_DA_WBG_EN_XBUF_SHFT       13
#define CONN_CFG_ON_OSC_2X_STATUS_HW_OSC_RDY_ADDR              CONN_CFG_ON_OSC_2X_STATUS_ADDR
#define CONN_CFG_ON_OSC_2X_STATUS_HW_OSC_RDY_MASK              0x00001000
#define CONN_CFG_ON_OSC_2X_STATUS_HW_OSC_RDY_SHFT              12
#define CONN_CFG_ON_OSC_2X_STATUS_XO_EN_ADDR                   CONN_CFG_ON_OSC_2X_STATUS_ADDR
#define CONN_CFG_ON_OSC_2X_STATUS_XO_EN_MASK                   0x00000800
#define CONN_CFG_ON_OSC_2X_STATUS_XO_EN_SHFT                   11
#define CONN_CFG_ON_OSC_2X_STATUS_XO_STATE_ADDR                CONN_CFG_ON_OSC_2X_STATUS_ADDR
#define CONN_CFG_ON_OSC_2X_STATUS_XO_STATE_MASK                0x00000700
#define CONN_CFG_ON_OSC_2X_STATUS_XO_STATE_SHFT                8
#define CONN_CFG_ON_OSC_2X_STATUS_BUS_WFSYS_CK_SW_RDY_ADDR     CONN_CFG_ON_OSC_2X_STATUS_ADDR
#define CONN_CFG_ON_OSC_2X_STATUS_BUS_WFSYS_CK_SW_RDY_MASK     0x00000008
#define CONN_CFG_ON_OSC_2X_STATUS_BUS_WFSYS_CK_SW_RDY_SHFT     3
#define CONN_CFG_ON_OSC_2X_STATUS_BUS_BGFSYS_CK_SW_RDY_ADDR    CONN_CFG_ON_OSC_2X_STATUS_ADDR
#define CONN_CFG_ON_OSC_2X_STATUS_BUS_BGFSYS_CK_SW_RDY_MASK    0x00000004
#define CONN_CFG_ON_OSC_2X_STATUS_BUS_BGFSYS_CK_SW_RDY_SHFT    2
#define CONN_CFG_ON_OSC_2X_STATUS_BUS_32K_SW_RDY_ADDR          CONN_CFG_ON_OSC_2X_STATUS_ADDR
#define CONN_CFG_ON_OSC_2X_STATUS_BUS_32K_SW_RDY_MASK          0x00000002
#define CONN_CFG_ON_OSC_2X_STATUS_BUS_32K_SW_RDY_SHFT          1
#define CONN_CFG_ON_OSC_2X_STATUS_BUS_OSC_SW_RDY_ADDR          CONN_CFG_ON_OSC_2X_STATUS_ADDR
#define CONN_CFG_ON_OSC_2X_STATUS_BUS_OSC_SW_RDY_MASK          0x00000001
#define CONN_CFG_ON_OSC_2X_STATUS_BUS_OSC_SW_RDY_SHFT          0

#define CONN_CFG_ON_CONN_INFRA_CFG_OSC_MASK1_conn_thm_osc_en_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_OSC_MASK1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_OSC_MASK1_conn_thm_osc_en_1_MASK 0x00100000
#define CONN_CFG_ON_CONN_INFRA_CFG_OSC_MASK1_conn_thm_osc_en_1_SHFT 20
#define CONN_CFG_ON_CONN_INFRA_CFG_OSC_MASK1_conn_thm_osc_en_ADDR CONN_CFG_ON_CONN_INFRA_CFG_OSC_MASK1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_OSC_MASK1_conn_thm_osc_en_MASK 0x00080000
#define CONN_CFG_ON_CONN_INFRA_CFG_OSC_MASK1_conn_thm_osc_en_SHFT 19
#define CONN_CFG_ON_CONN_INFRA_CFG_OSC_MASK1_conn_spi_osc_en_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_OSC_MASK1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_OSC_MASK1_conn_spi_osc_en_1_MASK 0x00040000
#define CONN_CFG_ON_CONN_INFRA_CFG_OSC_MASK1_conn_spi_osc_en_1_SHFT 18
#define CONN_CFG_ON_CONN_INFRA_CFG_OSC_MASK1_conn_spi_osc_en_ADDR CONN_CFG_ON_CONN_INFRA_CFG_OSC_MASK1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_OSC_MASK1_conn_spi_osc_en_MASK 0x00020000
#define CONN_CFG_ON_CONN_INFRA_CFG_OSC_MASK1_conn_spi_osc_en_SHFT 17
#define CONN_CFG_ON_CONN_INFRA_CFG_OSC_MASK1_conn_pta_osc_en_ADDR CONN_CFG_ON_CONN_INFRA_CFG_OSC_MASK1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_OSC_MASK1_conn_pta_osc_en_MASK 0x00010000
#define CONN_CFG_ON_CONN_INFRA_CFG_OSC_MASK1_conn_pta_osc_en_SHFT 16
#define CONN_CFG_ON_CONN_INFRA_CFG_OSC_MASK1_func_req_mask_ADDR CONN_CFG_ON_CONN_INFRA_CFG_OSC_MASK1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_OSC_MASK1_func_req_mask_MASK 0x000000FF
#define CONN_CFG_ON_CONN_INFRA_CFG_OSC_MASK1_func_req_mask_SHFT 0

#define CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_conn_thm_grnt_filter_timeout_1_ADDR \
	CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_conn_thm_grnt_filter_timeout_1_MASK 0x000F0000
#define CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_conn_thm_grnt_filter_timeout_1_SHFT 16
#define CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_conn_thm_grnt_filter_timeout_ADDR CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_conn_thm_grnt_filter_timeout_MASK 0x0000F000
#define CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_conn_thm_grnt_filter_timeout_SHFT 12
#define CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_conn_spi_grnt_filter_timeout_1_ADDR \
	CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_conn_spi_grnt_filter_timeout_1_MASK 0x00000F00
#define CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_conn_spi_grnt_filter_timeout_1_SHFT 8
#define CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_conn_spi_grnt_filter_timeout_ADDR CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_conn_spi_grnt_filter_timeout_MASK 0x000000F0
#define CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_conn_spi_grnt_filter_timeout_SHFT 4
#define CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_conn_pta_grnt_filter_timeout_ADDR CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_conn_pta_grnt_filter_timeout_MASK 0x0000000F
#define CONN_CFG_ON_CONN_INFRA_CFG_FUNC_GRNT_conn_pta_grnt_filter_timeout_SHFT 0


#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_OSC_LEGACY_OUT_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_OSC_LEGACY_OUT_EN_MASK 0x80000000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_OSC_LEGACY_OUT_EN_SHFT 31
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_RC_BK_EN_ADDR      CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_RC_BK_EN_MASK      0x40000000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_RC_BK_EN_SHFT      30
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_OSC_EN_SLP_CTL_MASK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_OSC_EN_SLP_CTL_MASK_MASK 0x20000000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_OSC_EN_SLP_CTL_MASK_SHFT 29
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_BT_ONLY_RC_OUT_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_BT_ONLY_RC_OUT_EN_MASK 0x10000000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_BT_ONLY_RC_OUT_EN_SHFT 28
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_RC3_SEL_ADDR  CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_RC3_SEL_MASK  0x08000000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_RC3_SEL_SHFT  27
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_RC1_SEL_ADDR  CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_RC1_SEL_MASK  0x04000000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_RC1_SEL_SHFT  26
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_BT_ONLY_WGF_RC_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_BT_ONLY_WGF_RC_EN_MASK 0x02000000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_BT_ONLY_WGF_RC_EN_SHFT 25
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_INFRA_XO_FL_RST_B_SEL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_INFRA_XO_FL_RST_B_SEL_MASK 0x01000000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_INFRA_XO_FL_RST_B_SEL_SHFT 24
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WFSYS_XO_FL_RST_B_SEL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WFSYS_XO_FL_RST_B_SEL_MASK 0x00800000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WFSYS_XO_FL_RST_B_SEL_SHFT 23
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BTSYS_XO_FL_RST_B_SEL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BTSYS_XO_FL_RST_B_SEL_MASK 0x00400000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BTSYS_XO_FL_RST_B_SEL_SHFT 22
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPSSYS_XO_FL_RST_B_SEL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPSSYS_XO_FL_RST_B_SEL_MASK 0x00200000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPSSYS_XO_FL_RST_B_SEL_SHFT 21
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_BT_ONLY_RC_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_BT_ONLY_RC_EN_MASK 0x00100000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_BT_ONLY_RC_EN_SHFT 20
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_INFRA_OSC_RST_B_SEL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_INFRA_OSC_RST_B_SEL_MASK 0x00080000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_INFRA_OSC_RST_B_SEL_SHFT 19
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WFSYS_OSC_RST_B_SEL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WFSYS_OSC_RST_B_SEL_MASK 0x00040000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WFSYS_OSC_RST_B_SEL_SHFT 18
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BTSYS_OSC_RST_B_SEL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BTSYS_OSC_RST_B_SEL_MASK 0x00020000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BTSYS_OSC_RST_B_SEL_SHFT 17
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPSSYS_OSC_RST_B_SEL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPSSYS_OSC_RST_B_SEL_MASK 0x00010000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPSSYS_OSC_RST_B_SEL_SHFT 16
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_INFRA_BBLPM_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_INFRA_BBLPM_EN_MASK 0x00008000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_INFRA_BBLPM_EN_SHFT 15
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WFSYS_BBLPM_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WFSYS_BBLPM_EN_MASK 0x00004000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WFSYS_BBLPM_EN_SHFT 14
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BTSYS_BBLPM_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BTSYS_BBLPM_EN_MASK 0x00002000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BTSYS_BBLPM_EN_SHFT 13
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPSSYS_BBLPM_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPSSYS_BBLPM_EN_MASK 0x00001000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPSSYS_BBLPM_EN_SHFT 12
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_SW_CONN_INFRA_OSC_ON_RC_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_SW_CONN_INFRA_OSC_ON_RC_MASK 0x00000800
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_SW_CONN_INFRA_OSC_ON_RC_SHFT 11
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_SW_WFSYS_OSC_ON_RC_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_SW_WFSYS_OSC_ON_RC_MASK 0x00000400
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_SW_WFSYS_OSC_ON_RC_SHFT 10
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_SW_BTSYS_OSC_ON_RC_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_SW_BTSYS_OSC_ON_RC_MASK 0x00000200
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_SW_BTSYS_OSC_ON_RC_SHFT 9
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_SW_GPSSYS_OSC_ON_RC_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_SW_GPSSYS_OSC_ON_RC_MASK 0x00000100
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_SW_GPSSYS_OSC_ON_RC_SHFT 8
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_INFRA_OSC_RC_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_INFRA_OSC_RC_EN_MASK 0x00000080
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_CONN_INFRA_OSC_RC_EN_SHFT 7
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WFSYS_OSC_RC_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WFSYS_OSC_RC_EN_MASK 0x00000040
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WFSYS_OSC_RC_EN_SHFT 6
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BTSYS_OSC_RC_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BTSYS_OSC_RC_EN_MASK 0x00000020
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BTSYS_OSC_RC_EN_SHFT 5
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPSSYS_OSC_RC_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPSSYS_OSC_RC_EN_MASK 0x00000010
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPSSYS_OSC_RC_EN_SHFT 4
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_OSC_LEGACY_EN_2X_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_OSC_LEGACY_EN_2X_MASK 0x00000008
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_OSC_LEGACY_EN_2X_SHFT 3
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_SW_OSC2X_ON_ALL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_SW_OSC2X_ON_ALL_MASK 0x00000004
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_SW_OSC2X_ON_ALL_SHFT 2
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_SW_OSC_ON_ALL_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_SW_OSC_ON_ALL_MASK 0x00000002
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_SW_OSC_ON_ALL_SHFT 1
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_OSC_LEGACY_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_OSC_LEGACY_EN_MASK 0x00000001
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_OSC_LEGACY_EN_SHFT 0


#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_INFRA_OSC_RDY_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_INFRA_OSC_RDY_MASK 0x10000000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_INFRA_OSC_RDY_SHFT 28
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_INFRA_OSC_ON_ACK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_INFRA_OSC_ON_ACK_MASK 0x04000000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_INFRA_OSC_ON_ACK_SHFT 26
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_WFSYS_OSC_ON_ACK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_WFSYS_OSC_ON_ACK_MASK 0x01000000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_WFSYS_OSC_ON_ACK_SHFT 24
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_BTSYS_OSC_ON_ACK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_BTSYS_OSC_ON_ACK_MASK 0x00400000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_BTSYS_OSC_ON_ACK_SHFT 22
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_GPSSYS_OSC_ON_ACK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_GPSSYS_OSC_ON_ACK_MASK 0x00100000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_GPSSYS_OSC_ON_ACK_SHFT 20
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_3_FPM_ACK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_3_FPM_ACK_MASK 0x00080000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_3_FPM_ACK_SHFT 19
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_3_BBLPM_ACK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_3_BBLPM_ACK_MASK 0x00040000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_3_BBLPM_ACK_SHFT 18
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_3_FPM_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_3_FPM_MASK 0x00020000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_3_FPM_SHFT 17
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_3_BBLPM_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_3_BBLPM_MASK 0x00010000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_3_BBLPM_SHFT 16
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_2_FPM_ACK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_2_FPM_ACK_MASK 0x00008000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_2_FPM_ACK_SHFT 15
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_2_BBLPM_ACK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_2_BBLPM_ACK_MASK 0x00004000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_2_BBLPM_ACK_SHFT 14
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_2_FPM_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_2_FPM_MASK 0x00002000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_2_FPM_SHFT 13
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_2_BBLPM_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_2_BBLPM_MASK 0x00001000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_2_BBLPM_SHFT 12
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_1_FPM_ACK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_1_FPM_ACK_MASK 0x00000800
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_1_FPM_ACK_SHFT 11
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_1_BBLPM_ACK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_1_BBLPM_ACK_MASK 0x00000400
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_1_BBLPM_ACK_SHFT 10
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_1_FPM_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_1_FPM_MASK 0x00000200
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_1_FPM_SHFT 9
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_1_BBLPM_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_1_BBLPM_MASK 0x00000100
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_1_BBLPM_SHFT 8
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_0_FPM_ACK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_0_FPM_ACK_MASK 0x00000080
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_0_FPM_ACK_SHFT 7
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_0_BBLPM_ACK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_0_BBLPM_ACK_MASK 0x00000040
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_0_BBLPM_ACK_SHFT 6
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_0_FPM_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_0_FPM_MASK 0x00000020
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_0_FPM_SHFT 5
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_0_BBLPM_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_0_BBLPM_MASK 0x00000010
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_SRCCLKENA_0_BBLPM_SHFT 4
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_INFRA_OSC_ON_D1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_INFRA_OSC_ON_D1_MASK 0x00000008
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_CONN_INFRA_OSC_ON_D1_SHFT 3
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_WFSYS_OSC_ON_D1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_WFSYS_OSC_ON_D1_MASK 0x00000004
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_WFSYS_OSC_ON_D1_SHFT 2
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_BTSYS_OSC_ON_D1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_BTSYS_OSC_ON_D1_MASK 0x00000002
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_BTSYS_OSC_ON_D1_SHFT 1
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_GPSSYS_OSC_ON_D1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_GPSSYS_OSC_ON_D1_MASK 0x00000001
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_STATUS_GPSSYS_OSC_ON_D1_SHFT 0


#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_EMI_RC_BK_EN_ADDR  CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_EMI_RC_BK_EN_MASK  0x00200000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_EMI_RC_BK_EN_SHFT  21
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_EMI_RC_EN_ADDR     CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_EMI_RC_EN_MASK     0x00100000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_EMI_RC_EN_SHFT     20
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPSSYS_OSC_ON_ACK_W_RS_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPSSYS_OSC_ON_ACK_W_RS_MASK 0x00080000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPSSYS_OSC_ON_ACK_W_RS_SHFT 19
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BTSYS_OSC_ON_ACK_W_RS_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BTSYS_OSC_ON_ACK_W_RS_MASK 0x00040000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BTSYS_OSC_ON_ACK_W_RS_SHFT 18
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WFSYS_OSC_ON_ACK_W_RS_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WFSYS_OSC_ON_ACK_W_RS_MASK 0x00020000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WFSYS_OSC_ON_ACK_W_RS_SHFT 17
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CONN_INFRA_FORCE_VCORE_ON_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CONN_INFRA_FORCE_VCORE_ON_MASK 0x00010000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CONN_INFRA_FORCE_VCORE_ON_SHFT 16
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_RC_RSV_ADDR        CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_RC_RSV_MASK        0x0000FE00
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_RC_RSV_SHFT        9
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_OSC_EN_MASK_RC_BK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_OSC_EN_MASK_RC_BK_MASK 0x000001F0
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_OSC_EN_MASK_RC_BK_SHFT 4
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CONN_INFRA_OSC_RC_OUT_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CONN_INFRA_OSC_RC_OUT_EN_MASK 0x00000008
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_CONN_INFRA_OSC_RC_OUT_EN_SHFT 3
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WFSYS_OSC_RC_OUT_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WFSYS_OSC_RC_OUT_EN_MASK 0x00000004
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WFSYS_OSC_RC_OUT_EN_SHFT 2
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BTSYS_OSC_RC_OUT_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BTSYS_OSC_RC_OUT_EN_MASK 0x00000002
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BTSYS_OSC_RC_OUT_EN_SHFT 1
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPSSYS_OSC_RC_OUT_EN_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPSSYS_OSC_RC_OUT_EN_MASK 0x00000001
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPSSYS_OSC_RC_OUT_EN_SHFT 0


#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_GPS_XTAL_FILTER_TIMEOUT_ADDR \
	CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_GPS_XTAL_FILTER_TIMEOUT_MASK 0xF0000000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_GPS_XTAL_FILTER_TIMEOUT_SHFT 28
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_GPS_OSC_ACK_BP_MEM_PON_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_GPS_OSC_ACK_BP_MEM_PON_MASK 0x08000000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_GPS_OSC_ACK_BP_MEM_PON_SHFT 27
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_GPS_OSC_ACK_BP_PWR_ACK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_GPS_OSC_ACK_BP_PWR_ACK_MASK 0x04000000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_GPS_OSC_ACK_BP_PWR_ACK_SHFT 26
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_HW_OSC_RDY_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_HW_OSC_RDY_0_MASK 0x02000000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_HW_OSC_RDY_0_SHFT 25
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_HW_DA_WBG_EN_XBUF_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_HW_DA_WBG_EN_XBUF_0_MASK 0x01000000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_HW_DA_WBG_EN_XBUF_0_SHFT 24
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_HW_DA_WBG_EN_BG_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_HW_DA_WBG_EN_BG_0_MASK 0x00800000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_HW_DA_WBG_EN_BG_0_SHFT 23
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_HW_CONN_SRCCLKENA_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_HW_CONN_SRCCLKENA_0_MASK 0x00200000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_HW_CONN_SRCCLKENA_0_SHFT 21
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_XO_STATE_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_XO_STATE_0_MASK 0x001E0000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_XO_STATE_0_SHFT 17
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_XO_EN_0_ADDR   CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_XO_EN_0_MASK   0x00010000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_XO_EN_0_SHFT   16
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ACK_FOR_XO_STATE_MASK_0_ADDR \
	CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ACK_FOR_XO_STATE_MASK_0_MASK 0x00008000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ACK_FOR_XO_STATE_MASK_0_SHFT 15
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_GPS_OSC_ON_ACK_EN_MASK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_GPS_OSC_ON_ACK_EN_MASK_MASK 0x00004000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_GPS_OSC_ON_ACK_EN_MASK_SHFT 14
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_GPS_XTAL_RDY_EN_MASK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_GPS_XTAL_RDY_EN_MASK_MASK 0x00002000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_GPS_XTAL_RDY_EN_MASK_SHFT 13
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SW_OSC_RDY_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SW_OSC_RDY_0_MASK 0x00001000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SW_OSC_RDY_0_SHFT 12
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SW_DA_WBG_EN_XBUF_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SW_DA_WBG_EN_XBUF_0_MASK 0x00000400
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SW_DA_WBG_EN_XBUF_0_SHFT 10
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SW_DA_WBG_EN_BG_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SW_DA_WBG_EN_BG_0_MASK 0x00000200
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SW_DA_WBG_EN_BG_0_SHFT 9
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SW_CONN_SRCCLKENA_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SW_CONN_SRCCLKENA_0_MASK 0x00000100
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SW_CONN_SRCCLKENA_0_SHFT 8
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_RC_GPS_RSV_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_RC_GPS_RSV_MASK 0x000000E0
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_RC_GPS_RSV_SHFT 5
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SWCTL_OSC_RDY_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SWCTL_OSC_RDY_0_MASK 0x00000010
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SWCTL_OSC_RDY_0_SHFT 4
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SWCTL_DA_WBG_EN_XBUF_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SWCTL_DA_WBG_EN_XBUF_0_MASK 0x00000004
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SWCTL_DA_WBG_EN_XBUF_0_SHFT 2
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SWCTL_DA_WBG_EN_BG_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SWCTL_DA_WBG_EN_BG_0_MASK 0x00000002
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SWCTL_DA_WBG_EN_BG_0_SHFT 1
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SWCTL_CONN_SRCCLKENA_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SWCTL_CONN_SRCCLKENA_0_MASK 0x00000001
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_GPS_SWCTL_CONN_SRCCLKENA_0_SHFT 0


#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPS_XO_XTAL_OFF_STABLE_TIME_0_ADDR \
	CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPS_XO_XTAL_OFF_STABLE_TIME_0_MASK 0xFF000000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPS_XO_XTAL_OFF_STABLE_TIME_0_SHFT 24
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPS_XO_BG_STABLE_TIME_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPS_XO_BG_STABLE_TIME_0_MASK 0x00FF0000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPS_XO_BG_STABLE_TIME_0_SHFT 16
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPS_XO_INI_STABLE_TIME_0_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPS_XO_INI_STABLE_TIME_0_MASK 0x0000FF00
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPS_XO_INI_STABLE_TIME_0_SHFT 8
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPS_XO_XTAL_RDY_STABLE_TIME_0_ADDR \
	CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPS_XO_XTAL_RDY_STABLE_TIME_0_MASK 0x000000FF
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_GPS_XO_XTAL_RDY_STABLE_TIME_0_SHFT 0


#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_BT_XTAL_FILTER_TIMEOUT_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_BT_XTAL_FILTER_TIMEOUT_MASK 0xF0000000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_BT_XTAL_FILTER_TIMEOUT_SHFT 28
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_BT_OSC_ACK_BP_MEM_PON_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_BT_OSC_ACK_BP_MEM_PON_MASK 0x08000000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_BT_OSC_ACK_BP_MEM_PON_SHFT 27
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_BT_OSC_ACK_BP_PWR_ACK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_BT_OSC_ACK_BP_PWR_ACK_MASK 0x04000000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_BT_OSC_ACK_BP_PWR_ACK_SHFT 26
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_HW_OSC_RDY_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_HW_OSC_RDY_1_MASK 0x02000000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_HW_OSC_RDY_1_SHFT 25
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_HW_DA_WBG_EN_XBUF_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_HW_DA_WBG_EN_XBUF_1_MASK 0x01000000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_HW_DA_WBG_EN_XBUF_1_SHFT 24
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_HW_DA_WBG_EN_BG_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_HW_DA_WBG_EN_BG_1_MASK 0x00800000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_HW_DA_WBG_EN_BG_1_SHFT 23
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_HW_CONN_SRCCLKENA_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_HW_CONN_SRCCLKENA_1_MASK 0x00200000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_HW_CONN_SRCCLKENA_1_SHFT 21
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_XO_STATE_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_XO_STATE_1_MASK 0x001E0000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_XO_STATE_1_SHFT 17
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_XO_EN_1_ADDR    CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_XO_EN_1_MASK    0x00010000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_XO_EN_1_SHFT    16
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ACK_FOR_XO_STATE_MASK_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ACK_FOR_XO_STATE_MASK_1_MASK 0x00008000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ACK_FOR_XO_STATE_MASK_1_SHFT 15
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_BT_OSC_ON_ACK_EN_MASK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_BT_OSC_ON_ACK_EN_MASK_MASK 0x00004000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_BT_OSC_ON_ACK_EN_MASK_SHFT 14
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_BT_XTAL_RDY_EN_MASK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_BT_XTAL_RDY_EN_MASK_MASK 0x00002000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_BT_XTAL_RDY_EN_MASK_SHFT 13
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SW_OSC_RDY_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SW_OSC_RDY_1_MASK 0x00001000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SW_OSC_RDY_1_SHFT 12
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SW_DA_WBG_EN_XBUF_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SW_DA_WBG_EN_XBUF_1_MASK 0x00000400
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SW_DA_WBG_EN_XBUF_1_SHFT 10
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SW_DA_WBG_EN_BG_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SW_DA_WBG_EN_BG_1_MASK 0x00000200
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SW_DA_WBG_EN_BG_1_SHFT 9
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SW_CONN_SRCCLKENA_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SW_CONN_SRCCLKENA_1_MASK 0x00000100
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SW_CONN_SRCCLKENA_1_SHFT 8
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_RC_BT_RSV_ADDR  CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_RC_BT_RSV_MASK  0x000000E0
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_RC_BT_RSV_SHFT  5
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SWCTL_OSC_RDY_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SWCTL_OSC_RDY_1_MASK 0x00000010
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SWCTL_OSC_RDY_1_SHFT 4
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SWCTL_DA_WBG_EN_XBUF_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SWCTL_DA_WBG_EN_XBUF_1_MASK 0x00000004
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SWCTL_DA_WBG_EN_XBUF_1_SHFT 2
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SWCTL_DA_WBG_EN_BG_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SWCTL_DA_WBG_EN_BG_1_MASK 0x00000002
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SWCTL_DA_WBG_EN_BG_1_SHFT 1
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SWCTL_CONN_SRCCLKENA_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SWCTL_CONN_SRCCLKENA_1_MASK 0x00000001
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_BT_SWCTL_CONN_SRCCLKENA_1_SHFT 0


#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BT_XO_XTAL_OFF_STABLE_TIME_1_ADDR \
	CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BT_XO_XTAL_OFF_STABLE_TIME_1_MASK 0xFF000000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BT_XO_XTAL_OFF_STABLE_TIME_1_SHFT 24
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BT_XO_BG_STABLE_TIME_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BT_XO_BG_STABLE_TIME_1_MASK 0x00FF0000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BT_XO_BG_STABLE_TIME_1_SHFT 16
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BT_XO_INI_STABLE_TIME_1_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BT_XO_INI_STABLE_TIME_1_MASK 0x0000FF00
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BT_XO_INI_STABLE_TIME_1_SHFT 8
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BT_XO_XTAL_RDY_STABLE_TIME_1_ADDR \
	CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BT_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BT_XO_XTAL_RDY_STABLE_TIME_1_MASK 0x000000FF
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_BT_XO_XTAL_RDY_STABLE_TIME_1_SHFT 0


#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_WF_XTAL_FILTER_TIMEOUT_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_WF_XTAL_FILTER_TIMEOUT_MASK 0xF0000000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_WF_XTAL_FILTER_TIMEOUT_SHFT 28
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_WF_OSC_ACK_BP_MEM_PON_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_WF_OSC_ACK_BP_MEM_PON_MASK 0x08000000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_WF_OSC_ACK_BP_MEM_PON_SHFT 27
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_WF_OSC_ACK_BP_PWR_ACK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_WF_OSC_ACK_BP_PWR_ACK_MASK 0x04000000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_WF_OSC_ACK_BP_PWR_ACK_SHFT 26
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_HW_OSC_RDY_2_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_HW_OSC_RDY_2_MASK 0x02000000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_HW_OSC_RDY_2_SHFT 25
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_HW_DA_WBG_EN_XBUF_2_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_HW_DA_WBG_EN_XBUF_2_MASK 0x01000000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_HW_DA_WBG_EN_XBUF_2_SHFT 24
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_HW_DA_WBG_EN_BG_2_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_HW_DA_WBG_EN_BG_2_MASK 0x00800000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_HW_DA_WBG_EN_BG_2_SHFT 23
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_HW_CONN_SRCCLKENA_2_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_HW_CONN_SRCCLKENA_2_MASK 0x00200000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_HW_CONN_SRCCLKENA_2_SHFT 21
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_XO_STATE_2_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_XO_STATE_2_MASK 0x001E0000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_XO_STATE_2_SHFT 17
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_XO_EN_2_ADDR    CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_XO_EN_2_MASK    0x00010000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_XO_EN_2_SHFT    16
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ACK_FOR_XO_STATE_MASK_2_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ACK_FOR_XO_STATE_MASK_2_MASK 0x00008000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ACK_FOR_XO_STATE_MASK_2_SHFT 15
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_WF_OSC_ON_ACK_EN_MASK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_WF_OSC_ON_ACK_EN_MASK_MASK 0x00004000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_WF_OSC_ON_ACK_EN_MASK_SHFT 14
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_WF_XTAL_RDY_EN_MASK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_WF_XTAL_RDY_EN_MASK_MASK 0x00002000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_WF_XTAL_RDY_EN_MASK_SHFT 13
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SW_OSC_RDY_2_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SW_OSC_RDY_2_MASK 0x00001000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SW_OSC_RDY_2_SHFT 12
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SW_DA_WBG_EN_XBUF_2_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SW_DA_WBG_EN_XBUF_2_MASK 0x00000400
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SW_DA_WBG_EN_XBUF_2_SHFT 10
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SW_DA_WBG_EN_BG_2_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SW_DA_WBG_EN_BG_2_MASK 0x00000200
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SW_DA_WBG_EN_BG_2_SHFT 9
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SW_CONN_SRCCLKENA_2_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SW_CONN_SRCCLKENA_2_MASK 0x00000100
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SW_CONN_SRCCLKENA_2_SHFT 8
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_RC_WF_RSV_ADDR  CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_RC_WF_RSV_MASK  0x000000E0
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_RC_WF_RSV_SHFT  5
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SWCTL_OSC_RDY_2_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SWCTL_OSC_RDY_2_MASK 0x00000010
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SWCTL_OSC_RDY_2_SHFT 4
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SWCTL_DA_WBG_EN_XBUF_2_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SWCTL_DA_WBG_EN_XBUF_2_MASK 0x00000004
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SWCTL_DA_WBG_EN_XBUF_2_SHFT 2
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SWCTL_DA_WBG_EN_BG_2_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SWCTL_DA_WBG_EN_BG_2_MASK 0x00000002
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SWCTL_DA_WBG_EN_BG_2_SHFT 1
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SWCTL_CONN_SRCCLKENA_2_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SWCTL_CONN_SRCCLKENA_2_MASK 0x00000001
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_WF_SWCTL_CONN_SRCCLKENA_2_SHFT 0


#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WF_XO_XTAL_OFF_STABLE_TIME_2_ADDR \
	CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WF_XO_XTAL_OFF_STABLE_TIME_2_MASK 0xFF000000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WF_XO_XTAL_OFF_STABLE_TIME_2_SHFT 24
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WF_XO_BG_STABLE_TIME_2_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WF_XO_BG_STABLE_TIME_2_MASK 0x00FF0000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WF_XO_BG_STABLE_TIME_2_SHFT 16
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WF_XO_INI_STABLE_TIME_2_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WF_XO_INI_STABLE_TIME_2_MASK 0x0000FF00
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WF_XO_INI_STABLE_TIME_2_SHFT 8
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WF_XO_XTAL_RDY_STABLE_TIME_2_ADDR \
	CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WF_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WF_XO_XTAL_RDY_STABLE_TIME_2_MASK 0x000000FF
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_WF_XO_XTAL_RDY_STABLE_TIME_2_SHFT 0


#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_TOP_XTAL_FILTER_TIMEOUT_ADDR \
	CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_TOP_XTAL_FILTER_TIMEOUT_MASK 0xF0000000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_TOP_XTAL_FILTER_TIMEOUT_SHFT 28
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_TOP_OSC_ACK_BP_MEM_PON_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_TOP_OSC_ACK_BP_MEM_PON_MASK 0x08000000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_TOP_OSC_ACK_BP_MEM_PON_SHFT 27
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_TOP_OSC_ACK_BP_PWR_ACK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_TOP_OSC_ACK_BP_PWR_ACK_MASK 0x04000000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_TOP_OSC_ACK_BP_PWR_ACK_SHFT 26
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_HW_OSC_RDY_3_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_HW_OSC_RDY_3_MASK 0x02000000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_HW_OSC_RDY_3_SHFT 25
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_HW_DA_WBG_EN_XBUF_3_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_HW_DA_WBG_EN_XBUF_3_MASK 0x01000000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_HW_DA_WBG_EN_XBUF_3_SHFT 24
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_HW_DA_WBG_EN_BG_3_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_HW_DA_WBG_EN_BG_3_MASK 0x00800000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_HW_DA_WBG_EN_BG_3_SHFT 23
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_HW_CONN_SRCCLKENA_3_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_HW_CONN_SRCCLKENA_3_MASK 0x00200000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_HW_CONN_SRCCLKENA_3_SHFT 21
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_XO_STATE_3_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_XO_STATE_3_MASK 0x001E0000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_XO_STATE_3_SHFT 17
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_XO_EN_3_ADDR   CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_XO_EN_3_MASK   0x00010000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_XO_EN_3_SHFT   16
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ACK_FOR_XO_STATE_MASK_3_ADDR \
	CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ACK_FOR_XO_STATE_MASK_3_MASK 0x00008000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ACK_FOR_XO_STATE_MASK_3_SHFT 15
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_TOP_OSC_ON_ACK_EN_MASK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_TOP_OSC_ON_ACK_EN_MASK_MASK 0x00004000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_TOP_OSC_ON_ACK_EN_MASK_SHFT 14
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_TOP_XTAL_RDY_EN_MASK_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_TOP_XTAL_RDY_EN_MASK_MASK 0x00002000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_TOP_XTAL_RDY_EN_MASK_SHFT 13
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SW_OSC_RDY_3_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SW_OSC_RDY_3_MASK 0x00001000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SW_OSC_RDY_3_SHFT 12
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SW_DA_WBG_EN_XBUF_3_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SW_DA_WBG_EN_XBUF_3_MASK 0x00000400
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SW_DA_WBG_EN_XBUF_3_SHFT 10
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SW_DA_WBG_EN_BG_3_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SW_DA_WBG_EN_BG_3_MASK 0x00000200
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SW_DA_WBG_EN_BG_3_SHFT 9
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SW_CONN_SRCCLKENA_3_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SW_CONN_SRCCLKENA_3_MASK 0x00000100
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SW_CONN_SRCCLKENA_3_SHFT 8
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_RC_TOP_RSV_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_RC_TOP_RSV_MASK 0x000000E0
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_RC_TOP_RSV_SHFT 5
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SWCTL_OSC_RDY_3_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SWCTL_OSC_RDY_3_MASK 0x00000010
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SWCTL_OSC_RDY_3_SHFT 4
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SWCTL_DA_WBG_EN_XBUF_3_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SWCTL_DA_WBG_EN_XBUF_3_MASK 0x00000004
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SWCTL_DA_WBG_EN_XBUF_3_SHFT 2
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SWCTL_DA_WBG_EN_BG_3_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SWCTL_DA_WBG_EN_BG_3_MASK 0x00000002
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SWCTL_DA_WBG_EN_BG_3_SHFT 1
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SWCTL_CONN_SRCCLKENA_3_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SWCTL_CONN_SRCCLKENA_3_MASK 0x00000001
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_0_TOP_SWCTL_CONN_SRCCLKENA_3_SHFT 0


#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_TOP_XO_XTAL_OFF_STABLE_TIME_3_ADDR \
	CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_TOP_XO_XTAL_OFF_STABLE_TIME_3_MASK 0xFF000000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_TOP_XO_XTAL_OFF_STABLE_TIME_3_SHFT 24
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_TOP_XO_BG_STABLE_TIME_3_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_TOP_XO_BG_STABLE_TIME_3_MASK 0x00FF0000
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_TOP_XO_BG_STABLE_TIME_3_SHFT 16
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_TOP_XO_INI_STABLE_TIME_3_ADDR CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_TOP_XO_INI_STABLE_TIME_3_MASK 0x0000FF00
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_TOP_XO_INI_STABLE_TIME_3_SHFT 8
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_TOP_XO_XTAL_RDY_STABLE_TIME_3_ADDR \
	CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_TOP_ADDR
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_TOP_XO_XTAL_RDY_STABLE_TIME_3_MASK 0x000000FF
#define CONN_CFG_ON_CONN_INFRA_CFG_RC_CTL_1_TOP_XO_XTAL_RDY_STABLE_TIME_3_SHFT 0


#define CONN_CFG_ON_EMI_CTL_0_EMI_CTL_SLPPROT_DIS_ADDR         CONN_CFG_ON_EMI_CTL_0_ADDR
#define CONN_CFG_ON_EMI_CTL_0_EMI_CTL_SLPPROT_DIS_MASK         0x00000100
#define CONN_CFG_ON_EMI_CTL_0_EMI_CTL_SLPPROT_DIS_SHFT         8
#define CONN_CFG_ON_EMI_CTL_0_SW_CONN_DDR_EN_ADDR              CONN_CFG_ON_EMI_CTL_0_ADDR
#define CONN_CFG_ON_EMI_CTL_0_SW_CONN_DDR_EN_MASK              0x00000040
#define CONN_CFG_ON_EMI_CTL_0_SW_CONN_DDR_EN_SHFT              6
#define CONN_CFG_ON_EMI_CTL_0_SW_CONN_APSRC_REQ_ADDR           CONN_CFG_ON_EMI_CTL_0_ADDR
#define CONN_CFG_ON_EMI_CTL_0_SW_CONN_APSRC_REQ_MASK           0x00000020
#define CONN_CFG_ON_EMI_CTL_0_SW_CONN_APSRC_REQ_SHFT           5
#define CONN_CFG_ON_EMI_CTL_0_SW_CONN_AP_BUS_REQ_ADDR          CONN_CFG_ON_EMI_CTL_0_ADDR
#define CONN_CFG_ON_EMI_CTL_0_SW_CONN_AP_BUS_REQ_MASK          0x00000010
#define CONN_CFG_ON_EMI_CTL_0_SW_CONN_AP_BUS_REQ_SHFT          4
#define CONN_CFG_ON_EMI_CTL_0_CONN_DDR_EN_SW_MODE_ADDR         CONN_CFG_ON_EMI_CTL_0_ADDR
#define CONN_CFG_ON_EMI_CTL_0_CONN_DDR_EN_SW_MODE_MASK         0x00000004
#define CONN_CFG_ON_EMI_CTL_0_CONN_DDR_EN_SW_MODE_SHFT         2
#define CONN_CFG_ON_EMI_CTL_0_CONN_APSRC_REQ_SW_MODE_ADDR      CONN_CFG_ON_EMI_CTL_0_ADDR
#define CONN_CFG_ON_EMI_CTL_0_CONN_APSRC_REQ_SW_MODE_MASK      0x00000002
#define CONN_CFG_ON_EMI_CTL_0_CONN_APSRC_REQ_SW_MODE_SHFT      1
#define CONN_CFG_ON_EMI_CTL_0_CONN_AP_BUS_REQ_SW_MODE_ADDR     CONN_CFG_ON_EMI_CTL_0_ADDR
#define CONN_CFG_ON_EMI_CTL_0_CONN_AP_BUS_REQ_SW_MODE_MASK     0x00000001
#define CONN_CFG_ON_EMI_CTL_0_CONN_AP_BUS_REQ_SW_MODE_SHFT     0


#define CONN_CFG_ON_RF_LDO_CTRL_0_CR_ACK_LDO_STATE_MASK_3_ADDR CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_CR_ACK_LDO_STATE_MASK_3_MASK 0x10000000
#define CONN_CFG_ON_RF_LDO_CTRL_0_CR_ACK_LDO_STATE_MASK_3_SHFT 28
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_VSRC_REQ_3_ADDR        CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_VSRC_REQ_3_MASK        0x08000000
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_VSRC_REQ_3_SHFT        27
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_RF_LDO_RDY_3_ADDR      CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_RF_LDO_RDY_3_MASK      0x04000000
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_RF_LDO_RDY_3_SHFT      26
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_VSRC_REQ_3_ADDR           CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_VSRC_REQ_3_MASK           0x02000000
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_VSRC_REQ_3_SHFT           25
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_RF_LDO_RDY_3_ADDR         CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_RF_LDO_RDY_3_MASK         0x01000000
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_RF_LDO_RDY_3_SHFT         24
#define CONN_CFG_ON_RF_LDO_CTRL_0_CR_ACK_LDO_STATE_MASK_2_ADDR CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_CR_ACK_LDO_STATE_MASK_2_MASK 0x00100000
#define CONN_CFG_ON_RF_LDO_CTRL_0_CR_ACK_LDO_STATE_MASK_2_SHFT 20
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_VSRC_REQ_2_ADDR        CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_VSRC_REQ_2_MASK        0x00080000
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_VSRC_REQ_2_SHFT        19
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_RF_LDO_RDY_2_ADDR      CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_RF_LDO_RDY_2_MASK      0x00040000
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_RF_LDO_RDY_2_SHFT      18
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_VSRC_REQ_2_ADDR           CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_VSRC_REQ_2_MASK           0x00020000
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_VSRC_REQ_2_SHFT           17
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_RF_LDO_RDY_2_ADDR         CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_RF_LDO_RDY_2_MASK         0x00010000
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_RF_LDO_RDY_2_SHFT         16
#define CONN_CFG_ON_RF_LDO_CTRL_0_CR_ACK_LDO_STATE_MASK_1_ADDR CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_CR_ACK_LDO_STATE_MASK_1_MASK 0x00001000
#define CONN_CFG_ON_RF_LDO_CTRL_0_CR_ACK_LDO_STATE_MASK_1_SHFT 12
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_VSRC_REQ_1_ADDR        CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_VSRC_REQ_1_MASK        0x00000800
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_VSRC_REQ_1_SHFT        11
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_RF_LDO_RDY_1_ADDR      CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_RF_LDO_RDY_1_MASK      0x00000400
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_RF_LDO_RDY_1_SHFT      10
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_VSRC_REQ_1_ADDR           CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_VSRC_REQ_1_MASK           0x00000200
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_VSRC_REQ_1_SHFT           9
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_RF_LDO_RDY_1_ADDR         CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_RF_LDO_RDY_1_MASK         0x00000100
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_RF_LDO_RDY_1_SHFT         8
#define CONN_CFG_ON_RF_LDO_CTRL_0_CR_ACK_LDO_STATE_MASK_0_ADDR CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_CR_ACK_LDO_STATE_MASK_0_MASK 0x00000010
#define CONN_CFG_ON_RF_LDO_CTRL_0_CR_ACK_LDO_STATE_MASK_0_SHFT 4
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_VSRC_REQ_0_ADDR        CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_VSRC_REQ_0_MASK        0x00000008
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_VSRC_REQ_0_SHFT        3
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_RF_LDO_RDY_0_ADDR      CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_RF_LDO_RDY_0_MASK      0x00000004
#define CONN_CFG_ON_RF_LDO_CTRL_0_SWCTL_RF_LDO_RDY_0_SHFT      2
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_VSRC_REQ_0_ADDR           CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_VSRC_REQ_0_MASK           0x00000002
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_VSRC_REQ_0_SHFT           1
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_RF_LDO_RDY_0_ADDR         CONN_CFG_ON_RF_LDO_CTRL_0_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_RF_LDO_RDY_0_MASK         0x00000001
#define CONN_CFG_ON_RF_LDO_CTRL_0_SW_RF_LDO_RDY_0_SHFT         0


#define CONN_CFG_ON_RF_LDO_CTRL_1_RF_LDO_EN_MASK_3_ADDR        CONN_CFG_ON_RF_LDO_CTRL_1_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_1_RF_LDO_EN_MASK_3_MASK        0x00007000
#define CONN_CFG_ON_RF_LDO_CTRL_1_RF_LDO_EN_MASK_3_SHFT        12
#define CONN_CFG_ON_RF_LDO_CTRL_1_RF_LDO_EN_MASK_2_ADDR        CONN_CFG_ON_RF_LDO_CTRL_1_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_1_RF_LDO_EN_MASK_2_MASK        0x00000700
#define CONN_CFG_ON_RF_LDO_CTRL_1_RF_LDO_EN_MASK_2_SHFT        8
#define CONN_CFG_ON_RF_LDO_CTRL_1_RF_LDO_EN_MASK_1_ADDR        CONN_CFG_ON_RF_LDO_CTRL_1_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_1_RF_LDO_EN_MASK_1_MASK        0x00000010
#define CONN_CFG_ON_RF_LDO_CTRL_1_RF_LDO_EN_MASK_1_SHFT        4
#define CONN_CFG_ON_RF_LDO_CTRL_1_RF_LDO_EN_MASK_0_ADDR        CONN_CFG_ON_RF_LDO_CTRL_1_ADDR
#define CONN_CFG_ON_RF_LDO_CTRL_1_RF_LDO_EN_MASK_0_MASK        0x00000001
#define CONN_CFG_ON_RF_LDO_CTRL_1_RF_LDO_EN_MASK_0_SHFT        0


#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_EN_3_ADDR             CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_EN_3_MASK             0x80000000
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_EN_3_SHFT             31
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_RDY_3_ADDR            CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_RDY_3_MASK            0x40000000
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_RDY_3_SHFT            30
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_3_ADDR         CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_3_MASK         0x20000000
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_3_SHFT         29
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_ACK_3_ADDR     CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_ACK_3_MASK     0x10000000
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_ACK_3_SHFT     28
#define CONN_CFG_ON_RF_LDO_STATUS_LDO_STATE_3_ADDR             CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_LDO_STATE_3_MASK             0x0C000000
#define CONN_CFG_ON_RF_LDO_STATUS_LDO_STATE_3_SHFT             26
#define CONN_CFG_ON_RF_LDO_STATUS_HW_CONN_VSRC_REQ_3_ADDR      CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_HW_CONN_VSRC_REQ_3_MASK      0x02000000
#define CONN_CFG_ON_RF_LDO_STATUS_HW_CONN_VSRC_REQ_3_SHFT      25
#define CONN_CFG_ON_RF_LDO_STATUS_HW_RF_LDO_RDY_3_ADDR         CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_HW_RF_LDO_RDY_3_MASK         0x01000000
#define CONN_CFG_ON_RF_LDO_STATUS_HW_RF_LDO_RDY_3_SHFT         24
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_EN_2_ADDR             CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_EN_2_MASK             0x00800000
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_EN_2_SHFT             23
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_RDY_2_ADDR            CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_RDY_2_MASK            0x00400000
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_RDY_2_SHFT            22
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_2_ADDR         CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_2_MASK         0x00200000
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_2_SHFT         21
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_ACK_2_ADDR     CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_ACK_2_MASK     0x00100000
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_ACK_2_SHFT     20
#define CONN_CFG_ON_RF_LDO_STATUS_LDO_STATE_2_ADDR             CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_LDO_STATE_2_MASK             0x000C0000
#define CONN_CFG_ON_RF_LDO_STATUS_LDO_STATE_2_SHFT             18
#define CONN_CFG_ON_RF_LDO_STATUS_HW_CONN_VSRC_REQ_2_ADDR      CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_HW_CONN_VSRC_REQ_2_MASK      0x00020000
#define CONN_CFG_ON_RF_LDO_STATUS_HW_CONN_VSRC_REQ_2_SHFT      17
#define CONN_CFG_ON_RF_LDO_STATUS_HW_RF_LDO_RDY_2_ADDR         CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_HW_RF_LDO_RDY_2_MASK         0x00010000
#define CONN_CFG_ON_RF_LDO_STATUS_HW_RF_LDO_RDY_2_SHFT         16
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_EN_1_ADDR             CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_EN_1_MASK             0x00008000
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_EN_1_SHFT             15
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_RDY_1_ADDR            CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_RDY_1_MASK            0x00004000
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_RDY_1_SHFT            14
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_1_ADDR         CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_1_MASK         0x00002000
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_1_SHFT         13
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_ACK_1_ADDR     CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_ACK_1_MASK     0x00001000
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_ACK_1_SHFT     12
#define CONN_CFG_ON_RF_LDO_STATUS_LDO_STATE_1_ADDR             CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_LDO_STATE_1_MASK             0x00000C00
#define CONN_CFG_ON_RF_LDO_STATUS_LDO_STATE_1_SHFT             10
#define CONN_CFG_ON_RF_LDO_STATUS_HW_CONN_VSRC_REQ_1_ADDR      CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_HW_CONN_VSRC_REQ_1_MASK      0x00000200
#define CONN_CFG_ON_RF_LDO_STATUS_HW_CONN_VSRC_REQ_1_SHFT      9
#define CONN_CFG_ON_RF_LDO_STATUS_HW_RF_LDO_RDY_1_ADDR         CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_HW_RF_LDO_RDY_1_MASK         0x00000100
#define CONN_CFG_ON_RF_LDO_STATUS_HW_RF_LDO_RDY_1_SHFT         8
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_EN_0_ADDR             CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_EN_0_MASK             0x00000080
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_EN_0_SHFT             7
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_RDY_0_ADDR            CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_RDY_0_MASK            0x00000040
#define CONN_CFG_ON_RF_LDO_STATUS_RF_LDO_RDY_0_SHFT            6
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_0_ADDR         CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_0_MASK         0x00000020
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_0_SHFT         5
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_ACK_0_ADDR     CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_ACK_0_MASK     0x00000010
#define CONN_CFG_ON_RF_LDO_STATUS_CONN_VSRC_REQ_ACK_0_SHFT     4
#define CONN_CFG_ON_RF_LDO_STATUS_LDO_STATE_0_ADDR             CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_LDO_STATE_0_MASK             0x0000000C
#define CONN_CFG_ON_RF_LDO_STATUS_LDO_STATE_0_SHFT             2
#define CONN_CFG_ON_RF_LDO_STATUS_HW_CONN_VSRC_REQ_0_ADDR      CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_HW_CONN_VSRC_REQ_0_MASK      0x00000002
#define CONN_CFG_ON_RF_LDO_STATUS_HW_CONN_VSRC_REQ_0_SHFT      1
#define CONN_CFG_ON_RF_LDO_STATUS_HW_RF_LDO_RDY_0_ADDR         CONN_CFG_ON_RF_LDO_STATUS_ADDR
#define CONN_CFG_ON_RF_LDO_STATUS_HW_RF_LDO_RDY_0_MASK         0x00000001
#define CONN_CFG_ON_RF_LDO_STATUS_HW_RF_LDO_RDY_0_SHFT         0


#define CONN_CFG_ON_RF_LDO_TIMER_0_LDO_OFF_STABLE_TIME_ADDR    CONN_CFG_ON_RF_LDO_TIMER_0_ADDR
#define CONN_CFG_ON_RF_LDO_TIMER_0_LDO_OFF_STABLE_TIME_MASK    0xFFFF0000
#define CONN_CFG_ON_RF_LDO_TIMER_0_LDO_OFF_STABLE_TIME_SHFT    16
#define CONN_CFG_ON_RF_LDO_TIMER_0_LDO_ON_STABLE_TIME_ADDR     CONN_CFG_ON_RF_LDO_TIMER_0_ADDR
#define CONN_CFG_ON_RF_LDO_TIMER_0_LDO_ON_STABLE_TIME_MASK     0x0000FFFF
#define CONN_CFG_ON_RF_LDO_TIMER_0_LDO_ON_STABLE_TIME_SHFT     0


#define CONN_CFG_ON_RF_LDO_TIMER_1_LDO_OFF_STABLE_TIME_ADDR    CONN_CFG_ON_RF_LDO_TIMER_1_ADDR
#define CONN_CFG_ON_RF_LDO_TIMER_1_LDO_OFF_STABLE_TIME_MASK    0xFFFF0000
#define CONN_CFG_ON_RF_LDO_TIMER_1_LDO_OFF_STABLE_TIME_SHFT    16
#define CONN_CFG_ON_RF_LDO_TIMER_1_LDO_ON_STABLE_TIME_ADDR     CONN_CFG_ON_RF_LDO_TIMER_1_ADDR
#define CONN_CFG_ON_RF_LDO_TIMER_1_LDO_ON_STABLE_TIME_MASK     0x0000FFFF
#define CONN_CFG_ON_RF_LDO_TIMER_1_LDO_ON_STABLE_TIME_SHFT     0

#define CONN_CFG_ON_RF_LDO_TIMER_2_LDO_OFF_STABLE_TIME_ADDR    CONN_CFG_ON_RF_LDO_TIMER_2_ADDR
#define CONN_CFG_ON_RF_LDO_TIMER_2_LDO_OFF_STABLE_TIME_MASK    0xFFFF0000
#define CONN_CFG_ON_RF_LDO_TIMER_2_LDO_OFF_STABLE_TIME_SHFT    16
#define CONN_CFG_ON_RF_LDO_TIMER_2_LDO_ON_STABLE_TIME_ADDR     CONN_CFG_ON_RF_LDO_TIMER_2_ADDR
#define CONN_CFG_ON_RF_LDO_TIMER_2_LDO_ON_STABLE_TIME_MASK     0x0000FFFF
#define CONN_CFG_ON_RF_LDO_TIMER_2_LDO_ON_STABLE_TIME_SHFT     0


#define CONN_CFG_ON_RF_LDO_TIMER_3_LDO_OFF_STABLE_TIME_ADDR    CONN_CFG_ON_RF_LDO_TIMER_3_ADDR
#define CONN_CFG_ON_RF_LDO_TIMER_3_LDO_OFF_STABLE_TIME_MASK    0xFFFF0000
#define CONN_CFG_ON_RF_LDO_TIMER_3_LDO_OFF_STABLE_TIME_SHFT    16
#define CONN_CFG_ON_RF_LDO_TIMER_3_LDO_ON_STABLE_TIME_ADDR     CONN_CFG_ON_RF_LDO_TIMER_3_ADDR
#define CONN_CFG_ON_RF_LDO_TIMER_3_LDO_ON_STABLE_TIME_MASK     0x0000FFFF
#define CONN_CFG_ON_RF_LDO_TIMER_3_LDO_ON_STABLE_TIME_SHFT     0


#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_DUMMY_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_DUMMY_MASK 0x80000000
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_DUMMY_SHFT 31
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_HW_EN_1_MASK_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_HW_EN_1_MASK_MASK 0x40000000
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_HW_EN_1_MASK_SHFT 30
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_HW_EN_0_MASK_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_HW_EN_0_MASK_MASK 0x20000000
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_HW_EN_0_MASK_SHFT 29
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_SW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_SW_EN_MASK 0x10000000
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_SW_EN_SHFT 28
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_MODE_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_MODE_MASK 0x08000000
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_MODE_SHFT 27
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_RX_RDY_MASK_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_RX_RDY_MASK_MASK 0x04000000
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_RX_RDY_MASK_SHFT 26
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_RX_RDY_SW_CTRL_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_RX_RDY_SW_CTRL_MASK 0x02000000
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_RX_RDY_SW_CTRL_SHFT 25
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_RX_RDY_MODE_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_RX_RDY_MODE_MASK 0x01000000
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_RX_RDY_MODE_SHFT 24
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TX_RDY_MASK_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TX_RDY_MASK_MASK 0x00800000
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TX_RDY_MASK_SHFT 23
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TX_RDY_SW_CTRL_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TX_RDY_SW_CTRL_MASK 0x00400000
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TX_RDY_SW_CTRL_SHFT 22
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TX_RDY_MODE_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TX_RDY_MODE_MASK 0x00200000
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TX_RDY_MODE_SHFT 21
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_RX_EN_SW_CTRL_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_RX_EN_SW_CTRL_MASK 0x00100000
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_RX_EN_SW_CTRL_SHFT 20
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_RX_EN_MODE_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_RX_EN_MODE_MASK 0x00080000
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_RX_EN_MODE_SHFT 19
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TX_EN_SW_CTRL_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TX_EN_SW_CTRL_MASK 0x00040000
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TX_EN_SW_CTRL_SHFT 18
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TX_EN_MODE_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TX_EN_MODE_MASK 0x00020000
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TX_EN_MODE_SHFT 17
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_FSM_RST_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_FSM_RST_MASK 0x00010000
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_FSM_RST_SHFT 16
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TIMEOUT_TIME_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TIMEOUT_TIME_MASK 0x0000FC00
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TIMEOUT_TIME_SHFT 10
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TIMEOUT_CLR_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TIMEOUT_CLR_MASK 0x00000200
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TIMEOUT_CLR_SHFT 9
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TIMEOUT_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TIMEOUT_EN_MASK 0x00000100
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CONN2AP_GALS_SLPPROT_CTRL_TIMEOUT_EN_SHFT 8
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CSR_CONN2AP_GALS_RX_SLP_PROT_SW_DIS_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CSR_CONN2AP_GALS_RX_SLP_PROT_SW_DIS_MASK 0x00000080
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CSR_CONN2AP_GALS_RX_SLP_PROT_SW_DIS_SHFT 7
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CSR_CONN2AP_GALS_RX_SLP_PROT_SW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CSR_CONN2AP_GALS_RX_SLP_PROT_SW_EN_MASK 0x00000040
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CSR_CONN2AP_GALS_RX_SLP_PROT_SW_EN_SHFT 6
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CFG_CONN2AP_GALS_RX_SLP_PROT_SW_DIS_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CFG_CONN2AP_GALS_RX_SLP_PROT_SW_DIS_MASK 0x00000020
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CFG_CONN2AP_GALS_RX_SLP_PROT_SW_DIS_SHFT 5
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CFG_CONN2AP_GALS_RX_SLP_PROT_SW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CFG_CONN2AP_GALS_RX_SLP_PROT_SW_EN_MASK 0x00000010
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CFG_CONN2AP_GALS_RX_SLP_PROT_SW_EN_SHFT 4
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CSR_CONN2AP_GALS_TX_SLP_PROT_SW_DIS_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CSR_CONN2AP_GALS_TX_SLP_PROT_SW_DIS_MASK 0x00000008
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CSR_CONN2AP_GALS_TX_SLP_PROT_SW_DIS_SHFT 3
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CSR_CONN2AP_GALS_TX_SLP_PROT_SW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CSR_CONN2AP_GALS_TX_SLP_PROT_SW_EN_MASK 0x00000004
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CSR_CONN2AP_GALS_TX_SLP_PROT_SW_EN_SHFT 2
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CFG_CONN2AP_GALS_TX_SLP_PROT_SW_DIS_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CFG_CONN2AP_GALS_TX_SLP_PROT_SW_DIS_MASK 0x00000002
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CFG_CONN2AP_GALS_TX_SLP_PROT_SW_DIS_SHFT 1
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CFG_CONN2AP_GALS_TX_SLP_PROT_SW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CFG_CONN2AP_GALS_TX_SLP_PROT_SW_EN_MASK 0x00000001
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_CTRL_CFG_CONN2AP_GALS_TX_SLP_PROT_SW_EN_SHFT 0


#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_PROT_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_PROT_EN_MASK 0x80000000
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_PROT_EN_SHFT 31
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_PROT_TX_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_PROT_TX_EN_MASK 0x20000000
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_PROT_TX_EN_SHFT 29
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_PROT_RX_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_PROT_RX_EN_MASK 0x10000000
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_PROT_RX_EN_SHFT 28
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_PROT_TX_RDY_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_PROT_TX_RDY_MASK 0x00800000
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_PROT_TX_RDY_SHFT 23
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_PROT_RX_RDY_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_PROT_RX_RDY_MASK 0x00400000
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_PROT_RX_RDY_SHFT 22
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_PROT_RDY_OUT_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_PROT_RDY_OUT_MASK 0x00080000
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_PROT_RDY_OUT_SHFT 19
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_TIMEOUT_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_TIMEOUT_MASK 0x00008000
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_TIMEOUT_SHFT 15
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_EN_TIMEOUT_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_EN_TIMEOUT_MASK 0x00002000
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_EN_TIMEOUT_SHFT 13
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_DIS_TIMEOUT_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_DIS_TIMEOUT_MASK 0x00001000
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_SLP_STATUS_CONN2AP_GALS_CTRL_DIS_TIMEOUT_SHFT 12


#define CONN_CFG_ON_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_CONNTOP_EMI_PATH_SLP_PROT_RDY_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_CONNTOP_EMI_PATH_SLP_PROT_RDY_MASK 0x00000004
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_CONNTOP_EMI_PATH_SLP_PROT_RDY_SHFT 2
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_CFG_CONN2TOP_EMI_SLP_PROT_SW_DIS_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_CFG_CONN2TOP_EMI_SLP_PROT_SW_DIS_MASK 0x00000002
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_CFG_CONN2TOP_EMI_SLP_PROT_SW_DIS_SHFT 1
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_CFG_CONN2TOP_EMI_SLP_PROT_SW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_CFG_CONN2TOP_EMI_SLP_PROT_SW_EN_MASK 0x00000001
#define CONN_CFG_ON_CONN_INFRA_CONN2AP_EMI_SLP_STATUS_CFG_CONN2TOP_EMI_SLP_PROT_SW_EN_SHFT 0



#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_CSR_AP2CONN_GALS_RX_SLP_PROT_SW_DIS_ADDR \
	CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_CSR_AP2CONN_GALS_RX_SLP_PROT_SW_DIS_MASK 0x00000080
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_CSR_AP2CONN_GALS_RX_SLP_PROT_SW_DIS_SHFT 7
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_CSR_AP2CONN_GALS_RX_SLP_PROT_SW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_CSR_AP2CONN_GALS_RX_SLP_PROT_SW_EN_MASK 0x00000040
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_CSR_AP2CONN_GALS_RX_SLP_PROT_SW_EN_SHFT 6
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_CFG_AP2CONN_GALS_RX_SLP_PROT_SW_DIS_ADDR \
	CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_CFG_AP2CONN_GALS_RX_SLP_PROT_SW_DIS_MASK 0x00000020
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_CFG_AP2CONN_GALS_RX_SLP_PROT_SW_DIS_SHFT 5
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_CFG_AP2CONN_GALS_RX_SLP_PROT_SW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_CFG_AP2CONN_GALS_RX_SLP_PROT_SW_EN_MASK 0x00000010
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_CFG_AP2CONN_GALS_RX_SLP_PROT_SW_EN_SHFT 4
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_CSR_AP2CONN_GALS_TX_SLP_PROT_SW_DIS_ADDR \
	CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_CSR_AP2CONN_GALS_TX_SLP_PROT_SW_DIS_MASK 0x00000008
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_CSR_AP2CONN_GALS_TX_SLP_PROT_SW_DIS_SHFT 3
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_CSR_AP2CONN_GALS_TX_SLP_PROT_SW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_CSR_AP2CONN_GALS_TX_SLP_PROT_SW_EN_MASK 0x00000004
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_CSR_AP2CONN_GALS_TX_SLP_PROT_SW_EN_SHFT 2
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_CFG_AP2CONN_GALS_TX_SLP_PROT_SW_DIS_ADDR \
	CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_CFG_AP2CONN_GALS_TX_SLP_PROT_SW_DIS_MASK 0x00000002
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_CFG_AP2CONN_GALS_TX_SLP_PROT_SW_DIS_SHFT 1
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_CFG_AP2CONN_GALS_TX_SLP_PROT_SW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_CFG_AP2CONN_GALS_TX_SLP_PROT_SW_EN_MASK 0x00000001
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_CTRL_CFG_AP2CONN_GALS_TX_SLP_PROT_SW_EN_SHFT 0


#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_STATUS_AP2CONN_GALS_TX_SLP_PROT_RDY_ADDR \
	CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_STATUS_AP2CONN_GALS_TX_SLP_PROT_RDY_MASK 0x80000000
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_STATUS_AP2CONN_GALS_TX_SLP_PROT_RDY_SHFT 31
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_STATUS_AP2CONN_GALS_RX_SLP_PROT_HW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_STATUS_AP2CONN_GALS_RX_SLP_PROT_HW_EN_MASK 0x40000000
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_STATUS_AP2CONN_GALS_RX_SLP_PROT_HW_EN_SHFT 30
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_STATUS_AP2CONN_GALS_RX_SLP_PROT_RDY_ADDR \
	CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_STATUS_AP2CONN_GALS_RX_SLP_PROT_RDY_MASK 0x20000000
#define CONN_CFG_ON_CONN_INFRA_AP2CONN_SLP_STATUS_AP2CONN_GALS_RX_SLP_PROT_RDY_SHFT 29

#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_CSR_CONN_INFRA_ON2OFF_SLP_PROT_SW_DIS_ADDR \
	CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_CSR_CONN_INFRA_ON2OFF_SLP_PROT_SW_DIS_MASK 0x00000008
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_CSR_CONN_INFRA_ON2OFF_SLP_PROT_SW_DIS_SHFT 3
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_CSR_CONN_INFRA_ON2OFF_SLP_PROT_SW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_CSR_CONN_INFRA_ON2OFF_SLP_PROT_SW_EN_MASK 0x00000004
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_CSR_CONN_INFRA_ON2OFF_SLP_PROT_SW_EN_SHFT 2
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_CFG_CONN_INFRA_ON2OFF_SLP_PROT_SW_DIS_ADDR \
	CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_CFG_CONN_INFRA_ON2OFF_SLP_PROT_SW_DIS_MASK 0x00000002
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_CFG_CONN_INFRA_ON2OFF_SLP_PROT_SW_DIS_SHFT 1
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_CFG_CONN_INFRA_ON2OFF_SLP_PROT_SW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_CFG_CONN_INFRA_ON2OFF_SLP_PROT_SW_EN_MASK 0x00000001
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_CTRL_CFG_CONN_INFRA_ON2OFF_SLP_PROT_SW_EN_SHFT 0


#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_STATUS_R_CONN_INFRA_ON_BUS_SLP_STATUS_ADDR \
	CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_STATUS_R_CONN_INFRA_ON_BUS_SLP_STATUS_MASK 0xFFFFFFFF
#define CONN_CFG_ON_CONN_INFRA_ON_BUS_SLP_STATUS_R_CONN_INFRA_ON_BUS_SLP_STATUS_SHFT 0


#define CONN_CFG_ON_CONN_INFRA_OFF_BUS_SLP_CTRL_CSR_CONN_INFRA_OFF2ON_SLP_PROT_SW_DIS_ADDR \
	CONN_CFG_ON_CONN_INFRA_OFF_BUS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_OFF_BUS_SLP_CTRL_CSR_CONN_INFRA_OFF2ON_SLP_PROT_SW_DIS_MASK 0x00000008
#define CONN_CFG_ON_CONN_INFRA_OFF_BUS_SLP_CTRL_CSR_CONN_INFRA_OFF2ON_SLP_PROT_SW_DIS_SHFT 3
#define CONN_CFG_ON_CONN_INFRA_OFF_BUS_SLP_CTRL_CSR_CONN_INFRA_OFF2ON_SLP_PROT_SW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_OFF_BUS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_OFF_BUS_SLP_CTRL_CSR_CONN_INFRA_OFF2ON_SLP_PROT_SW_EN_MASK 0x00000004
#define CONN_CFG_ON_CONN_INFRA_OFF_BUS_SLP_CTRL_CSR_CONN_INFRA_OFF2ON_SLP_PROT_SW_EN_SHFT 2
#define CONN_CFG_ON_CONN_INFRA_OFF_BUS_SLP_CTRL_CFG_CONN_INFRA_OFF2ON_SLP_PROT_SW_DIS_ADDR \
	CONN_CFG_ON_CONN_INFRA_OFF_BUS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_OFF_BUS_SLP_CTRL_CFG_CONN_INFRA_OFF2ON_SLP_PROT_SW_DIS_MASK 0x00000002
#define CONN_CFG_ON_CONN_INFRA_OFF_BUS_SLP_CTRL_CFG_CONN_INFRA_OFF2ON_SLP_PROT_SW_DIS_SHFT 1
#define CONN_CFG_ON_CONN_INFRA_OFF_BUS_SLP_CTRL_CFG_CONN_INFRA_OFF2ON_SLP_PROT_SW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_OFF_BUS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_OFF_BUS_SLP_CTRL_CFG_CONN_INFRA_OFF2ON_SLP_PROT_SW_EN_MASK 0x00000001
#define CONN_CFG_ON_CONN_INFRA_OFF_BUS_SLP_CTRL_CFG_CONN_INFRA_OFF2ON_SLP_PROT_SW_EN_SHFT 0


#define CONN_CFG_ON_CONN_INFRA_OFF_BUS_SLP_STATUS_R_CONN_INFRA_OFF_BUS_SLP_STATUS_ADDR \
	CONN_CFG_ON_CONN_INFRA_OFF_BUS_SLP_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_OFF_BUS_SLP_STATUS_R_CONN_INFRA_OFF_BUS_SLP_STATUS_MASK 0xFFFFFFFF
#define CONN_CFG_ON_CONN_INFRA_OFF_BUS_SLP_STATUS_R_CONN_INFRA_OFF_BUS_SLP_STATUS_SHFT 0

#define CONN_CFG_ON_CONN_INFRA_WF_SLP_CTRL_CSR_CONN_WF_SLP_PROT_SW_DIS_ADDR CONN_CFG_ON_CONN_INFRA_WF_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_WF_SLP_CTRL_CSR_CONN_WF_SLP_PROT_SW_DIS_MASK 0x00000008
#define CONN_CFG_ON_CONN_INFRA_WF_SLP_CTRL_CSR_CONN_WF_SLP_PROT_SW_DIS_SHFT 3
#define CONN_CFG_ON_CONN_INFRA_WF_SLP_CTRL_CSR_CONN_WF_SLP_PROT_SW_EN_ADDR CONN_CFG_ON_CONN_INFRA_WF_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_WF_SLP_CTRL_CSR_CONN_WF_SLP_PROT_SW_EN_MASK 0x00000004
#define CONN_CFG_ON_CONN_INFRA_WF_SLP_CTRL_CSR_CONN_WF_SLP_PROT_SW_EN_SHFT 2
#define CONN_CFG_ON_CONN_INFRA_WF_SLP_CTRL_CFG_CONN_WF_SLP_PROT_SW_DIS_ADDR CONN_CFG_ON_CONN_INFRA_WF_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_WF_SLP_CTRL_CFG_CONN_WF_SLP_PROT_SW_DIS_MASK 0x00000002
#define CONN_CFG_ON_CONN_INFRA_WF_SLP_CTRL_CFG_CONN_WF_SLP_PROT_SW_DIS_SHFT 1
#define CONN_CFG_ON_CONN_INFRA_WF_SLP_CTRL_CFG_CONN_WF_SLP_PROT_SW_EN_ADDR CONN_CFG_ON_CONN_INFRA_WF_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_WF_SLP_CTRL_CFG_CONN_WF_SLP_PROT_SW_EN_MASK 0x00000001
#define CONN_CFG_ON_CONN_INFRA_WF_SLP_CTRL_CFG_CONN_WF_SLP_PROT_SW_EN_SHFT 0

#define CONN_CFG_ON_CONN_INFRA_WF_SLP_STATUS_WF2CONN_SLP_PROT_RDY_ADDR CONN_CFG_ON_CONN_INFRA_WF_SLP_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_WF_SLP_STATUS_WF2CONN_SLP_PROT_RDY_MASK 0x80000000
#define CONN_CFG_ON_CONN_INFRA_WF_SLP_STATUS_WF2CONN_SLP_PROT_RDY_SHFT 31
#define CONN_CFG_ON_CONN_INFRA_WF_SLP_STATUS_WF2CONN_SLP_PROT_HW_EN_ADDR CONN_CFG_ON_CONN_INFRA_WF_SLP_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_WF_SLP_STATUS_WF2CONN_SLP_PROT_HW_EN_MASK 0x40000000
#define CONN_CFG_ON_CONN_INFRA_WF_SLP_STATUS_WF2CONN_SLP_PROT_HW_EN_SHFT 30
#define CONN_CFG_ON_CONN_INFRA_WF_SLP_STATUS_CONN2WF_SLP_PROT_RDY_ADDR CONN_CFG_ON_CONN_INFRA_WF_SLP_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_WF_SLP_STATUS_CONN2WF_SLP_PROT_RDY_MASK 0x20000000
#define CONN_CFG_ON_CONN_INFRA_WF_SLP_STATUS_CONN2WF_SLP_PROT_RDY_SHFT 29
#define CONN_CFG_ON_CONN_INFRA_WF_SLP_STATUS_CONN2WF_SLP_PROT_HW_EN_ADDR CONN_CFG_ON_CONN_INFRA_WF_SLP_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_WF_SLP_STATUS_CONN2WF_SLP_PROT_HW_EN_MASK 0x10000000
#define CONN_CFG_ON_CONN_INFRA_WF_SLP_STATUS_CONN2WF_SLP_PROT_HW_EN_SHFT 28
#define CONN_CFG_ON_CONN_INFRA_WF_SLP_STATUS_WF_ICAP2CONN_SLP_PROT_RDY_ADDR CONN_CFG_ON_CONN_INFRA_WF_SLP_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_WF_SLP_STATUS_WF_ICAP2CONN_SLP_PROT_RDY_MASK 0x08000000
#define CONN_CFG_ON_CONN_INFRA_WF_SLP_STATUS_WF_ICAP2CONN_SLP_PROT_RDY_SHFT 27
#define CONN_CFG_ON_CONN_INFRA_WF_SLP_STATUS_WF_ICAP2CONN_SLP_PROT_HW_EN_ADDR CONN_CFG_ON_CONN_INFRA_WF_SLP_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_WF_SLP_STATUS_WF_ICAP2CONN_SLP_PROT_HW_EN_MASK 0x04000000
#define CONN_CFG_ON_CONN_INFRA_WF_SLP_STATUS_WF_ICAP2CONN_SLP_PROT_HW_EN_SHFT 26
#define CONN_CFG_ON_CONN_INFRA_WF_SLP_STATUS_WFDMA2CONN_SLP_PROT_RDY_ADDR CONN_CFG_ON_CONN_INFRA_WF_SLP_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_WF_SLP_STATUS_WFDMA2CONN_SLP_PROT_RDY_MASK 0x02000000
#define CONN_CFG_ON_CONN_INFRA_WF_SLP_STATUS_WFDMA2CONN_SLP_PROT_RDY_SHFT 25
#define CONN_CFG_ON_CONN_INFRA_WF_SLP_STATUS_WFDMA2CONN_SLP_PROT_HW_EN_ADDR CONN_CFG_ON_CONN_INFRA_WF_SLP_STATUS_ADDR
#define CONN_CFG_ON_CONN_INFRA_WF_SLP_STATUS_WFDMA2CONN_SLP_PROT_HW_EN_MASK 0x01000000
#define CONN_CFG_ON_CONN_INFRA_WF_SLP_STATUS_WFDMA2CONN_SLP_PROT_HW_EN_SHFT 24

#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_DUMMY_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_DUMMY_MASK 0x80000000
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_DUMMY_SHFT 31
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_HW_EN_1_MASK_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_HW_EN_1_MASK_MASK 0x40000000
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_HW_EN_1_MASK_SHFT 30
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_HW_EN_0_MASK_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_HW_EN_0_MASK_MASK 0x20000000
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_HW_EN_0_MASK_SHFT 29
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_SW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_SW_EN_MASK 0x10000000
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_SW_EN_SHFT 28
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_MODE_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_MODE_MASK 0x08000000
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_MODE_SHFT 27
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_RX_RDY_MASK_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_RX_RDY_MASK_MASK 0x04000000
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_RX_RDY_MASK_SHFT 26
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_RX_RDY_SW_CTRL_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_RX_RDY_SW_CTRL_MASK 0x02000000
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_RX_RDY_SW_CTRL_SHFT 25
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_RX_RDY_MODE_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_RX_RDY_MODE_MASK 0x01000000
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_RX_RDY_MODE_SHFT 24
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_TX_RDY_MASK_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_TX_RDY_MASK_MASK 0x00800000
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_TX_RDY_MASK_SHFT 23
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_TX_RDY_SW_CTRL_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_TX_RDY_SW_CTRL_MASK 0x00400000
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_TX_RDY_SW_CTRL_SHFT 22
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_TX_RDY_MODE_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_TX_RDY_MODE_MASK 0x00200000
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_TX_RDY_MODE_SHFT 21
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_RX_EN_SW_CTRL_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_RX_EN_SW_CTRL_MASK 0x00100000
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_RX_EN_SW_CTRL_SHFT 20
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_RX_EN_MODE_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_RX_EN_MODE_MASK 0x00080000
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_RX_EN_MODE_SHFT 19
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_TX_EN_SW_CTRL_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_TX_EN_SW_CTRL_MASK 0x00040000
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_TX_EN_SW_CTRL_SHFT 18
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_TX_EN_MODE_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_TX_EN_MODE_MASK 0x00020000
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_TX_EN_MODE_SHFT 17
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_FSM_RST_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_FSM_RST_MASK 0x00010000
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_FSM_RST_SHFT 16
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_TIMEOUT_TIME_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_TIMEOUT_TIME_MASK 0x0000FC00
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_TIMEOUT_TIME_SHFT 10
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_TIMEOUT_CLR_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_TIMEOUT_CLR_MASK 0x00000200
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_TIMEOUT_CLR_SHFT 9
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_TIMEOUT_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_TIMEOUT_EN_MASK 0x00000100
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CONN2BT_GALS_SLPPROT_CTRL_TIMEOUT_EN_SHFT 8
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CSR_CONN2BT_GALS_RX_SLP_PROT_SW_DIS_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CSR_CONN2BT_GALS_RX_SLP_PROT_SW_DIS_MASK 0x00000080
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CSR_CONN2BT_GALS_RX_SLP_PROT_SW_DIS_SHFT 7
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CSR_CONN2BT_GALS_RX_SLP_PROT_SW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CSR_CONN2BT_GALS_RX_SLP_PROT_SW_EN_MASK 0x00000040
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CSR_CONN2BT_GALS_RX_SLP_PROT_SW_EN_SHFT 6
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CFG_CONN2BT_GALS_RX_SLP_PROT_SW_DIS_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CFG_CONN2BT_GALS_RX_SLP_PROT_SW_DIS_MASK 0x00000020
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CFG_CONN2BT_GALS_RX_SLP_PROT_SW_DIS_SHFT 5
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CFG_CONN2BT_GALS_RX_SLP_PROT_SW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CFG_CONN2BT_GALS_RX_SLP_PROT_SW_EN_MASK 0x00000010
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CFG_CONN2BT_GALS_RX_SLP_PROT_SW_EN_SHFT 4
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CSR_CONN2BT_GALS_TX_SLP_PROT_SW_DIS_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CSR_CONN2BT_GALS_TX_SLP_PROT_SW_DIS_MASK 0x00000008
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CSR_CONN2BT_GALS_TX_SLP_PROT_SW_DIS_SHFT 3
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CSR_CONN2BT_GALS_TX_SLP_PROT_SW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CSR_CONN2BT_GALS_TX_SLP_PROT_SW_EN_MASK 0x00000004
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CSR_CONN2BT_GALS_TX_SLP_PROT_SW_EN_SHFT 2
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CFG_CONN2BT_GALS_TX_SLP_PROT_SW_DIS_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CFG_CONN2BT_GALS_TX_SLP_PROT_SW_DIS_MASK 0x00000002
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CFG_CONN2BT_GALS_TX_SLP_PROT_SW_DIS_SHFT 1
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CFG_CONN2BT_GALS_TX_SLP_PROT_SW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CFG_CONN2BT_GALS_TX_SLP_PROT_SW_EN_MASK 0x00000001
#define CONN_CFG_ON_CONN_INFRA_CONN2BT_SLP_CTRL_CFG_CONN2BT_GALS_TX_SLP_PROT_SW_EN_SHFT 0

#define CONN_CFG_ON_GALS_CONN2BT_SLP_STATUS_CONN2BT_GALS_CTRL_PROT_EN_ADDR CONN_CFG_ON_GALS_CONN2BT_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_CONN2BT_SLP_STATUS_CONN2BT_GALS_CTRL_PROT_EN_MASK 0x80000000
#define CONN_CFG_ON_GALS_CONN2BT_SLP_STATUS_CONN2BT_GALS_CTRL_PROT_EN_SHFT 31
#define CONN_CFG_ON_GALS_CONN2BT_SLP_STATUS_CONN2BT_GALS_CTRL_PROT_TX_EN_ADDR CONN_CFG_ON_GALS_CONN2BT_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_CONN2BT_SLP_STATUS_CONN2BT_GALS_CTRL_PROT_TX_EN_MASK 0x20000000
#define CONN_CFG_ON_GALS_CONN2BT_SLP_STATUS_CONN2BT_GALS_CTRL_PROT_TX_EN_SHFT 29
#define CONN_CFG_ON_GALS_CONN2BT_SLP_STATUS_CONN2BT_GALS_CTRL_PROT_RX_EN_ADDR CONN_CFG_ON_GALS_CONN2BT_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_CONN2BT_SLP_STATUS_CONN2BT_GALS_CTRL_PROT_RX_EN_MASK 0x10000000
#define CONN_CFG_ON_GALS_CONN2BT_SLP_STATUS_CONN2BT_GALS_CTRL_PROT_RX_EN_SHFT 28
#define CONN_CFG_ON_GALS_CONN2BT_SLP_STATUS_CONN2BT_GALS_CTRL_PROT_TX_RDY_ADDR CONN_CFG_ON_GALS_CONN2BT_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_CONN2BT_SLP_STATUS_CONN2BT_GALS_CTRL_PROT_TX_RDY_MASK 0x00800000
#define CONN_CFG_ON_GALS_CONN2BT_SLP_STATUS_CONN2BT_GALS_CTRL_PROT_TX_RDY_SHFT 23
#define CONN_CFG_ON_GALS_CONN2BT_SLP_STATUS_CONN2BT_GALS_CTRL_PROT_RX_RDY_ADDR CONN_CFG_ON_GALS_CONN2BT_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_CONN2BT_SLP_STATUS_CONN2BT_GALS_CTRL_PROT_RX_RDY_MASK 0x00400000
#define CONN_CFG_ON_GALS_CONN2BT_SLP_STATUS_CONN2BT_GALS_CTRL_PROT_RX_RDY_SHFT 22
#define CONN_CFG_ON_GALS_CONN2BT_SLP_STATUS_CONN2BT_GALS_CTRL_PROT_RDY_OUT_ADDR CONN_CFG_ON_GALS_CONN2BT_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_CONN2BT_SLP_STATUS_CONN2BT_GALS_CTRL_PROT_RDY_OUT_MASK 0x00080000
#define CONN_CFG_ON_GALS_CONN2BT_SLP_STATUS_CONN2BT_GALS_CTRL_PROT_RDY_OUT_SHFT 19
#define CONN_CFG_ON_GALS_CONN2BT_SLP_STATUS_CONN2BT_GALS_CTRL_TIMEOUT_ADDR CONN_CFG_ON_GALS_CONN2BT_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_CONN2BT_SLP_STATUS_CONN2BT_GALS_CTRL_TIMEOUT_MASK 0x00008000
#define CONN_CFG_ON_GALS_CONN2BT_SLP_STATUS_CONN2BT_GALS_CTRL_TIMEOUT_SHFT 15
#define CONN_CFG_ON_GALS_CONN2BT_SLP_STATUS_CONN2BT_GALS_CTRL_EN_TIMEOUT_ADDR CONN_CFG_ON_GALS_CONN2BT_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_CONN2BT_SLP_STATUS_CONN2BT_GALS_CTRL_EN_TIMEOUT_MASK 0x00002000
#define CONN_CFG_ON_GALS_CONN2BT_SLP_STATUS_CONN2BT_GALS_CTRL_EN_TIMEOUT_SHFT 13
#define CONN_CFG_ON_GALS_CONN2BT_SLP_STATUS_CONN2BT_GALS_CTRL_DIS_TIMEOUT_ADDR CONN_CFG_ON_GALS_CONN2BT_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_CONN2BT_SLP_STATUS_CONN2BT_GALS_CTRL_DIS_TIMEOUT_MASK 0x00001000
#define CONN_CFG_ON_GALS_CONN2BT_SLP_STATUS_CONN2BT_GALS_CTRL_DIS_TIMEOUT_SHFT 12


#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_DUMMY_ADDR \
	CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_DUMMY_MASK 0x80000000
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_DUMMY_SHFT 31
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_HW_EN_1_MASK_ADDR \
	CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_HW_EN_1_MASK_MASK 0x40000000
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_HW_EN_1_MASK_SHFT 30
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_HW_EN_0_MASK_ADDR \
	CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_HW_EN_0_MASK_MASK 0x20000000
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_HW_EN_0_MASK_SHFT 29
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_SW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_SW_EN_MASK 0x10000000
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_SW_EN_SHFT 28
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_MODE_ADDR \
	CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_MODE_MASK 0x08000000
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_MODE_SHFT 27
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_RX_RDY_MASK_ADDR \
	CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_RX_RDY_MASK_MASK 0x04000000
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_RX_RDY_MASK_SHFT 26
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_RX_RDY_SW_CTRL_ADDR \
	CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_RX_RDY_SW_CTRL_MASK 0x02000000
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_RX_RDY_SW_CTRL_SHFT 25
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_RX_RDY_MODE_ADDR \
	CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_RX_RDY_MODE_MASK 0x01000000
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_RX_RDY_MODE_SHFT 24
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_TX_RDY_MASK_ADDR \
	CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_TX_RDY_MASK_MASK 0x00800000
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_TX_RDY_MASK_SHFT 23
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_TX_RDY_SW_CTRL_ADDR \
	CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_TX_RDY_SW_CTRL_MASK 0x00400000
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_TX_RDY_SW_CTRL_SHFT 22
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_TX_RDY_MODE_ADDR \
	CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_TX_RDY_MODE_MASK 0x00200000
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_TX_RDY_MODE_SHFT 21
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_RX_EN_SW_CTRL_ADDR \
	CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_RX_EN_SW_CTRL_MASK 0x00100000
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_RX_EN_SW_CTRL_SHFT 20
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_RX_EN_MODE_ADDR \
	CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_RX_EN_MODE_MASK 0x00080000
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_RX_EN_MODE_SHFT 19
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_TX_EN_SW_CTRL_ADDR \
	CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_TX_EN_SW_CTRL_MASK 0x00040000
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_TX_EN_SW_CTRL_SHFT 18
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_TX_EN_MODE_ADDR \
	CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_TX_EN_MODE_MASK 0x00020000
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_TX_EN_MODE_SHFT 17
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_FSM_RST_ADDR \
	CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_FSM_RST_MASK 0x00010000
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_FSM_RST_SHFT 16
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_TIMEOUT_TIME_ADDR \
	CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_TIMEOUT_TIME_MASK 0x0000FC00
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_TIMEOUT_TIME_SHFT 10
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_TIMEOUT_CLR_ADDR \
	CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_TIMEOUT_CLR_MASK 0x00000200
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_TIMEOUT_CLR_SHFT 9
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_TIMEOUT_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_TIMEOUT_EN_MASK 0x00000100
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_BT2CONN_GALS_SLPPROT_CTRL_TIMEOUT_EN_SHFT 8
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_CSR_BT2CONN_GALS_RX_SLP_PROT_SW_DIS_ADDR \
	CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_CSR_BT2CONN_GALS_RX_SLP_PROT_SW_DIS_MASK 0x00000080
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_CSR_BT2CONN_GALS_RX_SLP_PROT_SW_DIS_SHFT 7
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_CSR_BT2CONN_GALS_RX_SLP_PROT_SW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_CSR_BT2CONN_GALS_RX_SLP_PROT_SW_EN_MASK 0x00000040
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_CSR_BT2CONN_GALS_RX_SLP_PROT_SW_EN_SHFT 6
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_CFG_BT2CONN_GALS_RX_SLP_PROT_SW_DIS_ADDR \
	CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_CFG_BT2CONN_GALS_RX_SLP_PROT_SW_DIS_MASK 0x00000020
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_CFG_BT2CONN_GALS_RX_SLP_PROT_SW_DIS_SHFT 5
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_CFG_BT2CONN_GALS_RX_SLP_PROT_SW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_CFG_BT2CONN_GALS_RX_SLP_PROT_SW_EN_MASK 0x00000010
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_CFG_BT2CONN_GALS_RX_SLP_PROT_SW_EN_SHFT 4
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_CSR_BT2CONN_GALS_TX_SLP_PROT_SW_DIS_ADDR \
	CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_CSR_BT2CONN_GALS_TX_SLP_PROT_SW_DIS_MASK 0x00000008
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_CSR_BT2CONN_GALS_TX_SLP_PROT_SW_DIS_SHFT 3
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_CSR_BT2CONN_GALS_TX_SLP_PROT_SW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_CSR_BT2CONN_GALS_TX_SLP_PROT_SW_EN_MASK 0x00000004
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_CSR_BT2CONN_GALS_TX_SLP_PROT_SW_EN_SHFT 2
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_CFG_BT2CONN_GALS_TX_SLP_PROT_SW_DIS_ADDR \
	CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_CFG_BT2CONN_GALS_TX_SLP_PROT_SW_DIS_MASK 0x00000002
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_CFG_BT2CONN_GALS_TX_SLP_PROT_SW_DIS_SHFT 1
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_CFG_BT2CONN_GALS_TX_SLP_PROT_SW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_CFG_BT2CONN_GALS_TX_SLP_PROT_SW_EN_MASK 0x00000001
#define CONN_CFG_ON_CONN_INFRA_BT2CONN_SLP_CTRL_CFG_BT2CONN_GALS_TX_SLP_PROT_SW_EN_SHFT 0


#define CONN_CFG_ON_GALS_BT2CONN_SLP_STATUS_BT2CONN_GALS_CTRL_PROT_EN_ADDR CONN_CFG_ON_GALS_BT2CONN_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_BT2CONN_SLP_STATUS_BT2CONN_GALS_CTRL_PROT_EN_MASK 0x80000000
#define CONN_CFG_ON_GALS_BT2CONN_SLP_STATUS_BT2CONN_GALS_CTRL_PROT_EN_SHFT 31
#define CONN_CFG_ON_GALS_BT2CONN_SLP_STATUS_BT2CONN_GALS_CTRL_PROT_TX_EN_ADDR CONN_CFG_ON_GALS_BT2CONN_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_BT2CONN_SLP_STATUS_BT2CONN_GALS_CTRL_PROT_TX_EN_MASK 0x20000000
#define CONN_CFG_ON_GALS_BT2CONN_SLP_STATUS_BT2CONN_GALS_CTRL_PROT_TX_EN_SHFT 29
#define CONN_CFG_ON_GALS_BT2CONN_SLP_STATUS_BT2CONN_GALS_CTRL_PROT_RX_EN_ADDR CONN_CFG_ON_GALS_BT2CONN_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_BT2CONN_SLP_STATUS_BT2CONN_GALS_CTRL_PROT_RX_EN_MASK 0x10000000
#define CONN_CFG_ON_GALS_BT2CONN_SLP_STATUS_BT2CONN_GALS_CTRL_PROT_RX_EN_SHFT 28
#define CONN_CFG_ON_GALS_BT2CONN_SLP_STATUS_BT2CONN_GALS_CTRL_PROT_TX_RDY_ADDR CONN_CFG_ON_GALS_BT2CONN_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_BT2CONN_SLP_STATUS_BT2CONN_GALS_CTRL_PROT_TX_RDY_MASK 0x00800000
#define CONN_CFG_ON_GALS_BT2CONN_SLP_STATUS_BT2CONN_GALS_CTRL_PROT_TX_RDY_SHFT 23
#define CONN_CFG_ON_GALS_BT2CONN_SLP_STATUS_BT2CONN_GALS_CTRL_PROT_RX_RDY_ADDR CONN_CFG_ON_GALS_BT2CONN_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_BT2CONN_SLP_STATUS_BT2CONN_GALS_CTRL_PROT_RX_RDY_MASK 0x00400000
#define CONN_CFG_ON_GALS_BT2CONN_SLP_STATUS_BT2CONN_GALS_CTRL_PROT_RX_RDY_SHFT 22
#define CONN_CFG_ON_GALS_BT2CONN_SLP_STATUS_BT2CONN_GALS_CTRL_PROT_RDY_OUT_ADDR CONN_CFG_ON_GALS_BT2CONN_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_BT2CONN_SLP_STATUS_BT2CONN_GALS_CTRL_PROT_RDY_OUT_MASK 0x00080000
#define CONN_CFG_ON_GALS_BT2CONN_SLP_STATUS_BT2CONN_GALS_CTRL_PROT_RDY_OUT_SHFT 19
#define CONN_CFG_ON_GALS_BT2CONN_SLP_STATUS_BT2CONN_GALS_CTRL_TIMEOUT_ADDR CONN_CFG_ON_GALS_BT2CONN_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_BT2CONN_SLP_STATUS_BT2CONN_GALS_CTRL_TIMEOUT_MASK 0x00008000
#define CONN_CFG_ON_GALS_BT2CONN_SLP_STATUS_BT2CONN_GALS_CTRL_TIMEOUT_SHFT 15
#define CONN_CFG_ON_GALS_BT2CONN_SLP_STATUS_BT2CONN_GALS_CTRL_EN_TIMEOUT_ADDR CONN_CFG_ON_GALS_BT2CONN_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_BT2CONN_SLP_STATUS_BT2CONN_GALS_CTRL_EN_TIMEOUT_MASK 0x00002000
#define CONN_CFG_ON_GALS_BT2CONN_SLP_STATUS_BT2CONN_GALS_CTRL_EN_TIMEOUT_SHFT 13
#define CONN_CFG_ON_GALS_BT2CONN_SLP_STATUS_BT2CONN_GALS_CTRL_DIS_TIMEOUT_ADDR CONN_CFG_ON_GALS_BT2CONN_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_BT2CONN_SLP_STATUS_BT2CONN_GALS_CTRL_DIS_TIMEOUT_MASK 0x00001000
#define CONN_CFG_ON_GALS_BT2CONN_SLP_STATUS_BT2CONN_GALS_CTRL_DIS_TIMEOUT_SHFT 12


#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_DUMMY_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_DUMMY_MASK 0x80000000
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_DUMMY_SHFT 31
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_HW_EN_1_MASK_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_HW_EN_1_MASK_MASK 0x40000000
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_HW_EN_1_MASK_SHFT 30
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_HW_EN_0_MASK_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_HW_EN_0_MASK_MASK 0x20000000
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_HW_EN_0_MASK_SHFT 29
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_SW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_SW_EN_MASK 0x10000000
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_SW_EN_SHFT 28
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_MODE_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_MODE_MASK 0x08000000
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_MODE_SHFT 27
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_RX_RDY_MASK_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_RX_RDY_MASK_MASK 0x04000000
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_RX_RDY_MASK_SHFT 26
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_RX_RDY_SW_CTRL_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_RX_RDY_SW_CTRL_MASK 0x02000000
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_RX_RDY_SW_CTRL_SHFT 25
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_RX_RDY_MODE_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_RX_RDY_MODE_MASK 0x01000000
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_RX_RDY_MODE_SHFT 24
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_TX_RDY_MASK_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_TX_RDY_MASK_MASK 0x00800000
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_TX_RDY_MASK_SHFT 23
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_TX_RDY_SW_CTRL_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_TX_RDY_SW_CTRL_MASK 0x00400000
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_TX_RDY_SW_CTRL_SHFT 22
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_TX_RDY_MODE_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_TX_RDY_MODE_MASK 0x00200000
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_TX_RDY_MODE_SHFT 21
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_RX_EN_SW_CTRL_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_RX_EN_SW_CTRL_MASK 0x00100000
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_RX_EN_SW_CTRL_SHFT 20
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_RX_EN_MODE_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_RX_EN_MODE_MASK 0x00080000
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_RX_EN_MODE_SHFT 19
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_TX_EN_SW_CTRL_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_TX_EN_SW_CTRL_MASK 0x00040000
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_TX_EN_SW_CTRL_SHFT 18
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_TX_EN_MODE_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_TX_EN_MODE_MASK 0x00020000
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_TX_EN_MODE_SHFT 17
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_FSM_RST_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_FSM_RST_MASK 0x00010000
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_FSM_RST_SHFT 16
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_TIMEOUT_TIME_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_TIMEOUT_TIME_MASK 0x0000FC00
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_TIMEOUT_TIME_SHFT 10
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_TIMEOUT_CLR_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_TIMEOUT_CLR_MASK 0x00000200
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_TIMEOUT_CLR_SHFT 9
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_TIMEOUT_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_TIMEOUT_EN_MASK 0x00000100
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CONN2GPS_GALS_SLPPROT_CTRL_TIMEOUT_EN_SHFT 8
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CSR_CONN2GPS_GALS_RX_SLP_PROT_SW_DIS_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CSR_CONN2GPS_GALS_RX_SLP_PROT_SW_DIS_MASK 0x00000080
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CSR_CONN2GPS_GALS_RX_SLP_PROT_SW_DIS_SHFT 7
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CSR_CONN2GPS_GALS_RX_SLP_PROT_SW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CSR_CONN2GPS_GALS_RX_SLP_PROT_SW_EN_MASK 0x00000040
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CSR_CONN2GPS_GALS_RX_SLP_PROT_SW_EN_SHFT 6
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CFG_CONN2GPS_GALS_RX_SLP_PROT_SW_DIS_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CFG_CONN2GPS_GALS_RX_SLP_PROT_SW_DIS_MASK 0x00000020
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CFG_CONN2GPS_GALS_RX_SLP_PROT_SW_DIS_SHFT 5
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CFG_CONN2GPS_GALS_RX_SLP_PROT_SW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CFG_CONN2GPS_GALS_RX_SLP_PROT_SW_EN_MASK 0x00000010
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CFG_CONN2GPS_GALS_RX_SLP_PROT_SW_EN_SHFT 4
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CSR_CONN2GPS_GALS_TX_SLP_PROT_SW_DIS_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CSR_CONN2GPS_GALS_TX_SLP_PROT_SW_DIS_MASK 0x00000008
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CSR_CONN2GPS_GALS_TX_SLP_PROT_SW_DIS_SHFT 3
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CSR_CONN2GPS_GALS_TX_SLP_PROT_SW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CSR_CONN2GPS_GALS_TX_SLP_PROT_SW_EN_MASK 0x00000004
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CSR_CONN2GPS_GALS_TX_SLP_PROT_SW_EN_SHFT 2
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CFG_CONN2GPS_GALS_TX_SLP_PROT_SW_DIS_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CFG_CONN2GPS_GALS_TX_SLP_PROT_SW_DIS_MASK 0x00000002
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CFG_CONN2GPS_GALS_TX_SLP_PROT_SW_DIS_SHFT 1
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CFG_CONN2GPS_GALS_TX_SLP_PROT_SW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CFG_CONN2GPS_GALS_TX_SLP_PROT_SW_EN_MASK 0x00000001
#define CONN_CFG_ON_CONN_INFRA_CONN2GPS_SLP_CTRL_CFG_CONN2GPS_GALS_TX_SLP_PROT_SW_EN_SHFT 0


#define CONN_CFG_ON_GALS_CONN2GPS_SLP_STATUS_CONN2GPS_GALS_CTRL_PROT_EN_ADDR CONN_CFG_ON_GALS_CONN2GPS_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_CONN2GPS_SLP_STATUS_CONN2GPS_GALS_CTRL_PROT_EN_MASK 0x80000000
#define CONN_CFG_ON_GALS_CONN2GPS_SLP_STATUS_CONN2GPS_GALS_CTRL_PROT_EN_SHFT 31
#define CONN_CFG_ON_GALS_CONN2GPS_SLP_STATUS_CONN2GPS_GALS_CTRL_PROT_TX_EN_ADDR \
	CONN_CFG_ON_GALS_CONN2GPS_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_CONN2GPS_SLP_STATUS_CONN2GPS_GALS_CTRL_PROT_TX_EN_MASK 0x20000000
#define CONN_CFG_ON_GALS_CONN2GPS_SLP_STATUS_CONN2GPS_GALS_CTRL_PROT_TX_EN_SHFT 29
#define CONN_CFG_ON_GALS_CONN2GPS_SLP_STATUS_CONN2GPS_GALS_CTRL_PROT_RX_EN_ADDR \
	CONN_CFG_ON_GALS_CONN2GPS_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_CONN2GPS_SLP_STATUS_CONN2GPS_GALS_CTRL_PROT_RX_EN_MASK 0x10000000
#define CONN_CFG_ON_GALS_CONN2GPS_SLP_STATUS_CONN2GPS_GALS_CTRL_PROT_RX_EN_SHFT 28
#define CONN_CFG_ON_GALS_CONN2GPS_SLP_STATUS_CONN2GPS_GALS_CTRL_PROT_TX_RDY_ADDR \
	CONN_CFG_ON_GALS_CONN2GPS_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_CONN2GPS_SLP_STATUS_CONN2GPS_GALS_CTRL_PROT_TX_RDY_MASK 0x00800000
#define CONN_CFG_ON_GALS_CONN2GPS_SLP_STATUS_CONN2GPS_GALS_CTRL_PROT_TX_RDY_SHFT 23
#define CONN_CFG_ON_GALS_CONN2GPS_SLP_STATUS_CONN2GPS_GALS_CTRL_PROT_RX_RDY_ADDR \
	CONN_CFG_ON_GALS_CONN2GPS_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_CONN2GPS_SLP_STATUS_CONN2GPS_GALS_CTRL_PROT_RX_RDY_MASK 0x00400000
#define CONN_CFG_ON_GALS_CONN2GPS_SLP_STATUS_CONN2GPS_GALS_CTRL_PROT_RX_RDY_SHFT 22
#define CONN_CFG_ON_GALS_CONN2GPS_SLP_STATUS_CONN2GPS_GALS_CTRL_PROT_RDY_OUT_ADDR \
	CONN_CFG_ON_GALS_CONN2GPS_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_CONN2GPS_SLP_STATUS_CONN2GPS_GALS_CTRL_PROT_RDY_OUT_MASK 0x00080000
#define CONN_CFG_ON_GALS_CONN2GPS_SLP_STATUS_CONN2GPS_GALS_CTRL_PROT_RDY_OUT_SHFT 19
#define CONN_CFG_ON_GALS_CONN2GPS_SLP_STATUS_CONN2GPS_GALS_CTRL_TIMEOUT_ADDR CONN_CFG_ON_GALS_CONN2GPS_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_CONN2GPS_SLP_STATUS_CONN2GPS_GALS_CTRL_TIMEOUT_MASK 0x00008000
#define CONN_CFG_ON_GALS_CONN2GPS_SLP_STATUS_CONN2GPS_GALS_CTRL_TIMEOUT_SHFT 15
#define CONN_CFG_ON_GALS_CONN2GPS_SLP_STATUS_CONN2GPS_GALS_CTRL_EN_TIMEOUT_ADDR \
	CONN_CFG_ON_GALS_CONN2GPS_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_CONN2GPS_SLP_STATUS_CONN2GPS_GALS_CTRL_EN_TIMEOUT_MASK 0x00002000
#define CONN_CFG_ON_GALS_CONN2GPS_SLP_STATUS_CONN2GPS_GALS_CTRL_EN_TIMEOUT_SHFT 13
#define CONN_CFG_ON_GALS_CONN2GPS_SLP_STATUS_CONN2GPS_GALS_CTRL_DIS_TIMEOUT_ADDR \
	CONN_CFG_ON_GALS_CONN2GPS_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_CONN2GPS_SLP_STATUS_CONN2GPS_GALS_CTRL_DIS_TIMEOUT_MASK 0x00001000
#define CONN_CFG_ON_GALS_CONN2GPS_SLP_STATUS_CONN2GPS_GALS_CTRL_DIS_TIMEOUT_SHFT 12


#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_DUMMY_ADDR \
	CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_DUMMY_MASK 0x80000000
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_DUMMY_SHFT 31
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_HW_EN_1_MASK_ADDR \
	CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_HW_EN_1_MASK_MASK 0x40000000
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_HW_EN_1_MASK_SHFT 30
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_HW_EN_0_MASK_ADDR \
	CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_HW_EN_0_MASK_MASK 0x20000000
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_HW_EN_0_MASK_SHFT 29
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_SW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_SW_EN_MASK 0x10000000
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_SW_EN_SHFT 28
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_MODE_ADDR \
	CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_MODE_MASK 0x08000000
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_MODE_SHFT 27
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_RX_RDY_MASK_ADDR \
	CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_RX_RDY_MASK_MASK 0x04000000
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_RX_RDY_MASK_SHFT 26
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_RX_RDY_SW_CTRL_ADDR \
	CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_RX_RDY_SW_CTRL_MASK 0x02000000
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_RX_RDY_SW_CTRL_SHFT 25
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_RX_RDY_MODE_ADDR \
	CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_RX_RDY_MODE_MASK 0x01000000
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_RX_RDY_MODE_SHFT 24
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_TX_RDY_MASK_ADDR \
	CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_TX_RDY_MASK_MASK 0x00800000
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_TX_RDY_MASK_SHFT 23
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_TX_RDY_SW_CTRL_ADDR \
	CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_TX_RDY_SW_CTRL_MASK 0x00400000
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_TX_RDY_SW_CTRL_SHFT 22
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_TX_RDY_MODE_ADDR \
	CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_TX_RDY_MODE_MASK 0x00200000
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_TX_RDY_MODE_SHFT 21
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_RX_EN_SW_CTRL_ADDR \
	CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_RX_EN_SW_CTRL_MASK 0x00100000
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_RX_EN_SW_CTRL_SHFT 20
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_RX_EN_MODE_ADDR \
	CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_RX_EN_MODE_MASK 0x00080000
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_RX_EN_MODE_SHFT 19
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_TX_EN_SW_CTRL_ADDR \
	CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_TX_EN_SW_CTRL_MASK 0x00040000
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_TX_EN_SW_CTRL_SHFT 18
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_TX_EN_MODE_ADDR \
	CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_TX_EN_MODE_MASK 0x00020000
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_TX_EN_MODE_SHFT 17
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_FSM_RST_ADDR \
	CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_FSM_RST_MASK 0x00010000
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_FSM_RST_SHFT 16
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_TIMEOUT_TIME_ADDR \
	CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_TIMEOUT_TIME_MASK 0x0000FC00
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_TIMEOUT_TIME_SHFT 10
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_TIMEOUT_CLR_ADDR \
	CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_TIMEOUT_CLR_MASK 0x00000200
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_TIMEOUT_CLR_SHFT 9
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_TIMEOUT_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_TIMEOUT_EN_MASK 0x00000100
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_GPS2CONN_GALS_SLPPROT_CTRL_TIMEOUT_EN_SHFT 8
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_CSR_GPS2CONN_GALS_RX_SLP_PROT_SW_DIS_ADDR \
	CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_CSR_GPS2CONN_GALS_RX_SLP_PROT_SW_DIS_MASK 0x00000080
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_CSR_GPS2CONN_GALS_RX_SLP_PROT_SW_DIS_SHFT 7
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_CSR_GPS2CONN_GALS_RX_SLP_PROT_SW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_CSR_GPS2CONN_GALS_RX_SLP_PROT_SW_EN_MASK 0x00000040
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_CSR_GPS2CONN_GALS_RX_SLP_PROT_SW_EN_SHFT 6
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_CFG_GPS2CONN_GALS_RX_SLP_PROT_SW_DIS_ADDR \
	CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_CFG_GPS2CONN_GALS_RX_SLP_PROT_SW_DIS_MASK 0x00000020
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_CFG_GPS2CONN_GALS_RX_SLP_PROT_SW_DIS_SHFT 5
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_CFG_GPS2CONN_GALS_RX_SLP_PROT_SW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_CFG_GPS2CONN_GALS_RX_SLP_PROT_SW_EN_MASK 0x00000010
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_CFG_GPS2CONN_GALS_RX_SLP_PROT_SW_EN_SHFT 4
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_CSR_GPS2CONN_GALS_TX_SLP_PROT_SW_DIS_ADDR \
	CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_CSR_GPS2CONN_GALS_TX_SLP_PROT_SW_DIS_MASK 0x00000008
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_CSR_GPS2CONN_GALS_TX_SLP_PROT_SW_DIS_SHFT 3
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_CSR_GPS2CONN_GALS_TX_SLP_PROT_SW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_CSR_GPS2CONN_GALS_TX_SLP_PROT_SW_EN_MASK 0x00000004
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_CSR_GPS2CONN_GALS_TX_SLP_PROT_SW_EN_SHFT 2
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_CFG_GPS2CONN_GALS_TX_SLP_PROT_SW_DIS_ADDR \
	CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_CFG_GPS2CONN_GALS_TX_SLP_PROT_SW_DIS_MASK 0x00000002
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_CFG_GPS2CONN_GALS_TX_SLP_PROT_SW_DIS_SHFT 1
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_CFG_GPS2CONN_GALS_TX_SLP_PROT_SW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_CFG_GPS2CONN_GALS_TX_SLP_PROT_SW_EN_MASK 0x00000001
#define CONN_CFG_ON_CONN_INFRA_GPS2CONN_SLP_CTRL_CFG_GPS2CONN_GALS_TX_SLP_PROT_SW_EN_SHFT 0


#define CONN_CFG_ON_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_PROT_EN_ADDR CONN_CFG_ON_GALS_GPS2CONN_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_PROT_EN_MASK 0x80000000
#define CONN_CFG_ON_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_PROT_EN_SHFT 31
#define CONN_CFG_ON_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_PROT_TX_EN_ADDR \
	CONN_CFG_ON_GALS_GPS2CONN_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_PROT_TX_EN_MASK 0x20000000
#define CONN_CFG_ON_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_PROT_TX_EN_SHFT 29
#define CONN_CFG_ON_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_PROT_RX_EN_ADDR \
	CONN_CFG_ON_GALS_GPS2CONN_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_PROT_RX_EN_MASK 0x10000000
#define CONN_CFG_ON_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_PROT_RX_EN_SHFT 28
#define CONN_CFG_ON_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_PROT_TX_RDY_ADDR \
	CONN_CFG_ON_GALS_GPS2CONN_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_PROT_TX_RDY_MASK 0x00800000
#define CONN_CFG_ON_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_PROT_TX_RDY_SHFT 23
#define CONN_CFG_ON_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_PROT_RX_RDY_ADDR \
	CONN_CFG_ON_GALS_GPS2CONN_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_PROT_RX_RDY_MASK 0x00400000
#define CONN_CFG_ON_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_PROT_RX_RDY_SHFT 22
#define CONN_CFG_ON_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_PROT_RDY_OUT_ADDR \
	CONN_CFG_ON_GALS_GPS2CONN_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_PROT_RDY_OUT_MASK 0x00080000
#define CONN_CFG_ON_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_PROT_RDY_OUT_SHFT 19
#define CONN_CFG_ON_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_TIMEOUT_ADDR CONN_CFG_ON_GALS_GPS2CONN_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_TIMEOUT_MASK 0x00008000
#define CONN_CFG_ON_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_TIMEOUT_SHFT 15
#define CONN_CFG_ON_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_EN_TIMEOUT_ADDR \
	CONN_CFG_ON_GALS_GPS2CONN_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_EN_TIMEOUT_MASK 0x00002000
#define CONN_CFG_ON_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_EN_TIMEOUT_SHFT 13
#define CONN_CFG_ON_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_DIS_TIMEOUT_ADDR \
	CONN_CFG_ON_GALS_GPS2CONN_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_DIS_TIMEOUT_MASK 0x00001000
#define CONN_CFG_ON_GALS_GPS2CONN_SLP_STATUS_GPS2CONN_GALS_CTRL_DIS_TIMEOUT_SHFT 12


#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_DUMMY_ADDR \
	CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_DUMMY_MASK 0x80000000
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_DUMMY_SHFT 31
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_HW_EN_1_MASK_ADDR \
	CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_HW_EN_1_MASK_MASK \
	0x40000000
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_HW_EN_1_MASK_SHFT 30
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_HW_EN_0_MASK_ADDR \
	CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_HW_EN_0_MASK_MASK \
	0x20000000
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_HW_EN_0_MASK_SHFT 29
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_SW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_SW_EN_MASK 0x10000000
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_SW_EN_SHFT 28
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_MODE_ADDR \
	CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_MODE_MASK 0x08000000
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_MODE_SHFT 27
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_RX_RDY_MASK_ADDR \
	CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_RX_RDY_MASK_MASK \
	0x04000000
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_RX_RDY_MASK_SHFT 26
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_RX_RDY_SW_CTRL_ADDR \
	CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_RX_RDY_SW_CTRL_MASK \
	0x02000000
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_RX_RDY_SW_CTRL_SHFT 25
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_RX_RDY_MODE_ADDR \
	CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_RX_RDY_MODE_MASK \
	0x01000000
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_RX_RDY_MODE_SHFT 24
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_TX_RDY_MASK_ADDR \
	CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_TX_RDY_MASK_MASK \
	0x00800000
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_TX_RDY_MASK_SHFT 23
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_TX_RDY_SW_CTRL_ADDR \
	CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_TX_RDY_SW_CTRL_MASK \
	0x00400000
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_TX_RDY_SW_CTRL_SHFT 22
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_TX_RDY_MODE_ADDR \
	CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_TX_RDY_MODE_MASK \
	0x00200000
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_TX_RDY_MODE_SHFT 21
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_RX_EN_SW_CTRL_ADDR \
	CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_RX_EN_SW_CTRL_MASK \
	0x00100000
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_RX_EN_SW_CTRL_SHFT 20
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_RX_EN_MODE_ADDR \
	CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_RX_EN_MODE_MASK \
	0x00080000
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_RX_EN_MODE_SHFT 19
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_TX_EN_SW_CTRL_ADDR \
	CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_TX_EN_SW_CTRL_MASK \
	0x00040000
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_TX_EN_SW_CTRL_SHFT 18
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_TX_EN_MODE_ADDR \
	CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_TX_EN_MODE_MASK \
	0x00020000
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_TX_EN_MODE_SHFT 17
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_FSM_RST_ADDR \
	CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_FSM_RST_MASK 0x00010000
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_FSM_RST_SHFT 16
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_TIMEOUT_TIME_ADDR \
	CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_TIMEOUT_TIME_MASK \
	0x0000FC00
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_TIMEOUT_TIME_SHFT 10
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_TIMEOUT_CLR_ADDR \
	CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_TIMEOUT_CLR_MASK \
	0x00000200
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_TIMEOUT_CLR_SHFT 9
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_TIMEOUT_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_TIMEOUT_EN_MASK \
	0x00000100
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_AXI_LAYER_GPS2CONN_GALS_SLPPROT_CTRL_TIMEOUT_EN_SHFT 8
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_CSR_AXI_LAYER_GPS2CONN_GALS_RX_SLP_PROT_SW_DIS_ADDR \
	CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_CSR_AXI_LAYER_GPS2CONN_GALS_RX_SLP_PROT_SW_DIS_MASK \
	0x00000080
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_CSR_AXI_LAYER_GPS2CONN_GALS_RX_SLP_PROT_SW_DIS_SHFT 7
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_CSR_AXI_LAYER_GPS2CONN_GALS_RX_SLP_PROT_SW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_CSR_AXI_LAYER_GPS2CONN_GALS_RX_SLP_PROT_SW_EN_MASK \
	0x00000040
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_CSR_AXI_LAYER_GPS2CONN_GALS_RX_SLP_PROT_SW_EN_SHFT 6
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_CFG_AXI_LAYER_GPS2CONN_GALS_RX_SLP_PROT_SW_DIS_ADDR \
	CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_CFG_AXI_LAYER_GPS2CONN_GALS_RX_SLP_PROT_SW_DIS_MASK \
	0x00000020
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_CFG_AXI_LAYER_GPS2CONN_GALS_RX_SLP_PROT_SW_DIS_SHFT 5
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_CFG_AXI_LAYER_GPS2CONN_GALS_RX_SLP_PROT_SW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_CFG_AXI_LAYER_GPS2CONN_GALS_RX_SLP_PROT_SW_EN_MASK \
	0x00000010
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_CFG_AXI_LAYER_GPS2CONN_GALS_RX_SLP_PROT_SW_EN_SHFT 4
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_CSR_AXI_LAYER_GPS2CONN_GALS_TX_SLP_PROT_SW_DIS_ADDR \
	CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_CSR_AXI_LAYER_GPS2CONN_GALS_TX_SLP_PROT_SW_DIS_MASK \
	0x00000008
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_CSR_AXI_LAYER_GPS2CONN_GALS_TX_SLP_PROT_SW_DIS_SHFT 3
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_CSR_AXI_LAYER_GPS2CONN_GALS_TX_SLP_PROT_SW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_CSR_AXI_LAYER_GPS2CONN_GALS_TX_SLP_PROT_SW_EN_MASK \
	0x00000004
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_CSR_AXI_LAYER_GPS2CONN_GALS_TX_SLP_PROT_SW_EN_SHFT 2
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_CFG_AXI_LAYER_GPS2CONN_GALS_TX_SLP_PROT_SW_DIS_ADDR \
	CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_CFG_AXI_LAYER_GPS2CONN_GALS_TX_SLP_PROT_SW_DIS_MASK \
	0x00000002
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_CFG_AXI_LAYER_GPS2CONN_GALS_TX_SLP_PROT_SW_DIS_SHFT 1
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_CFG_AXI_LAYER_GPS2CONN_GALS_TX_SLP_PROT_SW_EN_ADDR \
	CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_ADDR
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_CFG_AXI_LAYER_GPS2CONN_GALS_TX_SLP_PROT_SW_EN_MASK \
	0x00000001
#define CONN_CFG_ON_CONN_INFRA_AXI_LAYER_GPS2CONN_SLP_CTRL_CFG_AXI_LAYER_GPS2CONN_GALS_TX_SLP_PROT_SW_EN_SHFT 0


#define CONN_CFG_ON_GALS_AXI_LAYER_GPS2CONN_SLP_STATUS_AXI_LAYER_GPS2CONN_GALS_CTRL_PROT_EN_ADDR \
	CONN_CFG_ON_GALS_AXI_LAYER_GPS2CONN_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_AXI_LAYER_GPS2CONN_SLP_STATUS_AXI_LAYER_GPS2CONN_GALS_CTRL_PROT_EN_MASK 0x80000000
#define CONN_CFG_ON_GALS_AXI_LAYER_GPS2CONN_SLP_STATUS_AXI_LAYER_GPS2CONN_GALS_CTRL_PROT_EN_SHFT 31
#define CONN_CFG_ON_GALS_AXI_LAYER_GPS2CONN_SLP_STATUS_AXI_LAYER_GPS2CONN_GALS_CTRL_PROT_TX_EN_ADDR \
	CONN_CFG_ON_GALS_AXI_LAYER_GPS2CONN_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_AXI_LAYER_GPS2CONN_SLP_STATUS_AXI_LAYER_GPS2CONN_GALS_CTRL_PROT_TX_EN_MASK 0x20000000
#define CONN_CFG_ON_GALS_AXI_LAYER_GPS2CONN_SLP_STATUS_AXI_LAYER_GPS2CONN_GALS_CTRL_PROT_TX_EN_SHFT 29
#define CONN_CFG_ON_GALS_AXI_LAYER_GPS2CONN_SLP_STATUS_AXI_LAYER_GPS2CONN_GALS_CTRL_PROT_RX_EN_ADDR \
	CONN_CFG_ON_GALS_AXI_LAYER_GPS2CONN_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_AXI_LAYER_GPS2CONN_SLP_STATUS_AXI_LAYER_GPS2CONN_GALS_CTRL_PROT_RX_EN_MASK 0x10000000
#define CONN_CFG_ON_GALS_AXI_LAYER_GPS2CONN_SLP_STATUS_AXI_LAYER_GPS2CONN_GALS_CTRL_PROT_RX_EN_SHFT 28
#define CONN_CFG_ON_GALS_AXI_LAYER_GPS2CONN_SLP_STATUS_AXI_LAYER_GPS2CONN_GALS_CTRL_PROT_TX_RDY_ADDR \
	CONN_CFG_ON_GALS_AXI_LAYER_GPS2CONN_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_AXI_LAYER_GPS2CONN_SLP_STATUS_AXI_LAYER_GPS2CONN_GALS_CTRL_PROT_TX_RDY_MASK 0x00800000
#define CONN_CFG_ON_GALS_AXI_LAYER_GPS2CONN_SLP_STATUS_AXI_LAYER_GPS2CONN_GALS_CTRL_PROT_TX_RDY_SHFT 23
#define CONN_CFG_ON_GALS_AXI_LAYER_GPS2CONN_SLP_STATUS_AXI_LAYER_GPS2CONN_GALS_CTRL_PROT_RX_RDY_ADDR \
	CONN_CFG_ON_GALS_AXI_LAYER_GPS2CONN_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_AXI_LAYER_GPS2CONN_SLP_STATUS_AXI_LAYER_GPS2CONN_GALS_CTRL_PROT_RX_RDY_MASK 0x00400000
#define CONN_CFG_ON_GALS_AXI_LAYER_GPS2CONN_SLP_STATUS_AXI_LAYER_GPS2CONN_GALS_CTRL_PROT_RX_RDY_SHFT 22
#define CONN_CFG_ON_GALS_AXI_LAYER_GPS2CONN_SLP_STATUS_AXI_LAYER_GPS2CONN_GALS_CTRL_PROT_RDY_OUT_ADDR \
	CONN_CFG_ON_GALS_AXI_LAYER_GPS2CONN_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_AXI_LAYER_GPS2CONN_SLP_STATUS_AXI_LAYER_GPS2CONN_GALS_CTRL_PROT_RDY_OUT_MASK 0x00080000
#define CONN_CFG_ON_GALS_AXI_LAYER_GPS2CONN_SLP_STATUS_AXI_LAYER_GPS2CONN_GALS_CTRL_PROT_RDY_OUT_SHFT 19
#define CONN_CFG_ON_GALS_AXI_LAYER_GPS2CONN_SLP_STATUS_AXI_LAYER_GPS2CONN_GALS_CTRL_TIMEOUT_ADDR \
	CONN_CFG_ON_GALS_AXI_LAYER_GPS2CONN_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_AXI_LAYER_GPS2CONN_SLP_STATUS_AXI_LAYER_GPS2CONN_GALS_CTRL_TIMEOUT_MASK 0x00008000
#define CONN_CFG_ON_GALS_AXI_LAYER_GPS2CONN_SLP_STATUS_AXI_LAYER_GPS2CONN_GALS_CTRL_TIMEOUT_SHFT 15
#define CONN_CFG_ON_GALS_AXI_LAYER_GPS2CONN_SLP_STATUS_AXI_LAYER_GPS2CONN_GALS_CTRL_EN_TIMEOUT_ADDR \
	CONN_CFG_ON_GALS_AXI_LAYER_GPS2CONN_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_AXI_LAYER_GPS2CONN_SLP_STATUS_AXI_LAYER_GPS2CONN_GALS_CTRL_EN_TIMEOUT_MASK 0x00002000
#define CONN_CFG_ON_GALS_AXI_LAYER_GPS2CONN_SLP_STATUS_AXI_LAYER_GPS2CONN_GALS_CTRL_EN_TIMEOUT_SHFT 13
#define CONN_CFG_ON_GALS_AXI_LAYER_GPS2CONN_SLP_STATUS_AXI_LAYER_GPS2CONN_GALS_CTRL_DIS_TIMEOUT_ADDR \
	CONN_CFG_ON_GALS_AXI_LAYER_GPS2CONN_SLP_STATUS_ADDR
#define CONN_CFG_ON_GALS_AXI_LAYER_GPS2CONN_SLP_STATUS_AXI_LAYER_GPS2CONN_GALS_CTRL_DIS_TIMEOUT_MASK 0x00001000
#define CONN_CFG_ON_GALS_AXI_LAYER_GPS2CONN_SLP_STATUS_AXI_LAYER_GPS2CONN_GALS_CTRL_DIS_TIMEOUT_SHFT 12


#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_BGF_CR_HOST_CLR_FW_OWN_IRQ_EN_ADDR CONN_CFG_ON_HOST_CSR_IRQ_EN_ADDR
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_BGF_CR_HOST_CLR_FW_OWN_IRQ_EN_MASK 0x00000080
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_BGF_CR_HOST_CLR_FW_OWN_IRQ_EN_SHFT 7
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_BGF_CR_HOST_SET_FW_OWN_IRQ_EN_ADDR CONN_CFG_ON_HOST_CSR_IRQ_EN_ADDR
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_BGF_CR_HOST_SET_FW_OWN_IRQ_EN_MASK 0x00000040
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_BGF_CR_HOST_SET_FW_OWN_IRQ_EN_SHFT 6
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_CR_MD_CLR_FW_OWN_IRQ_EN_ADDR CONN_CFG_ON_HOST_CSR_IRQ_EN_ADDR
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_CR_MD_CLR_FW_OWN_IRQ_EN_MASK 0x00000020
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_CR_MD_CLR_FW_OWN_IRQ_EN_SHFT 5
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_CR_MD_SET_FW_OWN_IRQ_EN_ADDR CONN_CFG_ON_HOST_CSR_IRQ_EN_ADDR
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_CR_MD_SET_FW_OWN_IRQ_EN_MASK 0x00000010
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_CR_MD_SET_FW_OWN_IRQ_EN_SHFT 4
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_WF_B1_CR_HOST_CLR_FW_OWN_IRQ_EN_ADDR CONN_CFG_ON_HOST_CSR_IRQ_EN_ADDR
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_WF_B1_CR_HOST_CLR_FW_OWN_IRQ_EN_MASK 0x00000008
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_WF_B1_CR_HOST_CLR_FW_OWN_IRQ_EN_SHFT 3
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_WF_B1_CR_HOST_SET_FW_OWN_IRQ_EN_ADDR CONN_CFG_ON_HOST_CSR_IRQ_EN_ADDR
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_WF_B1_CR_HOST_SET_FW_OWN_IRQ_EN_MASK 0x00000004
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_WF_B1_CR_HOST_SET_FW_OWN_IRQ_EN_SHFT 2
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_WF_B0_CR_HOST_CLR_FW_OWN_IRQ_EN_ADDR CONN_CFG_ON_HOST_CSR_IRQ_EN_ADDR
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_WF_B0_CR_HOST_CLR_FW_OWN_IRQ_EN_MASK 0x00000002
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_WF_B0_CR_HOST_CLR_FW_OWN_IRQ_EN_SHFT 1
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_WF_B0_CR_HOST_SET_FW_OWN_IRQ_EN_ADDR CONN_CFG_ON_HOST_CSR_IRQ_EN_ADDR
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_WF_B0_CR_HOST_SET_FW_OWN_IRQ_EN_MASK 0x00000001
#define CONN_CFG_ON_HOST_CSR_IRQ_EN_CONN_WF_B0_CR_HOST_SET_FW_OWN_IRQ_EN_SHFT 0


#define CONN_CFG_ON_CSR_BGF_ON_FW_OWN_IRQ_CSR_BGF_ON_FW_OWN_IRQ_ADDR CONN_CFG_ON_CSR_BGF_ON_FW_OWN_IRQ_ADDR
#define CONN_CFG_ON_CSR_BGF_ON_FW_OWN_IRQ_CSR_BGF_ON_FW_OWN_IRQ_MASK 0x00000001
#define CONN_CFG_ON_CSR_BGF_ON_FW_OWN_IRQ_CSR_BGF_ON_FW_OWN_IRQ_SHFT 0


#define CONN_CFG_ON_CSR_MD_ON_IRQ_STATUS_CONN_MD_HOST_CLR_FW_OWN_STS_ADDR CONN_CFG_ON_CSR_MD_ON_IRQ_STATUS_ADDR
#define CONN_CFG_ON_CSR_MD_ON_IRQ_STATUS_CONN_MD_HOST_CLR_FW_OWN_STS_MASK 0x00000002
#define CONN_CFG_ON_CSR_MD_ON_IRQ_STATUS_CONN_MD_HOST_CLR_FW_OWN_STS_SHFT 1
#define CONN_CFG_ON_CSR_MD_ON_IRQ_STATUS_CONN_MD_HOST_SET_FW_OWN_STS_ADDR CONN_CFG_ON_CSR_MD_ON_IRQ_STATUS_ADDR
#define CONN_CFG_ON_CSR_MD_ON_IRQ_STATUS_CONN_MD_HOST_SET_FW_OWN_STS_MASK 0x00000001
#define CONN_CFG_ON_CSR_MD_ON_IRQ_STATUS_CONN_MD_HOST_SET_FW_OWN_STS_SHFT 0


#define CONN_CFG_ON_CSR_MD_ON_HOST_CSR_MISC_CONN_MD_HOST_LPCR_FW_OWN_ADDR CONN_CFG_ON_CSR_MD_ON_HOST_CSR_MISC_ADDR
#define CONN_CFG_ON_CSR_MD_ON_HOST_CSR_MISC_CONN_MD_HOST_LPCR_FW_OWN_MASK 0x00000001
#define CONN_CFG_ON_CSR_MD_ON_HOST_CSR_MISC_CONN_MD_HOST_LPCR_FW_OWN_SHFT 0


#define CONN_CFG_ON_CSR_WF_B0_ON_IRQ_STATUS_CONN_WF_B0_HOST_CLR_FW_OWN_STS_ADDR CONN_CFG_ON_CSR_WF_B0_ON_IRQ_STATUS_ADDR
#define CONN_CFG_ON_CSR_WF_B0_ON_IRQ_STATUS_CONN_WF_B0_HOST_CLR_FW_OWN_STS_MASK 0x00000002
#define CONN_CFG_ON_CSR_WF_B0_ON_IRQ_STATUS_CONN_WF_B0_HOST_CLR_FW_OWN_STS_SHFT 1
#define CONN_CFG_ON_CSR_WF_B0_ON_IRQ_STATUS_CONN_WF_B0_HOST_SET_FW_OWN_STS_ADDR CONN_CFG_ON_CSR_WF_B0_ON_IRQ_STATUS_ADDR
#define CONN_CFG_ON_CSR_WF_B0_ON_IRQ_STATUS_CONN_WF_B0_HOST_SET_FW_OWN_STS_MASK 0x00000001
#define CONN_CFG_ON_CSR_WF_B0_ON_IRQ_STATUS_CONN_WF_B0_HOST_SET_FW_OWN_STS_SHFT 0



#define CONN_CFG_ON_CSR_WF_B0_ON_HOST_CSR_MISC_CONN_WF_B0_HOST_LPCR_FW_OWN_ADDR \
	CONN_CFG_ON_CSR_WF_B0_ON_HOST_CSR_MISC_ADDR
#define CONN_CFG_ON_CSR_WF_B0_ON_HOST_CSR_MISC_CONN_WF_B0_HOST_LPCR_FW_OWN_MASK 0x00000001
#define CONN_CFG_ON_CSR_WF_B0_ON_HOST_CSR_MISC_CONN_WF_B0_HOST_LPCR_FW_OWN_SHFT 0


#define CONN_CFG_ON_CSR_WF_B1_ON_IRQ_STATUS_CONN_WF_B1_HOST_CLR_FW_OWN_STS_ADDR CONN_CFG_ON_CSR_WF_B1_ON_IRQ_STATUS_ADDR
#define CONN_CFG_ON_CSR_WF_B1_ON_IRQ_STATUS_CONN_WF_B1_HOST_CLR_FW_OWN_STS_MASK 0x00000002
#define CONN_CFG_ON_CSR_WF_B1_ON_IRQ_STATUS_CONN_WF_B1_HOST_CLR_FW_OWN_STS_SHFT 1
#define CONN_CFG_ON_CSR_WF_B1_ON_IRQ_STATUS_CONN_WF_B1_HOST_SET_FW_OWN_STS_ADDR CONN_CFG_ON_CSR_WF_B1_ON_IRQ_STATUS_ADDR
#define CONN_CFG_ON_CSR_WF_B1_ON_IRQ_STATUS_CONN_WF_B1_HOST_SET_FW_OWN_STS_MASK 0x00000001
#define CONN_CFG_ON_CSR_WF_B1_ON_IRQ_STATUS_CONN_WF_B1_HOST_SET_FW_OWN_STS_SHFT 0


#define CONN_CFG_ON_CSR_WF_B1_ON_HOST_CSR_MISC_CONN_WF_B1_HOST_LPCR_FW_OWN_ADDR \
	CONN_CFG_ON_CSR_WF_B1_ON_HOST_CSR_MISC_ADDR
#define CONN_CFG_ON_CSR_WF_B1_ON_HOST_CSR_MISC_CONN_WF_B1_HOST_LPCR_FW_OWN_MASK 0x00000001
#define CONN_CFG_ON_CSR_WF_B1_ON_HOST_CSR_MISC_CONN_WF_B1_HOST_LPCR_FW_OWN_SHFT 0


#define CONN_CFG_ON_CSR_BGF_ON_IRQ_STATUS_CONN_BGF_HOST_CLR_FW_OWN_STS_ADDR CONN_CFG_ON_CSR_BGF_ON_IRQ_STATUS_ADDR
#define CONN_CFG_ON_CSR_BGF_ON_IRQ_STATUS_CONN_BGF_HOST_CLR_FW_OWN_STS_MASK 0x00000002
#define CONN_CFG_ON_CSR_BGF_ON_IRQ_STATUS_CONN_BGF_HOST_CLR_FW_OWN_STS_SHFT 1
#define CONN_CFG_ON_CSR_BGF_ON_IRQ_STATUS_CONN_BGF_HOST_SET_FW_OWN_STS_ADDR CONN_CFG_ON_CSR_BGF_ON_IRQ_STATUS_ADDR
#define CONN_CFG_ON_CSR_BGF_ON_IRQ_STATUS_CONN_BGF_HOST_SET_FW_OWN_STS_MASK 0x00000001
#define CONN_CFG_ON_CSR_BGF_ON_IRQ_STATUS_CONN_BGF_HOST_SET_FW_OWN_STS_SHFT 0


#define CONN_CFG_ON_CSR_BGF_ON_HOST_CSR_MISC_CONN_BGF_HOST_LPCR_FW_OWN_ADDR CONN_CFG_ON_CSR_BGF_ON_HOST_CSR_MISC_ADDR
#define CONN_CFG_ON_CSR_BGF_ON_HOST_CSR_MISC_CONN_BGF_HOST_LPCR_FW_OWN_MASK 0x00000001
#define CONN_CFG_ON_CSR_BGF_ON_HOST_CSR_MISC_CONN_BGF_HOST_LPCR_FW_OWN_SHFT 0


#define CONN_CFG_ON_CSR_GPS_ON_IRQ_STATUS_CONN_GPS_HOST_CLR_FW_OWN_STS_ADDR CONN_CFG_ON_CSR_GPS_ON_IRQ_STATUS_ADDR
#define CONN_CFG_ON_CSR_GPS_ON_IRQ_STATUS_CONN_GPS_HOST_CLR_FW_OWN_STS_MASK 0x00000002
#define CONN_CFG_ON_CSR_GPS_ON_IRQ_STATUS_CONN_GPS_HOST_CLR_FW_OWN_STS_SHFT 1
#define CONN_CFG_ON_CSR_GPS_ON_IRQ_STATUS_CONN_GPS_HOST_SET_FW_OWN_STS_ADDR CONN_CFG_ON_CSR_GPS_ON_IRQ_STATUS_ADDR
#define CONN_CFG_ON_CSR_GPS_ON_IRQ_STATUS_CONN_GPS_HOST_SET_FW_OWN_STS_MASK 0x00000001
#define CONN_CFG_ON_CSR_GPS_ON_IRQ_STATUS_CONN_GPS_HOST_SET_FW_OWN_STS_SHFT 0


#define CONN_CFG_ON_CSR_GPS_ON_HOST_CSR_MISC_CONN_GPS_HOST_LPCR_FW_OWN_ADDR CONN_CFG_ON_CSR_GPS_ON_HOST_CSR_MISC_ADDR
#define CONN_CFG_ON_CSR_GPS_ON_HOST_CSR_MISC_CONN_GPS_HOST_LPCR_FW_OWN_MASK 0x00000001
#define CONN_CFG_ON_CSR_GPS_ON_HOST_CSR_MISC_CONN_GPS_HOST_LPCR_FW_OWN_SHFT 0

#ifdef __cplusplus
}
#endif

#endif
