read_verilog ../top.v
synth -top top
flowmap -optarea 3 top

