library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity shift_unit is
    port(
        a  : in  std_logic_vector(31 downto 0);
        b  : in  std_logic_vector(4 downto 0);
        op : in  std_logic_vector(2 downto 0);
        r  : out std_logic_vector(31 downto 0)
    );
end shift_unit;

architecture synth of shift_unit is
    signal rot, sl, sr : std_logic_vector(31 downto 0);
begin

	choice: process(op, sl, sr, rot)
	begin
       		case op(1 downto 0) is
			when "00"	=> r <= rot;
			when "10"	=> r <= sl;
			when "11"	=> r <= sr;
			when others	=> r <= rot;
		end case;
	end process;
	
	rotate: process(a, b, op, rot)
	variable op_temp	:std_logic_vector(4 downto 0);
	variable temp		:std_logic_vector(4 downto 0);
	begin
		-- We use the same thing that we used in the add_sub part (more or less)
		op_temp := (4 downto 1 => '0' & op(0));
		temp	:= std_logic_vector(unsigned(b xor (4 downto 0 => op(0)))+unsigned(op_temp));
		rotate 	:= a;
		for i in 0 to 4 loop
		    if (temp(i) = '1') then
		        rot := rot(31 - (2**i) downto 0) & rot(31 downto 32 - (2**i));
		    end if;
		end loop;
	end process;

	srl_process: process(a, b, op)
	variable carry : std_logic;
	begin
		sign	:= op(2) and a(31);
		sr	:= a;
		for i in 0 to 4 loop
			if (b(i) = '1') then
				sr := ((2 ** i) - 1 downto 0 => carry) & sr(31 downto 2**i);
			end if;
		end loop;
	end process;

	sh_left : process(a, b)
	begin
		sl:= a;
		for i in 0 to 4 loop
			if (b(i) = '1') then
				sl := sl(31 - (2**i) downto 0) & ((2**i) - 1 downto 0 => '0');
			end if;
		end loop;
		shift_left <= v;
	end process;
		


end synth;
