

================================================================
== Vitis HLS Report for 'detectCoul'
================================================================
* Date:           Mon Mar 17 17:24:16 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        tp3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  10.722 ns|     4.05 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  15.000 ns|  15.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1464|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     14|    -|
|Register         |        -|    -|     198|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     198|   1478|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln46_fu_126_p2        |         +|   0|  0|  39|          32|           1|
    |add_ln50_fu_150_p2        |         +|   0|  0|  39|          32|           1|
    |add_ln70_fu_523_p2        |         +|   0|  0|  39|          32|           1|
    |add_ln88_fu_540_p2        |         +|   0|  0|  39|          32|           1|
    |and_ln102_fu_596_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln106_1_fu_729_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln106_fu_704_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln110_fu_624_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln44_fu_112_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln48_1_fu_422_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln48_fu_144_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln52_1_fu_490_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln52_fu_168_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln56_1_fu_284_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln56_fu_180_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln63_1_fu_310_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln63_fu_192_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln70_1_fu_450_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln70_fu_204_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln77_1_fu_222_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln77_2_fu_252_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln77_3_fu_342_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln77_4_fu_380_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln77_5_fu_398_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln77_6_fu_502_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln77_fu_210_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln90_fu_555_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln94_1_fu_640_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln94_fu_570_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln98_1_fu_658_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln98_fu_586_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln102_fu_592_p2      |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln106_fu_602_p2      |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln110_fu_619_p2      |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln120_fu_752_p2      |      icmp|   0|  0|  39|          32|          17|
    |icmp_ln44_1_fu_106_p2     |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln44_fu_100_p2       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln48_1_fu_138_p2     |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln48_fu_132_p2       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln52_1_fu_162_p2     |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln52_fu_156_p2       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln56_fu_174_p2       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln63_fu_186_p2       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln70_fu_198_p2       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln90_1_fu_550_p2     |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln90_fu_546_p2       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln94_1_fu_565_p2     |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln94_fu_561_p2       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln98_1_fu_581_p2     |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln98_fu_576_p2       |      icmp|   0|  0|  39|          32|          32|
    |or_ln102_1_fu_692_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln102_fu_686_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln106_1_fu_735_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln106_2_fu_741_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln106_fu_613_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln120_1_fu_775_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_2_fu_787_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_3_fu_758_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_fu_763_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln48_fu_266_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln52_1_fu_272_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln52_fu_240_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln56_fu_298_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln63_fu_324_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln70_fu_330_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln77_1_fu_234_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln77_2_fu_356_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln77_3_fu_368_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln77_4_fu_386_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln77_5_fu_404_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln77_6_fu_472_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln77_7_fu_484_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln77_8_fu_508_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln77_fu_228_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln94_fu_646_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln98_fu_672_p2         |        or|   0|  0|   2|           1|           1|
    |select_ln106_fu_710_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln120_1_fu_780_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln120_2_fu_793_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln120_3_fu_801_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln120_fu_768_p3    |    select|   0|  0|  32|           1|           1|
    |select_ln44_fu_258_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln48_fu_428_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln56_1_fu_436_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln56_fu_290_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln63_fu_316_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln70_fu_456_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln77_1_fu_464_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln77_2_fu_529_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln77_fu_348_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln98_1_fu_678_p3   |    select|   0|  0|   3|           1|           2|
    |select_ln98_fu_664_p3     |    select|   0|  0|   2|           1|           1|
    |xor_ln102_fu_698_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln106_1_fu_723_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln106_fu_607_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_fu_416_p2        |       xor|   0|  0|   2|           2|           1|
    |xor_ln48_fu_392_p2        |       xor|   0|  0|   2|           2|           1|
    |xor_ln52_1_fu_278_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln52_2_fu_496_p2      |       xor|   0|  0|   2|           2|           1|
    |xor_ln52_fu_246_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln56_1_fu_374_p2      |       xor|   0|  0|   2|           2|           1|
    |xor_ln56_fu_304_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln63_fu_444_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln70_1_fu_336_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln70_fu_216_p2        |       xor|   0|  0|   2|           2|           1|
    |xor_ln77_1_fu_410_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln77_2_fu_478_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln77_3_fu_518_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln77_fu_362_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln90_fu_634_p2        |       xor|   0|  0|   2|           2|           1|
    |xor_ln94_fu_652_p2        |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|1464|         830|         979|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  14|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |and_ln44_reg_833       |   1|   0|    1|          0|
    |and_ln77_2_reg_838     |   1|   0|    1|          0|
    |ap_CS_fsm              |   2|   0|    2|          0|
    |cptB                   |  32|   0|   32|          0|
    |cptG                   |  32|   0|   32|          0|
    |cptPix                 |  32|   0|   32|          0|
    |cptR                   |  32|   0|   32|          0|
    |or_ln77_8_reg_870      |   1|   0|    1|          0|
    |select_ln77_1_reg_859  |  32|   0|   32|          0|
    |select_ln77_reg_843    |  32|   0|   32|          0|
    |xor_ln77_1_reg_854     |   1|   0|    1|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 198|   0|  198|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|    detectCoul|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|    detectCoul|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|    detectCoul|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|    detectCoul|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|    detectCoul|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|    detectCoul|  return value|
|resultats         |  out|    8|      ap_vld|     resultats|       pointer|
|resultats_ap_vld  |  out|    1|      ap_vld|     resultats|       pointer|
|valid             |  out|    8|      ap_vld|         valid|       pointer|
|valid_ap_vld      |  out|    1|      ap_vld|         valid|       pointer|
|pixIn             |   in|   96|     ap_none|         pixIn|        scalar|
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 9.39>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%pixIn_read = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %pixIn"   --->   Operation 3 'read' 'pixIn_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%pixIn_r = trunc i96 %pixIn_read"   --->   Operation 4 'trunc' 'pixIn_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%pixIn_g = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %pixIn_read, i32 32, i32 63"   --->   Operation 5 'partselect' 'pixIn_g' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%pixIn_b = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %pixIn_read, i32 64, i32 95"   --->   Operation 6 'partselect' 'pixIn_b' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (2.55ns)   --->   "%icmp_ln44 = icmp_sgt  i32 %pixIn_r, i32 %pixIn_g" [seuilCout.c:44]   --->   Operation 7 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (2.55ns)   --->   "%icmp_ln44_1 = icmp_sgt  i32 %pixIn_r, i32 %pixIn_b" [seuilCout.c:44]   --->   Operation 8 'icmp' 'icmp_ln44_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.97ns)   --->   "%and_ln44 = and i1 %icmp_ln44, i1 %icmp_ln44_1" [seuilCout.c:44]   --->   Operation 9 'and' 'and_ln44' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%cptR_load = load i32 %cptR" [seuilCout.c:46]   --->   Operation 10 'load' 'cptR_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cptG_load = load i32 %cptG" [seuilCout.c:50]   --->   Operation 11 'load' 'cptG_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.55ns)   --->   "%add_ln46 = add i32 %cptR_load, i32 1" [seuilCout.c:46]   --->   Operation 12 'add' 'add_ln46' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (2.55ns)   --->   "%icmp_ln48 = icmp_sgt  i32 %pixIn_g, i32 %pixIn_r" [seuilCout.c:48]   --->   Operation 13 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (2.55ns)   --->   "%icmp_ln48_1 = icmp_sgt  i32 %pixIn_g, i32 %pixIn_b" [seuilCout.c:48]   --->   Operation 14 'icmp' 'icmp_ln48_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.97ns)   --->   "%and_ln48 = and i1 %icmp_ln48, i1 %icmp_ln48_1" [seuilCout.c:48]   --->   Operation 15 'and' 'and_ln48' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (2.55ns)   --->   "%add_ln50 = add i32 %cptG_load, i32 1" [seuilCout.c:50]   --->   Operation 16 'add' 'add_ln50' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (2.55ns)   --->   "%icmp_ln52 = icmp_sgt  i32 %pixIn_b, i32 %pixIn_r" [seuilCout.c:52]   --->   Operation 17 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.55ns)   --->   "%icmp_ln52_1 = icmp_sgt  i32 %pixIn_b, i32 %pixIn_g" [seuilCout.c:52]   --->   Operation 18 'icmp' 'icmp_ln52_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.97ns)   --->   "%and_ln52 = and i1 %icmp_ln52, i1 %icmp_ln52_1" [seuilCout.c:52]   --->   Operation 19 'and' 'and_ln52' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (2.55ns)   --->   "%icmp_ln56 = icmp_eq  i32 %pixIn_r, i32 %pixIn_g" [seuilCout.c:56]   --->   Operation 20 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.97ns)   --->   "%and_ln56 = and i1 %icmp_ln56, i1 %icmp_ln44_1" [seuilCout.c:56]   --->   Operation 21 'and' 'and_ln56' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.55ns)   --->   "%icmp_ln63 = icmp_eq  i32 %pixIn_r, i32 %pixIn_b" [seuilCout.c:63]   --->   Operation 22 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.97ns)   --->   "%and_ln63 = and i1 %icmp_ln63, i1 %icmp_ln44" [seuilCout.c:63]   --->   Operation 23 'and' 'and_ln63' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.55ns)   --->   "%icmp_ln70 = icmp_eq  i32 %pixIn_g, i32 %pixIn_b" [seuilCout.c:70]   --->   Operation 24 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.97ns)   --->   "%and_ln70 = and i1 %icmp_ln70, i1 %icmp_ln48" [seuilCout.c:70]   --->   Operation 25 'and' 'and_ln70' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.97ns)   --->   "%and_ln77 = and i1 %icmp_ln56, i1 %icmp_ln63" [seuilCout.c:77]   --->   Operation 26 'and' 'and_ln77' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_2)   --->   "%xor_ln70 = xor i1 %and_ln70, i1 1" [seuilCout.c:70]   --->   Operation 27 'xor' 'xor_ln70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_2)   --->   "%and_ln77_1 = and i1 %and_ln77, i1 %xor_ln70" [seuilCout.c:77]   --->   Operation 28 'and' 'and_ln77_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_2)   --->   "%or_ln77 = or i1 %and_ln63, i1 %and_ln77_1" [seuilCout.c:77]   --->   Operation 29 'or' 'or_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_2)   --->   "%or_ln77_1 = or i1 %or_ln77, i1 %and_ln56" [seuilCout.c:77]   --->   Operation 30 'or' 'or_ln77_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_2)   --->   "%or_ln52 = or i1 %and_ln48, i1 %and_ln52" [seuilCout.c:52]   --->   Operation 31 'or' 'or_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_2)   --->   "%xor_ln52 = xor i1 %or_ln52, i1 1" [seuilCout.c:52]   --->   Operation 32 'xor' 'xor_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln77_2 = and i1 %or_ln77_1, i1 %xor_ln52" [seuilCout.c:77]   --->   Operation 33 'and' 'and_ln77_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln56)   --->   "%select_ln44 = select i1 %and_ln44, i32 %add_ln46, i32 %cptR_load" [seuilCout.c:44]   --->   Operation 34 'select' 'select_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.97ns)   --->   "%or_ln48 = or i1 %and_ln44, i1 %and_ln48" [seuilCout.c:48]   --->   Operation 35 'or' 'or_ln48' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.97ns)   --->   "%or_ln52_1 = or i1 %or_ln48, i1 %and_ln52" [seuilCout.c:52]   --->   Operation 36 'or' 'or_ln52_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_1)   --->   "%xor_ln52_1 = xor i1 %or_ln52_1, i1 1" [seuilCout.c:52]   --->   Operation 37 'xor' 'xor_ln52_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln56_1 = and i1 %and_ln56, i1 %xor_ln52_1" [seuilCout.c:56]   --->   Operation 38 'and' 'and_ln56_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln56 = select i1 %and_ln56_1, i32 %add_ln46, i32 %select_ln44" [seuilCout.c:56]   --->   Operation 39 'select' 'select_ln56' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.97ns)   --->   "%or_ln56 = or i1 %or_ln52_1, i1 %and_ln56" [seuilCout.c:56]   --->   Operation 40 'or' 'or_ln56' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln77)   --->   "%xor_ln56 = xor i1 %or_ln56, i1 1" [seuilCout.c:56]   --->   Operation 41 'xor' 'xor_ln56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln77)   --->   "%and_ln63_1 = and i1 %and_ln63, i1 %xor_ln56" [seuilCout.c:63]   --->   Operation 42 'and' 'and_ln63_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln77)   --->   "%select_ln63 = select i1 %and_ln63_1, i32 %add_ln46, i32 %select_ln56" [seuilCout.c:63]   --->   Operation 43 'select' 'select_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.97ns)   --->   "%or_ln63 = or i1 %or_ln56, i1 %and_ln63" [seuilCout.c:63]   --->   Operation 44 'or' 'or_ln63' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_3)   --->   "%or_ln70 = or i1 %or_ln63, i1 %and_ln70" [seuilCout.c:70]   --->   Operation 45 'or' 'or_ln70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_3)   --->   "%xor_ln70_1 = xor i1 %or_ln70, i1 1" [seuilCout.c:70]   --->   Operation 46 'xor' 'xor_ln70_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln77_3 = and i1 %and_ln77, i1 %xor_ln70_1" [seuilCout.c:77]   --->   Operation 47 'and' 'and_ln77_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln77 = select i1 %and_ln77_3, i32 %add_ln46, i32 %select_ln63" [seuilCout.c:77]   --->   Operation 48 'select' 'select_ln77' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.97ns)   --->   "%or_ln77_2 = or i1 %and_ln70, i1 %and_ln77" [seuilCout.c:77]   --->   Operation 49 'or' 'or_ln77_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_1)   --->   "%xor_ln77 = xor i1 %or_ln77_2, i1 1" [seuilCout.c:77]   --->   Operation 50 'xor' 'xor_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_1)   --->   "%or_ln77_3 = or i1 %and_ln63, i1 %xor_ln77" [seuilCout.c:77]   --->   Operation 51 'or' 'or_ln77_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_1)   --->   "%xor_ln56_1 = xor i1 %and_ln56, i1 1" [seuilCout.c:56]   --->   Operation 52 'xor' 'xor_ln56_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_1)   --->   "%and_ln77_4 = and i1 %or_ln77_3, i1 %xor_ln56_1" [seuilCout.c:77]   --->   Operation 53 'and' 'and_ln77_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_1)   --->   "%or_ln77_4 = or i1 %and_ln52, i1 %and_ln77_4" [seuilCout.c:77]   --->   Operation 54 'or' 'or_ln77_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_1)   --->   "%xor_ln48 = xor i1 %and_ln48, i1 1" [seuilCout.c:48]   --->   Operation 55 'xor' 'xor_ln48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_1)   --->   "%and_ln77_5 = and i1 %or_ln77_4, i1 %xor_ln48" [seuilCout.c:77]   --->   Operation 56 'and' 'and_ln77_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_1)   --->   "%or_ln77_5 = or i1 %and_ln44, i1 %and_ln77_5" [seuilCout.c:77]   --->   Operation 57 'or' 'or_ln77_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln77_1 = xor i1 %or_ln77_5, i1 1" [seuilCout.c:77]   --->   Operation 58 'xor' 'xor_ln77_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln56_1)   --->   "%xor_ln44 = xor i1 %and_ln44, i1 1" [seuilCout.c:44]   --->   Operation 59 'xor' 'xor_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln56_1)   --->   "%and_ln48_1 = and i1 %and_ln48, i1 %xor_ln44" [seuilCout.c:48]   --->   Operation 60 'and' 'and_ln48_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln56_1)   --->   "%select_ln48 = select i1 %and_ln48_1, i32 %add_ln50, i32 %cptG_load" [seuilCout.c:48]   --->   Operation 61 'select' 'select_ln48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln56_1 = select i1 %and_ln56_1, i32 %add_ln50, i32 %select_ln48" [seuilCout.c:56]   --->   Operation 62 'select' 'select_ln56_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_1)   --->   "%xor_ln63 = xor i1 %or_ln63, i1 1" [seuilCout.c:63]   --->   Operation 63 'xor' 'xor_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_1)   --->   "%and_ln70_1 = and i1 %and_ln70, i1 %xor_ln63" [seuilCout.c:70]   --->   Operation 64 'and' 'and_ln70_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_1)   --->   "%select_ln70 = select i1 %and_ln70_1, i32 %add_ln50, i32 %select_ln56_1" [seuilCout.c:70]   --->   Operation 65 'select' 'select_ln70' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln77_1 = select i1 %and_ln77_3, i32 %add_ln50, i32 %select_ln70" [seuilCout.c:77]   --->   Operation 66 'select' 'select_ln77_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_8)   --->   "%or_ln77_6 = or i1 %or_ln77_2, i1 %and_ln63" [seuilCout.c:77]   --->   Operation 67 'or' 'or_ln77_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_8)   --->   "%xor_ln77_2 = xor i1 %or_ln77_6, i1 1" [seuilCout.c:77]   --->   Operation 68 'xor' 'xor_ln77_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_8)   --->   "%or_ln77_7 = or i1 %and_ln56, i1 %xor_ln77_2" [seuilCout.c:77]   --->   Operation 69 'or' 'or_ln77_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_8)   --->   "%and_ln52_1 = and i1 %icmp_ln52, i1 %icmp_ln52_1" [seuilCout.c:52]   --->   Operation 70 'and' 'and_ln52_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_8)   --->   "%xor_ln52_2 = xor i1 %and_ln52_1, i1 1" [seuilCout.c:52]   --->   Operation 71 'xor' 'xor_ln52_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_8)   --->   "%and_ln77_6 = and i1 %or_ln77_7, i1 %xor_ln52_2" [seuilCout.c:77]   --->   Operation 72 'and' 'and_ln77_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln77_8 = or i1 %or_ln48, i1 %and_ln77_6" [seuilCout.c:77]   --->   Operation 73 'or' 'or_ln77_8' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 10.7>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%spectopmodule_ln26 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [seuilCout.c:26]   --->   Operation 74 'spectopmodule' 'spectopmodule_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %resultats"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %resultats, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %valid"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %valid, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i96 %pixIn"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %pixIn, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%cptB_load = load i32 %cptB" [seuilCout.c:54]   --->   Operation 81 'load' 'cptB_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln120_2)   --->   "%xor_ln77_3 = xor i1 %or_ln77_8, i1 1" [seuilCout.c:77]   --->   Operation 82 'xor' 'xor_ln77_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (2.55ns)   --->   "%add_ln70 = add i32 %cptB_load, i32 1" [seuilCout.c:70]   --->   Operation 83 'add' 'add_ln70' <Predicate = (!or_ln77_8)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.69ns)   --->   "%select_ln77_2 = select i1 %or_ln77_8, i32 %cptB_load, i32 %add_ln70" [seuilCout.c:77]   --->   Operation 84 'select' 'select_ln77_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%cptPix_load = load i32 %cptPix" [seuilCout.c:88]   --->   Operation 85 'load' 'cptPix_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (2.55ns)   --->   "%add_ln88 = add i32 %cptPix_load, i32 1" [seuilCout.c:88]   --->   Operation 86 'add' 'add_ln88' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (2.55ns)   --->   "%icmp_ln90 = icmp_sgt  i32 %select_ln77, i32 %select_ln77_1" [seuilCout.c:90]   --->   Operation 87 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (2.55ns)   --->   "%icmp_ln90_1 = icmp_sgt  i32 %select_ln77, i32 %select_ln77_2" [seuilCout.c:90]   --->   Operation 88 'icmp' 'icmp_ln90_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.97ns)   --->   "%and_ln90 = and i1 %icmp_ln90, i1 %icmp_ln90_1" [seuilCout.c:90]   --->   Operation 89 'and' 'and_ln90' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (2.55ns)   --->   "%icmp_ln94 = icmp_sgt  i32 %select_ln77_1, i32 %select_ln77" [seuilCout.c:94]   --->   Operation 90 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (2.55ns)   --->   "%icmp_ln94_1 = icmp_sgt  i32 %select_ln77_1, i32 %select_ln77_2" [seuilCout.c:94]   --->   Operation 91 'icmp' 'icmp_ln94_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.97ns)   --->   "%and_ln94 = and i1 %icmp_ln94, i1 %icmp_ln94_1" [seuilCout.c:94]   --->   Operation 92 'and' 'and_ln94' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (2.55ns)   --->   "%icmp_ln98 = icmp_sgt  i32 %select_ln77_2, i32 %select_ln77" [seuilCout.c:98]   --->   Operation 93 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (2.55ns)   --->   "%icmp_ln98_1 = icmp_sgt  i32 %select_ln77_2, i32 %select_ln77_1" [seuilCout.c:98]   --->   Operation 94 'icmp' 'icmp_ln98_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.97ns)   --->   "%and_ln98 = and i1 %icmp_ln98, i1 %icmp_ln98_1" [seuilCout.c:98]   --->   Operation 95 'and' 'and_ln98' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (2.55ns)   --->   "%icmp_ln102 = icmp_eq  i32 %select_ln77, i32 %select_ln77_1" [seuilCout.c:102]   --->   Operation 96 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln102_1)   --->   "%and_ln102 = and i1 %icmp_ln102, i1 %icmp_ln90_1" [seuilCout.c:102]   --->   Operation 97 'and' 'and_ln102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (2.55ns)   --->   "%icmp_ln106 = icmp_ne  i32 %select_ln77, i32 %select_ln77_2" [seuilCout.c:106]   --->   Operation 98 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln106)   --->   "%xor_ln106 = xor i1 %icmp_ln90, i1 1" [seuilCout.c:106]   --->   Operation 99 'xor' 'xor_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln106)   --->   "%or_ln106 = or i1 %icmp_ln106, i1 %xor_ln106" [seuilCout.c:106]   --->   Operation 100 'or' 'or_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (2.55ns)   --->   "%icmp_ln110 = icmp_eq  i32 %select_ln77_1, i32 %select_ln77_2" [seuilCout.c:110]   --->   Operation 101 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.97ns)   --->   "%and_ln110 = and i1 %icmp_ln94, i1 %icmp_ln110" [seuilCout.c:110]   --->   Operation 102 'and' 'and_ln110' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln106)   --->   "%zext_ln90 = zext i1 %and_ln110" [seuilCout.c:90]   --->   Operation 103 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_1)   --->   "%xor_ln90 = xor i1 %and_ln90, i1 1" [seuilCout.c:90]   --->   Operation 104 'xor' 'xor_ln90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_1)   --->   "%and_ln94_1 = and i1 %and_ln94, i1 %xor_ln90" [seuilCout.c:94]   --->   Operation 105 'and' 'and_ln94_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.97ns)   --->   "%or_ln94 = or i1 %and_ln90, i1 %and_ln94" [seuilCout.c:94]   --->   Operation 106 'or' 'or_ln94' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_1)   --->   "%xor_ln94 = xor i1 %or_ln94, i1 1" [seuilCout.c:94]   --->   Operation 107 'xor' 'xor_ln94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln98_1 = and i1 %and_ln98, i1 %xor_ln94" [seuilCout.c:98]   --->   Operation 108 'and' 'and_ln98_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_1)   --->   "%select_ln98 = select i1 %and_ln98_1, i2 0, i2 1" [seuilCout.c:98]   --->   Operation 109 'select' 'select_ln98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_1)   --->   "%or_ln98 = or i1 %and_ln98_1, i1 %and_ln94_1" [seuilCout.c:98]   --->   Operation 110 'or' 'or_ln98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln98_1 = select i1 %or_ln98, i2 %select_ln98, i2 2" [seuilCout.c:98]   --->   Operation 111 'select' 'select_ln98_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node or_ln102_1)   --->   "%or_ln102 = or i1 %and_ln98, i1 %and_ln102" [seuilCout.c:102]   --->   Operation 112 'or' 'or_ln102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln102_1 = or i1 %or_ln102, i1 %or_ln94" [seuilCout.c:102]   --->   Operation 113 'or' 'or_ln102_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln106)   --->   "%xor_ln102 = xor i1 %or_ln102_1, i1 1" [seuilCout.c:102]   --->   Operation 114 'xor' 'xor_ln102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln106)   --->   "%and_ln106 = and i1 %or_ln106, i1 %xor_ln102" [seuilCout.c:106]   --->   Operation 115 'and' 'and_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln106 = select i1 %and_ln106, i2 %zext_ln90, i2 %select_ln98_1" [seuilCout.c:106]   --->   Operation 116 'select' 'select_ln106' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i2 %select_ln106" [seuilCout.c:106]   --->   Operation 117 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_2)   --->   "%xor_ln106_1 = xor i1 %icmp_ln106, i1 1" [seuilCout.c:106]   --->   Operation 118 'xor' 'xor_ln106_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_2)   --->   "%and_ln106_1 = and i1 %icmp_ln90, i1 %xor_ln106_1" [seuilCout.c:106]   --->   Operation 119 'and' 'and_ln106_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_2)   --->   "%or_ln106_1 = or i1 %or_ln102_1, i1 %and_ln106_1" [seuilCout.c:106]   --->   Operation 120 'or' 'or_ln106_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln106_2 = or i1 %or_ln106_1, i1 %and_ln110" [seuilCout.c:106]   --->   Operation 121 'or' 'or_ln106_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i1 %or_ln106_2" [seuilCout.c:91]   --->   Operation 122 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%write_ln91 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %resultats, i8 %zext_ln106" [seuilCout.c:91]   --->   Operation 123 'write' 'write_ln91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %valid, i8 %zext_ln91" [seuilCout.c:92]   --->   Operation 124 'write' 'write_ln92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (2.55ns)   --->   "%icmp_ln120 = icmp_eq  i32 %add_ln88, i32 107200" [seuilCout.c:120]   --->   Operation 125 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node or_ln120)   --->   "%or_ln120_3 = or i1 %and_ln77_2, i1 %icmp_ln120" [seuilCout.c:120]   --->   Operation 126 'or' 'or_ln120_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln120 = or i1 %or_ln120_3, i1 %and_ln44" [seuilCout.c:120]   --->   Operation 127 'or' 'or_ln120' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.69ns)   --->   "%select_ln120 = select i1 %icmp_ln120, i32 0, i32 %select_ln77" [seuilCout.c:120]   --->   Operation 128 'select' 'select_ln120' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln120_1 = or i1 %icmp_ln120, i1 %xor_ln77_1" [seuilCout.c:120]   --->   Operation 129 'or' 'or_ln120_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.69ns)   --->   "%select_ln120_1 = select i1 %icmp_ln120, i32 0, i32 %select_ln77_1" [seuilCout.c:120]   --->   Operation 130 'select' 'select_ln120_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln120_2 = or i1 %icmp_ln120, i1 %xor_ln77_3" [seuilCout.c:120]   --->   Operation 131 'or' 'or_ln120_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.69ns)   --->   "%select_ln120_2 = select i1 %icmp_ln120, i32 0, i32 %select_ln77_2" [seuilCout.c:120]   --->   Operation 132 'select' 'select_ln120_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.69ns)   --->   "%select_ln120_3 = select i1 %icmp_ln120, i32 0, i32 %add_ln88" [seuilCout.c:120]   --->   Operation 133 'select' 'select_ln120_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%store_ln88 = store i32 %select_ln120_3, i32 %cptPix" [seuilCout.c:88]   --->   Operation 134 'store' 'store_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %or_ln120_2, void %if.end88.new4, void %mergeST3" [seuilCout.c:120]   --->   Operation 135 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%store_ln54 = store i32 %select_ln120_2, i32 %cptB" [seuilCout.c:54]   --->   Operation 136 'store' 'store_ln54' <Predicate = (or_ln120_2)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end88.new4"   --->   Operation 137 'br' 'br_ln0' <Predicate = (or_ln120_2)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %or_ln120_1, void %if.end88.new2, void %mergeST1" [seuilCout.c:120]   --->   Operation 138 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %select_ln120_1, i32 %cptG" [seuilCout.c:50]   --->   Operation 139 'store' 'store_ln50' <Predicate = (or_ln120_1)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end88.new2"   --->   Operation 140 'br' 'br_ln0' <Predicate = (or_ln120_1)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %or_ln120, void %if.end88.new, void %mergeST" [seuilCout.c:120]   --->   Operation 141 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%store_ln46 = store i32 %select_ln120, i32 %cptR" [seuilCout.c:46]   --->   Operation 142 'store' 'store_ln46' <Predicate = (or_ln120)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end88.new"   --->   Operation 143 'br' 'br_ln0' <Predicate = (or_ln120)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%ret_ln127 = ret" [seuilCout.c:127]   --->   Operation 144 'ret' 'ret_ln127' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ resultats]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ valid]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ pixIn]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cptR]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ cptG]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ cptB]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ cptPix]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pixIn_read         (read         ) [ 000]
pixIn_r            (trunc        ) [ 000]
pixIn_g            (partselect   ) [ 000]
pixIn_b            (partselect   ) [ 000]
icmp_ln44          (icmp         ) [ 000]
icmp_ln44_1        (icmp         ) [ 000]
and_ln44           (and          ) [ 001]
cptR_load          (load         ) [ 000]
cptG_load          (load         ) [ 000]
add_ln46           (add          ) [ 000]
icmp_ln48          (icmp         ) [ 000]
icmp_ln48_1        (icmp         ) [ 000]
and_ln48           (and          ) [ 000]
add_ln50           (add          ) [ 000]
icmp_ln52          (icmp         ) [ 000]
icmp_ln52_1        (icmp         ) [ 000]
and_ln52           (and          ) [ 000]
icmp_ln56          (icmp         ) [ 000]
and_ln56           (and          ) [ 000]
icmp_ln63          (icmp         ) [ 000]
and_ln63           (and          ) [ 000]
icmp_ln70          (icmp         ) [ 000]
and_ln70           (and          ) [ 000]
and_ln77           (and          ) [ 000]
xor_ln70           (xor          ) [ 000]
and_ln77_1         (and          ) [ 000]
or_ln77            (or           ) [ 000]
or_ln77_1          (or           ) [ 000]
or_ln52            (or           ) [ 000]
xor_ln52           (xor          ) [ 000]
and_ln77_2         (and          ) [ 001]
select_ln44        (select       ) [ 000]
or_ln48            (or           ) [ 000]
or_ln52_1          (or           ) [ 000]
xor_ln52_1         (xor          ) [ 000]
and_ln56_1         (and          ) [ 000]
select_ln56        (select       ) [ 000]
or_ln56            (or           ) [ 000]
xor_ln56           (xor          ) [ 000]
and_ln63_1         (and          ) [ 000]
select_ln63        (select       ) [ 000]
or_ln63            (or           ) [ 000]
or_ln70            (or           ) [ 000]
xor_ln70_1         (xor          ) [ 000]
and_ln77_3         (and          ) [ 000]
select_ln77        (select       ) [ 001]
or_ln77_2          (or           ) [ 000]
xor_ln77           (xor          ) [ 000]
or_ln77_3          (or           ) [ 000]
xor_ln56_1         (xor          ) [ 000]
and_ln77_4         (and          ) [ 000]
or_ln77_4          (or           ) [ 000]
xor_ln48           (xor          ) [ 000]
and_ln77_5         (and          ) [ 000]
or_ln77_5          (or           ) [ 000]
xor_ln77_1         (xor          ) [ 001]
xor_ln44           (xor          ) [ 000]
and_ln48_1         (and          ) [ 000]
select_ln48        (select       ) [ 000]
select_ln56_1      (select       ) [ 000]
xor_ln63           (xor          ) [ 000]
and_ln70_1         (and          ) [ 000]
select_ln70        (select       ) [ 000]
select_ln77_1      (select       ) [ 001]
or_ln77_6          (or           ) [ 000]
xor_ln77_2         (xor          ) [ 000]
or_ln77_7          (or           ) [ 000]
and_ln52_1         (and          ) [ 000]
xor_ln52_2         (xor          ) [ 000]
and_ln77_6         (and          ) [ 000]
or_ln77_8          (or           ) [ 001]
spectopmodule_ln26 (spectopmodule) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specinterface_ln0  (specinterface) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specinterface_ln0  (specinterface) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specinterface_ln0  (specinterface) [ 000]
cptB_load          (load         ) [ 000]
xor_ln77_3         (xor          ) [ 000]
add_ln70           (add          ) [ 000]
select_ln77_2      (select       ) [ 000]
cptPix_load        (load         ) [ 000]
add_ln88           (add          ) [ 000]
icmp_ln90          (icmp         ) [ 000]
icmp_ln90_1        (icmp         ) [ 000]
and_ln90           (and          ) [ 000]
icmp_ln94          (icmp         ) [ 000]
icmp_ln94_1        (icmp         ) [ 000]
and_ln94           (and          ) [ 000]
icmp_ln98          (icmp         ) [ 000]
icmp_ln98_1        (icmp         ) [ 000]
and_ln98           (and          ) [ 000]
icmp_ln102         (icmp         ) [ 000]
and_ln102          (and          ) [ 000]
icmp_ln106         (icmp         ) [ 000]
xor_ln106          (xor          ) [ 000]
or_ln106           (or           ) [ 000]
icmp_ln110         (icmp         ) [ 000]
and_ln110          (and          ) [ 000]
zext_ln90          (zext         ) [ 000]
xor_ln90           (xor          ) [ 000]
and_ln94_1         (and          ) [ 000]
or_ln94            (or           ) [ 000]
xor_ln94           (xor          ) [ 000]
and_ln98_1         (and          ) [ 000]
select_ln98        (select       ) [ 000]
or_ln98            (or           ) [ 000]
select_ln98_1      (select       ) [ 000]
or_ln102           (or           ) [ 000]
or_ln102_1         (or           ) [ 000]
xor_ln102          (xor          ) [ 000]
and_ln106          (and          ) [ 000]
select_ln106       (select       ) [ 000]
zext_ln106         (zext         ) [ 000]
xor_ln106_1        (xor          ) [ 000]
and_ln106_1        (and          ) [ 000]
or_ln106_1         (or           ) [ 000]
or_ln106_2         (or           ) [ 000]
zext_ln91          (zext         ) [ 000]
write_ln91         (write        ) [ 000]
write_ln92         (write        ) [ 000]
icmp_ln120         (icmp         ) [ 000]
or_ln120_3         (or           ) [ 000]
or_ln120           (or           ) [ 001]
select_ln120       (select       ) [ 000]
or_ln120_1         (or           ) [ 001]
select_ln120_1     (select       ) [ 000]
or_ln120_2         (or           ) [ 001]
select_ln120_2     (select       ) [ 000]
select_ln120_3     (select       ) [ 000]
store_ln88         (store        ) [ 000]
br_ln120           (br           ) [ 000]
store_ln54         (store        ) [ 000]
br_ln0             (br           ) [ 000]
br_ln120           (br           ) [ 000]
store_ln50         (store        ) [ 000]
br_ln0             (br           ) [ 000]
br_ln120           (br           ) [ 000]
store_ln46         (store        ) [ 000]
br_ln0             (br           ) [ 000]
ret_ln127          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="resultats">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resultats"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="valid">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="valid"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pixIn">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixIn"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cptR">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cptR"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cptG">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cptG"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cptB">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cptB"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cptPix">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cptPix"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i96"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="pixIn_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="96" slack="0"/>
<pin id="58" dir="0" index="1" bw="96" slack="0"/>
<pin id="59" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixIn_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="write_ln91_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="0"/>
<pin id="65" dir="0" index="2" bw="2" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln91/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="write_ln92_write_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="0" slack="0"/>
<pin id="71" dir="0" index="1" bw="8" slack="0"/>
<pin id="72" dir="0" index="2" bw="1" slack="0"/>
<pin id="73" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln92/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="pixIn_r_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="96" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pixIn_r/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="pixIn_g_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="96" slack="0"/>
<pin id="83" dir="0" index="2" bw="7" slack="0"/>
<pin id="84" dir="0" index="3" bw="7" slack="0"/>
<pin id="85" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixIn_g/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="pixIn_b_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="96" slack="0"/>
<pin id="93" dir="0" index="2" bw="8" slack="0"/>
<pin id="94" dir="0" index="3" bw="8" slack="0"/>
<pin id="95" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixIn_b/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="icmp_ln44_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="icmp_ln44_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="and_ln44_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln44/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="cptR_load_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cptR_load/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="cptG_load_load_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cptG_load/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add_ln46_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln48_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln48_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48_1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="and_ln48_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln48/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="add_ln50_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln52_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln52_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="and_ln52_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln56_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="and_ln56_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln56/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln63_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="and_ln63_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln63/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln70_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="and_ln70_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln70/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="and_ln77_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="xor_ln70_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln70/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="and_ln77_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77_1/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="or_ln77_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="or_ln77_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_1/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="or_ln52_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="xor_ln52_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln52/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="and_ln77_2_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77_2/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="select_ln44_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="0" index="2" bw="32" slack="0"/>
<pin id="262" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="or_ln48_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln48/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="or_ln52_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_1/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="xor_ln52_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln52_1/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="and_ln56_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln56_1/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="select_ln56_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="0" index="2" bw="32" slack="0"/>
<pin id="294" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="or_ln56_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln56/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="xor_ln56_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln56/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="and_ln63_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln63_1/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="select_ln63_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="0" index="2" bw="32" slack="0"/>
<pin id="320" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="or_ln63_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln63/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="or_ln70_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln70/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="xor_ln70_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln70_1/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="and_ln77_3_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77_3/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="select_ln77_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="0" index="2" bw="32" slack="0"/>
<pin id="352" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="or_ln77_2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_2/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="xor_ln77_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln77/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="or_ln77_3_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_3/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="xor_ln56_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln56_1/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="and_ln77_4_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77_4/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="or_ln77_4_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_4/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="xor_ln48_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln48/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="and_ln77_5_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77_5/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="or_ln77_5_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_5/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="xor_ln77_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln77_1/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="xor_ln44_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="and_ln48_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln48_1/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="select_ln48_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="0" index="2" bw="32" slack="0"/>
<pin id="432" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln48/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="select_ln56_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="0" index="2" bw="32" slack="0"/>
<pin id="440" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56_1/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="xor_ln63_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln63/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="and_ln70_1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln70_1/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="select_ln70_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="0" index="2" bw="32" slack="0"/>
<pin id="460" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln70/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="select_ln77_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="0" index="2" bw="32" slack="0"/>
<pin id="468" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77_1/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="or_ln77_6_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_6/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="xor_ln77_2_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln77_2/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="or_ln77_7_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_7/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="and_ln52_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52_1/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="xor_ln52_2_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln52_2/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="and_ln77_6_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77_6/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="or_ln77_8_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_8/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="cptB_load_load_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cptB_load/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="xor_ln77_3_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="1"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln77_3/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln70_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="select_ln77_2_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="1"/>
<pin id="531" dir="0" index="1" bw="32" slack="0"/>
<pin id="532" dir="0" index="2" bw="32" slack="0"/>
<pin id="533" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77_2/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="cptPix_load_load_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cptPix_load/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="add_ln88_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="icmp_ln90_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="1"/>
<pin id="548" dir="0" index="1" bw="32" slack="1"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="icmp_ln90_1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="1"/>
<pin id="552" dir="0" index="1" bw="32" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90_1/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="and_ln90_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln90/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="icmp_ln94_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="1"/>
<pin id="563" dir="0" index="1" bw="32" slack="1"/>
<pin id="564" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="icmp_ln94_1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="1"/>
<pin id="567" dir="0" index="1" bw="32" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94_1/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="and_ln94_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln94/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="icmp_ln98_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="0"/>
<pin id="578" dir="0" index="1" bw="32" slack="1"/>
<pin id="579" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98/2 "/>
</bind>
</comp>

<comp id="581" class="1004" name="icmp_ln98_1_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="0"/>
<pin id="583" dir="0" index="1" bw="32" slack="1"/>
<pin id="584" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98_1/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="and_ln98_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln98/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="icmp_ln102_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="1"/>
<pin id="594" dir="0" index="1" bw="32" slack="1"/>
<pin id="595" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln102/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="and_ln102_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="0"/>
<pin id="599" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln102/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="icmp_ln106_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="0" index="1" bw="32" slack="0"/>
<pin id="605" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="xor_ln106_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln106/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="or_ln106_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="1" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln106/2 "/>
</bind>
</comp>

<comp id="619" class="1004" name="icmp_ln110_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="1"/>
<pin id="621" dir="0" index="1" bw="32" slack="0"/>
<pin id="622" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="and_ln110_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln110/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="zext_ln90_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/2 "/>
</bind>
</comp>

<comp id="634" class="1004" name="xor_ln90_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln90/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="and_ln94_1_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln94_1/2 "/>
</bind>
</comp>

<comp id="646" class="1004" name="or_ln94_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln94/2 "/>
</bind>
</comp>

<comp id="652" class="1004" name="xor_ln94_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln94/2 "/>
</bind>
</comp>

<comp id="658" class="1004" name="and_ln98_1_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln98_1/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="select_ln98_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="2" slack="0"/>
<pin id="667" dir="0" index="2" bw="2" slack="0"/>
<pin id="668" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln98/2 "/>
</bind>
</comp>

<comp id="672" class="1004" name="or_ln98_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="1" slack="0"/>
<pin id="675" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln98/2 "/>
</bind>
</comp>

<comp id="678" class="1004" name="select_ln98_1_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="0" index="1" bw="2" slack="0"/>
<pin id="681" dir="0" index="2" bw="2" slack="0"/>
<pin id="682" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln98_1/2 "/>
</bind>
</comp>

<comp id="686" class="1004" name="or_ln102_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="1" slack="0"/>
<pin id="689" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln102/2 "/>
</bind>
</comp>

<comp id="692" class="1004" name="or_ln102_1_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="1" slack="0"/>
<pin id="695" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln102_1/2 "/>
</bind>
</comp>

<comp id="698" class="1004" name="xor_ln102_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln102/2 "/>
</bind>
</comp>

<comp id="704" class="1004" name="and_ln106_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln106/2 "/>
</bind>
</comp>

<comp id="710" class="1004" name="select_ln106_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="2" slack="0"/>
<pin id="713" dir="0" index="2" bw="2" slack="0"/>
<pin id="714" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln106/2 "/>
</bind>
</comp>

<comp id="718" class="1004" name="zext_ln106_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="2" slack="0"/>
<pin id="720" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/2 "/>
</bind>
</comp>

<comp id="723" class="1004" name="xor_ln106_1_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="0" index="1" bw="1" slack="0"/>
<pin id="726" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln106_1/2 "/>
</bind>
</comp>

<comp id="729" class="1004" name="and_ln106_1_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="0" index="1" bw="1" slack="0"/>
<pin id="732" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln106_1/2 "/>
</bind>
</comp>

<comp id="735" class="1004" name="or_ln106_1_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="0" index="1" bw="1" slack="0"/>
<pin id="738" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln106_1/2 "/>
</bind>
</comp>

<comp id="741" class="1004" name="or_ln106_2_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="0"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln106_2/2 "/>
</bind>
</comp>

<comp id="747" class="1004" name="zext_ln91_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/2 "/>
</bind>
</comp>

<comp id="752" class="1004" name="icmp_ln120_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="0"/>
<pin id="754" dir="0" index="1" bw="32" slack="0"/>
<pin id="755" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln120/2 "/>
</bind>
</comp>

<comp id="758" class="1004" name="or_ln120_3_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="1"/>
<pin id="760" dir="0" index="1" bw="1" slack="0"/>
<pin id="761" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120_3/2 "/>
</bind>
</comp>

<comp id="763" class="1004" name="or_ln120_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="0"/>
<pin id="765" dir="0" index="1" bw="1" slack="1"/>
<pin id="766" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120/2 "/>
</bind>
</comp>

<comp id="768" class="1004" name="select_ln120_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="32" slack="0"/>
<pin id="771" dir="0" index="2" bw="32" slack="1"/>
<pin id="772" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120/2 "/>
</bind>
</comp>

<comp id="775" class="1004" name="or_ln120_1_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="1" slack="1"/>
<pin id="778" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120_1/2 "/>
</bind>
</comp>

<comp id="780" class="1004" name="select_ln120_1_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="32" slack="0"/>
<pin id="783" dir="0" index="2" bw="32" slack="1"/>
<pin id="784" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120_1/2 "/>
</bind>
</comp>

<comp id="787" class="1004" name="or_ln120_2_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="0"/>
<pin id="789" dir="0" index="1" bw="1" slack="0"/>
<pin id="790" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120_2/2 "/>
</bind>
</comp>

<comp id="793" class="1004" name="select_ln120_2_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="0"/>
<pin id="795" dir="0" index="1" bw="32" slack="0"/>
<pin id="796" dir="0" index="2" bw="32" slack="0"/>
<pin id="797" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120_2/2 "/>
</bind>
</comp>

<comp id="801" class="1004" name="select_ln120_3_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="0"/>
<pin id="803" dir="0" index="1" bw="32" slack="0"/>
<pin id="804" dir="0" index="2" bw="32" slack="0"/>
<pin id="805" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120_3/2 "/>
</bind>
</comp>

<comp id="809" class="1004" name="store_ln88_store_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="0"/>
<pin id="811" dir="0" index="1" bw="32" slack="0"/>
<pin id="812" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/2 "/>
</bind>
</comp>

<comp id="815" class="1004" name="store_ln54_store_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="0"/>
<pin id="817" dir="0" index="1" bw="32" slack="0"/>
<pin id="818" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/2 "/>
</bind>
</comp>

<comp id="821" class="1004" name="store_ln50_store_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="0"/>
<pin id="823" dir="0" index="1" bw="32" slack="0"/>
<pin id="824" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/2 "/>
</bind>
</comp>

<comp id="827" class="1004" name="store_ln46_store_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="0"/>
<pin id="829" dir="0" index="1" bw="32" slack="0"/>
<pin id="830" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="833" class="1005" name="and_ln44_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="1"/>
<pin id="835" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln44 "/>
</bind>
</comp>

<comp id="838" class="1005" name="and_ln77_2_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="1"/>
<pin id="840" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln77_2 "/>
</bind>
</comp>

<comp id="843" class="1005" name="select_ln77_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="32" slack="1"/>
<pin id="845" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln77 "/>
</bind>
</comp>

<comp id="854" class="1005" name="xor_ln77_1_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="1"/>
<pin id="856" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln77_1 "/>
</bind>
</comp>

<comp id="859" class="1005" name="select_ln77_1_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="1"/>
<pin id="861" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln77_1 "/>
</bind>
</comp>

<comp id="870" class="1005" name="or_ln77_8_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="1"/>
<pin id="872" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln77_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="52" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="52" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="79"><net_src comp="56" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="56" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="80" pin=3"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="56" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="104"><net_src comp="76" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="80" pin="4"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="76" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="90" pin="4"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="100" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="106" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="118" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="80" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="76" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="80" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="90" pin="4"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="132" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="138" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="122" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="90" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="76" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="90" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="80" pin="4"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="156" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="162" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="76" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="80" pin="4"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="174" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="106" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="76" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="90" pin="4"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="100" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="80" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="90" pin="4"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="198" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="132" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="174" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="186" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="204" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="28" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="210" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="216" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="192" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="222" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="180" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="144" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="168" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="28" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="234" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="246" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="263"><net_src comp="112" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="126" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="118" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="270"><net_src comp="112" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="144" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="266" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="168" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="28" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="180" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="278" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="284" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="126" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="258" pin="3"/><net_sink comp="290" pin=2"/></net>

<net id="302"><net_src comp="272" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="180" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="298" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="28" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="192" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="304" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="321"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="126" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="290" pin="3"/><net_sink comp="316" pin=2"/></net>

<net id="328"><net_src comp="298" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="192" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="324" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="204" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="330" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="28" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="210" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="336" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="353"><net_src comp="342" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="126" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="316" pin="3"/><net_sink comp="348" pin=2"/></net>

<net id="360"><net_src comp="204" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="210" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="28" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="192" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="362" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="180" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="28" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="368" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="374" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="168" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="380" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="144" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="28" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="386" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="392" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="112" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="398" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="404" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="28" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="112" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="28" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="144" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="416" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="433"><net_src comp="422" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="150" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="122" pin="1"/><net_sink comp="428" pin=2"/></net>

<net id="441"><net_src comp="284" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="150" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="428" pin="3"/><net_sink comp="436" pin=2"/></net>

<net id="448"><net_src comp="324" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="28" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="204" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="444" pin="2"/><net_sink comp="450" pin=1"/></net>

<net id="461"><net_src comp="450" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="150" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="436" pin="3"/><net_sink comp="456" pin=2"/></net>

<net id="469"><net_src comp="342" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="150" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="456" pin="3"/><net_sink comp="464" pin=2"/></net>

<net id="476"><net_src comp="356" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="192" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="472" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="28" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="180" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="478" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="156" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="162" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="490" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="28" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="484" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="496" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="266" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="502" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="517"><net_src comp="10" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="28" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="527"><net_src comp="514" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="26" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="534"><net_src comp="514" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="535"><net_src comp="523" pin="2"/><net_sink comp="529" pin=2"/></net>

<net id="539"><net_src comp="12" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="536" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="26" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="554"><net_src comp="529" pin="3"/><net_sink comp="550" pin=1"/></net>

<net id="559"><net_src comp="546" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="550" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="569"><net_src comp="529" pin="3"/><net_sink comp="565" pin=1"/></net>

<net id="574"><net_src comp="561" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="565" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="529" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="585"><net_src comp="529" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="590"><net_src comp="576" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="581" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="600"><net_src comp="592" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="550" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="529" pin="3"/><net_sink comp="602" pin=1"/></net>

<net id="611"><net_src comp="546" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="28" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="602" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="607" pin="2"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="529" pin="3"/><net_sink comp="619" pin=1"/></net>

<net id="628"><net_src comp="561" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="619" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="633"><net_src comp="624" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="638"><net_src comp="555" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="28" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="570" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="634" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="555" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="570" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="646" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="28" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="586" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="652" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="669"><net_src comp="658" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="46" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="671"><net_src comp="48" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="676"><net_src comp="658" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="640" pin="2"/><net_sink comp="672" pin=1"/></net>

<net id="683"><net_src comp="672" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="684"><net_src comp="664" pin="3"/><net_sink comp="678" pin=1"/></net>

<net id="685"><net_src comp="50" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="690"><net_src comp="586" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="596" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="686" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="646" pin="2"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="692" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="28" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="708"><net_src comp="613" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="698" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="715"><net_src comp="704" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="716"><net_src comp="630" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="717"><net_src comp="678" pin="3"/><net_sink comp="710" pin=2"/></net>

<net id="721"><net_src comp="710" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="727"><net_src comp="602" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="28" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="733"><net_src comp="546" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="723" pin="2"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="692" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="729" pin="2"/><net_sink comp="735" pin=1"/></net>

<net id="745"><net_src comp="735" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="624" pin="2"/><net_sink comp="741" pin=1"/></net>

<net id="750"><net_src comp="741" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="756"><net_src comp="540" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="54" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="762"><net_src comp="752" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="767"><net_src comp="758" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="773"><net_src comp="752" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="40" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="779"><net_src comp="752" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="785"><net_src comp="752" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="786"><net_src comp="40" pin="0"/><net_sink comp="780" pin=1"/></net>

<net id="791"><net_src comp="752" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="518" pin="2"/><net_sink comp="787" pin=1"/></net>

<net id="798"><net_src comp="752" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="799"><net_src comp="40" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="800"><net_src comp="529" pin="3"/><net_sink comp="793" pin=2"/></net>

<net id="806"><net_src comp="752" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="807"><net_src comp="40" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="808"><net_src comp="540" pin="2"/><net_sink comp="801" pin=2"/></net>

<net id="813"><net_src comp="801" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="12" pin="0"/><net_sink comp="809" pin=1"/></net>

<net id="819"><net_src comp="793" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="10" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="825"><net_src comp="780" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="8" pin="0"/><net_sink comp="821" pin=1"/></net>

<net id="831"><net_src comp="768" pin="3"/><net_sink comp="827" pin=0"/></net>

<net id="832"><net_src comp="6" pin="0"/><net_sink comp="827" pin=1"/></net>

<net id="836"><net_src comp="112" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="841"><net_src comp="252" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="846"><net_src comp="348" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="848"><net_src comp="843" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="849"><net_src comp="843" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="850"><net_src comp="843" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="851"><net_src comp="843" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="852"><net_src comp="843" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="853"><net_src comp="843" pin="1"/><net_sink comp="768" pin=2"/></net>

<net id="857"><net_src comp="410" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="862"><net_src comp="464" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="864"><net_src comp="859" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="865"><net_src comp="859" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="866"><net_src comp="859" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="867"><net_src comp="859" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="868"><net_src comp="859" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="869"><net_src comp="859" pin="1"/><net_sink comp="780" pin=2"/></net>

<net id="873"><net_src comp="508" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="875"><net_src comp="870" pin="1"/><net_sink comp="529" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: resultats | {2 }
	Port: valid | {2 }
	Port: cptR | {2 }
	Port: cptG | {2 }
	Port: cptB | {2 }
	Port: cptPix | {2 }
 - Input state : 
	Port: detectCoul : pixIn | {1 }
	Port: detectCoul : cptR | {1 }
	Port: detectCoul : cptG | {1 }
	Port: detectCoul : cptB | {2 }
	Port: detectCoul : cptPix | {2 }
  - Chain level:
	State 1
		icmp_ln44 : 1
		icmp_ln44_1 : 1
		and_ln44 : 2
		add_ln46 : 1
		icmp_ln48 : 1
		icmp_ln48_1 : 1
		and_ln48 : 2
		add_ln50 : 1
		icmp_ln52 : 1
		icmp_ln52_1 : 1
		and_ln52 : 2
		icmp_ln56 : 1
		and_ln56 : 2
		icmp_ln63 : 1
		and_ln63 : 2
		icmp_ln70 : 1
		and_ln70 : 2
		and_ln77 : 2
		xor_ln70 : 2
		and_ln77_1 : 2
		or_ln77 : 2
		or_ln77_1 : 2
		or_ln52 : 2
		xor_ln52 : 2
		and_ln77_2 : 2
		select_ln44 : 2
		or_ln48 : 2
		or_ln52_1 : 2
		xor_ln52_1 : 2
		and_ln56_1 : 2
		select_ln56 : 2
		or_ln56 : 2
		xor_ln56 : 2
		and_ln63_1 : 2
		select_ln63 : 2
		or_ln63 : 2
		or_ln70 : 2
		xor_ln70_1 : 2
		and_ln77_3 : 2
		select_ln77 : 2
		or_ln77_2 : 2
		xor_ln77 : 2
		or_ln77_3 : 2
		xor_ln56_1 : 2
		and_ln77_4 : 2
		or_ln77_4 : 2
		xor_ln48 : 2
		and_ln77_5 : 2
		or_ln77_5 : 2
		xor_ln77_1 : 2
		xor_ln44 : 2
		and_ln48_1 : 2
		select_ln48 : 2
		select_ln56_1 : 2
		xor_ln63 : 2
		and_ln70_1 : 2
		select_ln70 : 2
		select_ln77_1 : 3
		or_ln77_6 : 2
		xor_ln77_2 : 2
		or_ln77_7 : 2
		and_ln52_1 : 2
		xor_ln52_2 : 2
		and_ln77_6 : 2
		or_ln77_8 : 2
	State 2
		add_ln70 : 1
		select_ln77_2 : 2
		add_ln88 : 1
		icmp_ln90_1 : 3
		and_ln90 : 4
		icmp_ln94_1 : 3
		and_ln94 : 4
		icmp_ln98 : 3
		icmp_ln98_1 : 3
		and_ln98 : 4
		and_ln102 : 4
		icmp_ln106 : 3
		xor_ln106 : 1
		or_ln106 : 4
		icmp_ln110 : 3
		and_ln110 : 4
		zext_ln90 : 4
		xor_ln90 : 4
		and_ln94_1 : 4
		or_ln94 : 4
		xor_ln94 : 4
		and_ln98_1 : 4
		select_ln98 : 4
		or_ln98 : 4
		select_ln98_1 : 4
		or_ln102 : 4
		or_ln102_1 : 4
		xor_ln102 : 4
		and_ln106 : 4
		select_ln106 : 5
		zext_ln106 : 6
		xor_ln106_1 : 4
		and_ln106_1 : 4
		or_ln106_1 : 4
		or_ln106_2 : 4
		zext_ln91 : 4
		write_ln91 : 7
		write_ln92 : 5
		icmp_ln120 : 2
		or_ln120_3 : 3
		or_ln120 : 3
		select_ln120 : 3
		or_ln120_1 : 3
		select_ln120_1 : 3
		or_ln120_2 : 3
		select_ln120_2 : 3
		select_ln120_3 : 3
		store_ln88 : 4
		br_ln120 : 3
		store_ln54 : 4
		br_ln120 : 3
		store_ln50 : 4
		br_ln120 : 3
		store_ln46 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    icmp_ln44_fu_100    |    0    |    39   |
|          |   icmp_ln44_1_fu_106   |    0    |    39   |
|          |    icmp_ln48_fu_132    |    0    |    39   |
|          |   icmp_ln48_1_fu_138   |    0    |    39   |
|          |    icmp_ln52_fu_156    |    0    |    39   |
|          |   icmp_ln52_1_fu_162   |    0    |    39   |
|          |    icmp_ln56_fu_174    |    0    |    39   |
|          |    icmp_ln63_fu_186    |    0    |    39   |
|          |    icmp_ln70_fu_198    |    0    |    39   |
|   icmp   |    icmp_ln90_fu_546    |    0    |    39   |
|          |   icmp_ln90_1_fu_550   |    0    |    39   |
|          |    icmp_ln94_fu_561    |    0    |    39   |
|          |   icmp_ln94_1_fu_565   |    0    |    39   |
|          |    icmp_ln98_fu_576    |    0    |    39   |
|          |   icmp_ln98_1_fu_581   |    0    |    39   |
|          |    icmp_ln102_fu_592   |    0    |    39   |
|          |    icmp_ln106_fu_602   |    0    |    39   |
|          |    icmp_ln110_fu_619   |    0    |    39   |
|          |    icmp_ln120_fu_752   |    0    |    39   |
|----------|------------------------|---------|---------|
|          |   select_ln44_fu_258   |    0    |    32   |
|          |   select_ln56_fu_290   |    0    |    32   |
|          |   select_ln63_fu_316   |    0    |    32   |
|          |   select_ln77_fu_348   |    0    |    32   |
|          |   select_ln48_fu_428   |    0    |    32   |
|          |  select_ln56_1_fu_436  |    0    |    32   |
|          |   select_ln70_fu_456   |    0    |    32   |
|  select  |  select_ln77_1_fu_464  |    0    |    32   |
|          |  select_ln77_2_fu_529  |    0    |    32   |
|          |   select_ln98_fu_664   |    0    |    2    |
|          |  select_ln98_1_fu_678  |    0    |    2    |
|          |   select_ln106_fu_710  |    0    |    2    |
|          |   select_ln120_fu_768  |    0    |    32   |
|          |  select_ln120_1_fu_780 |    0    |    32   |
|          |  select_ln120_2_fu_793 |    0    |    32   |
|          |  select_ln120_3_fu_801 |    0    |    32   |
|----------|------------------------|---------|---------|
|          |     add_ln46_fu_126    |    0    |    39   |
|    add   |     add_ln50_fu_150    |    0    |    39   |
|          |     add_ln70_fu_523    |    0    |    39   |
|          |     add_ln88_fu_540    |    0    |    39   |
|----------|------------------------|---------|---------|
|          |     and_ln44_fu_112    |    0    |    2    |
|          |     and_ln48_fu_144    |    0    |    2    |
|          |     and_ln52_fu_168    |    0    |    2    |
|          |     and_ln56_fu_180    |    0    |    2    |
|          |     and_ln63_fu_192    |    0    |    2    |
|          |     and_ln70_fu_204    |    0    |    2    |
|          |     and_ln77_fu_210    |    0    |    2    |
|          |    and_ln77_1_fu_222   |    0    |    2    |
|          |    and_ln77_2_fu_252   |    0    |    2    |
|          |    and_ln56_1_fu_284   |    0    |    2    |
|          |    and_ln63_1_fu_310   |    0    |    2    |
|          |    and_ln77_3_fu_342   |    0    |    2    |
|          |    and_ln77_4_fu_380   |    0    |    2    |
|    and   |    and_ln77_5_fu_398   |    0    |    2    |
|          |    and_ln48_1_fu_422   |    0    |    2    |
|          |    and_ln70_1_fu_450   |    0    |    2    |
|          |    and_ln52_1_fu_490   |    0    |    2    |
|          |    and_ln77_6_fu_502   |    0    |    2    |
|          |     and_ln90_fu_555    |    0    |    2    |
|          |     and_ln94_fu_570    |    0    |    2    |
|          |     and_ln98_fu_586    |    0    |    2    |
|          |    and_ln102_fu_596    |    0    |    2    |
|          |    and_ln110_fu_624    |    0    |    2    |
|          |    and_ln94_1_fu_640   |    0    |    2    |
|          |    and_ln98_1_fu_658   |    0    |    2    |
|          |    and_ln106_fu_704    |    0    |    2    |
|          |   and_ln106_1_fu_729   |    0    |    2    |
|----------|------------------------|---------|---------|
|          |     or_ln77_fu_228     |    0    |    2    |
|          |    or_ln77_1_fu_234    |    0    |    2    |
|          |     or_ln52_fu_240     |    0    |    2    |
|          |     or_ln48_fu_266     |    0    |    2    |
|          |    or_ln52_1_fu_272    |    0    |    2    |
|          |     or_ln56_fu_298     |    0    |    2    |
|          |     or_ln63_fu_324     |    0    |    2    |
|          |     or_ln70_fu_330     |    0    |    2    |
|          |    or_ln77_2_fu_356    |    0    |    2    |
|          |    or_ln77_3_fu_368    |    0    |    2    |
|          |    or_ln77_4_fu_386    |    0    |    2    |
|          |    or_ln77_5_fu_404    |    0    |    2    |
|    or    |    or_ln77_6_fu_472    |    0    |    2    |
|          |    or_ln77_7_fu_484    |    0    |    2    |
|          |    or_ln77_8_fu_508    |    0    |    2    |
|          |     or_ln106_fu_613    |    0    |    2    |
|          |     or_ln94_fu_646     |    0    |    2    |
|          |     or_ln98_fu_672     |    0    |    2    |
|          |     or_ln102_fu_686    |    0    |    2    |
|          |    or_ln102_1_fu_692   |    0    |    2    |
|          |    or_ln106_1_fu_735   |    0    |    2    |
|          |    or_ln106_2_fu_741   |    0    |    2    |
|          |    or_ln120_3_fu_758   |    0    |    2    |
|          |     or_ln120_fu_763    |    0    |    2    |
|          |    or_ln120_1_fu_775   |    0    |    2    |
|          |    or_ln120_2_fu_787   |    0    |    2    |
|----------|------------------------|---------|---------|
|          |     xor_ln70_fu_216    |    0    |    2    |
|          |     xor_ln52_fu_246    |    0    |    2    |
|          |    xor_ln52_1_fu_278   |    0    |    2    |
|          |     xor_ln56_fu_304    |    0    |    2    |
|          |    xor_ln70_1_fu_336   |    0    |    2    |
|          |     xor_ln77_fu_362    |    0    |    2    |
|          |    xor_ln56_1_fu_374   |    0    |    2    |
|          |     xor_ln48_fu_392    |    0    |    2    |
|          |    xor_ln77_1_fu_410   |    0    |    2    |
|    xor   |     xor_ln44_fu_416    |    0    |    2    |
|          |     xor_ln63_fu_444    |    0    |    2    |
|          |    xor_ln77_2_fu_478   |    0    |    2    |
|          |    xor_ln52_2_fu_496   |    0    |    2    |
|          |    xor_ln77_3_fu_518   |    0    |    2    |
|          |    xor_ln106_fu_607    |    0    |    2    |
|          |     xor_ln90_fu_634    |    0    |    2    |
|          |     xor_ln94_fu_652    |    0    |    2    |
|          |    xor_ln102_fu_698    |    0    |    2    |
|          |   xor_ln106_1_fu_723   |    0    |    2    |
|----------|------------------------|---------|---------|
|   read   |  pixIn_read_read_fu_56 |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln91_write_fu_62 |    0    |    0    |
|          | write_ln92_write_fu_69 |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |      pixIn_r_fu_76     |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|      pixIn_g_fu_80     |    0    |    0    |
|          |      pixIn_b_fu_90     |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    zext_ln90_fu_630    |    0    |    0    |
|   zext   |    zext_ln106_fu_718   |    0    |    0    |
|          |    zext_ln91_fu_747    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   1463  |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   and_ln44_reg_833  |    1   |
|  and_ln77_2_reg_838 |    1   |
|  or_ln77_8_reg_870  |    1   |
|select_ln77_1_reg_859|   32   |
| select_ln77_reg_843 |   32   |
|  xor_ln77_1_reg_854 |    1   |
+---------------------+--------+
|        Total        |   68   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1463  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   68   |    -   |
+-----------+--------+--------+
|   Total   |   68   |  1463  |
+-----------+--------+--------+
