Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto c652e2b1a6964346ae8510226b0d1b12 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_prbs_behav xil_defaultlib.tb_prbs xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.prbs(PRBS_LEN=7,TAP_0=6,TAP_1=5,...
Compiling module xil_defaultlib.tb_prbs
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_prbs_behav
