ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"system_gd32f30x.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.system_clock_120m_irc8m,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	system_clock_120m_irc8m:
  26              	.LFB118:
  27              		.file 1 "Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c"
   1:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** /*!
   2:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \file  system_gd32f30x.c
   3:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \brief CMSIS Cortex-M4 Device Peripheral Access Layer Source File for
   4:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****            GD32F30x Device Series
   5:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** */
   6:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
   7:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** /* Copyright (c) 2012 ARM LIMITED
   8:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
   9:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****    All rights reserved.
  10:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****    Redistribution and use in source and binary forms, with or without
  11:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****    modification, are permitted provided that the following conditions are met:
  12:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****    - Redistributions of source code must retain the above copyright
  13:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****      notice, this list of conditions and the following disclaimer.
  14:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****    - Redistributions in binary form must reproduce the above copyright
  15:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****      notice, this list of conditions and the following disclaimer in the
  16:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****      documentation and/or other materials provided with the distribution.
  17:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****    - Neither the name of ARM nor the names of its contributors may be used
  18:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****      to endorse or promote products derived from this software without
  19:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****      specific prior written permission.
  20:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****    *
  21:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****    POSSIBILITY OF SUCH DAMAGE.
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s 			page 2


  32:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****    ---------------------------------------------------------------------------*/
  33:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** /* This file refers the CMSIS standard, some adjustments are made according to GigaDevice chips */
  34:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
  35:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #include "gd32f30x.h"
  36:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
  37:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** /* system frequency define */
  38:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #define __IRC8M           (IRC8M_VALUE)            /* internal 8 MHz RC oscillator frequency */
  39:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #define __HXTAL           (HXTAL_VALUE)            /* high speed crystal oscillator frequency */
  40:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #define __SYS_OSC_CLK     (__IRC8M)                /* main oscillator frequency */
  41:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
  42:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** /* select a system clock by uncommenting the following line */
  43:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** /* use IRC8M */
  44:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** //#define __SYSTEM_CLOCK_IRC8M                    (uint32_t)(__IRC8M) 
  45:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** //#define __SYSTEM_CLOCK_48M_PLL_IRC8M            (uint32_t)(48000000)
  46:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** //#define __SYSTEM_CLOCK_72M_PLL_IRC8M            (uint32_t)(72000000)
  47:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** //#define __SYSTEM_CLOCK_108M_PLL_IRC8M           (uint32_t)(108000000)
  48:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #define __SYSTEM_CLOCK_120M_PLL_IRC8M           (uint32_t)(120000000)
  49:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
  50:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** /* use HXTAL(XD series CK_HXTAL = 8M, CL series CK_HXTAL = 25M) */
  51:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** //#define __SYSTEM_CLOCK_HXTAL                    (uint32_t)(__HXTAL)
  52:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** //#define __SYSTEM_CLOCK_48M_PLL_HXTAL            (uint32_t)(48000000)
  53:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** //#define __SYSTEM_CLOCK_72M_PLL_HXTAL            (uint32_t)(72000000)
  54:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** //#define __SYSTEM_CLOCK_108M_PLL_HXTAL           (uint32_t)(108000000)
  55:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** //#define __SYSTEM_CLOCK_120M_PLL_HXTAL           (uint32_t)(120000000)
  56:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
  57:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #define SEL_IRC8M       0x00U
  58:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #define SEL_HXTAL       0x01U
  59:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #define SEL_PLL         0x02U
  60:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #define RCU_MODIFY      {volatile uint32_t i; \
  61:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****                          RCU_CFG0 |= RCU_AHB_CKSYS_DIV2; \
  62:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****                          for(i=0;i<20000;i++);}
  63:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
  64:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** /* set the system clock frequency and declare the system clock configuration function */
  65:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #ifdef __SYSTEM_CLOCK_IRC8M
  66:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_IRC8M;
  67:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** static void system_clock_8m_irc8m(void);
  68:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #elif defined (__SYSTEM_CLOCK_48M_PLL_IRC8M)
  69:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_48M_PLL_IRC8M;
  70:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** static void system_clock_48m_irc8m(void);
  71:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #elif defined (__SYSTEM_CLOCK_72M_PLL_IRC8M)
  72:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_72M_PLL_IRC8M;
  73:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** static void system_clock_72m_irc8m(void);
  74:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #elif defined (__SYSTEM_CLOCK_108M_PLL_IRC8M)
  75:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_108M_PLL_IRC8M;
  76:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** static void system_clock_108m_irc8m(void);
  77:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #elif defined (__SYSTEM_CLOCK_120M_PLL_IRC8M)
  78:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_120M_PLL_IRC8M;
  79:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** static void system_clock_120m_irc8m(void);
  80:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
  81:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #elif defined (__SYSTEM_CLOCK_HXTAL)
  82:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_HXTAL;
  83:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** static void system_clock_hxtal(void);
  84:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #elif defined (__SYSTEM_CLOCK_48M_PLL_HXTAL)
  85:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_48M_PLL_HXTAL;
  86:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** static void system_clock_48m_hxtal(void);
  87:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #elif defined (__SYSTEM_CLOCK_72M_PLL_HXTAL)
  88:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_72M_PLL_HXTAL;
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s 			page 3


  89:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** static void system_clock_72m_hxtal(void);
  90:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #elif defined (__SYSTEM_CLOCK_108M_PLL_HXTAL)
  91:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_108M_PLL_HXTAL;
  92:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** static void system_clock_108m_hxtal(void);
  93:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #elif defined (__SYSTEM_CLOCK_120M_PLL_HXTAL)
  94:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_120M_PLL_HXTAL;
  95:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** static void system_clock_120m_hxtal(void);
  96:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #endif /* __SYSTEM_CLOCK_IRC8M */
  97:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
  98:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** /* configure the system clock */
  99:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** static void system_clock_config(void);
 100:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 101:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** /*!
 102:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \brief      setup the microcontroller system, initialize the system
 103:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \param[in]  none
 104:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \param[out] none
 105:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \retval     none
 106:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** */
 107:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** void SystemInit (void)
 108:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** {
 109:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****   /* FPU settings */
 110:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 111:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 112:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #endif
 113:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* reset the RCU clock configuration to the default reset state */
 114:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* Set IRC8MEN bit */
 115:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CTL |= RCU_CTL_IRC8MEN;
 116:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 117:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_MODIFY
 118:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     
 119:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 120:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 121:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))
 122:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* reset HXTALEN, CKMEN and PLLEN bits */
 123:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CTL &= ~(RCU_CTL_PLLEN | RCU_CTL_CKMEN | RCU_CTL_HXTALEN);
 124:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* disable all interrupts */
 125:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_INT = 0x009f0000U;
 126:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #elif defined(GD32F30X_CL)
 127:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* Reset HXTALEN, CKMEN, PLLEN, PLL1EN and PLL2EN bits */
 128:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CTL &= ~(RCU_CTL_PLLEN |RCU_CTL_PLL1EN | RCU_CTL_PLL2EN | RCU_CTL_CKMEN | RCU_CTL_HXTALEN);
 129:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* disable all interrupts */
 130:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_INT = 0x00ff0000U;
 131:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #endif
 132:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 133:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* reset HXTALBPS bit */
 134:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CTL &= ~(RCU_CTL_HXTALBPS);
 135:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     
 136:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* Reset CFG0 and CFG1 registers */
 137:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 = 0x00000000U;
 138:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG1 = 0x00000000U;
 139:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 140:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* configure the system clock source, PLL Multiplier, AHB/APBx prescalers and Flash settings */
 141:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     system_clock_config();
 142:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** }
 143:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** /*!
 144:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \brief      configure the system clock
 145:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \param[in]  none
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s 			page 4


 146:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \param[out] none
 147:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \retval     none
 148:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** */
 149:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** static void system_clock_config(void)
 150:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** {
 151:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #ifdef __SYSTEM_CLOCK_IRC8M
 152:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     system_clock_8m_irc8m();
 153:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #elif defined (__SYSTEM_CLOCK_48M_PLL_IRC8M)
 154:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     system_clock_48m_irc8m();
 155:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #elif defined (__SYSTEM_CLOCK_72M_PLL_IRC8M)
 156:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     system_clock_72m_irc8m();
 157:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #elif defined (__SYSTEM_CLOCK_108M_PLL_IRC8M)
 158:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     system_clock_108m_irc8m();
 159:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #elif defined (__SYSTEM_CLOCK_120M_PLL_IRC8M)
 160:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     system_clock_120m_irc8m();
 161:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 162:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #elif defined (__SYSTEM_CLOCK_HXTAL)
 163:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     system_clock_hxtal();
 164:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #elif defined (__SYSTEM_CLOCK_48M_PLL_HXTAL)
 165:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     system_clock_48m_hxtal();
 166:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #elif defined (__SYSTEM_CLOCK_72M_PLL_HXTAL)
 167:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     system_clock_72m_hxtal();
 168:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #elif defined (__SYSTEM_CLOCK_108M_PLL_HXTAL)
 169:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     system_clock_108m_hxtal();
 170:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #elif defined (__SYSTEM_CLOCK_120M_PLL_HXTAL)
 171:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     system_clock_120m_hxtal();
 172:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #endif /* __SYSTEM_CLOCK_IRC8M */
 173:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** }
 174:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 175:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #ifdef __SYSTEM_CLOCK_IRC8M
 176:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** /*!
 177:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \brief      configure the system clock to 8M by IRC8M
 178:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \param[in]  none
 179:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \param[out] none
 180:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \retval     none
 181:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** */
 182:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** static void system_clock_8m_irc8m(void)
 183:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** {
 184:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     uint32_t timeout = 0U;
 185:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     uint32_t stab_flag = 0U;
 186:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     
 187:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* enable IRC8M */
 188:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CTL |= RCU_CTL_IRC8MEN;
 189:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     
 190:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* wait until IRC8M is stable or the startup time is longer than IRC8M_STARTUP_TIMEOUT */
 191:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     do{
 192:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         timeout++;
 193:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         stab_flag = (RCU_CTL & RCU_CTL_IRC8MSTB);
 194:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 195:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while((0U == stab_flag) && (IRC8M_STARTUP_TIMEOUT != timeout));
 196:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     
 197:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* if fail */
 198:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     if(0U == (RCU_CTL & RCU_CTL_IRC8MSTB)){
 199:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         while(1){
 200:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         }
 201:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 202:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s 			page 5


 203:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* AHB = SYSCLK */
 204:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 205:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* APB2 = AHB/1 */
 206:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV1;
 207:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* APB1 = AHB/2 */
 208:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 209:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     
 210:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* select IRC8M as system clock */
 211:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 212:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_CKSYSSRC_IRC8M;
 213:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     
 214:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* wait until IRC8M is selected as system clock */
 215:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while(0U != (RCU_CFG0 & RCU_SCSS_IRC8M)){
 216:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 217:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** }
 218:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 219:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #elif defined (__SYSTEM_CLOCK_48M_PLL_IRC8M)
 220:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** /*!
 221:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \brief      configure the system clock to 48M by PLL which selects IRC8M as its clock source
 222:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \param[in]  none
 223:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \param[out] none
 224:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \retval     none
 225:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** */
 226:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** static void system_clock_48m_irc8m(void)
 227:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** {
 228:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     uint32_t timeout = 0U;
 229:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     uint32_t stab_flag = 0U;
 230:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     
 231:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* enable IRC8M */
 232:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CTL |= RCU_CTL_IRC8MEN;
 233:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 234:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* wait until IRC8M is stable or the startup time is longer than IRC8M_STARTUP_TIMEOUT */
 235:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     do{
 236:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         timeout++;
 237:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         stab_flag = (RCU_CTL & RCU_CTL_IRC8MSTB);
 238:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 239:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while((0U == stab_flag) && (IRC8M_STARTUP_TIMEOUT != timeout));
 240:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 241:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* if fail */
 242:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     if(0U == (RCU_CTL & RCU_CTL_IRC8MSTB)){
 243:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****       while(1){
 244:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****       }
 245:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 246:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 247:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* LDO output voltage high mode */
 248:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_APB1EN |= RCU_APB1EN_PMUEN;
 249:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     PMU_CTL |= PMU_CTL_LDOVS;
 250:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 251:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* IRC8M is stable */
 252:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* AHB = SYSCLK */
 253:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 254:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* APB2 = AHB/1 */
 255:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV1;
 256:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* APB1 = AHB/2 */
 257:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 258:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 259:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* CK_PLL = (CK_IRC8M/2) * 12 = 48 MHz */
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s 			page 6


 260:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4 | RCU_CFG0_PLLMF_5);
 261:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_PLL_MUL12;
 262:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 263:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* enable PLL */
 264:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CTL |= RCU_CTL_PLLEN;
 265:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 266:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* wait until PLL is stable */
 267:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while(0U == (RCU_CTL & RCU_CTL_PLLSTB)){
 268:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 269:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     
 270:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* enable the high-drive to extend the clock frequency to 120 MHz */
 271:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     PMU_CTL |= PMU_CTL_HDEN;
 272:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while(0U == (PMU_CS & PMU_CS_HDRF)){
 273:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 274:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     
 275:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* select the high-drive mode */
 276:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     PMU_CTL |= PMU_CTL_HDS;
 277:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while(0U == (PMU_CS & PMU_CS_HDSRF)){
 278:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     } 
 279:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     
 280:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* select PLL as system clock */
 281:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 282:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 283:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 284:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* wait until PLL is selected as system clock */
 285:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while(0U == (RCU_CFG0 & RCU_SCSS_PLL)){
 286:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 287:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** }
 288:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 289:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #elif defined (__SYSTEM_CLOCK_72M_PLL_IRC8M)
 290:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** /*!
 291:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \brief      configure the system clock to 72M by PLL which selects IRC8M as its clock source
 292:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \param[in]  none
 293:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \param[out] none
 294:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \retval     none
 295:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** */
 296:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** static void system_clock_72m_irc8m(void)
 297:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** {
 298:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     uint32_t timeout = 0U;
 299:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     uint32_t stab_flag = 0U;
 300:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     
 301:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* enable IRC8M */
 302:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CTL |= RCU_CTL_IRC8MEN;
 303:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 304:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* wait until IRC8M is stable or the startup time is longer than IRC8M_STARTUP_TIMEOUT */
 305:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     do{
 306:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         timeout++;
 307:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         stab_flag = (RCU_CTL & RCU_CTL_IRC8MSTB);
 308:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }while((0U == stab_flag) && (IRC8M_STARTUP_TIMEOUT != timeout));
 309:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 310:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* if fail */
 311:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     if(0U == (RCU_CTL & RCU_CTL_IRC8MSTB)){
 312:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         while(1){
 313:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         }
 314:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 315:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 316:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* LDO output voltage high mode */
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s 			page 7


 317:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_APB1EN |= RCU_APB1EN_PMUEN;
 318:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     PMU_CTL |= PMU_CTL_LDOVS;
 319:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 320:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* IRC8M is stable */
 321:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* AHB = SYSCLK */
 322:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 323:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* APB2 = AHB/1 */
 324:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV1;
 325:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* APB1 = AHB/2 */
 326:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 327:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 328:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* CK_PLL = (CK_IRC8M/2) * 18 = 72 MHz */
 329:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4 | RCU_CFG0_PLLMF_5);
 330:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_PLL_MUL18;
 331:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 332:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* enable PLL */
 333:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CTL |= RCU_CTL_PLLEN;
 334:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 335:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* wait until PLL is stable */
 336:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while(0U == (RCU_CTL & RCU_CTL_PLLSTB)){
 337:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 338:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     
 339:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* enable the high-drive to extend the clock frequency to 120 MHz */
 340:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     PMU_CTL |= PMU_CTL_HDEN;
 341:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while(0U == (PMU_CS & PMU_CS_HDRF)){
 342:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 343:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     
 344:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* select the high-drive mode */
 345:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     PMU_CTL |= PMU_CTL_HDS;
 346:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while(0U == (PMU_CS & PMU_CS_HDSRF)){
 347:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 348:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     
 349:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* select PLL as system clock */
 350:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 351:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 352:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 353:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* wait until PLL is selected as system clock */
 354:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while(0U == (RCU_CFG0 & RCU_SCSS_PLL)){
 355:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 356:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** }
 357:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 358:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #elif defined (__SYSTEM_CLOCK_108M_PLL_IRC8M)
 359:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** /*!
 360:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \brief      configure the system clock to 108M by PLL which selects IRC8M as its clock source
 361:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \param[in]  none
 362:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \param[out] none
 363:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \retval     none
 364:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** */
 365:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** static void system_clock_108m_irc8m(void)
 366:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** {
 367:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     uint32_t timeout = 0U;
 368:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     uint32_t stab_flag = 0U;
 369:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     
 370:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* enable IRC8M */
 371:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CTL |= RCU_CTL_IRC8MEN;
 372:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 373:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* wait until IRC8M is stable or the startup time is longer than IRC8M_STARTUP_TIMEOUT */
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s 			page 8


 374:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     do{
 375:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         timeout++;
 376:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         stab_flag = (RCU_CTL & RCU_CTL_IRC8MSTB);
 377:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }while((0U == stab_flag) && (IRC8M_STARTUP_TIMEOUT != timeout));
 378:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 379:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* if fail */
 380:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     if(0U == (RCU_CTL & RCU_CTL_IRC8MSTB)){
 381:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         while(1){
 382:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         }
 383:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 384:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 385:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* LDO output voltage high mode */
 386:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_APB1EN |= RCU_APB1EN_PMUEN;
 387:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     PMU_CTL |= PMU_CTL_LDOVS;
 388:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 389:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* IRC8M is stable */
 390:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* AHB = SYSCLK */
 391:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 392:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* APB2 = AHB/1 */
 393:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV1;
 394:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* APB1 = AHB/2 */
 395:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 396:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 397:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* CK_PLL = (CK_IRC8M/2) * 27 = 108 MHz */
 398:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4 | RCU_CFG0_PLLMF_5);
 399:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_PLL_MUL27;
 400:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 401:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* enable PLL */
 402:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CTL |= RCU_CTL_PLLEN;
 403:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 404:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* wait until PLL is stable */
 405:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while(0U == (RCU_CTL & RCU_CTL_PLLSTB)){
 406:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 407:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     
 408:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* enable the high-drive to extend the clock frequency to 120 MHz */
 409:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     PMU_CTL |= PMU_CTL_HDEN;
 410:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while(0U == (PMU_CS & PMU_CS_HDRF)){
 411:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 412:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     
 413:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* select the high-drive mode */
 414:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     PMU_CTL |= PMU_CTL_HDS;
 415:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while(0U == (PMU_CS & PMU_CS_HDSRF)){
 416:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 417:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     
 418:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* select PLL as system clock */
 419:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 420:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 421:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 422:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* wait until PLL is selected as system clock */
 423:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while(0U == (RCU_CFG0 & RCU_SCSS_PLL)){
 424:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 425:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** }
 426:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 427:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #elif defined (__SYSTEM_CLOCK_120M_PLL_IRC8M)
 428:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** /*!
 429:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \brief      configure the system clock to 120M by PLL which selects IRC8M as its clock source
 430:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \param[in]  none
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s 			page 9


 431:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \param[out] none
 432:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \retval     none
 433:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** */
 434:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** static void system_clock_120m_irc8m(void)
 435:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** {
  28              		.loc 1 435 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 436:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     uint32_t timeout = 0U;
  33              		.loc 1 436 5 view .LVU1
  34              	.LVL0:
 437:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     uint32_t stab_flag = 0U;
  35              		.loc 1 437 5 view .LVU2
 438:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     
 439:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* enable IRC8M */
 440:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CTL |= RCU_CTL_IRC8MEN;
  36              		.loc 1 440 5 view .LVU3
  37              		.loc 1 440 13 is_stmt 0 view .LVU4
  38 0000 304A     		ldr	r2, .L10
  39 0002 1368     		ldr	r3, [r2]
  40 0004 43F00103 		orr	r3, r3, #1
  41 0008 1360     		str	r3, [r2]
 436:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     uint32_t stab_flag = 0U;
  42              		.loc 1 436 14 view .LVU5
  43 000a 0023     		movs	r3, #0
  44              	.LVL1:
  45              	.L3:
 441:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 442:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* wait until IRC8M is stable or the startup time is longer than IRC8M_STARTUP_TIMEOUT */
 443:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     do{
  46              		.loc 1 443 5 is_stmt 1 discriminator 2 view .LVU6
 444:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         timeout++;
  47              		.loc 1 444 9 discriminator 2 view .LVU7
  48              		.loc 1 444 16 is_stmt 0 discriminator 2 view .LVU8
  49 000c 0133     		adds	r3, r3, #1
  50              	.LVL2:
 445:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         stab_flag = (RCU_CTL & RCU_CTL_IRC8MSTB);
  51              		.loc 1 445 9 is_stmt 1 discriminator 2 view .LVU9
  52              		.loc 1 445 22 is_stmt 0 discriminator 2 view .LVU10
  53 000e 2D4A     		ldr	r2, .L10
  54 0010 1268     		ldr	r2, [r2]
  55              	.LVL3:
 446:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }while((0U == stab_flag) && (IRC8M_STARTUP_TIMEOUT != timeout));
  56              		.loc 1 446 5 discriminator 2 view .LVU11
  57 0012 12F0020F 		tst	r2, #2
  58 0016 02D1     		bne	.L2
  59              		.loc 1 446 30 discriminator 1 view .LVU12
  60 0018 B3F5A06F 		cmp	r3, #1280
  61 001c F6D1     		bne	.L3
  62              	.L2:
 447:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 448:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* if fail */
 449:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     if(0U == (RCU_CTL & RCU_CTL_IRC8MSTB)){
  63              		.loc 1 449 5 is_stmt 1 view .LVU13
  64              		.loc 1 449 15 is_stmt 0 view .LVU14
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s 			page 10


  65 001e 294B     		ldr	r3, .L10
  66              	.LVL4:
  67              		.loc 1 449 15 view .LVU15
  68 0020 1B68     		ldr	r3, [r3]
  69              		.loc 1 449 7 view .LVU16
  70 0022 13F0020F 		tst	r3, #2
  71 0026 00D1     		bne	.L4
  72              	.L5:
 450:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         while(1){
  73              		.loc 1 450 9 is_stmt 1 discriminator 1 view .LVU17
 451:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         }
  74              		.loc 1 451 9 discriminator 1 view .LVU18
  75 0028 FEE7     		b	.L5
  76              	.L4:
 452:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 453:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 454:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* LDO output voltage high mode */
 455:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_APB1EN |= RCU_APB1EN_PMUEN;
  77              		.loc 1 455 5 view .LVU19
  78              		.loc 1 455 16 is_stmt 0 view .LVU20
  79 002a 274A     		ldr	r2, .L10+4
  80              	.LVL5:
  81              		.loc 1 455 16 view .LVU21
  82 002c 1368     		ldr	r3, [r2]
  83 002e 43F08053 		orr	r3, r3, #268435456
  84 0032 1360     		str	r3, [r2]
 456:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     PMU_CTL |= PMU_CTL_LDOVS;
  85              		.loc 1 456 5 is_stmt 1 view .LVU22
  86              		.loc 1 456 13 is_stmt 0 view .LVU23
  87 0034 254A     		ldr	r2, .L10+8
  88 0036 1368     		ldr	r3, [r2]
  89 0038 43F44043 		orr	r3, r3, #49152
  90 003c 1360     		str	r3, [r2]
 457:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 458:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* IRC8M is stable */
 459:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* AHB = SYSCLK */
 460:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
  91              		.loc 1 460 5 is_stmt 1 view .LVU24
  92              		.loc 1 460 14 is_stmt 0 view .LVU25
  93 003e 244B     		ldr	r3, .L10+12
  94 0040 1A68     		ldr	r2, [r3]
  95 0042 1A60     		str	r2, [r3]
 461:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* APB2 = AHB/1 */
 462:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV1;
  96              		.loc 1 462 5 is_stmt 1 view .LVU26
  97              		.loc 1 462 14 is_stmt 0 view .LVU27
  98 0044 1A68     		ldr	r2, [r3]
  99 0046 1A60     		str	r2, [r3]
 463:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* APB1 = AHB/2 */
 464:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 100              		.loc 1 464 5 is_stmt 1 view .LVU28
 101              		.loc 1 464 14 is_stmt 0 view .LVU29
 102 0048 1A68     		ldr	r2, [r3]
 103 004a 42F48062 		orr	r2, r2, #1024
 104 004e 1A60     		str	r2, [r3]
 465:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 466:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* CK_PLL = (CK_IRC8M/2) * 30 = 120 MHz */
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s 			page 11


 467:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4 | RCU_CFG0_PLLMF_5);
 105              		.loc 1 467 5 is_stmt 1 view .LVU30
 106              		.loc 1 467 14 is_stmt 0 view .LVU31
 107 0050 1A68     		ldr	r2, [r3]
 108 0052 22F09042 		bic	r2, r2, #1207959552
 109 0056 22F47012 		bic	r2, r2, #3932160
 110 005a 1A60     		str	r2, [r3]
 468:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_PLL_MUL30;
 111              		.loc 1 468 5 is_stmt 1 view .LVU32
 112              		.loc 1 468 14 is_stmt 0 view .LVU33
 113 005c 1A68     		ldr	r2, [r3]
 114 005e 42F00362 		orr	r2, r2, #137363456
 115 0062 42F48022 		orr	r2, r2, #262144
 116 0066 1A60     		str	r2, [r3]
 469:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 470:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* enable PLL */
 471:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CTL |= RCU_CTL_PLLEN;
 117              		.loc 1 471 5 is_stmt 1 view .LVU34
 118              		.loc 1 471 13 is_stmt 0 view .LVU35
 119 0068 164A     		ldr	r2, .L10
 120 006a 1368     		ldr	r3, [r2]
 121 006c 43F08073 		orr	r3, r3, #16777216
 122 0070 1360     		str	r3, [r2]
 472:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 473:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* wait until PLL is stable */
 474:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while(0U == (RCU_CTL & RCU_CTL_PLLSTB)){
 123              		.loc 1 474 5 is_stmt 1 view .LVU36
 124              	.L6:
 475:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 125              		.loc 1 475 5 discriminator 1 view .LVU37
 474:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 126              		.loc 1 474 18 is_stmt 0 discriminator 1 view .LVU38
 127 0072 144B     		ldr	r3, .L10
 128 0074 1B68     		ldr	r3, [r3]
 474:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 129              		.loc 1 474 10 discriminator 1 view .LVU39
 130 0076 13F0007F 		tst	r3, #33554432
 131 007a FAD0     		beq	.L6
 476:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     
 477:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* enable the high-drive to extend the clock frequency to 120 MHz */
 478:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     PMU_CTL |= PMU_CTL_HDEN;
 132              		.loc 1 478 5 is_stmt 1 view .LVU40
 133              		.loc 1 478 13 is_stmt 0 view .LVU41
 134 007c 134A     		ldr	r2, .L10+8
 135 007e 1368     		ldr	r3, [r2]
 136 0080 43F48033 		orr	r3, r3, #65536
 137 0084 1360     		str	r3, [r2]
 479:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while(0U == (PMU_CS & PMU_CS_HDRF)){
 138              		.loc 1 479 5 is_stmt 1 view .LVU42
 139              	.L7:
 480:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 140              		.loc 1 480 5 discriminator 1 view .LVU43
 479:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while(0U == (PMU_CS & PMU_CS_HDRF)){
 141              		.loc 1 479 18 is_stmt 0 discriminator 1 view .LVU44
 142 0086 134B     		ldr	r3, .L10+16
 143 0088 1B68     		ldr	r3, [r3]
 479:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while(0U == (PMU_CS & PMU_CS_HDRF)){
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s 			page 12


 144              		.loc 1 479 10 discriminator 1 view .LVU45
 145 008a 13F4803F 		tst	r3, #65536
 146 008e FAD0     		beq	.L7
 481:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     
 482:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* select the high-drive mode */
 483:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     PMU_CTL |= PMU_CTL_HDS;
 147              		.loc 1 483 5 is_stmt 1 view .LVU46
 148              		.loc 1 483 13 is_stmt 0 view .LVU47
 149 0090 0E4A     		ldr	r2, .L10+8
 150 0092 1368     		ldr	r3, [r2]
 151 0094 43F40033 		orr	r3, r3, #131072
 152 0098 1360     		str	r3, [r2]
 484:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while(0U == (PMU_CS & PMU_CS_HDSRF)){
 153              		.loc 1 484 5 is_stmt 1 view .LVU48
 154              	.L8:
 485:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 155              		.loc 1 485 5 discriminator 1 view .LVU49
 484:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while(0U == (PMU_CS & PMU_CS_HDSRF)){
 156              		.loc 1 484 18 is_stmt 0 discriminator 1 view .LVU50
 157 009a 0E4B     		ldr	r3, .L10+16
 158 009c 1B68     		ldr	r3, [r3]
 484:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while(0U == (PMU_CS & PMU_CS_HDSRF)){
 159              		.loc 1 484 10 discriminator 1 view .LVU51
 160 009e 13F4003F 		tst	r3, #131072
 161 00a2 FAD0     		beq	.L8
 486:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     
 487:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* select PLL as system clock */
 488:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 162              		.loc 1 488 5 is_stmt 1 view .LVU52
 163              		.loc 1 488 14 is_stmt 0 view .LVU53
 164 00a4 0A4B     		ldr	r3, .L10+12
 165 00a6 1A68     		ldr	r2, [r3]
 166 00a8 22F00302 		bic	r2, r2, #3
 167 00ac 1A60     		str	r2, [r3]
 489:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 168              		.loc 1 489 5 is_stmt 1 view .LVU54
 169              		.loc 1 489 14 is_stmt 0 view .LVU55
 170 00ae 1A68     		ldr	r2, [r3]
 171 00b0 42F00202 		orr	r2, r2, #2
 172 00b4 1A60     		str	r2, [r3]
 490:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 491:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* wait until PLL is selected as system clock */
 492:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while(0U == (RCU_CFG0 & RCU_SCSS_PLL)){
 173              		.loc 1 492 5 is_stmt 1 view .LVU56
 174              	.L9:
 493:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 175              		.loc 1 493 5 discriminator 1 view .LVU57
 492:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 176              		.loc 1 492 18 is_stmt 0 discriminator 1 view .LVU58
 177 00b6 064B     		ldr	r3, .L10+12
 178 00b8 1B68     		ldr	r3, [r3]
 492:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 179              		.loc 1 492 10 discriminator 1 view .LVU59
 180 00ba 13F0080F 		tst	r3, #8
 181 00be FAD0     		beq	.L9
 494:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** }
 182              		.loc 1 494 1 view .LVU60
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s 			page 13


 183 00c0 7047     		bx	lr
 184              	.L11:
 185 00c2 00BF     		.align	2
 186              	.L10:
 187 00c4 00100240 		.word	1073876992
 188 00c8 1C100240 		.word	1073877020
 189 00cc 00700040 		.word	1073770496
 190 00d0 04100240 		.word	1073876996
 191 00d4 04700040 		.word	1073770500
 192              		.cfi_endproc
 193              	.LFE118:
 195              		.section	.text.system_clock_config,"ax",%progbits
 196              		.align	1
 197              		.syntax unified
 198              		.thumb
 199              		.thumb_func
 200              		.fpu fpv4-sp-d16
 202              	system_clock_config:
 203              	.LFB117:
 150:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #ifdef __SYSTEM_CLOCK_IRC8M
 204              		.loc 1 150 1 is_stmt 1 view -0
 205              		.cfi_startproc
 206              		@ args = 0, pretend = 0, frame = 0
 207              		@ frame_needed = 0, uses_anonymous_args = 0
 208 0000 08B5     		push	{r3, lr}
 209              	.LCFI0:
 210              		.cfi_def_cfa_offset 8
 211              		.cfi_offset 3, -8
 212              		.cfi_offset 14, -4
 160:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 213              		.loc 1 160 5 view .LVU62
 214 0002 FFF7FEFF 		bl	system_clock_120m_irc8m
 215              	.LVL6:
 173:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 216              		.loc 1 173 1 is_stmt 0 view .LVU63
 217 0006 08BD     		pop	{r3, pc}
 218              		.cfi_endproc
 219              	.LFE117:
 221              		.section	.text.SystemInit,"ax",%progbits
 222              		.align	1
 223              		.global	SystemInit
 224              		.syntax unified
 225              		.thumb
 226              		.thumb_func
 227              		.fpu fpv4-sp-d16
 229              	SystemInit:
 230              	.LFB116:
 108:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****   /* FPU settings */
 231              		.loc 1 108 1 is_stmt 1 view -0
 232              		.cfi_startproc
 233              		@ args = 0, pretend = 0, frame = 8
 234              		@ frame_needed = 0, uses_anonymous_args = 0
 235 0000 00B5     		push	{lr}
 236              	.LCFI1:
 237              		.cfi_def_cfa_offset 4
 238              		.cfi_offset 14, -4
 239 0002 83B0     		sub	sp, sp, #12
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s 			page 14


 240              	.LCFI2:
 241              		.cfi_def_cfa_offset 16
 111:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #endif
 242              		.loc 1 111 5 view .LVU65
 111:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #endif
 243              		.loc 1 111 16 is_stmt 0 view .LVU66
 244 0004 1C4A     		ldr	r2, .L19
 245 0006 D2F88830 		ldr	r3, [r2, #136]
 246 000a 43F47003 		orr	r3, r3, #15728640
 247 000e C2F88830 		str	r3, [r2, #136]
 115:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 248              		.loc 1 115 5 is_stmt 1 view .LVU67
 115:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 249              		.loc 1 115 13 is_stmt 0 view .LVU68
 250 0012 1A4A     		ldr	r2, .L19+4
 251 0014 1368     		ldr	r3, [r2]
 252 0016 43F00103 		orr	r3, r3, #1
 253 001a 1360     		str	r3, [r2]
 254              	.LBB2:
 117:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     
 255              		.loc 1 117 5 is_stmt 1 view .LVU69
 117:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     
 256              		.loc 1 117 5 view .LVU70
 257 001c 0432     		adds	r2, r2, #4
 258 001e 1368     		ldr	r3, [r2]
 259 0020 43F08003 		orr	r3, r3, #128
 260 0024 1360     		str	r3, [r2]
 117:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     
 261              		.loc 1 117 5 view .LVU71
 262 0026 0023     		movs	r3, #0
 263 0028 0193     		str	r3, [sp, #4]
 264              	.L15:
 117:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     
 265              		.loc 1 117 5 is_stmt 0 discriminator 1 view .LVU72
 266 002a 019A     		ldr	r2, [sp, #4]
 267 002c 44F61F63 		movw	r3, #19999
 268 0030 9A42     		cmp	r2, r3
 269 0032 03D8     		bhi	.L18
 117:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     
 270              		.loc 1 117 5 is_stmt 1 discriminator 3 view .LVU73
 271 0034 019B     		ldr	r3, [sp, #4]
 272 0036 0133     		adds	r3, r3, #1
 273 0038 0193     		str	r3, [sp, #4]
 274 003a F6E7     		b	.L15
 275              	.L18:
 276              	.LBE2:
 119:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 277              		.loc 1 119 5 view .LVU74
 119:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 278              		.loc 1 119 14 is_stmt 0 view .LVU75
 279 003c 1049     		ldr	r1, .L19+8
 280 003e 0B68     		ldr	r3, [r1]
 281 0040 23F00303 		bic	r3, r3, #3
 282 0044 0B60     		str	r3, [r1]
 123:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* disable all interrupts */
 283              		.loc 1 123 5 is_stmt 1 view .LVU76
 123:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* disable all interrupts */
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s 			page 15


 284              		.loc 1 123 13 is_stmt 0 view .LVU77
 285 0046 0D4A     		ldr	r2, .L19+4
 286 0048 1368     		ldr	r3, [r2]
 287 004a 23F08473 		bic	r3, r3, #17301504
 288 004e 23F48033 		bic	r3, r3, #65536
 289 0052 1360     		str	r3, [r2]
 125:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #elif defined(GD32F30X_CL)
 290              		.loc 1 125 5 is_stmt 1 view .LVU78
 125:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #elif defined(GD32F30X_CL)
 291              		.loc 1 125 13 is_stmt 0 view .LVU79
 292 0054 0B4B     		ldr	r3, .L19+12
 293 0056 4FF41F00 		mov	r0, #10420224
 294 005a 1860     		str	r0, [r3]
 134:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     
 295              		.loc 1 134 5 is_stmt 1 view .LVU80
 134:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     
 296              		.loc 1 134 13 is_stmt 0 view .LVU81
 297 005c 1368     		ldr	r3, [r2]
 298 005e 23F48023 		bic	r3, r3, #262144
 299 0062 1360     		str	r3, [r2]
 137:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG1 = 0x00000000U;
 300              		.loc 1 137 5 is_stmt 1 view .LVU82
 137:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG1 = 0x00000000U;
 301              		.loc 1 137 14 is_stmt 0 view .LVU83
 302 0064 0023     		movs	r3, #0
 303 0066 0B60     		str	r3, [r1]
 138:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 304              		.loc 1 138 5 is_stmt 1 view .LVU84
 138:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 305              		.loc 1 138 14 is_stmt 0 view .LVU85
 306 0068 2C32     		adds	r2, r2, #44
 307 006a 1360     		str	r3, [r2]
 141:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** }
 308              		.loc 1 141 5 is_stmt 1 view .LVU86
 309 006c FFF7FEFF 		bl	system_clock_config
 310              	.LVL7:
 142:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** /*!
 311              		.loc 1 142 1 is_stmt 0 view .LVU87
 312 0070 03B0     		add	sp, sp, #12
 313              	.LCFI3:
 314              		.cfi_def_cfa_offset 4
 315              		@ sp needed
 316 0072 5DF804FB 		ldr	pc, [sp], #4
 317              	.L20:
 318 0076 00BF     		.align	2
 319              	.L19:
 320 0078 00ED00E0 		.word	-536810240
 321 007c 00100240 		.word	1073876992
 322 0080 04100240 		.word	1073876996
 323 0084 08100240 		.word	1073877000
 324              		.cfi_endproc
 325              	.LFE116:
 327              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 328              		.align	1
 329              		.global	SystemCoreClockUpdate
 330              		.syntax unified
 331              		.thumb
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s 			page 16


 332              		.thumb_func
 333              		.fpu fpv4-sp-d16
 335              	SystemCoreClockUpdate:
 336              	.LFB119:
 495:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 496:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #elif defined (__SYSTEM_CLOCK_HXTAL)
 497:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** /*!
 498:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \brief      configure the system clock to HXTAL
 499:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \param[in]  none
 500:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \param[out] none
 501:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \retval     none
 502:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** */
 503:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** static void system_clock_hxtal(void)
 504:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** {
 505:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     uint32_t timeout = 0U;
 506:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     uint32_t stab_flag = 0U;
 507:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     
 508:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* enable HXTAL */
 509:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CTL |= RCU_CTL_HXTALEN;
 510:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     
 511:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* wait until HXTAL is stable or the startup time is longer than HXTAL_STARTUP_TIMEOUT */
 512:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     do{
 513:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         timeout++;
 514:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         stab_flag = (RCU_CTL & RCU_CTL_HXTALSTB);
 515:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }while((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
 516:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     
 517:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* if fail */
 518:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     if(0U == (RCU_CTL & RCU_CTL_HXTALSTB)){
 519:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         while(1){
 520:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         }
 521:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 522:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     
 523:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* AHB = SYSCLK */
 524:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 525:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* APB2 = AHB/1 */
 526:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV1;
 527:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* APB1 = AHB/2 */
 528:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 529:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     
 530:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* select HXTAL as system clock */
 531:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 532:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_CKSYSSRC_HXTAL;
 533:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     
 534:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* wait until HXTAL is selected as system clock */
 535:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while(0 == (RCU_CFG0 & RCU_SCSS_HXTAL)){
 536:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 537:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** }
 538:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 539:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #elif defined (__SYSTEM_CLOCK_48M_PLL_HXTAL)
 540:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** /*!
 541:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \brief      configure the system clock to 48M by PLL which selects HXTAL(8M) as its clock sourc
 542:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \param[in]  none
 543:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \param[out] none
 544:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \retval     none
 545:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** */
 546:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** static void system_clock_48m_hxtal(void)
 547:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** {
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s 			page 17


 548:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     uint32_t timeout = 0U;
 549:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     uint32_t stab_flag = 0U;
 550:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 551:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* enable HXTAL */
 552:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CTL |= RCU_CTL_HXTALEN;
 553:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 554:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* wait until HXTAL is stable or the startup time is longer than HXTAL_STARTUP_TIMEOUT */
 555:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     do{
 556:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         timeout++;
 557:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         stab_flag = (RCU_CTL & RCU_CTL_HXTALSTB);
 558:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }while((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
 559:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 560:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* if fail */
 561:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     if(0U == (RCU_CTL & RCU_CTL_HXTALSTB)){
 562:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         while(1){
 563:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         }
 564:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 565:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 566:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_APB1EN |= RCU_APB1EN_PMUEN;
 567:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     PMU_CTL |= PMU_CTL_LDOVS;
 568:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 569:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* HXTAL is stable */
 570:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* AHB = SYSCLK */
 571:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 572:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* APB2 = AHB/1 */
 573:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV1;
 574:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* APB1 = AHB/2 */
 575:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 576:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 577:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))
 578:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* select HXTAL/2 as clock source */
 579:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0);
 580:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= (RCU_PLLSRC_HXTAL_IRC48M | RCU_CFG0_PREDV0);
 581:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 582:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* CK_PLL = (CK_HXTAL/2) * 12 = 48 MHz */
 583:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4 | RCU_CFG0_PLLMF_5);
 584:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_PLL_MUL12;
 585:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 586:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #elif defined(GD32F30X_CL)
 587:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* CK_PLL = (CK_PREDIV0) * 12 = 48 MHz */ 
 588:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4 | RCU_CFG0_PLLMF_5);
 589:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= (RCU_PLLSRC_HXTAL_IRC48M | RCU_PLL_MUL12);
 590:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 591:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* CK_PREDIV0 = (CK_HXTAL)/5 *8 /10 = 4 MHz */ 
 592:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG1 &= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PREDV0SEL | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV1 | RCU
 593:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG1 |= (RCU_PLLPRESRC_HXTAL | RCU_PREDV0SRC_CKPLL1 | RCU_PLL1_MUL8 | RCU_PREDV1_DIV5 | RCU
 594:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 595:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* enable PLL1 */
 596:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CTL |= RCU_CTL_PLL1EN;
 597:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* wait till PLL1 is ready */
 598:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while((RCU_CTL & RCU_CTL_PLL1STB) == 0){
 599:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 600:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #endif /* GD32F30X_HD and GD32F30X_XD */
 601:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 602:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* enable PLL */
 603:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CTL |= RCU_CTL_PLLEN;
 604:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s 			page 18


 605:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* wait until PLL is stable */
 606:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while(0U == (RCU_CTL & RCU_CTL_PLLSTB)){
 607:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 608:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 609:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* enable the high-drive to extend the clock frequency to 120 MHz */
 610:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     PMU_CTL |= PMU_CTL_HDEN;
 611:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while(0U == (PMU_CS & PMU_CS_HDRF)){
 612:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 613:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 614:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* select the high-drive mode */
 615:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     PMU_CTL |= PMU_CTL_HDS;
 616:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while(0U == (PMU_CS & PMU_CS_HDSRF)){
 617:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 618:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 619:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* select PLL as system clock */
 620:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 621:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 622:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 623:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* wait until PLL is selected as system clock */
 624:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while(0U == (RCU_CFG0 & RCU_SCSS_PLL)){
 625:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 626:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** }
 627:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #elif defined (__SYSTEM_CLOCK_72M_PLL_HXTAL)
 628:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** /*!
 629:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \brief      configure the system clock to 72M by PLL which selects HXTAL(8M) as its clock sourc
 630:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \param[in]  none
 631:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \param[out] none
 632:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \retval     none
 633:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** */
 634:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** static void system_clock_72m_hxtal(void)
 635:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** {
 636:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     uint32_t timeout = 0U;
 637:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     uint32_t stab_flag = 0U;
 638:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 639:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* enable HXTAL */
 640:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CTL |= RCU_CTL_HXTALEN;
 641:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 642:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* wait until HXTAL is stable or the startup time is longer than HXTAL_STARTUP_TIMEOUT */
 643:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     do{
 644:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         timeout++;
 645:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         stab_flag = (RCU_CTL & RCU_CTL_HXTALSTB);
 646:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }while((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
 647:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 648:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* if fail */
 649:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     if(0U == (RCU_CTL & RCU_CTL_HXTALSTB)){
 650:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         while(1){
 651:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         }
 652:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 653:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 654:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_APB1EN |= RCU_APB1EN_PMUEN;
 655:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     PMU_CTL |= PMU_CTL_LDOVS;
 656:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 657:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* HXTAL is stable */
 658:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* AHB = SYSCLK */
 659:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 660:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* APB2 = AHB/1 */
 661:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV1;
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s 			page 19


 662:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* APB1 = AHB/2 */
 663:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 664:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 665:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))
 666:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* select HXTAL/2 as clock source */
 667:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0);
 668:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= (RCU_PLLSRC_HXTAL_IRC48M | RCU_CFG0_PREDV0);
 669:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 670:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* CK_PLL = (CK_HXTAL/2) * 18 = 72 MHz */
 671:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4 | RCU_CFG0_PLLMF_5);
 672:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_PLL_MUL18;
 673:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 674:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #elif defined(GD32F30X_CL)
 675:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* CK_PLL = (CK_PREDIV0) * 18 = 72 MHz */ 
 676:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4 | RCU_CFG0_PLLMF_5);
 677:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= (RCU_PLLSRC_HXTAL_IRC48M | RCU_PLL_MUL18);
 678:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 679:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* CK_PREDIV0 = (CK_HXTAL)/5 *8 /10 = 4 MHz */ 
 680:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG1 &= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PREDV0SEL | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV1 | RCU
 681:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG1 |= (RCU_PLLPRESRC_HXTAL | RCU_PREDV0SRC_CKPLL1 | RCU_PLL1_MUL8 | RCU_PREDV1_DIV5 | RCU
 682:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 683:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* enable PLL1 */
 684:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CTL |= RCU_CTL_PLL1EN;
 685:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* wait till PLL1 is ready */
 686:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while((RCU_CTL & RCU_CTL_PLL1STB) == 0){
 687:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 688:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #endif /* GD32F30X_HD and GD32F30X_XD */
 689:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 690:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* enable PLL */
 691:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CTL |= RCU_CTL_PLLEN;
 692:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 693:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* wait until PLL is stable */
 694:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while(0U == (RCU_CTL & RCU_CTL_PLLSTB)){
 695:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 696:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 697:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* enable the high-drive to extend the clock frequency to 120 MHz */
 698:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     PMU_CTL |= PMU_CTL_HDEN;
 699:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while(0U == (PMU_CS & PMU_CS_HDRF)){
 700:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 701:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 702:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* select the high-drive mode */
 703:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     PMU_CTL |= PMU_CTL_HDS;
 704:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while(0U == (PMU_CS & PMU_CS_HDSRF)){
 705:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 706:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 707:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* select PLL as system clock */
 708:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 709:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 710:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 711:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* wait until PLL is selected as system clock */
 712:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while(0U == (RCU_CFG0 & RCU_SCSS_PLL)){
 713:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 714:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** }
 715:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 716:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #elif defined (__SYSTEM_CLOCK_108M_PLL_HXTAL)
 717:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** /*!
 718:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \brief      configure the system clock to 108M by PLL which selects HXTAL(8M) as its clock sour
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s 			page 20


 719:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \param[in]  none
 720:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \param[out] none
 721:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \retval     none
 722:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** */
 723:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** static void system_clock_108m_hxtal(void)
 724:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** {
 725:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     uint32_t timeout = 0U;
 726:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     uint32_t stab_flag = 0U;
 727:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 728:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* enable HXTAL */
 729:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CTL |= RCU_CTL_HXTALEN;
 730:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 731:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* wait until HXTAL is stable or the startup time is longer than HXTAL_STARTUP_TIMEOUT */
 732:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     do{
 733:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         timeout++;
 734:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         stab_flag = (RCU_CTL & RCU_CTL_HXTALSTB);
 735:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }while((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
 736:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 737:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* if fail */
 738:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     if(0U == (RCU_CTL & RCU_CTL_HXTALSTB)){
 739:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         while(1){
 740:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         }
 741:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 742:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 743:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_APB1EN |= RCU_APB1EN_PMUEN;
 744:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     PMU_CTL |= PMU_CTL_LDOVS;
 745:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 746:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* HXTAL is stable */
 747:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* AHB = SYSCLK */
 748:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 749:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* APB2 = AHB/1 */
 750:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV1;
 751:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* APB1 = AHB/2 */
 752:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 753:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 754:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))
 755:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* select HXTAL/2 as clock source */
 756:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0);
 757:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= (RCU_PLLSRC_HXTAL_IRC48M | RCU_CFG0_PREDV0);
 758:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 759:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* CK_PLL = (CK_HXTAL/2) * 27 = 108 MHz */
 760:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4 | RCU_CFG0_PLLMF_5);
 761:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_PLL_MUL27;
 762:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 763:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #elif defined(GD32F30X_CL)
 764:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* CK_PLL = (CK_PREDIV0) * 27 = 108 MHz */ 
 765:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4 | RCU_CFG0_PLLMF_5);
 766:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= (RCU_PLLSRC_HXTAL_IRC48M | RCU_PLL_MUL27);
 767:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 768:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* CK_PREDIV0 = (CK_HXTAL)/5 *8 /10 = 4 MHz */ 
 769:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG1 &= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PREDV0SEL | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV1 | RCU
 770:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG1 |= (RCU_PLLPRESRC_HXTAL | RCU_PREDV0SRC_CKPLL1 | RCU_PLL1_MUL8 | RCU_PREDV1_DIV5 | RCU
 771:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 772:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* enable PLL1 */
 773:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CTL |= RCU_CTL_PLL1EN;
 774:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* wait till PLL1 is ready */
 775:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while((RCU_CTL & RCU_CTL_PLL1STB) == 0){
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s 			page 21


 776:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 777:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #endif /* GD32F30X_HD and GD32F30X_XD */
 778:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 779:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* enable PLL */
 780:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CTL |= RCU_CTL_PLLEN;
 781:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 782:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* wait until PLL is stable */
 783:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while(0U == (RCU_CTL & RCU_CTL_PLLSTB)){
 784:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 785:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 786:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* enable the high-drive to extend the clock frequency to 120 MHz */
 787:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     PMU_CTL |= PMU_CTL_HDEN;
 788:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while(0U == (PMU_CS & PMU_CS_HDRF)){
 789:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 790:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 791:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* select the high-drive mode */
 792:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     PMU_CTL |= PMU_CTL_HDS;
 793:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while(0U == (PMU_CS & PMU_CS_HDSRF)){
 794:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 795:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 796:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* select PLL as system clock */
 797:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 798:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 799:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 800:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* wait until PLL is selected as system clock */
 801:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while(0U == (RCU_CFG0 & RCU_SCSS_PLL)){
 802:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 803:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** }
 804:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 805:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #elif defined (__SYSTEM_CLOCK_120M_PLL_HXTAL)
 806:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** /*!
 807:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \brief      configure the system clock to 120M by PLL which selects HXTAL(8M) as its clock sour
 808:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \param[in]  none
 809:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \param[out] none
 810:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \retval     none
 811:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** */
 812:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** static void system_clock_120m_hxtal(void)
 813:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** {
 814:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     uint32_t timeout = 0U;
 815:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     uint32_t stab_flag = 0U;
 816:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 817:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* enable HXTAL */
 818:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CTL |= RCU_CTL_HXTALEN;
 819:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 820:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* wait until HXTAL is stable or the startup time is longer than HXTAL_STARTUP_TIMEOUT */
 821:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     do{
 822:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         timeout++;
 823:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         stab_flag = (RCU_CTL & RCU_CTL_HXTALSTB);
 824:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }while((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
 825:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 826:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* if fail */
 827:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     if(0U == (RCU_CTL & RCU_CTL_HXTALSTB)){
 828:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         while(1){
 829:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         }
 830:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 831:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 832:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_APB1EN |= RCU_APB1EN_PMUEN;
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s 			page 22


 833:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     PMU_CTL |= PMU_CTL_LDOVS;
 834:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 835:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* HXTAL is stable */
 836:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* AHB = SYSCLK */
 837:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 838:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* APB2 = AHB/1 */
 839:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_APB2_CKAHB_DIV1;
 840:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* APB1 = AHB/2 */
 841:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 842:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 843:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))
 844:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* select HXTAL/2 as clock source */
 845:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PREDV0);
 846:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= (RCU_PLLSRC_HXTAL_IRC48M | RCU_CFG0_PREDV0);
 847:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 848:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* CK_PLL = (CK_HXTAL/2) * 30 = 120 MHz */
 849:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4 | RCU_CFG0_PLLMF_5);
 850:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_PLL_MUL30;
 851:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 852:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #elif defined(GD32F30X_CL)
 853:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* CK_PLL = (CK_PREDIV0) * 30 = 120 MHz */ 
 854:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLMF | RCU_CFG0_PLLMF_4 | RCU_CFG0_PLLMF_5);
 855:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= (RCU_PLLSRC_HXTAL_IRC48M | RCU_PLL_MUL30);
 856:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 857:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* CK_PREDIV0 = (CK_HXTAL)/5 *8 /10 = 4 MHz */ 
 858:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG1 &= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PREDV0SEL | RCU_CFG1_PLL1MF | RCU_CFG1_PREDV1 | RCU
 859:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG1 |= (RCU_PLLPRESRC_HXTAL | RCU_PREDV0SRC_CKPLL1 | RCU_PLL1_MUL8 | RCU_PREDV1_DIV5 | RCU
 860:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 861:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* enable PLL1 */
 862:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CTL |= RCU_CTL_PLL1EN;
 863:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* wait till PLL1 is ready */
 864:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while((RCU_CTL & RCU_CTL_PLL1STB) == 0U){
 865:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 866:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #endif /* GD32F30X_HD and GD32F30X_XD */
 867:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 868:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* enable PLL */
 869:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CTL |= RCU_CTL_PLLEN;
 870:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 871:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* wait until PLL is stable */
 872:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while(0U == (RCU_CTL & RCU_CTL_PLLSTB)){
 873:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 874:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 875:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* enable the high-drive to extend the clock frequency to 120 MHz */
 876:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     PMU_CTL |= PMU_CTL_HDEN;
 877:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while(0U == (PMU_CS & PMU_CS_HDRF)){
 878:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 879:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 880:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* select the high-drive mode */
 881:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     PMU_CTL |= PMU_CTL_HDS;
 882:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while(0U == (PMU_CS & PMU_CS_HDSRF)){
 883:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 884:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 885:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* select PLL as system clock */
 886:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 &= ~RCU_CFG0_SCS;
 887:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 888:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 889:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* wait until PLL is selected as system clock */
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s 			page 23


 890:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     while(0U == (RCU_CFG0 & RCU_SCSS_PLL)){
 891:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 892:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** }
 893:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #endif /* __SYSTEM_CLOCK_IRC8M */
 894:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 895:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** /*!
 896:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \brief      update the SystemCoreClock with current core clock retrieved from cpu registers
 897:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \param[in]  none
 898:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \param[out] none
 899:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     \retval     none
 900:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** */
 901:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** void SystemCoreClockUpdate(void)
 902:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** {
 337              		.loc 1 902 1 is_stmt 1 view -0
 338              		.cfi_startproc
 339              		@ args = 0, pretend = 0, frame = 16
 340              		@ frame_needed = 0, uses_anonymous_args = 0
 341              		@ link register save eliminated.
 342 0000 84B0     		sub	sp, sp, #16
 343              	.LCFI4:
 344              		.cfi_def_cfa_offset 16
 903:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     uint32_t sws;
 345              		.loc 1 903 5 view .LVU89
 904:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     uint32_t pllsel, pllpresel, predv0sel, pllmf, ck_src, idx, clk_exp;
 346              		.loc 1 904 5 view .LVU90
 905:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* exponent of AHB, APB1 and APB2 clock divider */
 906:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     const uint8_t ahb_exp[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 347              		.loc 1 906 5 view .LVU91
 348              		.loc 1 906 19 is_stmt 0 view .LVU92
 349 0002 2D4B     		ldr	r3, .L39
 350 0004 0FCB     		ldm	r3, {r0, r1, r2, r3}
 351 0006 0DF1100C 		add	ip, sp, #16
 352 000a 0CE90F00 		stmdb	ip, {r0, r1, r2, r3}
 907:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #ifdef GD32F30X_CL
 908:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     uint32_t predv0, predv1, pll1mf;
 909:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #endif /* GD32F30X_CL */
 910:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 911:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     sws = GET_BITS(RCU_CFG0, 2, 3);
 353              		.loc 1 911 5 is_stmt 1 view .LVU93
 354              		.loc 1 911 11 is_stmt 0 view .LVU94
 355 000e 2B4B     		ldr	r3, .L39+4
 356 0010 1B68     		ldr	r3, [r3]
 357              		.loc 1 911 9 view .LVU95
 358 0012 C3F38103 		ubfx	r3, r3, #2, #2
 359              	.LVL8:
 912:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     switch(sws){
 360              		.loc 1 912 5 is_stmt 1 view .LVU96
 361 0016 012B     		cmp	r3, #1
 362 0018 17D0     		beq	.L22
 363 001a 2BB1     		cbz	r3, .L23
 364 001c 022B     		cmp	r3, #2
 365 001e 18D0     		beq	.L24
 913:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* IRC8M is selected as CK_SYS */
 914:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     case SEL_IRC8M:
 915:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         SystemCoreClock = IRC8M_VALUE;
 916:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         break;
 917:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* HXTAL is selected as CK_SYS */
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s 			page 24


 918:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     case SEL_HXTAL:
 919:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         SystemCoreClock = HXTAL_VALUE;
 920:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         break;
 921:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* PLL is selected as CK_SYS */
 922:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     case SEL_PLL:
 923:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         /* PLL clock source selection, HXTAL, IRC48M or IRC8M/2 */
 924:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         pllsel = (RCU_CFG0 & RCU_CFG0_PLLSEL);
 925:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 926:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         if(RCU_PLLSRC_HXTAL_IRC48M == pllsel){
 927:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             /* PLL clock source is HXTAL or IRC48M */
 928:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             pllpresel = (RCU_CFG1 & RCU_CFG1_PLLPRESEL);
 929:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             
 930:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             if(RCU_PLLPRESRC_HXTAL == pllpresel){
 931:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****                 /* PLL clock source is HXTAL */
 932:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****                 ck_src = HXTAL_VALUE;
 933:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             }else{
 934:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****                 /* PLL clock source is IRC48 */
 935:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****                 ck_src = IRC48M_VALUE;
 936:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             }
 937:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 938:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))
 939:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             predv0sel = (RCU_CFG0 & RCU_CFG0_PREDV0);
 940:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             /* PREDV0 input source clock divided by 2 */
 941:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             if(RCU_CFG0_PREDV0 == predv0sel){
 942:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****                 ck_src /= 2U;
 943:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             }
 944:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #elif defined(GD32F30X_CL)
 945:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             predv0sel = (RCU_CFG1 & RCU_CFG1_PREDV0SEL);
 946:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             /* source clock use PLL1 */
 947:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             if(RCU_PREDV0SRC_CKPLL1 == predv0sel){
 948:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****                 predv1 = ((RCU_CFG1 & RCU_CFG1_PREDV1) >> 4) + 1U;
 949:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****                 pll1mf = ((RCU_CFG1 & RCU_CFG1_PLL1MF) >> 8) + 2U;
 950:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****                 if(17U == pll1mf){
 951:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****                     pll1mf = 20U;
 952:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****                 }
 953:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****                 ck_src = (ck_src / predv1) * pll1mf;
 954:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             }
 955:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             predv0 = (RCU_CFG1 & RCU_CFG1_PREDV0) + 1U;
 956:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             ck_src /= predv0;
 957:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** #endif /* GD32F30X_HD and GD32F30X_XD */
 958:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         }else{
 959:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             /* PLL clock source is IRC8M/2 */
 960:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             ck_src = IRC8M_VALUE / 2U;
 961:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         }
 962:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 963:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         /* PLL multiplication factor */
 964:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         pllmf = GET_BITS(RCU_CFG0, 18, 21);
 965:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 966:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_4)){
 967:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             pllmf |= 0x10U;
 968:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         }
 969:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         if((RCU_CFG0 & RCU_CFG0_PLLMF_5)){
 970:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             pllmf |= 0x20U;
 971:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         }
 972:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 973:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         if( pllmf >= 15U){
 974:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             pllmf += 1U;
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s 			page 25


 975:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         }else{
 976:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             pllmf += 2U;
 977:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         }
 978:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         if(pllmf > 61U){
 979:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             pllmf = 63U;
 980:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         }
 981:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         SystemCoreClock = ck_src * pllmf;
 982:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     #ifdef GD32F30X_CL
 983:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         if(15U == pllmf){
 984:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             SystemCoreClock = (ck_src * 6U) + (ck_src / 2U);
 985:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         }
 986:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     #endif /* GD32F30X_CL */
 987:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         break;
 988:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* IRC8M is selected as CK_SYS */
 989:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     default:
 990:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         SystemCoreClock = IRC8M_VALUE;
 366              		.loc 1 990 9 view .LVU97
 367              		.loc 1 990 25 is_stmt 0 view .LVU98
 368 0020 274B     		ldr	r3, .L39+8
 369              	.LVL9:
 370              		.loc 1 990 25 view .LVU99
 371 0022 284A     		ldr	r2, .L39+12
 372 0024 1A60     		str	r2, [r3]
 991:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         break;
 373              		.loc 1 991 9 is_stmt 1 view .LVU100
 374 0026 02E0     		b	.L26
 375              	.LVL10:
 376              	.L23:
 915:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         break;
 377              		.loc 1 915 9 view .LVU101
 915:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         break;
 378              		.loc 1 915 25 is_stmt 0 view .LVU102
 379 0028 254B     		ldr	r3, .L39+8
 380              	.LVL11:
 915:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         break;
 381              		.loc 1 915 25 view .LVU103
 382 002a 264A     		ldr	r2, .L39+12
 383 002c 1A60     		str	r2, [r3]
 916:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* HXTAL is selected as CK_SYS */
 384              		.loc 1 916 9 is_stmt 1 view .LVU104
 385              	.L26:
 992:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     }
 993:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 994:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* calculate AHB clock frequency */
 995:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     idx = GET_BITS(RCU_CFG0, 4, 7);
 386              		.loc 1 995 5 view .LVU105
 387              		.loc 1 995 11 is_stmt 0 view .LVU106
 388 002e 234B     		ldr	r3, .L39+4
 389 0030 1B68     		ldr	r3, [r3]
 390              		.loc 1 995 9 view .LVU107
 391 0032 C3F30313 		ubfx	r3, r3, #4, #4
 392              	.LVL12:
 996:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     clk_exp = ahb_exp[idx];
 393              		.loc 1 996 5 is_stmt 1 view .LVU108
 394              		.loc 1 996 22 is_stmt 0 view .LVU109
 395 0036 04AA     		add	r2, sp, #16
 396 0038 1344     		add	r3, r3, r2
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s 			page 26


 397              	.LVL13:
 398              		.loc 1 996 22 view .LVU110
 399 003a 13F8101C 		ldrb	r1, [r3, #-16]	@ zero_extendqisi2
 400              	.LVL14:
 997:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     SystemCoreClock = SystemCoreClock >> clk_exp;
 401              		.loc 1 997 5 is_stmt 1 view .LVU111
 402              		.loc 1 997 39 is_stmt 0 view .LVU112
 403 003e 204A     		ldr	r2, .L39+8
 404 0040 1368     		ldr	r3, [r2]
 405 0042 CB40     		lsrs	r3, r3, r1
 406              		.loc 1 997 21 view .LVU113
 407 0044 1360     		str	r3, [r2]
 998:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** }
 408              		.loc 1 998 1 view .LVU114
 409 0046 04B0     		add	sp, sp, #16
 410              	.LCFI5:
 411              		.cfi_remember_state
 412              		.cfi_def_cfa_offset 0
 413              		@ sp needed
 414 0048 7047     		bx	lr
 415              	.LVL15:
 416              	.L22:
 417              	.LCFI6:
 418              		.cfi_restore_state
 919:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         break;
 419              		.loc 1 919 9 is_stmt 1 view .LVU115
 919:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         break;
 420              		.loc 1 919 25 is_stmt 0 view .LVU116
 421 004a 1D4B     		ldr	r3, .L39+8
 422              	.LVL16:
 919:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         break;
 423              		.loc 1 919 25 view .LVU117
 424 004c 1D4A     		ldr	r2, .L39+12
 425 004e 1A60     		str	r2, [r3]
 920:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* PLL is selected as CK_SYS */
 426              		.loc 1 920 9 is_stmt 1 view .LVU118
 427 0050 EDE7     		b	.L26
 428              	.LVL17:
 429              	.L24:
 924:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 430              		.loc 1 924 9 view .LVU119
 924:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 431              		.loc 1 924 19 is_stmt 0 view .LVU120
 432 0052 1A4B     		ldr	r3, .L39+4
 433              	.LVL18:
 924:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 434              		.loc 1 924 19 view .LVU121
 435 0054 1B68     		ldr	r3, [r3]
 436              	.LVL19:
 926:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             /* PLL clock source is HXTAL or IRC48M */
 437              		.loc 1 926 9 is_stmt 1 view .LVU122
 926:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             /* PLL clock source is HXTAL or IRC48M */
 438              		.loc 1 926 11 is_stmt 0 view .LVU123
 439 0056 13F4803F 		tst	r3, #65536
 440 005a 0ED0     		beq	.L34
 928:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             
 441              		.loc 1 928 13 is_stmt 1 view .LVU124
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s 			page 27


 928:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             
 442              		.loc 1 928 26 is_stmt 0 view .LVU125
 443 005c 1A4B     		ldr	r3, .L39+16
 444              	.LVL20:
 928:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             
 445              		.loc 1 928 26 view .LVU126
 446 005e 1B68     		ldr	r3, [r3]
 447              	.LVL21:
 930:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****                 /* PLL clock source is HXTAL */
 448              		.loc 1 930 13 is_stmt 1 view .LVU127
 930:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****                 /* PLL clock source is HXTAL */
 449              		.loc 1 930 15 is_stmt 0 view .LVU128
 450 0060 13F0804F 		tst	r3, #1073741824
 451 0064 07D1     		bne	.L35
 932:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             }else{
 452              		.loc 1 932 24 view .LVU129
 453 0066 174A     		ldr	r2, .L39+12
 454              	.L28:
 455              	.LVL22:
 939:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             /* PREDV0 input source clock divided by 2 */
 456              		.loc 1 939 13 is_stmt 1 view .LVU130
 939:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             /* PREDV0 input source clock divided by 2 */
 457              		.loc 1 939 26 is_stmt 0 view .LVU131
 458 0068 144B     		ldr	r3, .L39+4
 459              	.LVL23:
 939:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             /* PREDV0 input source clock divided by 2 */
 460              		.loc 1 939 26 view .LVU132
 461 006a 1B68     		ldr	r3, [r3]
 462              	.LVL24:
 941:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****                 ck_src /= 2U;
 463              		.loc 1 941 13 is_stmt 1 view .LVU133
 941:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****                 ck_src /= 2U;
 464              		.loc 1 941 15 is_stmt 0 view .LVU134
 465 006c 13F4003F 		tst	r3, #131072
 466 0070 04D0     		beq	.L27
 942:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             }
 467              		.loc 1 942 17 is_stmt 1 view .LVU135
 942:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             }
 468              		.loc 1 942 24 is_stmt 0 view .LVU136
 469 0072 5208     		lsrs	r2, r2, #1
 470              	.LVL25:
 942:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             }
 471              		.loc 1 942 24 view .LVU137
 472 0074 02E0     		b	.L27
 473              	.LVL26:
 474              	.L35:
 935:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             }
 475              		.loc 1 935 24 view .LVU138
 476 0076 154A     		ldr	r2, .L39+20
 477 0078 F6E7     		b	.L28
 478              	.LVL27:
 479              	.L34:
 960:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         }
 480              		.loc 1 960 20 view .LVU139
 481 007a 154A     		ldr	r2, .L39+24
 482              	.LVL28:
 483              	.L27:
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s 			page 28


 964:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 484              		.loc 1 964 9 is_stmt 1 view .LVU140
 964:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 485              		.loc 1 964 17 is_stmt 0 view .LVU141
 486 007c 0F49     		ldr	r1, .L39+4
 487 007e 0B68     		ldr	r3, [r1]
 964:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c **** 
 488              		.loc 1 964 15 view .LVU142
 489 0080 C3F38343 		ubfx	r3, r3, #18, #4
 490              	.LVL29:
 966:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             pllmf |= 0x10U;
 491              		.loc 1 966 9 is_stmt 1 view .LVU143
 966:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             pllmf |= 0x10U;
 492              		.loc 1 966 13 is_stmt 0 view .LVU144
 493 0084 0968     		ldr	r1, [r1]
 966:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             pllmf |= 0x10U;
 494              		.loc 1 966 11 view .LVU145
 495 0086 11F0006F 		tst	r1, #134217728
 496 008a 01D0     		beq	.L29
 967:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         }
 497              		.loc 1 967 13 is_stmt 1 view .LVU146
 967:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         }
 498              		.loc 1 967 19 is_stmt 0 view .LVU147
 499 008c 43F01003 		orr	r3, r3, #16
 500              	.LVL30:
 501              	.L29:
 969:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             pllmf |= 0x20U;
 502              		.loc 1 969 9 is_stmt 1 view .LVU148
 969:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             pllmf |= 0x20U;
 503              		.loc 1 969 13 is_stmt 0 view .LVU149
 504 0090 0A49     		ldr	r1, .L39+4
 505 0092 0968     		ldr	r1, [r1]
 969:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             pllmf |= 0x20U;
 506              		.loc 1 969 11 view .LVU150
 507 0094 11F0804F 		tst	r1, #1073741824
 508 0098 01D0     		beq	.L30
 970:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         }
 509              		.loc 1 970 13 is_stmt 1 view .LVU151
 970:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         }
 510              		.loc 1 970 19 is_stmt 0 view .LVU152
 511 009a 43F02003 		orr	r3, r3, #32
 512              	.LVL31:
 513              	.L30:
 973:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             pllmf += 1U;
 514              		.loc 1 973 9 is_stmt 1 view .LVU153
 973:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             pllmf += 1U;
 515              		.loc 1 973 11 is_stmt 0 view .LVU154
 516 009e 0E2B     		cmp	r3, #14
 517 00a0 08D9     		bls	.L31
 974:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         }else{
 518              		.loc 1 974 13 is_stmt 1 view .LVU155
 974:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         }else{
 519              		.loc 1 974 19 is_stmt 0 view .LVU156
 520 00a2 0133     		adds	r3, r3, #1
 521              	.LVL32:
 522              	.L32:
 978:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             pllmf = 63U;
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s 			page 29


 523              		.loc 1 978 9 is_stmt 1 view .LVU157
 978:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****             pllmf = 63U;
 524              		.loc 1 978 11 is_stmt 0 view .LVU158
 525 00a4 3D2B     		cmp	r3, #61
 526 00a6 00D9     		bls	.L33
 979:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         }
 527              		.loc 1 979 19 view .LVU159
 528 00a8 3F23     		movs	r3, #63
 529              	.LVL33:
 530              	.L33:
 981:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     #ifdef GD32F30X_CL
 531              		.loc 1 981 9 is_stmt 1 view .LVU160
 981:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     #ifdef GD32F30X_CL
 532              		.loc 1 981 34 is_stmt 0 view .LVU161
 533 00aa 02FB03F3 		mul	r3, r2, r3
 534              	.LVL34:
 981:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     #ifdef GD32F30X_CL
 535              		.loc 1 981 25 view .LVU162
 536 00ae 044A     		ldr	r2, .L39+8
 537              	.LVL35:
 981:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     #ifdef GD32F30X_CL
 538              		.loc 1 981 25 view .LVU163
 539 00b0 1360     		str	r3, [r2]
 987:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****     /* IRC8M is selected as CK_SYS */
 540              		.loc 1 987 9 is_stmt 1 view .LVU164
 541 00b2 BCE7     		b	.L26
 542              	.LVL36:
 543              	.L31:
 976:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         }
 544              		.loc 1 976 13 view .LVU165
 976:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         }
 545              		.loc 1 976 19 is_stmt 0 view .LVU166
 546 00b4 0233     		adds	r3, r3, #2
 547              	.LVL37:
 976:Drivers/CMSIS/GD/GD32F30x/Source/system_gd32f30x.c ****         }
 548              		.loc 1 976 19 view .LVU167
 549 00b6 F5E7     		b	.L32
 550              	.L40:
 551              		.align	2
 552              	.L39:
 553 00b8 00000000 		.word	.LANCHOR0
 554 00bc 04100240 		.word	1073876996
 555 00c0 00000000 		.word	.LANCHOR1
 556 00c4 00127A00 		.word	8000000
 557 00c8 2C100240 		.word	1073877036
 558 00cc 006CDC02 		.word	48000000
 559 00d0 00093D00 		.word	4000000
 560              		.cfi_endproc
 561              	.LFE119:
 563              		.global	SystemCoreClock
 564              		.section	.rodata
 565              		.align	2
 566              		.set	.LANCHOR0,. + 0
 567              	.LC0:
 568 0000 00       		.byte	0
 569 0001 00       		.byte	0
 570 0002 00       		.byte	0
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s 			page 30


 571 0003 00       		.byte	0
 572 0004 00       		.byte	0
 573 0005 00       		.byte	0
 574 0006 00       		.byte	0
 575 0007 00       		.byte	0
 576 0008 01       		.byte	1
 577 0009 02       		.byte	2
 578 000a 03       		.byte	3
 579 000b 04       		.byte	4
 580 000c 06       		.byte	6
 581 000d 07       		.byte	7
 582 000e 08       		.byte	8
 583 000f 09       		.byte	9
 584              		.section	.data.SystemCoreClock,"aw"
 585              		.align	2
 586              		.set	.LANCHOR1,. + 0
 589              	SystemCoreClock:
 590 0000 000E2707 		.word	120000000
 591              		.text
 592              	.Letext0:
 593              		.file 2 "d:\\embedded_gcc\\arm_gcc\\arm-none-eabi\\include\\machine\\_default_types.h"
 594              		.file 3 "d:\\embedded_gcc\\arm_gcc\\arm-none-eabi\\include\\sys\\_stdint.h"
 595              		.file 4 "Drivers/CMSIS/core_cm4.h"
 596              		.file 5 "Drivers/CMSIS/GD/GD32F30x/Include/system_gd32f30x.h"
 597              		.file 6 "Drivers/GD32F30x_standard_peripheral/Include/gd32f30x_dbg.h"
ARM GAS  C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s 			page 31


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_gd32f30x.c
C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s:18     .text.system_clock_120m_irc8m:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s:25     .text.system_clock_120m_irc8m:0000000000000000 system_clock_120m_irc8m
C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s:187    .text.system_clock_120m_irc8m:00000000000000c4 $d
C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s:196    .text.system_clock_config:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s:202    .text.system_clock_config:0000000000000000 system_clock_config
C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s:222    .text.SystemInit:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s:229    .text.SystemInit:0000000000000000 SystemInit
C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s:320    .text.SystemInit:0000000000000078 $d
C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s:328    .text.SystemCoreClockUpdate:0000000000000000 $t
C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s:335    .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s:553    .text.SystemCoreClockUpdate:00000000000000b8 $d
C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s:589    .data.SystemCoreClock:0000000000000000 SystemCoreClock
C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s:565    .rodata:0000000000000000 $d
C:\Users\Prog\AppData\Local\Temp\ccVgC9Kr.s:585    .data.SystemCoreClock:0000000000000000 $d

NO UNDEFINED SYMBOLS
