/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  reg [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [16:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  reg [12:0] celloutsig_0_23z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [16:0] celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_14z = celloutsig_0_12z[4] ? celloutsig_0_4z : celloutsig_0_5z;
  assign celloutsig_1_12z = celloutsig_1_9z[0] ? celloutsig_1_4z : celloutsig_1_5z;
  assign celloutsig_1_1z = ~in_data[117];
  assign celloutsig_0_22z = celloutsig_0_16z ^ celloutsig_0_20z;
  assign celloutsig_1_11z = { in_data[118:113], celloutsig_1_2z, celloutsig_1_5z } / { 1'h1, celloutsig_1_9z[6:0] };
  assign celloutsig_1_8z = { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_2z } == { in_data[169:165], celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_1_4z = { in_data[105], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } === { in_data[173:170], celloutsig_1_2z };
  assign celloutsig_0_4z = in_data[58:55] > in_data[83:80];
  assign celloutsig_1_18z = ! { celloutsig_1_11z[3], celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_3z };
  assign celloutsig_0_7z = ! in_data[25:17];
  assign celloutsig_0_8z = ! celloutsig_0_3z[6:3];
  assign celloutsig_1_5z = ! in_data[150:132];
  assign celloutsig_1_3z = in_data[111:101] || { in_data[190:182], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[49:37] < in_data[92:80];
  assign celloutsig_0_21z = { celloutsig_0_3z[9:1], celloutsig_0_10z, celloutsig_0_3z[4] } < { celloutsig_0_6z[11:2], celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_1_7z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z } < { celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_5z = 1'h0 & ~(celloutsig_0_4z);
  assign celloutsig_0_1z = in_data[12] & ~(in_data[15]);
  assign celloutsig_0_16z = celloutsig_0_5z & ~(1'h0);
  assign celloutsig_1_13z = { celloutsig_1_11z[3:0], celloutsig_1_3z } % { 1'h1, celloutsig_1_10z[0], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_3z = - { in_data[8:0], celloutsig_0_1z };
  assign celloutsig_0_10z = - { celloutsig_0_9z[5:4], celloutsig_0_1z };
  assign celloutsig_0_15z = ~ celloutsig_0_3z[9:5];
  assign celloutsig_0_13z = | { celloutsig_0_3z[9:8], celloutsig_0_7z };
  assign celloutsig_0_18z = | { in_data[62:53], celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_1_0z = | in_data[134:125];
  assign celloutsig_1_2z = | in_data[118:109];
  assign celloutsig_1_6z = | { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, in_data[180:160] };
  assign celloutsig_1_14z = ~^ { celloutsig_1_9z[3:1], celloutsig_1_12z, celloutsig_1_1z };
  assign celloutsig_1_19z = ^ { celloutsig_1_10z[16:9], celloutsig_1_14z, celloutsig_1_18z };
  assign celloutsig_0_17z = ^ { celloutsig_0_3z[6:1], celloutsig_0_9z };
  assign celloutsig_0_20z = ^ { celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_19z[16:9], celloutsig_0_19z[11], celloutsig_0_19z[7:5], celloutsig_0_19z[7:5], celloutsig_0_19z[1], celloutsig_0_19z[11] };
  assign celloutsig_1_9z = in_data[105:98] >> { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_6z = { in_data[10:2], celloutsig_0_4z, 2'h0, celloutsig_0_1z } - { in_data[31:24], celloutsig_0_1z, 1'h0, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_9z = { in_data[5], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z } ~^ { celloutsig_0_6z[12:7], celloutsig_0_8z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_12z = 7'h00;
    else if (!celloutsig_1_18z) celloutsig_0_12z = celloutsig_0_3z[6:0];
  always_latch
    if (clkin_data[32]) celloutsig_0_23z = 13'h0000;
    else if (!celloutsig_1_18z) celloutsig_0_23z = { celloutsig_0_15z[2:1], celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_21z };
  always_latch
    if (clkin_data[64]) celloutsig_1_10z = 17'h00000;
    else if (!clkin_data[0]) celloutsig_1_10z = { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_0z };
  assign { celloutsig_0_19z[1], celloutsig_0_19z[11], celloutsig_0_19z[9], celloutsig_0_19z[7:5], celloutsig_0_19z[16:12], celloutsig_0_19z[10] } = ~ { celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_6z[12:9], celloutsig_0_5z, celloutsig_0_3z[4] };
  assign { celloutsig_0_19z[8], celloutsig_0_19z[4:2], celloutsig_0_19z[0] } = { celloutsig_0_19z[11], celloutsig_0_19z[7:5], celloutsig_0_19z[11] };
  assign { out_data[128], out_data[96], out_data[32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
