{"vcs1":{"timestamp_begin":1682812987.114251719, "rt":0.54, "ut":0.26, "st":0.13}}
{"vcselab":{"timestamp_begin":1682812987.713480269, "rt":0.44, "ut":0.24, "st":0.09}}
{"link":{"timestamp_begin":1682812988.198832098, "rt":0.24, "ut":0.08, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682812986.777854776}
{"VCS_COMP_START_TIME": 1682812986.777854776}
{"VCS_COMP_END_TIME": 1682812988.503523603}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 341112}}
{"stitch_vcselab": {"peak_mem": 238996}}
