$date
	Sat Oct 22 19:02:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#889104
b100 !
1"
#889106
b100 &
b100 %
1$
#889107
0"
#889110
b10 &
b10 %
#889114
b1 &
b1 %
1#
#889118
b0 &
0#
b0 %
0$
#1864387
b11010 !
1"
#1864390
b11010 &
b11010 %
1$
#1864391
0"
#1864394
b1101 &
b1101 %
#1864398
b101000 &
b101000 %
#1864402
b10100 &
b10100 %
#1864406
b1010 &
b1010 %
#1864410
b101 &
b101 %
#1864414
b10000 &
b10000 %
#1864418
b1000 &
b1000 %
#1864422
b100 &
b100 %
#1864426
b10 &
b10 %
#1864430
b1 &
1#
b1 %
#1864434
b0 &
b0 %
0#
0$
#2866883
b1 !
1"
#2866886
b1 &
b1 %
1$
#2866887
0"
#2866890
1#
#2866894
b0 &
0#
b0 %
0$
#4500012
