 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : mac
Version: T-2022.03-SP2
Date   : Mon May 12 01:45:13 2025
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: b_reg_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: product_reg_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  b_reg_reg_7_/CK (DFF_X1)                 0.00      0.00       0.00 r
  b_reg_reg_7_/Q (DFF_X1)                  0.01      0.09       0.09 r
  b_reg[7] (net)                 2                   0.00       0.09 r
  mult_16_U84/ZN (INV_X1)                  0.01      0.02       0.11 f
  mult_16_n79 (net)              1                   0.00       0.11 f
  mult_16_U85/ZN (NOR2_X1)                 0.02      0.04       0.15 r
  mult_16_ab_0__7_ (net)         1                   0.00       0.15 r
  mult_16_S0_6/S (FA_X1)                   0.02      0.12       0.27 f    mo 
  mult_16_SUMB_1__6_ (net)       3                   0.00       0.27 f
  mult_16_U44/ZN (NAND2_X1)                0.01      0.03       0.31 r
  mult_16_n32 (net)              1                   0.00       0.31 r
  mult_16_U46/ZN (NAND3_X1)                0.01      0.04       0.35 f
  mult_16_CARRYB_2__5_ (net)     1                   0.00       0.35 f
  mult_16_S2_3_5/S (FA_X1)                 0.01      0.13       0.48 r    mo 
  mult_16_SUMB_3__5_ (net)       1                   0.00       0.48 r
  mult_16_S2_4_4/S (FA_X1)                 0.02      0.11       0.59 f    mo 
  mult_16_SUMB_4__4_ (net)       1                   0.00       0.59 f
  mult_16_S2_5_3/S (FA_X1)                 0.01      0.13       0.73 r    mo 
  mult_16_SUMB_5__3_ (net)       1                   0.00       0.73 r
  mult_16_S2_6_2/S (FA_X1)                 0.02      0.11       0.84 f    mo 
  mult_16_SUMB_6__2_ (net)       1                   0.00       0.84 f
  mult_16_S4_1/S (FA_X1)                   0.01      0.13       0.97 r    mo 
  mult_16_SUMB_7__1_ (net)       1                   0.00       0.97 r
  mult_16_S14_8/S (FA_X1)                  0.02      0.12       1.10 f    mo 
  mult_16_A1_6_ (net)            5                   0.00       1.10 f
  mult_16_FS_1_U78/ZN (NAND3_X1)           0.01      0.04       1.14 r
  mult_16_FS_1_n70 (net)         2                   0.00       1.14 r
  mult_16_FS_1_U17/ZN (AND2_X1)            0.01      0.04       1.18 r
  mult_16_FS_1_n16 (net)         1                   0.00       1.18 r
  mult_16_FS_1_U56/ZN (OAI221_X1)          0.02      0.04       1.22 f
  mult_16_FS_1_n37 (net)         1                   0.00       1.22 f
  mult_16_FS_1_U64/ZN (XNOR2_X1)           0.01      0.06       1.28 f
  N17 (net)                      1                   0.00       1.28 f
  product_reg_reg_15_/D (DFF_X2)           0.01      0.01       1.28 f
  data arrival time                                             1.28

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  product_reg_reg_15_/CK (DFF_X2)                    0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.28
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.23


  Startpoint: a_reg_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: product_reg_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  a_reg_reg_1_/CK (DFF_X1)                 0.00      0.00       0.00 r
  a_reg_reg_1_/Q (DFF_X1)                  0.01      0.09       0.09 f
  a_reg[1] (net)                 4                   0.00       0.09 f
  mult_16_U68/ZN (AND2_X1)                 0.01      0.04       0.13 f
  mult_16_ab_1__6_ (net)         1                   0.00       0.13 f
  mult_16_S0_6/CO (FA_X1)                  0.02      0.11       0.24 f    mo 
  mult_16_CARRYB_1__6_ (net)     3                   0.00       0.24 f
  mult_16_U25/Z (BUF_X1)                   0.01      0.04       0.28 f
  mult_16_n20 (net)              1                   0.00       0.28 f
  mult_16_U27/ZN (XNOR2_X1)                0.01      0.06       0.33 f
  mult_16_SUMB_2__6_ (net)       1                   0.00       0.33 f
  mult_16_S2_3_5/S (FA_X1)                 0.02      0.13       0.46 f    mo 
  mult_16_SUMB_3__5_ (net)       1                   0.00       0.46 f
  mult_16_S2_4_4/S (FA_X1)                 0.01      0.13       0.60 r    mo 
  mult_16_SUMB_4__4_ (net)       1                   0.00       0.60 r
  mult_16_S2_5_3/S (FA_X1)                 0.02      0.11       0.71 f    mo 
  mult_16_SUMB_5__3_ (net)       1                   0.00       0.71 f
  mult_16_S2_6_2/S (FA_X1)                 0.01      0.13       0.84 r    mo 
  mult_16_SUMB_6__2_ (net)       1                   0.00       0.84 r
  mult_16_S4_1/S (FA_X1)                   0.02      0.11       0.96 f    mo 
  mult_16_SUMB_7__1_ (net)       1                   0.00       0.96 f
  mult_16_S14_8/S (FA_X1)                  0.02      0.14       1.10 r    mo 
  mult_16_A1_6_ (net)            5                   0.00       1.10 r
  mult_16_FS_1_U18/ZN (NAND3_X1)           0.01      0.04       1.14 f
  mult_16_FS_1_n13 (net)         1                   0.00       1.14 f
  mult_16_FS_1_U34/ZN (NAND2_X1)           0.01      0.03       1.17 r
  mult_16_FS_1_n23 (net)         2                   0.00       1.17 r
  mult_16_FS_1_U77/ZN (NAND3_X1)           0.01      0.03       1.20 f
  mult_16_FS_1_n69 (net)         1                   0.00       1.20 f
  mult_16_FS_1_U52/ZN (NAND2_X1)           0.01      0.03       1.23 r
  mult_16_FS_1_n66 (net)         1                   0.00       1.23 r
  mult_16_FS_1_U25/ZN (XNOR2_X1)           0.02      0.05       1.28 r
  N14 (net)                      1                   0.00       1.28 r
  product_reg_reg_12_/D (DFF_X1)           0.02      0.01       1.29 r
  data arrival time                                             1.29

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  product_reg_reg_12_/CK (DFF_X1)                    0.00       0.10 r
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -1.29
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.23


  Startpoint: a_reg_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: product_reg_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  a_reg_reg_1_/CK (DFF_X1)                 0.00      0.00       0.00 r
  a_reg_reg_1_/Q (DFF_X1)                  0.01      0.09       0.09 f
  a_reg[1] (net)                 4                   0.00       0.09 f
  mult_16_U68/ZN (AND2_X1)                 0.01      0.04       0.13 f
  mult_16_ab_1__6_ (net)         1                   0.00       0.13 f
  mult_16_S0_6/CO (FA_X1)                  0.02      0.11       0.24 f    mo 
  mult_16_CARRYB_1__6_ (net)     3                   0.00       0.24 f
  mult_16_U25/Z (BUF_X1)                   0.01      0.04       0.28 f
  mult_16_n20 (net)              1                   0.00       0.28 f
  mult_16_U27/ZN (XNOR2_X1)                0.01      0.06       0.33 f
  mult_16_SUMB_2__6_ (net)       1                   0.00       0.33 f
  mult_16_S2_3_5/S (FA_X1)                 0.02      0.13       0.46 f    mo 
  mult_16_SUMB_3__5_ (net)       1                   0.00       0.46 f
  mult_16_S2_4_4/S (FA_X1)                 0.01      0.13       0.60 r    mo 
  mult_16_SUMB_4__4_ (net)       1                   0.00       0.60 r
  mult_16_S2_5_3/S (FA_X1)                 0.02      0.11       0.71 f    mo 
  mult_16_SUMB_5__3_ (net)       1                   0.00       0.71 f
  mult_16_S2_6_2/S (FA_X1)                 0.01      0.13       0.84 r    mo 
  mult_16_SUMB_6__2_ (net)       1                   0.00       0.84 r
  mult_16_S4_1/S (FA_X1)                   0.02      0.11       0.96 f    mo 
  mult_16_SUMB_7__1_ (net)       1                   0.00       0.96 f
  mult_16_S14_8/S (FA_X1)                  0.02      0.14       1.10 r    mo 
  mult_16_A1_6_ (net)            5                   0.00       1.10 r
  mult_16_FS_1_U78/ZN (NAND3_X1)           0.01      0.04       1.14 f
  mult_16_FS_1_n70 (net)         2                   0.00       1.14 f
  mult_16_FS_1_U5/ZN (AND2_X1)             0.01      0.04       1.18 f
  mult_16_FS_1_n3 (net)          1                   0.00       1.18 f
  mult_16_FS_1_U55/ZN (OAI21_X1)           0.02      0.05       1.23 r
  mult_16_FS_1_n58 (net)         1                   0.00       1.23 r
  mult_16_FS_1_U74/ZN (XNOR2_X1)           0.02      0.06       1.28 r
  N15 (net)                      1                   0.00       1.28 r
  product_reg_reg_13_/D (DFF_X2)           0.02      0.01       1.29 r
  data arrival time                                             1.29

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  product_reg_reg_13_/CK (DFF_X2)                    0.00       0.10 r
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -1.29
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.23


  Startpoint: b_reg_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: product_reg_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  b_reg_reg_7_/CK (DFF_X1)                 0.00      0.00       0.00 r
  b_reg_reg_7_/Q (DFF_X1)                  0.01      0.09       0.09 r
  b_reg[7] (net)                 2                   0.00       0.09 r
  mult_16_U84/ZN (INV_X1)                  0.01      0.02       0.11 f
  mult_16_n79 (net)              1                   0.00       0.11 f
  mult_16_U85/ZN (NOR2_X1)                 0.02      0.04       0.15 r
  mult_16_ab_0__7_ (net)         1                   0.00       0.15 r
  mult_16_S0_6/S (FA_X1)                   0.02      0.12       0.27 f    mo 
  mult_16_SUMB_1__6_ (net)       3                   0.00       0.27 f
  mult_16_U44/ZN (NAND2_X1)                0.01      0.03       0.31 r
  mult_16_n32 (net)              1                   0.00       0.31 r
  mult_16_U46/ZN (NAND3_X1)                0.01      0.04       0.35 f
  mult_16_CARRYB_2__5_ (net)     1                   0.00       0.35 f
  mult_16_S2_3_5/S (FA_X1)                 0.01      0.13       0.48 r    mo 
  mult_16_SUMB_3__5_ (net)       1                   0.00       0.48 r
  mult_16_S2_4_4/S (FA_X1)                 0.02      0.11       0.59 f    mo 
  mult_16_SUMB_4__4_ (net)       1                   0.00       0.59 f
  mult_16_S2_5_3/S (FA_X1)                 0.01      0.13       0.73 r    mo 
  mult_16_SUMB_5__3_ (net)       1                   0.00       0.73 r
  mult_16_S2_6_2/S (FA_X1)                 0.02      0.11       0.84 f    mo 
  mult_16_SUMB_6__2_ (net)       1                   0.00       0.84 f
  mult_16_S4_1/S (FA_X1)                   0.01      0.13       0.97 r    mo 
  mult_16_SUMB_7__1_ (net)       1                   0.00       0.97 r
  mult_16_S14_8/S (FA_X1)                  0.02      0.12       1.10 f    mo 
  mult_16_A1_6_ (net)            5                   0.00       1.10 f
  mult_16_FS_1_U8/ZN (NAND3_X1)            0.01      0.04       1.14 r
  mult_16_FS_1_n6 (net)          1                   0.00       1.14 r
  mult_16_FS_1_U16/ZN (AND2_X1)            0.01      0.05       1.18 r
  mult_16_FS_1_n12 (net)         2                   0.00       1.18 r
  mult_16_FS_1_U71/ZN (OAI211_X1)          0.02      0.04       1.22 f
  mult_16_FS_1_n50 (net)         1                   0.00       1.22 f
  mult_16_FS_1_U70/ZN (XNOR2_X1)           0.01      0.06       1.27 f
  N16 (net)                      1                   0.00       1.27 f
  product_reg_reg_14_/D (DFF_X1)           0.01      0.01       1.28 f
  data arrival time                                             1.28

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  product_reg_reg_14_/CK (DFF_X1)                    0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.28
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.22


  Startpoint: a_reg_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: product_reg_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  a_reg_reg_1_/CK (DFF_X1)                 0.00      0.00       0.00 r
  a_reg_reg_1_/Q (DFF_X1)                  0.01      0.09       0.09 f
  a_reg[1] (net)                 4                   0.00       0.09 f
  mult_16_U68/ZN (AND2_X1)                 0.01      0.04       0.13 f
  mult_16_ab_1__6_ (net)         1                   0.00       0.13 f
  mult_16_S0_6/CO (FA_X1)                  0.02      0.11       0.24 f    mo 
  mult_16_CARRYB_1__6_ (net)     3                   0.00       0.24 f
  mult_16_U25/Z (BUF_X1)                   0.01      0.04       0.28 f
  mult_16_n20 (net)              1                   0.00       0.28 f
  mult_16_U27/ZN (XNOR2_X1)                0.01      0.06       0.33 f
  mult_16_SUMB_2__6_ (net)       1                   0.00       0.33 f
  mult_16_S2_3_5/S (FA_X1)                 0.02      0.13       0.46 f    mo 
  mult_16_SUMB_3__5_ (net)       1                   0.00       0.46 f
  mult_16_S2_4_4/S (FA_X1)                 0.01      0.13       0.60 r    mo 
  mult_16_SUMB_4__4_ (net)       1                   0.00       0.60 r
  mult_16_S2_5_3/S (FA_X1)                 0.02      0.11       0.71 f    mo 
  mult_16_SUMB_5__3_ (net)       1                   0.00       0.71 f
  mult_16_S2_6_2/S (FA_X1)                 0.01      0.13       0.84 r    mo 
  mult_16_SUMB_6__2_ (net)       1                   0.00       0.84 r
  mult_16_S4_1/S (FA_X1)                   0.02      0.11       0.96 f    mo 
  mult_16_SUMB_7__1_ (net)       1                   0.00       0.96 f
  mult_16_S14_8/S (FA_X1)                  0.02      0.14       1.10 r    mo 
  mult_16_A1_6_ (net)            5                   0.00       1.10 r
  mult_16_FS_1_U8/ZN (NAND3_X1)            0.01      0.04       1.14 f
  mult_16_FS_1_n6 (net)          1                   0.00       1.14 f
  mult_16_FS_1_U16/ZN (AND2_X1)            0.01      0.04       1.18 f
  mult_16_FS_1_n12 (net)         2                   0.00       1.18 f
  mult_16_FS_1_U57/ZN (OAI21_X1)           0.02      0.04       1.22 r
  mult_16_FS_1_n24 (net)         1                   0.00       1.22 r
  mult_16_FS_1_U62/ZN (XNOR2_X1)           0.02      0.06       1.28 r
  N13 (net)                      1                   0.00       1.28 r
  product_reg_reg_11_/D (DFF_X2)           0.02      0.01       1.29 r
  data arrival time                                             1.29

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  product_reg_reg_11_/CK (DFF_X2)                    0.00       0.10 r
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -1.29
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.22


  Startpoint: a_reg_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: product_reg_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  a_reg_reg_1_/CK (DFF_X1)                 0.00      0.00       0.00 r
  a_reg_reg_1_/Q (DFF_X1)                  0.01      0.09       0.09 f
  a_reg[1] (net)                 4                   0.00       0.09 f
  mult_16_U68/ZN (AND2_X1)                 0.01      0.04       0.13 f
  mult_16_ab_1__6_ (net)         1                   0.00       0.13 f
  mult_16_S0_6/CO (FA_X1)                  0.02      0.11       0.24 f    mo 
  mult_16_CARRYB_1__6_ (net)     3                   0.00       0.24 f
  mult_16_U25/Z (BUF_X1)                   0.01      0.04       0.28 f
  mult_16_n20 (net)              1                   0.00       0.28 f
  mult_16_U27/ZN (XNOR2_X1)                0.01      0.06       0.33 f
  mult_16_SUMB_2__6_ (net)       1                   0.00       0.33 f
  mult_16_S2_3_5/S (FA_X1)                 0.02      0.13       0.46 f    mo 
  mult_16_SUMB_3__5_ (net)       1                   0.00       0.46 f
  mult_16_S2_4_4/S (FA_X1)                 0.01      0.13       0.60 r    mo 
  mult_16_SUMB_4__4_ (net)       1                   0.00       0.60 r
  mult_16_S2_5_3/S (FA_X1)                 0.02      0.11       0.71 f    mo 
  mult_16_SUMB_5__3_ (net)       1                   0.00       0.71 f
  mult_16_S2_6_2/S (FA_X1)                 0.01      0.13       0.84 r    mo 
  mult_16_SUMB_6__2_ (net)       1                   0.00       0.84 r
  mult_16_S4_1/S (FA_X1)                   0.02      0.11       0.96 f    mo 
  mult_16_SUMB_7__1_ (net)       1                   0.00       0.96 f
  mult_16_S14_8/CO (FA_X1)                 0.01      0.09       1.04 f    mo 
  mult_16_A2_7_ (net)            2                   0.00       1.04 f
  mult_16_FS_1_U3/ZN (OR2_X2)              0.01      0.06       1.10 f
  mult_16_FS_1_n31 (net)         4                   0.00       1.10 f
  mult_16_FS_1_U18/ZN (NAND3_X1)           0.01      0.04       1.14 r
  mult_16_FS_1_n13 (net)         1                   0.00       1.14 r
  mult_16_FS_1_U34/ZN (NAND2_X1)           0.01      0.03       1.17 f
  mult_16_FS_1_n23 (net)         2                   0.00       1.17 f
  mult_16_FS_1_U14/Z (BUF_X1)              0.01      0.04       1.21 f
  mult_16_FS_1_n11 (net)         1                   0.00       1.21 f
  mult_16_FS_1_U9/ZN (XNOR2_X1)            0.01      0.05       1.26 f
  N12 (net)                      1                   0.00       1.26 f
  product_reg_reg_10_/D (DFF_X1)           0.01      0.01       1.26 f
  data arrival time                                             1.26

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  product_reg_reg_10_/CK (DFF_X1)                    0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.26
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.21


  Startpoint: a_reg_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: product_reg_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  a_reg_reg_1_/CK (DFF_X1)                 0.00      0.00       0.00 r
  a_reg_reg_1_/Q (DFF_X1)                  0.01      0.09       0.09 f
  a_reg[1] (net)                 4                   0.00       0.09 f
  mult_16_U68/ZN (AND2_X1)                 0.01      0.04       0.13 f
  mult_16_ab_1__6_ (net)         1                   0.00       0.13 f
  mult_16_S0_6/CO (FA_X1)                  0.02      0.11       0.24 f    mo 
  mult_16_CARRYB_1__6_ (net)     3                   0.00       0.24 f
  mult_16_U25/Z (BUF_X1)                   0.01      0.04       0.28 f
  mult_16_n20 (net)              1                   0.00       0.28 f
  mult_16_U27/ZN (XNOR2_X1)                0.01      0.06       0.33 f
  mult_16_SUMB_2__6_ (net)       1                   0.00       0.33 f
  mult_16_S2_3_5/S (FA_X1)                 0.02      0.13       0.46 f    mo 
  mult_16_SUMB_3__5_ (net)       1                   0.00       0.46 f
  mult_16_S2_4_4/S (FA_X1)                 0.01      0.13       0.60 r    mo 
  mult_16_SUMB_4__4_ (net)       1                   0.00       0.60 r
  mult_16_S2_5_3/S (FA_X1)                 0.02      0.11       0.71 f    mo 
  mult_16_SUMB_5__3_ (net)       1                   0.00       0.71 f
  mult_16_S2_6_2/S (FA_X1)                 0.01      0.13       0.84 r    mo 
  mult_16_SUMB_6__2_ (net)       1                   0.00       0.84 r
  mult_16_S4_1/S (FA_X1)                   0.02      0.11       0.96 f    mo 
  mult_16_SUMB_7__1_ (net)       1                   0.00       0.96 f
  mult_16_S14_8/S (FA_X1)                  0.02      0.14       1.10 r    mo 
  mult_16_A1_6_ (net)            5                   0.00       1.10 r
  mult_16_FS_1_U4/Z (CLKBUF_X1)            0.01      0.05       1.14 r
  mult_16_FS_1_n2 (net)          1                   0.00       1.14 r
  mult_16_FS_1_U44/ZN (NAND2_X1)           0.01      0.03       1.17 f
  mult_16_FS_1_n33 (net)         2                   0.00       1.17 f
  mult_16_FS_1_U12/ZN (XNOR2_X1)           0.01      0.06       1.23 f
  N11 (net)                      1                   0.00       1.23 f
  product_reg_reg_9_/D (DFF_X1)            0.01      0.01       1.24 f
  data arrival time                                             1.24

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  product_reg_reg_9_/CK (DFF_X1)                     0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.24
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.18


  Startpoint: b_reg_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: product_reg_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  b_reg_reg_7_/CK (DFF_X1)                 0.00      0.00       0.00 r
  b_reg_reg_7_/Q (DFF_X1)                  0.01      0.09       0.09 r
  b_reg[7] (net)                 2                   0.00       0.09 r
  mult_16_U84/ZN (INV_X1)                  0.01      0.02       0.11 f
  mult_16_n79 (net)              1                   0.00       0.11 f
  mult_16_U85/ZN (NOR2_X1)                 0.02      0.04       0.15 r
  mult_16_ab_0__7_ (net)         1                   0.00       0.15 r
  mult_16_S0_6/S (FA_X1)                   0.02      0.12       0.27 f    mo 
  mult_16_SUMB_1__6_ (net)       3                   0.00       0.27 f
  mult_16_U44/ZN (NAND2_X1)                0.01      0.03       0.31 r
  mult_16_n32 (net)              1                   0.00       0.31 r
  mult_16_U46/ZN (NAND3_X1)                0.01      0.04       0.35 f
  mult_16_CARRYB_2__5_ (net)     1                   0.00       0.35 f
  mult_16_S2_3_5/S (FA_X1)                 0.01      0.13       0.48 r    mo 
  mult_16_SUMB_3__5_ (net)       1                   0.00       0.48 r
  mult_16_S2_4_4/S (FA_X1)                 0.02      0.11       0.59 f    mo 
  mult_16_SUMB_4__4_ (net)       1                   0.00       0.59 f
  mult_16_S2_5_3/S (FA_X1)                 0.01      0.13       0.73 r    mo 
  mult_16_SUMB_5__3_ (net)       1                   0.00       0.73 r
  mult_16_S2_6_2/S (FA_X1)                 0.02      0.11       0.84 f    mo 
  mult_16_SUMB_6__2_ (net)       1                   0.00       0.84 f
  mult_16_S4_1/S (FA_X1)                   0.01      0.13       0.97 r    mo 
  mult_16_SUMB_7__1_ (net)       1                   0.00       0.97 r
  mult_16_S14_8/S (FA_X1)                  0.02      0.12       1.10 f    mo 
  mult_16_A1_6_ (net)            5                   0.00       1.10 f
  mult_16_FS_1_U6/Z (CLKBUF_X1)            0.01      0.05       1.14 f
  mult_16_FS_1_n4 (net)          1                   0.00       1.14 f
  mult_16_FS_1_U41/ZN (INV_X1)             0.01      0.02       1.17 r
  mult_16_FS_1_n36 (net)         1                   0.00       1.17 r
  mult_16_FS_1_U42/ZN (NAND2_X1)           0.01      0.02       1.19 f
  mult_16_FS_1_n34 (net)         1                   0.00       1.19 f
  mult_16_FS_1_U23/ZN (AND2_X1)            0.01      0.03       1.22 f
  N10 (net)                      1                   0.00       1.22 f
  product_reg_reg_8_/D (DFF_X1)            0.01      0.01       1.23 f
  data arrival time                                             1.23

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  product_reg_reg_8_/CK (DFF_X1)                     0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -1.23
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.17


  Startpoint: b_reg_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: product_reg_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  b_reg_reg_5_/CK (DFF_X1)                 0.00      0.00       0.00 r
  b_reg_reg_5_/Q (DFF_X1)                  0.01      0.09       0.09 r
  b_reg[5] (net)                 3                   0.00       0.09 r
  mult_16_U88/ZN (INV_X1)                  0.01      0.04       0.13 f
  mult_16_n70 (net)              6                   0.00       0.13 f
  mult_16_U89/ZN (NOR2_X1)                 0.03      0.06       0.19 r
  mult_16_ab_0__5_ (net)         2                   0.00       0.19 r
  mult_16_U17/Z (XOR2_X1)                  0.03      0.08       0.26 r
  mult_16_n12 (net)              1                   0.00       0.26 r
  mult_16_S2_2_3/S (FA_X1)                 0.02      0.12       0.38 f    mo 
  mult_16_SUMB_2__3_ (net)       1                   0.00       0.38 f
  mult_16_S2_3_2/S (FA_X1)                 0.01      0.13       0.52 r    mo 
  mult_16_SUMB_3__2_ (net)       1                   0.00       0.52 r
  mult_16_S2_4_1/S (FA_X1)                 0.02      0.11       0.63 f    mo 
  mult_16_SUMB_4__1_ (net)       1                   0.00       0.63 f
  mult_16_S1_5_0/CO (FA_X1)                0.02      0.09       0.72 f    mo 
  mult_16_CARRYB_5__0_ (net)     1                   0.00       0.72 f
  mult_16_S1_6_0/CO (FA_X1)                0.02      0.11       0.83 f    mo 
  mult_16_CARRYB_6__0_ (net)     3                   0.00       0.83 f
  mult_16_U4/ZN (XNOR2_X1)                 0.02      0.06       0.90 f
  mult_16_n3 (net)               1                   0.00       0.90 f
  mult_16_U3/ZN (XNOR2_X1)                 0.01      0.06       0.96 f
  mult_16_SUMB_7__0_ (net)       1                   0.00       0.96 f
  mult_16_S14_7_0/S (FA_X1)                0.01      0.13       1.09 r    mo 
  mult_16_A1_5_ (net)            1                   0.00       1.09 r
  mult_16_FS_1_U50/Z (BUF_X1)              0.01      0.03       1.12 r
  N9 (net)                       1                   0.00       1.12 r
  product_reg_reg_7_/D (DFF_X1)            0.01      0.01       1.12 r
  data arrival time                                             1.12

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  product_reg_reg_7_/CK (DFF_X1)                     0.00       0.10 r
  library setup time                                -0.03       0.07
  data required time                                            0.07
  ------------------------------------------------------------------------------------------
  data required time                                            0.07
  data arrival time                                            -1.12
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -1.06


  Startpoint: b_reg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: product_reg_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  b_reg_reg_4_/CK (DFF_X1)                 0.00      0.00       0.00 r
  b_reg_reg_4_/Q (DFF_X1)                  0.01      0.08       0.08 f
  b_reg[4] (net)                 2                   0.00       0.08 f
  mult_16_U90/ZN (INV_X1)                  0.04      0.06       0.14 r
  mult_16_n71 (net)              7                   0.00       0.14 r
  mult_16_U91/ZN (NOR2_X1)                 0.01      0.04       0.18 f
  mult_16_ab_1__4_ (net)         2                   0.00       0.18 f
  mult_16_U17/Z (XOR2_X1)                  0.01      0.08       0.26 f
  mult_16_n12 (net)              1                   0.00       0.26 f
  mult_16_S2_2_3/S (FA_X1)                 0.01      0.13       0.39 r    mo 
  mult_16_SUMB_2__3_ (net)       1                   0.00       0.39 r
  mult_16_S2_3_2/S (FA_X1)                 0.02      0.11       0.50 f    mo 
  mult_16_SUMB_3__2_ (net)       1                   0.00       0.50 f
  mult_16_S2_4_1/CO (FA_X1)                0.02      0.09       0.60 f    mo 
  mult_16_CARRYB_4__1_ (net)     1                   0.00       0.60 f
  mult_16_S2_5_1/S (FA_X1)                 0.01      0.15       0.74 r    mo 
  mult_16_SUMB_5__1_ (net)       1                   0.00       0.74 r
  mult_16_S1_6_0/S (FA_X1)                 0.01      0.11       0.85 f    mo 
  mult_16_A1_4_ (net)            1                   0.00       0.85 f
  mult_16_FS_1_U49/Z (BUF_X1)              0.01      0.04       0.89 f
  N8 (net)                       1                   0.00       0.89 f
  product_reg_reg_6_/D (DFF_X1)            0.01      0.01       0.90 f
  data arrival time                                             0.90

  clock clk (rise edge)                              0.10       0.10
  clock network delay (ideal)                        0.00       0.10
  product_reg_reg_6_/CK (DFF_X1)                     0.00       0.10 r
  library setup time                                -0.04       0.06
  data required time                                            0.06
  ------------------------------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.90
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.84


  Startpoint: z_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[9] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_9_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_9_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[9] (net)                     1                   0.00       0.08 r
  z[9] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[8] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_8_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_8_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[8] (net)                     1                   0.00       0.08 r
  z[8] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[7] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_7_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_7_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[7] (net)                     1                   0.00       0.08 r
  z[7] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[6] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_6_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_6_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[6] (net)                     1                   0.00       0.08 r
  z[6] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[5] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_5_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_5_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[5] (net)                     1                   0.00       0.08 r
  z[5] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[4] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_4_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_4_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[4] (net)                     1                   0.00       0.08 r
  z[4] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[3] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_3_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_3_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[3] (net)                     1                   0.00       0.08 r
  z[3] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[2] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_2_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_2_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[2] (net)                     1                   0.00       0.08 r
  z[2] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[1] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_1_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_1_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[1] (net)                     1                   0.00       0.08 r
  z[1] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


  Startpoint: z_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: z[0] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac                5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  z_reg_0_/CK (DFF_X1)                     0.00      0.00       0.00 r
  z_reg_0_/Q (DFF_X1)                      0.01      0.08       0.08 r
  z[0] (net)                     1                   0.00       0.08 r
  z[0] (out)                               0.01      0.00       0.08 r
  data arrival time                                             0.08

  max_delay                                          0.10       0.10
  output external delay                              0.00       0.10
  data required time                                            0.10
  ------------------------------------------------------------------------------------------
  data required time                                            0.10
  data arrival time                                            -0.08
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.02


1
