Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: Contador2Dislay.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Contador2Dislay.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Contador2Dislay"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg225

---- Source Options
Top Module Name                    : Contador2Dislay
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "H:\Logica Secuencial\2do Parcial\Practica13_ContadorDecimal\jk\jk.vhd" into library work
Parsing entity <jk>.
Parsing architecture <Behavioral> of entity <jk>.
Parsing VHDL file "H:\Logica Secuencial\2do Parcial\Practica13_ContadorDecimal\ffjk\ffjk.vhd" into library work
Parsing entity <ffjk>.
Parsing architecture <Behavioral> of entity <ffjk>.
Parsing VHDL file "H:\Logica Secuencial\2do Parcial\Practica13_ContadorDecimal\ContadorBCD\ContadorBCD.vhd" into library work
Parsing entity <ContadorBCD>.
Parsing architecture <Behavioral> of entity <contadorbcd>.
Parsing VHDL file "H:\Logica Secuencial\2do Parcial\Practica14_ContadorDisplay1\BCDDisplay\BCDDisplay.vhd" into library work
Parsing entity <BCDDisplay>.
Parsing architecture <Behavioral> of entity <bcddisplay>.
Parsing VHDL file "H:\Logica Secuencial\2do Parcial\Practica15_2Displays\Contador2Dislay\Contador2Dislay.vhd" into library work
Parsing entity <Contador2Dislay>.
Parsing architecture <Behavioral> of entity <contador2dislay>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Contador2Dislay> (architecture <Behavioral>) from library <work>.

Elaborating entity <BCDDisplay> (architecture <Behavioral>) from library <work>.

Elaborating entity <ContadorBCD> (architecture <Behavioral>) from library <work>.

Elaborating entity <jk> (architecture <Behavioral>) from library <work>.

Elaborating entity <ffjk> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "H:\Logica Secuencial\2do Parcial\Practica15_2Displays\Contador2Dislay\Contador2Dislay.vhd" Line 89. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Contador2Dislay>.
    Related source file is "H:\Logica Secuencial\2do Parcial\Practica15_2Displays\Contador2Dislay\Contador2Dislay.vhd".
    Found 25-bit register for signal <conta>.
    Found 1-bit register for signal <tmp>.
    Found 13-bit register for signal <conta2>.
    Found 1-bit register for signal <hba>.
    Found 25-bit adder for signal <conta[24]_GND_5_o_add_7_OUT> created at line 52.
    Found 13-bit adder for signal <conta2[12]_GND_5_o_add_20_OUT> created at line 73.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Contador2Dislay> synthesized.

Synthesizing Unit <BCDDisplay>.
    Related source file is "H:\Logica Secuencial\2do Parcial\Practica14_ContadorDisplay1\BCDDisplay\BCDDisplay.vhd".
    Found 1-bit register for signal <tmp>.
    Found 1-bit register for signal <contador>.
    Found 1-bit adder for signal <contador[0]_PWR_6_o_add_1_OUT<0>> created at line 34.
    Found 16x7-bit Read Only RAM for signal <salida>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <BCDDisplay> synthesized.

Synthesizing Unit <ContadorBCD>.
    Related source file is "H:\Logica Secuencial\2do Parcial\Practica13_ContadorDecimal\ContadorBCD\ContadorBCD.vhd".
    Found 1-bit register for signal <tmp>.
    Found 1-bit register for signal <conta>.
    Found 1-bit adder for signal <conta[0]_PWR_7_o_add_1_OUT<0>> created at line 45.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <ContadorBCD> synthesized.

Synthesizing Unit <jk>.
    Related source file is "H:\Logica Secuencial\2do Parcial\Practica13_ContadorDecimal\jk\jk.vhd".
    Found 1-bit register for signal <tmpq>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <jk> synthesized.

Synthesizing Unit <ffjk>.
    Related source file is "H:\Logica Secuencial\2do Parcial\Practica13_ContadorDecimal\ffjk\ffjk.vhd".
    Found 1-bit register for signal <tmpqn>.
    Found 1-bit register for signal <tmpq>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <ffjk> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 2
# Adders/Subtractors                                   : 6
 1-bit adder                                           : 4
 13-bit adder                                          : 1
 25-bit adder                                          : 1
# Registers                                            : 22
 1-bit register                                        : 20
 13-bit register                                       : 1
 25-bit register                                       : 1
# Multiplexers                                         : 1
 7-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <BCDDisplay>.
The following registers are absorbed into counter <contador_0>: 1 register on signal <contador_0>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_salida> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <display>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <salida>        |          |
    -----------------------------------------------------------------------
Unit <BCDDisplay> synthesized (advanced).

Synthesizing (advanced) Unit <Contador2Dislay>.
The following registers are absorbed into counter <conta2>: 1 register on signal <conta2>.
The following registers are absorbed into counter <conta>: 1 register on signal <conta>.
Unit <Contador2Dislay> synthesized (advanced).

Synthesizing (advanced) Unit <ContadorBCD>.
The following registers are absorbed into counter <conta_0>: 1 register on signal <conta_0>.
Unit <ContadorBCD> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 2
# Counters                                             : 6
 1-bit up counter                                      : 4
 13-bit up counter                                     : 1
 25-bit up counter                                     : 1
# Registers                                            : 16
 Flip-Flops                                            : 16
# Multiplexers                                         : 1
 7-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Contador2Dislay> ...

Optimizing unit <ContadorBCD> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Contador2Dislay, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 58
 Flip-Flops                                            : 58

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Contador2Dislay.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 203
#      GND                         : 1
#      INV                         : 17
#      LUT1                        : 36
#      LUT2                        : 7
#      LUT3                        : 9
#      LUT4                        : 3
#      LUT5                        : 41
#      LUT6                        : 14
#      MUXCY                       : 36
#      VCC                         : 1
#      XORCY                       : 38
# FlipFlops/Latches                : 58
#      FD                          : 40
#      FD_1                        : 14
#      FDE_1                       : 2
#      FDR                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 2
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx9csg225-2 


Slice Logic Utilization: 
 Number of Slice Registers:              58  out of  11440     0%  
 Number of Slice LUTs:                  127  out of   5720     2%  
    Number used as Logic:               127  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    127
   Number with an unused Flip Flop:      69  out of    127    54%  
   Number with an unused LUT:             0  out of    127     0%  
   Number of fully used LUT-FF pairs:    58  out of    127    45%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    160     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------+--------------------------------------------------------+-------+
Clock Signal                                   | Clock buffer(FF name)                                  | Load  |
-----------------------------------------------+--------------------------------------------------------+-------+
Inst_BCDDisplay/tmp                            | NONE(Inst_BCDDisplay/Inst_ContadorBCD/conta_0)         | 2     |
Inst_BCDDisplay2/tmp                           | NONE(Inst_BCDDisplay2/Inst_ContadorBCD/conta_0)        | 2     |
Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk1/tmpq | NONE(Inst_BCDDisplay/Inst_ContadorBCD/Inst_ffjk/tmpqn) | 3     |
Inst_BCDDisplay/Inst_ContadorBCD/tmp           | NONE(Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk1/tmpq)   | 1     |
Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk2/tmpq | NONE(Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk3/tmpq)   | 1     |
Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk1/tmpq| NONE(Inst_BCDDisplay2/Inst_ContadorBCD/Inst_ffjk/tmpqn)| 3     |
Inst_BCDDisplay2/Inst_ContadorBCD/tmp          | NONE(Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk1/tmpq)  | 1     |
Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk2/tmpq| NONE(Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk3/tmpq)  | 1     |
tmp                                            | NONE(Inst_BCDDisplay2/tmp)                             | 4     |
clk                                            | BUFGP                                                  | 40    |
-----------------------------------------------+--------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.655ns (Maximum Frequency: 214.823MHz)
   Minimum input arrival time before clock: 6.179ns
   Maximum output required time after clock: 8.004ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_BCDDisplay/tmp'
  Clock period: 2.300ns (frequency: 434.783MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               2.300ns (Levels of Logic = 1)
  Source:            Inst_BCDDisplay/Inst_ContadorBCD/conta_0 (FF)
  Destination:       Inst_BCDDisplay/Inst_ContadorBCD/conta_0 (FF)
  Source Clock:      Inst_BCDDisplay/tmp falling
  Destination Clock: Inst_BCDDisplay/tmp falling

  Data Path: Inst_BCDDisplay/Inst_ContadorBCD/conta_0 to Inst_BCDDisplay/Inst_ContadorBCD/conta_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.525   0.765  Inst_BCDDisplay/Inst_ContadorBCD/conta_0 (Inst_BCDDisplay/Inst_ContadorBCD/conta_0)
     INV:I->O              1   0.255   0.681  Inst_BCDDisplay/Inst_ContadorBCD/Mcount_conta_0_xor<0>11_INV_0 (Inst_BCDDisplay/Inst_ContadorBCD/Result)
     FDR:D                     0.074          Inst_BCDDisplay/Inst_ContadorBCD/conta_0
    ----------------------------------------
    Total                      2.300ns (0.854ns logic, 1.446ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_BCDDisplay2/tmp'
  Clock period: 2.300ns (frequency: 434.783MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               2.300ns (Levels of Logic = 1)
  Source:            Inst_BCDDisplay2/Inst_ContadorBCD/conta_0 (FF)
  Destination:       Inst_BCDDisplay2/Inst_ContadorBCD/conta_0 (FF)
  Source Clock:      Inst_BCDDisplay2/tmp falling
  Destination Clock: Inst_BCDDisplay2/tmp falling

  Data Path: Inst_BCDDisplay2/Inst_ContadorBCD/conta_0 to Inst_BCDDisplay2/Inst_ContadorBCD/conta_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.525   0.765  Inst_BCDDisplay2/Inst_ContadorBCD/conta_0 (Inst_BCDDisplay2/Inst_ContadorBCD/conta_0)
     INV:I->O              1   0.255   0.681  Inst_BCDDisplay2/Inst_ContadorBCD/Mcount_conta_0_xor<0>11_INV_0 (Inst_BCDDisplay2/Inst_ContadorBCD/Result)
     FDR:D                     0.074          Inst_BCDDisplay2/Inst_ContadorBCD/conta_0
    ----------------------------------------
    Total                      2.300ns (0.854ns logic, 1.446ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk1/tmpq'
  Clock period: 2.038ns (frequency: 490.677MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               2.038ns (Levels of Logic = 1)
  Source:            Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk2/tmpq (FF)
  Destination:       Inst_BCDDisplay/Inst_ContadorBCD/Inst_ffjk/tmpqn (FF)
  Source Clock:      Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk1/tmpq falling
  Destination Clock: Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk1/tmpq falling

  Data Path: Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk2/tmpq to Inst_BCDDisplay/Inst_ContadorBCD/Inst_ffjk/tmpqn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             9   0.525   1.204  Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk2/tmpq (Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk2/tmpq)
     LUT3:I0->O            1   0.235   0.000  Inst_BCDDisplay/Inst_ContadorBCD/Inst_ffjk/tmpqn_glue_set (Inst_BCDDisplay/Inst_ContadorBCD/Inst_ffjk/tmpqn_glue_set)
     FD_1:D                    0.074          Inst_BCDDisplay/Inst_ContadorBCD/Inst_ffjk/tmpqn
    ----------------------------------------
    Total                      2.038ns (0.834ns logic, 1.204ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_BCDDisplay/Inst_ContadorBCD/tmp'
  Clock period: 2.542ns (frequency: 393.391MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.542ns (Levels of Logic = 1)
  Source:            Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk1/tmpq (FF)
  Destination:       Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk1/tmpq (FF)
  Source Clock:      Inst_BCDDisplay/Inst_ContadorBCD/tmp falling
  Destination Clock: Inst_BCDDisplay/Inst_ContadorBCD/tmp falling

  Data Path: Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk1/tmpq to Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk1/tmpq
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q            10   0.525   1.007  Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk1/tmpq (Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk1/tmpq)
     INV:I->O              1   0.255   0.681  Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk1/tmpq_INV_21_o1_INV_0 (Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk1/tmpq_INV_21_o)
     FD_1:D                    0.074          Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk1/tmpq
    ----------------------------------------
    Total                      2.542ns (0.854ns logic, 1.688ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk2/tmpq'
  Clock period: 2.542ns (frequency: 393.391MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.542ns (Levels of Logic = 1)
  Source:            Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk3/tmpq (FF)
  Destination:       Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk3/tmpq (FF)
  Source Clock:      Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk2/tmpq falling
  Destination Clock: Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk2/tmpq falling

  Data Path: Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk3/tmpq to Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk3/tmpq
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q            10   0.525   1.007  Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk3/tmpq (Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk3/tmpq)
     INV:I->O              1   0.255   0.681  Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk3/tmpq_INV_21_o1_INV_0 (Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk3/tmpq_INV_21_o)
     FD_1:D                    0.074          Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk3/tmpq
    ----------------------------------------
    Total                      2.542ns (0.854ns logic, 1.688ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk1/tmpq'
  Clock period: 2.038ns (frequency: 490.677MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               2.038ns (Levels of Logic = 1)
  Source:            Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk2/tmpq (FF)
  Destination:       Inst_BCDDisplay2/Inst_ContadorBCD/Inst_ffjk/tmpqn (FF)
  Source Clock:      Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk1/tmpq falling
  Destination Clock: Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk1/tmpq falling

  Data Path: Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk2/tmpq to Inst_BCDDisplay2/Inst_ContadorBCD/Inst_ffjk/tmpqn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             9   0.525   1.204  Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk2/tmpq (Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk2/tmpq)
     LUT3:I0->O            1   0.235   0.000  Inst_BCDDisplay2/Inst_ContadorBCD/Inst_ffjk/tmpqn_glue_set (Inst_BCDDisplay2/Inst_ContadorBCD/Inst_ffjk/tmpqn_glue_set)
     FD_1:D                    0.074          Inst_BCDDisplay2/Inst_ContadorBCD/Inst_ffjk/tmpqn
    ----------------------------------------
    Total                      2.038ns (0.834ns logic, 1.204ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_BCDDisplay2/Inst_ContadorBCD/tmp'
  Clock period: 2.542ns (frequency: 393.391MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.542ns (Levels of Logic = 1)
  Source:            Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk1/tmpq (FF)
  Destination:       Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk1/tmpq (FF)
  Source Clock:      Inst_BCDDisplay2/Inst_ContadorBCD/tmp falling
  Destination Clock: Inst_BCDDisplay2/Inst_ContadorBCD/tmp falling

  Data Path: Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk1/tmpq to Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk1/tmpq
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q            10   0.525   1.007  Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk1/tmpq (Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk1/tmpq)
     INV:I->O              1   0.255   0.681  Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk1/tmpq_INV_21_o1_INV_0 (Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk1/tmpq_INV_21_o)
     FD_1:D                    0.074          Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk1/tmpq
    ----------------------------------------
    Total                      2.542ns (0.854ns logic, 1.688ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk2/tmpq'
  Clock period: 2.542ns (frequency: 393.391MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.542ns (Levels of Logic = 1)
  Source:            Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk3/tmpq (FF)
  Destination:       Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk3/tmpq (FF)
  Source Clock:      Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk2/tmpq falling
  Destination Clock: Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk2/tmpq falling

  Data Path: Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk3/tmpq to Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk3/tmpq
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q            10   0.525   1.007  Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk3/tmpq (Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk3/tmpq)
     INV:I->O              1   0.255   0.681  Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk3/tmpq_INV_21_o1_INV_0 (Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk3/tmpq_INV_21_o)
     FD_1:D                    0.074          Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk3/tmpq
    ----------------------------------------
    Total                      2.542ns (0.854ns logic, 1.688ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'tmp'
  Clock period: 2.260ns (frequency: 442.478MHz)
  Total number of paths / destination ports: 6 / 4
-------------------------------------------------------------------------
Delay:               2.260ns (Levels of Logic = 1)
  Source:            Inst_BCDDisplay2/contador_0 (FF)
  Destination:       Inst_BCDDisplay2/contador_0 (FF)
  Source Clock:      tmp falling
  Destination Clock: tmp falling

  Data Path: Inst_BCDDisplay2/contador_0 to Inst_BCDDisplay2/contador_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  Inst_BCDDisplay2/contador_0 (Inst_BCDDisplay2/contador_0)
     INV:I->O              1   0.255   0.681  Inst_BCDDisplay2/contador_0_rstpot_INV_0 (Inst_BCDDisplay2/contador_0_rstpot)
     FD:D                      0.074          Inst_BCDDisplay2/contador_0
    ----------------------------------------
    Total                      2.260ns (0.854ns logic, 1.406ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.655ns (frequency: 214.823MHz)
  Total number of paths / destination ports: 1276 / 40
-------------------------------------------------------------------------
Delay:               4.655ns (Levels of Logic = 3)
  Source:            conta_7 (FF)
  Destination:       conta_0 (FF)
  Source Clock:      clk falling
  Destination Clock: clk falling

  Data Path: conta_7 to conta_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.221  conta_7 (conta_7)
     LUT6:I0->O            3   0.254   0.994  _n00721 (_n00721)
     LUT6:I3->O           13   0.235   1.098  _n00727 (_n0072)
     LUT5:I4->O            1   0.254   0.000  conta_0_rstpot (conta_0_rstpot)
     FD:D                      0.074          conta_0
    ----------------------------------------
    Total                      4.655ns (1.342ns logic, 3.313ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 102 / 26
-------------------------------------------------------------------------
Offset:              6.179ns (Levels of Logic = 4)
  Source:            reset (PAD)
  Destination:       conta_0 (FF)
  Destination Clock: clk falling

  Data Path: reset to conta_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            26   1.328   1.875  reset_IBUF (reset_IBUF)
     LUT6:I0->O            3   0.254   1.042  _n00727_SW0 (N6)
     LUT6:I2->O           13   0.254   1.098  _n00727 (_n0072)
     LUT5:I4->O            1   0.254   0.000  conta_0_rstpot (conta_0_rstpot)
     FD:D                      0.074          conta_0
    ----------------------------------------
    Total                      6.179ns (2.164ns logic, 4.015ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 17 / 9
-------------------------------------------------------------------------
Offset:              8.004ns (Levels of Logic = 4)
  Source:            hba (FF)
  Destination:       salidas<3> (PAD)
  Source Clock:      clk falling

  Data Path: hba to salidas<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q            10   0.525   1.236  hba (hba)
     LUT3:I0->O            2   0.235   1.181  Mmux_salidas121 (Mmux_salidas12)
     LUT6:I0->O            2   0.254   0.726  Mmux_salidas71 (salidas_6_OBUF)
     LUT2:I1->O            1   0.254   0.681  Mmux_salidas41 (salidas_3_OBUF)
     OBUF:I->O                 2.912          salidas_3_OBUF (salidas<3>)
    ----------------------------------------
    Total                      8.004ns (4.180ns logic, 3.824ns route)
                                       (52.2% logic, 47.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk1/tmpq'
  Total number of paths / destination ports: 18 / 7
-------------------------------------------------------------------------
Offset:              7.867ns (Levels of Logic = 4)
  Source:            Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk2/tmpq (FF)
  Destination:       salidas<3> (PAD)
  Source Clock:      Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk1/tmpq falling

  Data Path: Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk2/tmpq to salidas<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             9   0.525   1.084  Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk2/tmpq (Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk2/tmpq)
     LUT3:I1->O            2   0.250   1.181  Mmux_salidas121 (Mmux_salidas12)
     LUT6:I0->O            2   0.254   0.726  Mmux_salidas71 (salidas_6_OBUF)
     LUT2:I1->O            1   0.254   0.681  Mmux_salidas41 (salidas_3_OBUF)
     OBUF:I->O                 2.912          salidas_3_OBUF (salidas<3>)
    ----------------------------------------
    Total                      7.867ns (4.195ns logic, 3.672ns route)
                                       (53.3% logic, 46.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_BCDDisplay2/Inst_ContadorBCD/tmp'
  Total number of paths / destination ports: 8 / 7
-------------------------------------------------------------------------
Offset:              6.919ns (Levels of Logic = 3)
  Source:            Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk1/tmpq (FF)
  Destination:       salidas<3> (PAD)
  Source Clock:      Inst_BCDDisplay2/Inst_ContadorBCD/tmp falling

  Data Path: Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk1/tmpq to salidas<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q            10   0.525   1.463  Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk1/tmpq (Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk1/tmpq)
     LUT6:I0->O            2   0.254   0.834  Mmux_salidas111 (Mmux_salidas11)
     LUT2:I0->O            1   0.250   0.681  Mmux_salidas41 (salidas_3_OBUF)
     OBUF:I->O                 2.912          salidas_3_OBUF (salidas<3>)
    ----------------------------------------
    Total                      6.919ns (3.941ns logic, 2.978ns route)
                                       (57.0% logic, 43.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk2/tmpq'
  Total number of paths / destination ports: 9 / 7
-------------------------------------------------------------------------
Offset:              6.894ns (Levels of Logic = 3)
  Source:            Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk3/tmpq (FF)
  Destination:       salidas<3> (PAD)
  Source Clock:      Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk2/tmpq falling

  Data Path: Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk3/tmpq to salidas<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q            10   0.525   1.438  Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk3/tmpq (Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk3/tmpq)
     LUT6:I1->O            2   0.254   0.834  Mmux_salidas111 (Mmux_salidas11)
     LUT2:I0->O            1   0.250   0.681  Mmux_salidas41 (salidas_3_OBUF)
     OBUF:I->O                 2.912          salidas_3_OBUF (salidas<3>)
    ----------------------------------------
    Total                      6.894ns (3.941ns logic, 2.953ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk1/tmpq'
  Total number of paths / destination ports: 18 / 7
-------------------------------------------------------------------------
Offset:              7.621ns (Levels of Logic = 4)
  Source:            Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk2/tmpq (FF)
  Destination:       salidas<3> (PAD)
  Source Clock:      Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk1/tmpq falling

  Data Path: Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk2/tmpq to salidas<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             9   0.525   1.204  Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk2/tmpq (Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk2/tmpq)
     LUT3:I0->O            2   0.235   0.726  Mmux_salidas1121 (Mmux_salidas112)
     LUT6:I5->O            2   0.254   0.834  Mmux_salidas111 (Mmux_salidas11)
     LUT2:I0->O            1   0.250   0.681  Mmux_salidas41 (salidas_3_OBUF)
     OBUF:I->O                 2.912          salidas_3_OBUF (salidas<3>)
    ----------------------------------------
    Total                      7.621ns (4.176ns logic, 3.445ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_BCDDisplay/Inst_ContadorBCD/tmp'
  Total number of paths / destination ports: 8 / 7
-------------------------------------------------------------------------
Offset:              6.673ns (Levels of Logic = 3)
  Source:            Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk1/tmpq (FF)
  Destination:       salidas<3> (PAD)
  Source Clock:      Inst_BCDDisplay/Inst_ContadorBCD/tmp falling

  Data Path: Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk1/tmpq to salidas<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q            10   0.525   1.236  Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk1/tmpq (Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk1/tmpq)
     LUT6:I3->O            2   0.235   0.834  Mmux_salidas111 (Mmux_salidas11)
     LUT2:I0->O            1   0.250   0.681  Mmux_salidas41 (salidas_3_OBUF)
     OBUF:I->O                 2.912          salidas_3_OBUF (salidas<3>)
    ----------------------------------------
    Total                      6.673ns (3.922ns logic, 2.751ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk2/tmpq'
  Total number of paths / destination ports: 9 / 7
-------------------------------------------------------------------------
Offset:              6.592ns (Levels of Logic = 3)
  Source:            Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk3/tmpq (FF)
  Destination:       salidas<1> (PAD)
  Source Clock:      Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk2/tmpq falling

  Data Path: Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk3/tmpq to salidas<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q            10   0.525   1.284  Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk3/tmpq (Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk3/tmpq)
     LUT4:I0->O            1   0.254   0.682  Mmux_salidas2_SW0 (N0)
     LUT6:I5->O            1   0.254   0.681  Mmux_salidas2 (salidas_1_OBUF)
     OBUF:I->O                 2.912          salidas_1_OBUF (salidas<1>)
    ----------------------------------------
    Total                      6.592ns (3.945ns logic, 2.647ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk1/tmpq
----------------------------------------------+---------+---------+---------+---------+
                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------+---------+---------+---------+---------+
Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk1/tmpq|         |         |    2.038|         |
Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk2/tmpq|         |         |    2.070|         |
----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk2/tmpq
----------------------------------------------+---------+---------+---------+---------+
                                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------+---------+---------+---------+---------+
Inst_BCDDisplay/Inst_ContadorBCD/Inst_jk2/tmpq|         |         |    2.542|         |
----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_BCDDisplay/Inst_ContadorBCD/tmp
------------------------------------+---------+---------+---------+---------+
                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------+---------+---------+---------+---------+
Inst_BCDDisplay/Inst_ContadorBCD/tmp|         |         |    2.542|         |
------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_BCDDisplay/tmp
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
Inst_BCDDisplay/tmp|         |         |    2.300|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk1/tmpq
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk1/tmpq|         |         |    2.038|         |
Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk2/tmpq|         |         |    2.070|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk2/tmpq
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
Inst_BCDDisplay2/Inst_ContadorBCD/Inst_jk2/tmpq|         |         |    2.542|         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_BCDDisplay2/Inst_ContadorBCD/tmp
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
Inst_BCDDisplay2/Inst_ContadorBCD/tmp|         |         |    2.542|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Inst_BCDDisplay2/tmp
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
Inst_BCDDisplay2/tmp|         |         |    2.300|         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    4.655|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock tmp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
tmp            |         |         |    2.260|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.91 secs
 
--> 

Total memory usage is 227272 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

