[02/03 19:56:44      0s] 
[02/03 19:56:44      0s] Cadence Innovus(TM) Implementation System.
[02/03 19:56:44      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/03 19:56:44      0s] 
[02/03 19:56:44      0s] Version:	v21.17-s075_1, built Wed Mar 15 11:17:40 PDT 2023
[02/03 19:56:44      0s] Options:	-no_gui -overwrite -files /home/v71349/analog-gradients/implementation/fullflow_demo/scripts/innovus_pnr.tcl 
[02/03 19:56:44      0s] Date:		Tue Feb  3 19:56:44 2026
[02/03 19:56:44      0s] Host:		vcl-vm0-159 (x86_64 w/Linux 4.18.0-553.27.1.el8_10.x86_64) (1core*4cpus*Intel(R) Xeon(R) Gold 6248R CPU @ 3.00GHz 36608KB)
[02/03 19:56:44      0s] OS:		Rocky Linux 8.10 (Green Obsidian)
[02/03 19:56:44      0s] 
[02/03 19:56:44      0s] License:
[02/03 19:56:44      0s] 		[19:56:44.078825] Configured Lic search path (21.01-s002): 6055@licaccess.cmc.ca

[02/03 19:56:44      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[02/03 19:56:44      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[02/03 19:56:57     12s] Reset Parastics called with the command setExtractRCMode -reset**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[02/03 19:56:59     14s] @(#)CDS: Innovus v21.17-s075_1 (64bit) 03/15/2023 11:17 (Linux 3.10.0-693.el7.x86_64)
[02/03 19:56:59     14s] @(#)CDS: NanoRoute 21.17-s075_1 NR230308-2354/21_17-UB (database version 18.20.604) {superthreading v2.17}
[02/03 19:56:59     14s] @(#)CDS: AAE 21.17-s026 (64bit) 03/15/2023 (Linux 3.10.0-693.el7.x86_64)
[02/03 19:56:59     14s] @(#)CDS: CTE 21.17-s025_1 () Mar 14 2023 11:00:06 ( )
[02/03 19:56:59     14s] @(#)CDS: SYNTECH 21.17-s007_1 () Feb 20 2023 06:56:35 ( )
[02/03 19:56:59     14s] @(#)CDS: CPE v21.17-s068
[02/03 19:56:59     14s] @(#)CDS: IQuantus/TQuantus 21.1.1-s939 (64bit) Wed Nov 9 09:34:24 PST 2022 (Linux 3.10.0-693.el7.x86_64)
[02/03 19:56:59     14s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[02/03 19:56:59     14s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[02/03 19:56:59     14s] @(#)CDS: RCDB 11.15.0
[02/03 19:56:59     14s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[02/03 19:56:59     14s] @(#)CDS: SystemPlanner-21.17Rel-10251 (21.17) (2023-02-02 17:22:51+0800)
[02/03 19:56:59     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_1474392_vcl-vm0-159_v71349_znOQBm.

[02/03 19:56:59     14s] Change the soft stacksize limit to 0.2%RAM (30 mbytes). Set global soft_stack_size_limit to change the value.
[02/03 19:57:01     15s] 
[02/03 19:57:01     15s] **INFO:  MMMC transition support version v31-84 
[02/03 19:57:01     15s] 
[02/03 19:57:01     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[02/03 19:57:01     15s] <CMD> suppressMessage ENCEXT-2799
[02/03 19:57:01     15s] Sourcing file "/home/v71349/analog-gradients/implementation/fullflow_demo/scripts/innovus_pnr.tcl" ...
[02/03 19:57:01     15s] <CMD> set init_design_settop 1
[02/03 19:57:01     15s] <CMD> set init_verilog /home/v71349/analog-gradients/implementation/fullflow_demo/work/dc/out/alu4_flow_demo_mapped.v
[02/03 19:57:01     15s] <CMD> set init_top_cell alu4_flow_demo
[02/03 19:57:01     15s] <CMD> set init_lef_file {/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef}
[02/03 19:57:01     15s] <CMD> set init_mmmc_file /home/v71349/analog-gradients/implementation/fullflow_demo/work/innovus/mmmc.tcl
[02/03 19:57:01     15s] <CMD> set init_pwr_net VDD
[02/03 19:57:01     15s] <CMD> set init_gnd_net VSS
[02/03 19:57:01     15s] <CMD> init_design
[02/03 19:57:01     15s] #% Begin Load MMMC data ... (date=02/03 19:57:01, mem=875.0M)
[02/03 19:57:01     15s] #% End Load MMMC data ... (date=02/03 19:57:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=875.6M, current mem=875.6M)
[02/03 19:57:01     15s] 
[02/03 19:57:01     15s] Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef ...
[02/03 19:57:01     15s] 
[02/03 19:57:01     15s] Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef ...
[02/03 19:57:01     15s] Set DBUPerIGU to M2 pitch 400.
[02/03 19:57:01     15s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/03 19:57:01     15s] Type 'man IMPLF-200' for more detail.
[02/03 19:57:01     15s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[02/03 19:57:01     15s] Loading view definition file from /home/v71349/analog-gradients/implementation/fullflow_demo/work/innovus/mmmc.tcl
[02/03 19:57:01     15s] Reading LIBSET timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
[02/03 19:57:01     16s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/03 19:57:01     16s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/03 19:57:01     16s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/03 19:57:01     16s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/03 19:57:01     16s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/03 19:57:01     16s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/03 19:57:01     16s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/03 19:57:01     16s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/03 19:57:01     16s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/03 19:57:01     16s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[02/03 19:57:01     16s] Read 489 cells in library 'slow_vdd1v0' 
[02/03 19:57:01     16s] Ending "PreSetAnalysisView" (total cpu=0:00:00.5, real=0:00:00.0, peak res=941.1M, current mem=897.8M)
[02/03 19:57:01     16s] *** End library_loading (cpu=0.01min, real=0.00min, mem=30.5M, fe_cpu=0.27min, fe_real=0.28min, fe_mem=973.9M) ***
[02/03 19:57:01     16s] #% Begin Load netlist data ... (date=02/03 19:57:01, mem=897.8M)
[02/03 19:57:01     16s] *** Begin netlist parsing (mem=973.9M) ***
[02/03 19:57:01     16s] Created 489 new cells from 1 timing libraries.
[02/03 19:57:01     16s] Reading netlist ...
[02/03 19:57:01     16s] Backslashed names will retain backslash and a trailing blank character.
[02/03 19:57:01     16s] Reading verilog netlist '/home/v71349/analog-gradients/implementation/fullflow_demo/work/dc/out/alu4_flow_demo_mapped.v'
[02/03 19:57:01     16s] 
[02/03 19:57:01     16s] *** Memory Usage v#1 (Current mem = 973.906M, initial mem = 486.906M) ***
[02/03 19:57:01     16s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=973.9M) ***
[02/03 19:57:01     16s] #% End Load netlist data ... (date=02/03 19:57:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.5M, current mem=906.5M)
[02/03 19:57:01     16s] Set top cell to alu4_flow_demo.
[02/03 19:57:02     16s] Hooked 489 DB cells to tlib cells.
[02/03 19:57:02     16s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:01.0, peak res=912.6M, current mem=912.6M)
[02/03 19:57:02     16s] Starting recursive module instantiation check.
[02/03 19:57:02     16s] No recursion found.
[02/03 19:57:02     16s] Building hierarchical netlist for Cell alu4_flow_demo ...
[02/03 19:57:02     16s] *** Netlist is unique.
[02/03 19:57:02     16s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[02/03 19:57:02     16s] ** info: there are 585 modules.
[02/03 19:57:02     16s] ** info: there are 100 stdCell insts.
[02/03 19:57:02     16s] 
[02/03 19:57:02     16s] *** Memory Usage v#1 (Current mem = 1027.320M, initial mem = 486.906M) ***
[02/03 19:57:02     16s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/03 19:57:02     16s] Type 'man IMPFP-3961' for more detail.
[02/03 19:57:02     16s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/03 19:57:02     16s] Type 'man IMPFP-3961' for more detail.
[02/03 19:57:02     16s] Start create_tracks
[02/03 19:57:02     16s] Extraction setup Started 
[02/03 19:57:02     16s] 
[02/03 19:57:02     16s] Trim Metal Layers:
[02/03 19:57:02     16s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[02/03 19:57:02     16s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[02/03 19:57:02     16s] __QRC_SADV_USE_LE__ is set 0
[02/03 19:57:03     17s] Metal Layer Id 1 is Metal1 
[02/03 19:57:03     17s] Metal Layer Id 2 is Metal2 
[02/03 19:57:03     17s] Metal Layer Id 3 is Metal3 
[02/03 19:57:03     17s] Metal Layer Id 4 is Metal4 
[02/03 19:57:03     17s] Metal Layer Id 5 is Metal5 
[02/03 19:57:03     17s] Metal Layer Id 6 is Metal6 
[02/03 19:57:03     17s] Metal Layer Id 7 is Metal7 
[02/03 19:57:03     17s] Metal Layer Id 8 is Metal8 
[02/03 19:57:03     17s] Metal Layer Id 9 is Metal9 
[02/03 19:57:03     17s] Metal Layer Id 10 is Metal10 
[02/03 19:57:03     17s] Metal Layer Id 11 is Metal11 
[02/03 19:57:03     17s] Via Layer Id 33 is Cont 
[02/03 19:57:03     17s] Via Layer Id 34 is Via1 
[02/03 19:57:03     17s] Via Layer Id 35 is Via2 
[02/03 19:57:03     17s] Via Layer Id 36 is Via3 
[02/03 19:57:03     17s] Via Layer Id 37 is Via4 
[02/03 19:57:03     17s] Via Layer Id 38 is Via5 
[02/03 19:57:03     17s] Via Layer Id 39 is Via6 
[02/03 19:57:03     17s] Via Layer Id 40 is Via7 
[02/03 19:57:03     17s] Via Layer Id 41 is Via8 
[02/03 19:57:03     17s] Via Layer Id 42 is Via9 
[02/03 19:57:03     17s] Via Layer Id 43 is Via10 
[02/03 19:57:03     17s] Via Layer Id 44 is Bondpad 
[02/03 19:57:03     17s] 
[02/03 19:57:03     17s] Trim Metal Layers:
[02/03 19:57:03     17s] Generating auto layer map file.
[02/03 19:57:03     17s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer metal_1 
[02/03 19:57:03     17s]  lef via Layer Id 1 mapped to tech Id 6 of Layer via_1 
[02/03 19:57:03     17s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer metal_2 
[02/03 19:57:03     17s]  lef via Layer Id 2 mapped to tech Id 8 of Layer via_2 
[02/03 19:57:03     17s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer metal_3 
[02/03 19:57:03     17s]  lef via Layer Id 3 mapped to tech Id 10 of Layer via_3 
[02/03 19:57:03     17s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer metal_4 
[02/03 19:57:03     17s]  lef via Layer Id 4 mapped to tech Id 12 of Layer via_4 
[02/03 19:57:03     17s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer metal_5 
[02/03 19:57:03     17s]  lef via Layer Id 5 mapped to tech Id 14 of Layer via_5 
[02/03 19:57:03     17s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer metal_6 
[02/03 19:57:03     17s]  lef via Layer Id 6 mapped to tech Id 16 of Layer via_6 
[02/03 19:57:03     17s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer metal_7 
[02/03 19:57:03     17s]  lef via Layer Id 7 mapped to tech Id 18 of Layer via_7 
[02/03 19:57:03     17s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer metal_8 
[02/03 19:57:03     17s]  lef via Layer Id 8 mapped to tech Id 20 of Layer via_8 
[02/03 19:57:03     17s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer metal_9 
[02/03 19:57:03     17s]  lef via Layer Id 9 mapped to tech Id 22 of Layer via_9 
[02/03 19:57:03     17s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer metal_10 
[02/03 19:57:03     17s]  lef via Layer Id 10 mapped to tech Id 24 of Layer via_10 
[02/03 19:57:03     17s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer metal_11 
[02/03 19:57:03     17s] Metal Layer Id 1 mapped to 5 
[02/03 19:57:03     17s] Via Layer Id 1 mapped to 6 
[02/03 19:57:03     17s] Metal Layer Id 2 mapped to 7 
[02/03 19:57:03     17s] Via Layer Id 2 mapped to 8 
[02/03 19:57:03     17s] Metal Layer Id 3 mapped to 9 
[02/03 19:57:03     17s] Via Layer Id 3 mapped to 10 
[02/03 19:57:03     17s] Metal Layer Id 4 mapped to 11 
[02/03 19:57:03     17s] Via Layer Id 4 mapped to 12 
[02/03 19:57:03     17s] Metal Layer Id 5 mapped to 13 
[02/03 19:57:03     17s] Via Layer Id 5 mapped to 14 
[02/03 19:57:03     17s] Metal Layer Id 6 mapped to 15 
[02/03 19:57:03     17s] Via Layer Id 6 mapped to 16 
[02/03 19:57:03     17s] Metal Layer Id 7 mapped to 17 
[02/03 19:57:03     17s] Via Layer Id 7 mapped to 18 
[02/03 19:57:03     17s] Metal Layer Id 8 mapped to 19 
[02/03 19:57:03     17s] Via Layer Id 8 mapped to 20 
[02/03 19:57:03     17s] Metal Layer Id 9 mapped to 21 
[02/03 19:57:03     17s] Via Layer Id 9 mapped to 22 
[02/03 19:57:03     17s] Metal Layer Id 10 mapped to 23 
[02/03 19:57:03     17s] Via Layer Id 10 mapped to 24 
[02/03 19:57:03     17s] Metal Layer Id 11 mapped to 25 
[02/03 19:57:03     17s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[02/03 19:57:03     17s] eee: Reading patterns meta data.
[02/03 19:57:03     17s] eee: PatternAvail:0, PreRoutePatternReadFailed:1
[02/03 19:57:03     17s] Restore PreRoute Pattern Extraction data failed.
[02/03 19:57:03     17s] Importing multi-corner technology file(s) for preRoute extraction...
[02/03 19:57:03     17s] /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
[02/03 19:57:03     17s] Metal Layer Id 1 is Metal1 
[02/03 19:57:03     17s] Metal Layer Id 2 is Metal2 
[02/03 19:57:03     17s] Metal Layer Id 3 is Metal3 
[02/03 19:57:03     17s] Metal Layer Id 4 is Metal4 
[02/03 19:57:03     17s] Metal Layer Id 5 is Metal5 
[02/03 19:57:03     17s] Metal Layer Id 6 is Metal6 
[02/03 19:57:03     17s] Metal Layer Id 7 is Metal7 
[02/03 19:57:03     17s] Metal Layer Id 8 is Metal8 
[02/03 19:57:03     17s] Metal Layer Id 9 is Metal9 
[02/03 19:57:03     17s] Metal Layer Id 10 is Metal10 
[02/03 19:57:03     17s] Metal Layer Id 11 is Metal11 
[02/03 19:57:03     17s] Via Layer Id 33 is Cont 
[02/03 19:57:03     17s] Via Layer Id 34 is Via1 
[02/03 19:57:03     17s] Via Layer Id 35 is Via2 
[02/03 19:57:03     17s] Via Layer Id 36 is Via3 
[02/03 19:57:03     17s] Via Layer Id 37 is Via4 
[02/03 19:57:03     17s] Via Layer Id 38 is Via5 
[02/03 19:57:03     17s] Via Layer Id 39 is Via6 
[02/03 19:57:03     17s] Via Layer Id 40 is Via7 
[02/03 19:57:03     17s] Via Layer Id 41 is Via8 
[02/03 19:57:03     17s] Via Layer Id 42 is Via9 
[02/03 19:57:03     17s] Via Layer Id 43 is Via10 
[02/03 19:57:03     17s] Via Layer Id 44 is Bondpad 
[02/03 19:57:03     17s] 
[02/03 19:57:03     17s] Trim Metal Layers:
[02/03 19:57:03     17s] Generating auto layer map file.
[02/03 19:57:03     17s]  lef metal Layer Id 1 mapped to tech Id 5 of Layer metal_1 
[02/03 19:57:03     17s]  lef via Layer Id 1 mapped to tech Id 6 of Layer via_1 
[02/03 19:57:03     17s]  lef metal Layer Id 2 mapped to tech Id 7 of Layer metal_2 
[02/03 19:57:03     17s]  lef via Layer Id 2 mapped to tech Id 8 of Layer via_2 
[02/03 19:57:03     17s]  lef metal Layer Id 3 mapped to tech Id 9 of Layer metal_3 
[02/03 19:57:03     17s]  lef via Layer Id 3 mapped to tech Id 10 of Layer via_3 
[02/03 19:57:03     17s]  lef metal Layer Id 4 mapped to tech Id 11 of Layer metal_4 
[02/03 19:57:03     17s]  lef via Layer Id 4 mapped to tech Id 12 of Layer via_4 
[02/03 19:57:03     17s]  lef metal Layer Id 5 mapped to tech Id 13 of Layer metal_5 
[02/03 19:57:03     17s]  lef via Layer Id 5 mapped to tech Id 14 of Layer via_5 
[02/03 19:57:03     17s]  lef metal Layer Id 6 mapped to tech Id 15 of Layer metal_6 
[02/03 19:57:03     17s]  lef via Layer Id 6 mapped to tech Id 16 of Layer via_6 
[02/03 19:57:03     17s]  lef metal Layer Id 7 mapped to tech Id 17 of Layer metal_7 
[02/03 19:57:03     17s]  lef via Layer Id 7 mapped to tech Id 18 of Layer via_7 
[02/03 19:57:03     17s]  lef metal Layer Id 8 mapped to tech Id 19 of Layer metal_8 
[02/03 19:57:03     17s]  lef via Layer Id 8 mapped to tech Id 20 of Layer via_8 
[02/03 19:57:03     17s]  lef metal Layer Id 9 mapped to tech Id 21 of Layer metal_9 
[02/03 19:57:03     17s]  lef via Layer Id 9 mapped to tech Id 22 of Layer via_9 
[02/03 19:57:03     17s]  lef metal Layer Id 10 mapped to tech Id 23 of Layer metal_10 
[02/03 19:57:03     17s]  lef via Layer Id 10 mapped to tech Id 24 of Layer via_10 
[02/03 19:57:03     17s]  lef metal Layer Id 11 mapped to tech Id 25 of Layer metal_11 
[02/03 19:57:03     17s] Metal Layer Id 1 mapped to 5 
[02/03 19:57:03     17s] Via Layer Id 1 mapped to 6 
[02/03 19:57:03     17s] Metal Layer Id 2 mapped to 7 
[02/03 19:57:03     17s] Via Layer Id 2 mapped to 8 
[02/03 19:57:03     17s] Metal Layer Id 3 mapped to 9 
[02/03 19:57:03     17s] Via Layer Id 3 mapped to 10 
[02/03 19:57:03     17s] Metal Layer Id 4 mapped to 11 
[02/03 19:57:03     17s] Via Layer Id 4 mapped to 12 
[02/03 19:57:03     17s] Metal Layer Id 5 mapped to 13 
[02/03 19:57:03     17s] Via Layer Id 5 mapped to 14 
[02/03 19:57:03     17s] Metal Layer Id 6 mapped to 15 
[02/03 19:57:03     17s] Via Layer Id 6 mapped to 16 
[02/03 19:57:03     17s] Metal Layer Id 7 mapped to 17 
[02/03 19:57:03     17s] Via Layer Id 7 mapped to 18 
[02/03 19:57:03     17s] Metal Layer Id 8 mapped to 19 
[02/03 19:57:03     17s] Via Layer Id 8 mapped to 20 
[02/03 19:57:03     17s] Metal Layer Id 9 mapped to 21 
[02/03 19:57:03     17s] Via Layer Id 9 mapped to 22 
[02/03 19:57:03     17s] Metal Layer Id 10 mapped to 23 
[02/03 19:57:03     17s] Via Layer Id 10 mapped to 24 
[02/03 19:57:03     17s] Metal Layer Id 11 mapped to 25 
[02/03 19:57:06     20s] Completed (cpu: 0:00:03.7 real: 0:00:04.0)
[02/03 19:57:06     20s] Set Shrink Factor to 1.00000
[02/03 19:57:06     20s] Summary of Active RC-Corners : 
[02/03 19:57:06     20s]  
[02/03 19:57:06     20s]  Analysis View: VIEW
[02/03 19:57:06     20s]     RC-Corner Name        : RC
[02/03 19:57:06     20s]     RC-Corner Index       : 0
[02/03 19:57:06     20s]     RC-Corner Temperature : 25 Celsius
[02/03 19:57:06     20s]     RC-Corner Cap Table   : ''
[02/03 19:57:06     20s]     RC-Corner PreRoute Res Factor         : 1
[02/03 19:57:06     20s]     RC-Corner PreRoute Cap Factor         : 1
[02/03 19:57:06     20s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/03 19:57:06     20s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/03 19:57:06     20s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/03 19:57:06     20s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/03 19:57:06     20s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/03 19:57:06     20s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/03 19:57:06     20s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/03 19:57:06     20s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[02/03 19:57:06     20s]     RC-Corner Technology file: '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
[02/03 19:57:06     20s] 
[02/03 19:57:06     20s] Trim Metal Layers:
[02/03 19:57:06     20s] LayerId::1 widthSet size::1
[02/03 19:57:06     20s] LayerId::2 widthSet size::1
[02/03 19:57:06     20s] LayerId::3 widthSet size::1
[02/03 19:57:06     20s] LayerId::4 widthSet size::1
[02/03 19:57:06     20s] LayerId::5 widthSet size::1
[02/03 19:57:06     20s] LayerId::6 widthSet size::1
[02/03 19:57:06     20s] LayerId::7 widthSet size::1
[02/03 19:57:06     20s] LayerId::8 widthSet size::1
[02/03 19:57:06     20s] LayerId::9 widthSet size::1
[02/03 19:57:06     20s] LayerId::10 widthSet size::1
[02/03 19:57:06     20s] LayerId::11 widthSet size::1
[02/03 19:57:06     20s] Updating RC grid for preRoute extraction ...
[02/03 19:57:06     20s] eee: pegSigSF::1.070000
[02/03 19:57:06     20s] Initializing multi-corner resistance tables ...
[02/03 19:57:06     20s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 19:57:06     20s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 19:57:06     20s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 19:57:06     20s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 19:57:06     20s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 19:57:06     20s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 19:57:06     20s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 19:57:06     20s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 19:57:06     20s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 19:57:06     20s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 19:57:06     20s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 19:57:06     20s] {RT RC 0 11 11 {8 0} {10 0} 2}
[02/03 19:57:06     20s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.772700 newSi=0.000000 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 19:57:06     20s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[02/03 19:57:06     20s] *Info: initialize multi-corner CTS.
[02/03 19:57:06     20s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1204.9M, current mem=1000.2M)
[02/03 19:57:06     20s] Reading timing constraints file '/home/v71349/analog-gradients/implementation/fullflow_demo/constraints/alu4_flow_demo.sdc' ...
[02/03 19:57:06     20s] Current (total cpu=0:00:20.5, real=0:00:22.0, peak res=1259.6M, current mem=1259.6M)
[02/03 19:57:06     20s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/v71349/analog-gradients/implementation/fullflow_demo/constraints/alu4_flow_demo.sdc, Line 1).
[02/03 19:57:06     20s] 
[02/03 19:57:06     20s] INFO (CTE): Reading of timing constraints file /home/v71349/analog-gradients/implementation/fullflow_demo/constraints/alu4_flow_demo.sdc completed, with 1 WARNING
[02/03 19:57:06     20s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1275.9M, current mem=1275.9M)
[02/03 19:57:06     20s] Current (total cpu=0:00:20.5, real=0:00:22.0, peak res=1275.9M, current mem=1275.9M)
[02/03 19:57:06     20s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/03 19:57:06     20s] 
[02/03 19:57:06     20s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[02/03 19:57:06     20s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[02/03 19:57:06     20s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[02/03 19:57:06     20s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[02/03 19:57:06     20s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[02/03 19:57:06     20s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[02/03 19:57:06     20s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[02/03 19:57:06     20s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[02/03 19:57:06     20s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[02/03 19:57:06     20s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[02/03 19:57:06     20s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[02/03 19:57:06     20s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[02/03 19:57:06     20s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[02/03 19:57:06     20s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[02/03 19:57:06     20s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[02/03 19:57:06     20s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[02/03 19:57:06     20s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[02/03 19:57:06     20s] Summary for sequential cells identification: 
[02/03 19:57:06     20s]   Identified SBFF number: 104
[02/03 19:57:06     20s]   Identified MBFF number: 0
[02/03 19:57:06     20s]   Identified SB Latch number: 0
[02/03 19:57:06     20s]   Identified MB Latch number: 0
[02/03 19:57:06     20s]   Not identified SBFF number: 16
[02/03 19:57:06     20s]   Not identified MBFF number: 0
[02/03 19:57:06     20s]   Not identified SB Latch number: 0
[02/03 19:57:06     20s]   Not identified MB Latch number: 0
[02/03 19:57:06     20s]   Number of sequential cells which are not FFs: 32
[02/03 19:57:06     20s] Total number of combinational cells: 318
[02/03 19:57:06     20s] Total number of sequential cells: 152
[02/03 19:57:06     20s] Total number of tristate cells: 10
[02/03 19:57:06     20s] Total number of level shifter cells: 0
[02/03 19:57:06     20s] Total number of power gating cells: 0
[02/03 19:57:06     20s] Total number of isolation cells: 0
[02/03 19:57:06     20s] Total number of power switch cells: 0
[02/03 19:57:06     20s] Total number of pulse generator cells: 0
[02/03 19:57:06     20s] Total number of always on buffers: 0
[02/03 19:57:06     20s] Total number of retention cells: 0
[02/03 19:57:06     20s] Total number of physical cells: 9
[02/03 19:57:06     20s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[02/03 19:57:06     20s] Total number of usable buffers: 16
[02/03 19:57:06     20s] List of unusable buffers:
[02/03 19:57:06     20s] Total number of unusable buffers: 0
[02/03 19:57:06     20s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[02/03 19:57:06     20s] Total number of usable inverters: 19
[02/03 19:57:06     20s] List of unusable inverters:
[02/03 19:57:06     20s] Total number of unusable inverters: 0
[02/03 19:57:06     20s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[02/03 19:57:06     20s] Total number of identified usable delay cells: 8
[02/03 19:57:06     20s] List of identified unusable delay cells:
[02/03 19:57:06     20s] Total number of identified unusable delay cells: 0
[02/03 19:57:06     20s] 
[02/03 19:57:06     20s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[02/03 19:57:06     20s] 
[02/03 19:57:06     20s] TimeStamp Deleting Cell Server Begin ...
[02/03 19:57:06     20s] 
[02/03 19:57:06     20s] TimeStamp Deleting Cell Server End ...
[02/03 19:57:06     20s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1297.6M, current mem=1297.5M)
[02/03 19:57:06     20s] 
[02/03 19:57:06     20s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/03 19:57:06     20s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[02/03 19:57:06     20s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[02/03 19:57:06     20s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[02/03 19:57:06     20s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[02/03 19:57:06     20s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[02/03 19:57:06     20s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[02/03 19:57:06     20s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[02/03 19:57:06     20s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[02/03 19:57:06     20s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[02/03 19:57:06     20s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[02/03 19:57:06     20s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[02/03 19:57:06     20s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[02/03 19:57:06     20s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[02/03 19:57:06     20s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[02/03 19:57:06     20s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[02/03 19:57:06     20s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[02/03 19:57:06     20s] Summary for sequential cells identification: 
[02/03 19:57:06     20s]   Identified SBFF number: 104
[02/03 19:57:06     20s]   Identified MBFF number: 0
[02/03 19:57:06     20s]   Identified SB Latch number: 0
[02/03 19:57:06     20s]   Identified MB Latch number: 0
[02/03 19:57:06     20s]   Not identified SBFF number: 16
[02/03 19:57:06     20s]   Not identified MBFF number: 0
[02/03 19:57:06     20s]   Not identified SB Latch number: 0
[02/03 19:57:06     20s]   Not identified MB Latch number: 0
[02/03 19:57:06     20s]   Number of sequential cells which are not FFs: 32
[02/03 19:57:06     20s]  Visiting view : VIEW
[02/03 19:57:06     20s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[02/03 19:57:06     20s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[02/03 19:57:06     20s]  Visiting view : VIEW
[02/03 19:57:06     20s]    : PowerDomain = none : Weighted F : unweighted  = 38.00 (1.000) with rcCorner = 0
[02/03 19:57:06     20s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[02/03 19:57:06     20s] TLC MultiMap info (StdDelay):
[02/03 19:57:06     20s]   : DELAY + LIBSET + 1 + no RcCorner := 20.1ps
[02/03 19:57:06     20s]   : DELAY + LIBSET + 1 + RC := 38ps
[02/03 19:57:06     20s]  Setting StdDelay to: 38ps
[02/03 19:57:06     20s] 
[02/03 19:57:06     20s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/03 19:57:06     20s] 
[02/03 19:57:06     20s] TimeStamp Deleting Cell Server Begin ...
[02/03 19:57:06     20s] 
[02/03 19:57:06     20s] TimeStamp Deleting Cell Server End ...
[02/03 19:57:06     20s] 
[02/03 19:57:06     20s] *** Summary of all messages that are not suppressed in this session:
[02/03 19:57:06     20s] Severity  ID               Count  Summary                                  
[02/03 19:57:06     20s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[02/03 19:57:06     20s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[02/03 19:57:06     20s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[02/03 19:57:06     20s] WARNING   TECHLIB-302         10  No function defined for cell '%s'. The c...
[02/03 19:57:06     20s] *** Message Summary: 14 warning(s), 0 error(s)
[02/03 19:57:06     20s] 
[02/03 19:57:06     20s] <CMD> clearGlobalNets
[02/03 19:57:06     20s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -all
[02/03 19:57:06     20s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -all
[02/03 19:57:06     20s] <CMD> applyGlobalNets
[02/03 19:57:06     20s] *** Checked 2 GNC rules.
[02/03 19:57:06     20s] *** Applying global-net connections...
[02/03 19:57:06     20s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[02/03 19:57:06     20s] <CMD> floorPlan -site CoreSite -r 1.0 0.70 10 10 10 10
[02/03 19:57:06     20s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/03 19:57:06     20s] Type 'man IMPFP-3961' for more detail.
[02/03 19:57:06     20s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/03 19:57:06     20s] Type 'man IMPFP-3961' for more detail.
[02/03 19:57:06     20s] Start create_tracks
[02/03 19:57:06     20s] <CMD> getPlaceMode -place_hierarchical_flow -quiet
[02/03 19:57:06     20s] <CMD> report_message -start_cmd
[02/03 19:57:06     20s] <CMD> getRouteMode -maxRouteLayer -quiet
[02/03 19:57:06     20s] <CMD> getRouteMode -user -maxRouteLayer
[02/03 19:57:06     20s] <CMD> getPlaceMode -place_global_place_io_pins -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -user -maxRouteLayer
[02/03 19:57:06     20s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[02/03 19:57:06     20s] <CMD> getPlaceMode -timingDriven -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -adaptive -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[02/03 19:57:06     20s] <CMD> getPlaceMode -ignoreScan -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -user -ignoreScan
[02/03 19:57:06     20s] <CMD> getPlaceMode -repairPlace -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -user -repairPlace
[02/03 19:57:06     20s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[02/03 19:57:06     20s] <CMD> getDesignMode -quiet -siPrevention
[02/03 19:57:06     20s] <CMD> getPlaceMode -quiet -place_global_exp_enable_3d
[02/03 19:57:06     20s] *** placeDesign #1 [begin] : totSession cpu/real = 0:00:20.6/0:00:21.7 (1.0), mem = 1409.8M
[02/03 19:57:06     20s] <CMD> getPlaceMode -exp_slack_driven -quiet
[02/03 19:57:06     20s] <CMD> um::push_snapshot_stack
[02/03 19:57:06     20s] <CMD> getDesignMode -quiet -flowEffort
[02/03 19:57:06     20s] <CMD> getDesignMode -highSpeedCore -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -quiet -adaptive
[02/03 19:57:06     20s] <CMD> set spgFlowInInitialPlace 1
[02/03 19:57:06     20s] <CMD> getPlaceMode -sdpAlignment -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -softGuide -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -useSdpGroup -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -sdpAlignment -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[02/03 19:57:06     20s] <CMD> getPlaceMode -sdpPlace -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -exp_slack_driven -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -sdpPlace -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[02/03 19:57:06     20s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[02/03 19:57:06     20s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -place_check_library -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -trimView -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[02/03 19:57:06     20s] <CMD> getPlaceMode -congEffort -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[02/03 19:57:06     20s] <CMD> getPlaceMode -ignoreScan -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -user -ignoreScan
[02/03 19:57:06     20s] <CMD> getPlaceMode -repairPlace -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -user -repairPlace
[02/03 19:57:06     20s] <CMD> getPlaceMode -congEffort -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -fp -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -timingDriven -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -user -timingDriven
[02/03 19:57:06     20s] <CMD> getPlaceMode -fastFp -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -clusterMode -quiet
[02/03 19:57:06     20s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[02/03 19:57:06     20s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[02/03 19:57:06     20s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -forceTiming -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -fp -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -fastfp -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -timingDriven -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -fp -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -fastfp -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -powerDriven -quiet
[02/03 19:57:06     20s] <CMD> getExtractRCMode -quiet -engine
[02/03 19:57:06     20s] <CMD> getAnalysisMode -quiet -clkSrcPath
[02/03 19:57:06     20s] <CMD> getAnalysisMode -quiet -clockPropagation
[02/03 19:57:06     20s] <CMD> getAnalysisMode -quiet -cppr
[02/03 19:57:06     20s] <CMD> setExtractRCMode -engine preRoute
[02/03 19:57:06     20s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[02/03 19:57:06     20s] <CMD> getPlaceMode -exp_slack_driven -quiet
[02/03 19:57:06     20s] <CMD_INTERNAL> isAnalysisModeSetup
[02/03 19:57:06     20s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[02/03 19:57:06     20s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[02/03 19:57:06     20s] <CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
[02/03 19:57:06     20s] <CMD> getPlaceMode -quiet -place_incr_exp_isolation_flow
[02/03 19:57:06     20s] <CMD> getPlaceMode -enableDistPlace -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -quiet -clusterMode
[02/03 19:57:06     20s] <CMD> getPlaceMode -wl_budget_mode -quiet
[02/03 19:57:06     20s] <CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
[02/03 19:57:06     20s] <CMD> getPlaceMode -wl_budget_mode -quiet
[02/03 19:57:06     20s] <CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
[02/03 19:57:06     20s] <CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -user -resetCombineRFLevel
[02/03 19:57:06     20s] <CMD> getPlaceMode -quiet -resetCombineRFLevel
[02/03 19:57:06     20s] <CMD> setPlaceMode -resetCombineRFLevel 1000
[02/03 19:57:06     20s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
[02/03 19:57:06     20s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -macroPlaceMode -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -macroPlaceMode -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -enableDistPlace -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -exp_slack_driven -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -enableDistPlace -quiet
[02/03 19:57:06     20s] <CMD> getPlaceMode -quiet -expNewFastMode
[02/03 19:57:06     20s] <CMD> setPlaceMode -expHiddenFastMode 1
[02/03 19:57:06     20s] <CMD> setPlaceMode -reset -ignoreScan
[02/03 19:57:06     20s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[02/03 19:57:06     20s] <CMD_INTERNAL> colorizeGeometry
[02/03 19:57:06     20s] #Start colorize_geometry on Tue Feb  3 19:57:06 2026
[02/03 19:57:06     20s] #
[02/03 19:57:06     20s] ### Time Record (colorize_geometry) is installed.
[02/03 19:57:06     20s] ### Time Record (Pre Callback) is installed.
[02/03 19:57:06     20s] ### Time Record (Pre Callback) is uninstalled.
[02/03 19:57:06     20s] ### Time Record (DB Import) is installed.
[02/03 19:57:06     20s] #create default rule from bind_ndr_rule rule=0x7f3fcb357870 0x7f3fb349e568
[02/03 19:57:07     20s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1223419418 placement=984943660 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[02/03 19:57:07     20s] ### Time Record (DB Import) is uninstalled.
[02/03 19:57:07     20s] ### Time Record (DB Export) is installed.
[02/03 19:57:07     20s] ### export design design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1223419418 placement=984943660 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[02/03 19:57:07     20s] ### Time Record (DB Export) is uninstalled.
[02/03 19:57:07     20s] ### Time Record (Post Callback) is installed.
[02/03 19:57:07     20s] ### Time Record (Post Callback) is uninstalled.
[02/03 19:57:07     20s] #
[02/03 19:57:07     20s] #colorize_geometry statistics:
[02/03 19:57:07     20s] #Cpu time = 00:00:00
[02/03 19:57:07     20s] #Elapsed time = 00:00:00
[02/03 19:57:07     20s] #Increased memory = 27.70 (MB)
[02/03 19:57:07     20s] #Total memory = 1329.79 (MB)
[02/03 19:57:07     20s] #Peak memory = 1330.44 (MB)
[02/03 19:57:07     20s] #Number of warnings = 0
[02/03 19:57:07     20s] #Total number of warnings = 0
[02/03 19:57:07     20s] #Number of fails = 0
[02/03 19:57:07     20s] #Total number of fails = 0
[02/03 19:57:07     20s] #Complete colorize_geometry on Tue Feb  3 19:57:07 2026
[02/03 19:57:07     20s] #
[02/03 19:57:07     20s] ### Time Record (colorize_geometry) is uninstalled.
[02/03 19:57:07     20s] ### 
[02/03 19:57:07     20s] ###   Scalability Statistics
[02/03 19:57:07     20s] ### 
[02/03 19:57:07     20s] ### ------------------------+----------------+----------------+----------------+
[02/03 19:57:07     20s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[02/03 19:57:07     20s] ### ------------------------+----------------+----------------+----------------+
[02/03 19:57:07     20s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[02/03 19:57:07     20s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[02/03 19:57:07     20s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[02/03 19:57:07     20s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[02/03 19:57:07     20s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[02/03 19:57:07     20s] ### ------------------------+----------------+----------------+----------------+
[02/03 19:57:07     20s] ### 
[02/03 19:57:07     20s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[02/03 19:57:07     20s] *** Starting placeDesign default flow ***
[02/03 19:57:07     20s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[02/03 19:57:07     20s] <CMD> set_global timing_enable_zero_delay_analysis_mode true
[02/03 19:57:07     21s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[02/03 19:57:07     21s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[02/03 19:57:07     21s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[02/03 19:57:07     21s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[02/03 19:57:07     21s] <CMD> deleteBufferTree -decloneInv
[02/03 19:57:07     21s] ### Creating LA Mngr. totSessionCpu=0:00:21.0 mem=1427.8M
[02/03 19:57:07     21s] ### Creating LA Mngr, finished. totSessionCpu=0:00:21.0 mem=1427.8M
[02/03 19:57:07     21s] *** Start deleteBufferTree ***
[02/03 19:57:07     21s] Info: Detect buffers to remove automatically.
[02/03 19:57:07     21s] Analyzing netlist ...
[02/03 19:57:07     21s] Updating netlist
[02/03 19:57:07     21s] 
[02/03 19:57:07     21s] *summary: 2 instances (buffers/inverters) removed
[02/03 19:57:07     21s] *** Finish deleteBufferTree (0:00:00.2) ***
[02/03 19:57:07     21s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[02/03 19:57:07     21s] <CMD> set_global timing_enable_zero_delay_analysis_mode false
[02/03 19:57:07     21s] <CMD> getAnalysisMode -quiet -honorClockDomains
[02/03 19:57:07     21s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[02/03 19:57:07     21s] <CMD> getAnalysisMode -quiet -honorClockDomains
[02/03 19:57:07     21s] **INFO: Enable pre-place timing setting for timing analysis
[02/03 19:57:07     21s] Set Using Default Delay Limit as 101.
[02/03 19:57:07     21s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/03 19:57:07     21s] <CMD> set delaycal_use_default_delay_limit 101
[02/03 19:57:07     21s] Set Default Net Delay as 0 ps.
[02/03 19:57:07     21s] <CMD> set delaycal_default_net_delay 0
[02/03 19:57:07     21s] Set Default Net Load as 0 pF. 
[02/03 19:57:07     21s] <CMD> set delaycal_default_net_load 0
[02/03 19:57:07     21s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[02/03 19:57:07     21s] Set Default Input Pin Transition as 1 ps.
[02/03 19:57:07     21s] <CMD> set delaycal_input_transition_delay 1ps
[02/03 19:57:07     21s] <CMD> getAnalysisMode -clkSrcPath -quiet
[02/03 19:57:07     21s] <CMD> getAnalysisMode -clockPropagation -quiet
[02/03 19:57:07     21s] <CMD> getAnalysisMode -checkType -quiet
[02/03 19:57:07     21s] <CMD> buildTimingGraph
[02/03 19:57:07     21s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[02/03 19:57:07     21s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[02/03 19:57:07     21s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[02/03 19:57:07     21s] **INFO: Analyzing IO path groups for slack adjustment
[02/03 19:57:07     21s] <CMD> get_global timing_enable_path_group_priority
[02/03 19:57:07     21s] <CMD> get_global timing_constraint_enable_group_path_resetting
[02/03 19:57:07     21s] <CMD> set_global timing_enable_path_group_priority false
[02/03 19:57:07     21s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[02/03 19:57:07     21s] **INFO: Disable pre-place timing setting for timing analysis
[02/03 19:57:07     21s] <CMD> setDelayCalMode -ignoreNetLoad false
[02/03 19:57:07     21s] Set Using Default Delay Limit as 1000.
[02/03 19:57:07     21s] <CMD> set delaycal_use_default_delay_limit 1000
[02/03 19:57:07     21s] Set Default Net Delay as 1000 ps.
[02/03 19:57:07     21s] <CMD> set delaycal_default_net_delay 1000ps
[02/03 19:57:07     21s] Set Default Input Pin Transition as 0.1 ps.
[02/03 19:57:07     21s] <CMD> set delaycal_input_transition_delay 0ps
[02/03 19:57:07     21s] Set Default Net Load as 0.5 pF. 
[02/03 19:57:07     21s] <CMD> set delaycal_default_net_load 0.5pf
[02/03 19:57:07     21s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[02/03 19:57:07     21s] <CMD> all_setup_analysis_views
[02/03 19:57:07     21s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[02/03 19:57:07     21s] <CMD> getPlaceMode -exp_slack_driven -quiet
[02/03 19:57:07     21s] <CMD> getAnalysisMode -quiet -honorClockDomains
[02/03 19:57:07     21s] **INFO: Pre-place timing setting for timing analysis already disabled
[02/03 19:57:07     21s] <CMD> getPlaceMode -quiet -place_global_exp_inverter_rewiring
[02/03 19:57:07     21s] <CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
[02/03 19:57:07     21s] <CMD> getPlaceMode -quiet -expSkipGP
[02/03 19:57:07     21s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1494.9M, EPOCH TIME: 1770166627.397234
[02/03 19:57:07     21s] Deleted 0 physical inst  (cell - / prefix -).
[02/03 19:57:07     21s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1494.9M, EPOCH TIME: 1770166627.397344
[02/03 19:57:07     21s] INFO: #ExclusiveGroups=0
[02/03 19:57:07     21s] INFO: There are no Exclusive Groups.
[02/03 19:57:07     21s] Extracting standard cell pins and blockage ...... 
[02/03 19:57:07     21s] Pin and blockage extraction finished
[02/03 19:57:07     21s] Extracting macro/IO cell pins and blockage ...... 
[02/03 19:57:07     21s] Pin and blockage extraction finished
[02/03 19:57:07     21s] *** Starting "NanoPlace(TM) placement v#7 (mem=1494.9M)" ...
[02/03 19:57:07     21s] <CMD> setDelayCalMode -engine feDc
[02/03 19:57:07     21s] Wait...
[02/03 19:57:07     21s] *** Build Buffered Sizing Timing Model
[02/03 19:57:07     21s] (cpu=0:00:00.5 mem=1499.9M) ***
[02/03 19:57:08     21s] *** Build Virtual Sizing Timing Model
[02/03 19:57:08     21s] (cpu=0:00:00.6 mem=1506.9M) ***
[02/03 19:57:08     21s] No user-set net weight.
[02/03 19:57:08     21s] Net fanout histogram:
[02/03 19:57:08     21s] 2		: 76 (69.7%) nets
[02/03 19:57:08     21s] 3		: 12 (11.0%) nets
[02/03 19:57:08     21s] 4     -	14	: 21 (19.3%) nets
[02/03 19:57:08     21s] 15    -	39	: 0 (0.0%) nets
[02/03 19:57:08     21s] 40    -	79	: 0 (0.0%) nets
[02/03 19:57:08     21s] 80    -	159	: 0 (0.0%) nets
[02/03 19:57:08     21s] 160   -	319	: 0 (0.0%) nets
[02/03 19:57:08     21s] 320   -	639	: 0 (0.0%) nets
[02/03 19:57:08     21s] 640   -	1279	: 0 (0.0%) nets
[02/03 19:57:08     21s] 1280  -	2559	: 0 (0.0%) nets
[02/03 19:57:08     21s] 2560  -	5119	: 0 (0.0%) nets
[02/03 19:57:08     21s] 5120+		: 0 (0.0%) nets
[02/03 19:57:08     21s] no activity file in design. spp won't run.
[02/03 19:57:08     21s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[02/03 19:57:08     21s] Scan chains were not defined.
[02/03 19:57:08     21s] Processing tracks to init pin-track alignment.
[02/03 19:57:08     21s] z: 2, totalTracks: 1
[02/03 19:57:08     21s] z: 4, totalTracks: 1
[02/03 19:57:08     21s] z: 6, totalTracks: 1
[02/03 19:57:08     21s] z: 8, totalTracks: 1
[02/03 19:57:08     21s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 19:57:08     21s] All LLGs are deleted
[02/03 19:57:08     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 19:57:08     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 19:57:08     21s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1513.9M, EPOCH TIME: 1770166628.151481
[02/03 19:57:08     21s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1513.9M, EPOCH TIME: 1770166628.151622
[02/03 19:57:08     21s] # Building alu4_flow_demo llgBox search-tree.
[02/03 19:57:08     21s] #std cell=99 (0 fixed + 99 movable) #buf cell=0 #inv cell=11 #block=0 (0 floating + 0 preplaced)
[02/03 19:57:08     21s] #ioInst=0 #net=109 #term=301 #term/net=2.76, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=15
[02/03 19:57:08     21s] stdCell: 99 single + 0 double + 0 multi
[02/03 19:57:08     21s] Total standard cell length = 0.0828 (mm), area = 0.0001 (mm^2)
[02/03 19:57:08     21s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1513.9M, EPOCH TIME: 1770166628.151805
[02/03 19:57:08     21s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 19:57:08     21s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 19:57:08     21s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1513.9M, EPOCH TIME: 1770166628.152851
[02/03 19:57:08     21s] Max number of tech site patterns supported in site array is 256.
[02/03 19:57:08     21s] Core basic site is CoreSite
[02/03 19:57:08     22s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1513.9M, EPOCH TIME: 1770166628.172450
[02/03 19:57:08     22s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Create thread pool 0x7f3fb364e118.
[02/03 19:57:08     22s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[02/03 19:57:08     22s] After signature check, allow fast init is false, keep pre-filter is false.
[02/03 19:57:08     22s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/03 19:57:08     22s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.004, REAL:0.003, MEM:1642.9M, EPOCH TIME: 1770166628.175666
[02/03 19:57:08     22s] Use non-trimmed site array because memory saving is not enough.
[02/03 19:57:08     22s] SiteArray: non-trimmed site array dimensions = 8 x 75
[02/03 19:57:08     22s] SiteArray: use 12,288 bytes
[02/03 19:57:08     22s] SiteArray: current memory after site array memory allocation 1642.9M
[02/03 19:57:08     22s] SiteArray: FP blocked sites are writable
[02/03 19:57:08     22s] Estimated cell power/ground rail width = 0.213 um
[02/03 19:57:08     22s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/03 19:57:08     22s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1642.9M, EPOCH TIME: 1770166628.175958
[02/03 19:57:08     22s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1642.9M, EPOCH TIME: 1770166628.175995
[02/03 19:57:08     22s] SiteArray: number of non floorplan blocked sites for llg default is 600
[02/03 19:57:08     22s] Atter site array init, number of instance map data is 0.
[02/03 19:57:08     22s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.024, REAL:0.023, MEM:1642.9M, EPOCH TIME: 1770166628.176080
[02/03 19:57:08     22s] 
[02/03 19:57:08     22s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/03 19:57:08     22s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.025, MEM:1642.9M, EPOCH TIME: 1770166628.176358
[02/03 19:57:08     22s] 
[02/03 19:57:08     22s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/03 19:57:08     22s] Average module density = 0.690.
[02/03 19:57:08     22s] Density for the design = 0.690.
[02/03 19:57:08     22s]        = stdcell_area 414 sites (142 um^2) / alloc_area 600 sites (205 um^2).
[02/03 19:57:08     22s] Pin Density = 0.5017.
[02/03 19:57:08     22s]             = total # of pins 301 / total area 600.
[02/03 19:57:08     22s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1642.9M, EPOCH TIME: 1770166628.176601
[02/03 19:57:08     22s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:1642.9M, EPOCH TIME: 1770166628.176656
[02/03 19:57:08     22s] OPERPROF: Starting pre-place ADS at level 1, MEM:1642.9M, EPOCH TIME: 1770166628.176688
[02/03 19:57:08     22s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1642.9M, EPOCH TIME: 1770166628.176770
[02/03 19:57:08     22s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1642.9M, EPOCH TIME: 1770166628.176796
[02/03 19:57:08     22s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1642.9M, EPOCH TIME: 1770166628.176823
[02/03 19:57:08     22s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1642.9M, EPOCH TIME: 1770166628.176844
[02/03 19:57:08     22s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1642.9M, EPOCH TIME: 1770166628.176869
[02/03 19:57:08     22s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1642.9M, EPOCH TIME: 1770166628.176895
[02/03 19:57:08     22s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1642.9M, EPOCH TIME: 1770166628.176928
[02/03 19:57:08     22s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1642.9M, EPOCH TIME: 1770166628.176950
[02/03 19:57:08     22s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1642.9M, EPOCH TIME: 1770166628.176971
[02/03 19:57:08     22s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1642.9M, EPOCH TIME: 1770166628.176999
[02/03 19:57:08     22s] Skip auto density screen due to aggressive settings.
[02/03 19:57:08     22s] res site 1.
[02/03 19:57:08     22s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.000, MEM:1642.9M, EPOCH TIME: 1770166628.177131
[02/03 19:57:08     22s] OPERPROF: Starting spMPad at level 1, MEM:1642.9M, EPOCH TIME: 1770166628.177348
[02/03 19:57:08     22s] OPERPROF:   Starting spContextMPad at level 2, MEM:1642.9M, EPOCH TIME: 1770166628.177385
[02/03 19:57:08     22s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1642.9M, EPOCH TIME: 1770166628.177411
[02/03 19:57:08     22s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1642.9M, EPOCH TIME: 1770166628.177435
[02/03 19:57:08     22s] Initial padding reaches pin density 0.667 for top
[02/03 19:57:08     22s] InitPadU 0.690 -> 0.820 for top
[02/03 19:57:08     22s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1642.9M, EPOCH TIME: 1770166628.177733
[02/03 19:57:08     22s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1642.9M, EPOCH TIME: 1770166628.177779
[02/03 19:57:08     22s] === lastAutoLevel = 4 
[02/03 19:57:08     22s] OPERPROF: Starting spInitNetWt at level 1, MEM:1642.9M, EPOCH TIME: 1770166628.177875
[02/03 19:57:08     22s] no activity file in design. spp won't run.
[02/03 19:57:08     22s] [spp] 0
[02/03 19:57:08     22s] [adp] 0:1:1:3
[02/03 19:57:08     22s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.690, REAL:0.692, MEM:1693.8M, EPOCH TIME: 1770166628.869667
[02/03 19:57:08     22s] Clock gating cells determined by native netlist tracing.
[02/03 19:57:08     22s] no activity file in design. spp won't run.
[02/03 19:57:08     22s] no activity file in design. spp won't run.
[02/03 19:57:08     22s] <CMD> createBasicPathGroups -quiet
[02/03 19:57:08     22s] OPERPROF: Starting npMain at level 1, MEM:1695.8M, EPOCH TIME: 1770166628.912444
[02/03 19:57:09     22s] OPERPROF:   Starting npPlace at level 2, MEM:1711.8M, EPOCH TIME: 1770166629.914714
[02/03 19:57:09     22s] Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[02/03 19:57:09     22s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[02/03 19:57:09     22s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1712.8M
[02/03 19:57:09     22s] Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[02/03 19:57:09     22s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[02/03 19:57:09     22s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1712.8M
[02/03 19:57:09     22s] exp_mt_sequential is set from setPlaceMode option to 1
[02/03 19:57:09     22s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[02/03 19:57:09     22s] place_exp_mt_interval set to default 32
[02/03 19:57:09     22s] place_exp_mt_interval_bias (first half) set to default 0.750000
[02/03 19:57:09     22s] Iteration  3: Total net bbox = 5.161e+00 (2.63e+00 2.54e+00)
[02/03 19:57:09     22s]               Est.  stn bbox = 5.471e+00 (2.79e+00 2.68e+00)
[02/03 19:57:09     22s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1730.3M
[02/03 19:57:09     22s] Total number of setup views is 1.
[02/03 19:57:09     22s] Total number of active setup views is 1.
[02/03 19:57:09     22s] Active setup views:
[02/03 19:57:09     22s]     VIEW
[02/03 19:57:10     22s] Iteration  4: Total net bbox = 1.858e+02 (9.23e+01 9.34e+01)
[02/03 19:57:10     22s]               Est.  stn bbox = 1.995e+02 (9.92e+01 1.00e+02)
[02/03 19:57:10     22s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1730.3M
[02/03 19:57:10     22s] Iteration  5: Total net bbox = 2.787e+02 (1.43e+02 1.35e+02)
[02/03 19:57:10     22s]               Est.  stn bbox = 2.993e+02 (1.55e+02 1.44e+02)
[02/03 19:57:10     22s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1730.3M
[02/03 19:57:10     22s] OPERPROF:   Finished npPlace at level 2, CPU:0.158, REAL:0.216, MEM:1730.3M, EPOCH TIME: 1770166630.130230
[02/03 19:57:10     22s] OPERPROF: Finished npMain at level 1, CPU:0.161, REAL:1.218, MEM:1730.3M, EPOCH TIME: 1770166630.130614
[02/03 19:57:10     22s] [adp] clock
[02/03 19:57:10     22s] [adp] weight, nr nets, wire length
[02/03 19:57:10     22s] [adp]      0        0  0.000000
[02/03 19:57:10     22s] [adp] data
[02/03 19:57:10     22s] [adp] weight, nr nets, wire length
[02/03 19:57:10     22s] [adp]      0      109  818.492500
[02/03 19:57:10     22s] [adp] 0.000000|0.000000|0.000000
[02/03 19:57:10     22s] Iteration  6: Total net bbox = 8.185e+02 (4.26e+02 3.92e+02)
[02/03 19:57:10     22s]               Est.  stn bbox = 8.855e+02 (4.62e+02 4.24e+02)
[02/03 19:57:10     22s]               cpu = 0:00:00.2 real = 0:00:02.0 mem = 1730.3M
[02/03 19:57:10     22s] *** cost = 8.185e+02 (4.26e+02 3.92e+02) (cpu for global=0:00:00.2) real=0:00:02.0***
[02/03 19:57:10     22s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[02/03 19:57:10     22s] Saved padding area to DB
[02/03 19:57:10     22s] All LLGs are deleted
[02/03 19:57:10     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 19:57:10     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 19:57:10     22s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1730.3M, EPOCH TIME: 1770166630.131446
[02/03 19:57:10     22s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1730.3M, EPOCH TIME: 1770166630.131539
[02/03 19:57:10     22s] Solver runtime cpu: 0:00:00.2 real: 0:00:00.2
[02/03 19:57:10     22s] Core Placement runtime cpu: 0:00:00.2 real: 0:00:02.0
[02/03 19:57:10     22s] <CMD> scanReorder
[02/03 19:57:10     22s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[02/03 19:57:10     22s] Type 'man IMPSP-9025' for more detail.
[02/03 19:57:10     22s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1730.3M, EPOCH TIME: 1770166630.133265
[02/03 19:57:10     22s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1730.3M, EPOCH TIME: 1770166630.133328
[02/03 19:57:10     22s] Processing tracks to init pin-track alignment.
[02/03 19:57:10     22s] z: 2, totalTracks: 1
[02/03 19:57:10     22s] z: 4, totalTracks: 1
[02/03 19:57:10     22s] z: 6, totalTracks: 1
[02/03 19:57:10     22s] z: 8, totalTracks: 1
[02/03 19:57:10     22s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 19:57:10     22s] All LLGs are deleted
[02/03 19:57:10     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 19:57:10     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 19:57:10     22s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1730.3M, EPOCH TIME: 1770166630.135897
[02/03 19:57:10     22s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1730.3M, EPOCH TIME: 1770166630.135988
[02/03 19:57:10     22s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1730.3M, EPOCH TIME: 1770166630.136047
[02/03 19:57:10     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 19:57:10     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 19:57:10     22s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1730.3M, EPOCH TIME: 1770166630.137176
[02/03 19:57:10     22s] Max number of tech site patterns supported in site array is 256.
[02/03 19:57:10     22s] Core basic site is CoreSite
[02/03 19:57:10     22s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1730.3M, EPOCH TIME: 1770166630.156518
[02/03 19:57:10     22s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 19:57:10     22s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 19:57:10     22s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1730.3M, EPOCH TIME: 1770166630.156673
[02/03 19:57:10     22s] Fast DP-INIT is on for default
[02/03 19:57:10     22s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/03 19:57:10     22s] Atter site array init, number of instance map data is 0.
[02/03 19:57:10     22s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.020, MEM:1730.3M, EPOCH TIME: 1770166630.156870
[02/03 19:57:10     22s] 
[02/03 19:57:10     22s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/03 19:57:10     22s] OPERPROF:       Starting CMU at level 4, MEM:1730.3M, EPOCH TIME: 1770166630.157058
[02/03 19:57:10     22s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1730.3M, EPOCH TIME: 1770166630.157242
[02/03 19:57:10     22s] 
[02/03 19:57:10     22s] Bad Lib Cell Checking (CMU) is done! (0)
[02/03 19:57:10     22s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.021, REAL:0.021, MEM:1730.3M, EPOCH TIME: 1770166630.157318
[02/03 19:57:10     22s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1730.3M, EPOCH TIME: 1770166630.157348
[02/03 19:57:10     22s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1730.3M, EPOCH TIME: 1770166630.157617
[02/03 19:57:10     22s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1730.3MB).
[02/03 19:57:10     22s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.024, REAL:0.024, MEM:1730.3M, EPOCH TIME: 1770166630.157740
[02/03 19:57:10     22s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.024, REAL:0.025, MEM:1730.3M, EPOCH TIME: 1770166630.157777
[02/03 19:57:10     22s] TDRefine: refinePlace mode is spiral
[02/03 19:57:10     22s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1474392.1
[02/03 19:57:10     22s] OPERPROF: Starting RefinePlace at level 1, MEM:1730.3M, EPOCH TIME: 1770166630.157843
[02/03 19:57:10     22s] *** Starting refinePlace (0:00:22.9 mem=1730.3M) ***
[02/03 19:57:10     22s] Total net bbox length = 8.185e+02 (4.265e+02 3.920e+02) (ext = 5.061e+02)
[02/03 19:57:10     22s] 
[02/03 19:57:10     22s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/03 19:57:10     22s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/03 19:57:10     22s] (I)      Default pattern map key = alu4_flow_demo_default.
[02/03 19:57:10     22s] (I)      Default pattern map key = alu4_flow_demo_default.
[02/03 19:57:10     22s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1730.3M, EPOCH TIME: 1770166630.160138
[02/03 19:57:10     22s] Starting refinePlace ...
[02/03 19:57:10     22s] (I)      Default pattern map key = alu4_flow_demo_default.
[02/03 19:57:10     22s] (I)      Default pattern map key = alu4_flow_demo_default.
[02/03 19:57:10     22s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1730.3M, EPOCH TIME: 1770166630.162279
[02/03 19:57:10     22s] DDP initSite1 nrRow 8 nrJob 8
[02/03 19:57:10     22s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1730.3M, EPOCH TIME: 1770166630.162337
[02/03 19:57:10     22s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1730.3M, EPOCH TIME: 1770166630.162398
[02/03 19:57:10     22s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1730.3M, EPOCH TIME: 1770166630.162426
[02/03 19:57:10     22s] DDP markSite nrRow 8 nrJob 8
[02/03 19:57:10     22s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1730.3M, EPOCH TIME: 1770166630.162490
[02/03 19:57:10     22s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1730.3M, EPOCH TIME: 1770166630.162519
[02/03 19:57:10     22s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1730.3M, EPOCH TIME: 1770166630.162620
[02/03 19:57:10     22s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1730.3M, EPOCH TIME: 1770166630.162649
[02/03 19:57:10     22s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:1730.3M, EPOCH TIME: 1770166630.162721
[02/03 19:57:10     22s] ** Cut row section cpu time 0:00:00.0.
[02/03 19:57:10     22s]  ** Cut row section real time 0:00:00.0.
[02/03 19:57:10     22s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:1730.3M, EPOCH TIME: 1770166630.162759
[02/03 19:57:10     22s]   Spread Effort: high, standalone mode, useDDP on.
[02/03 19:57:10     22s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1730.3MB) @(0:00:23.0 - 0:00:23.0).
[02/03 19:57:10     22s] Move report: preRPlace moves 99 insts, mean move: 1.01 um, max move: 2.14 um 
[02/03 19:57:10     22s] 	Max move on inst (U85): (15.55, 10.18) --> (15.00, 11.78)
[02/03 19:57:10     22s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: AND2X1
[02/03 19:57:10     22s] wireLenOptFixPriorityInst 0 inst fixed
[02/03 19:57:10     22s] Placement tweakage begins.
[02/03 19:57:10     22s] wire length = 4.337e+02
[02/03 19:57:10     22s] wire length = 4.096e+02
[02/03 19:57:10     22s] Placement tweakage ends.
[02/03 19:57:10     22s] Move report: tweak moves 50 insts, mean move: 1.19 um, max move: 2.91 um 
[02/03 19:57:10     22s] 	Max move on inst (sub_22/U7): (18.80, 10.07) --> (20.00, 11.78)
[02/03 19:57:10     22s] 
[02/03 19:57:10     22s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[02/03 19:57:10     22s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f3fb364e118.
[02/03 19:57:10     22s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[02/03 19:57:10     22s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[02/03 19:57:10     22s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/03 19:57:10     22s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/03 19:57:10     22s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1707.3MB) @(0:00:23.0 - 0:00:23.0).
[02/03 19:57:10     22s] Move report: Detail placement moves 99 insts, mean move: 1.14 um, max move: 3.74 um 
[02/03 19:57:10     22s] 	Max move on inst (U85): (15.55, 10.18) --> (13.40, 11.78)
[02/03 19:57:10     22s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1707.3MB
[02/03 19:57:10     22s] Statistics of distance of Instance movement in refine placement:
[02/03 19:57:10     22s]   maximum (X+Y) =         3.74 um
[02/03 19:57:10     22s]   inst (U85) with max move: (15.5465, 10.1845) -> (13.4, 11.78)
[02/03 19:57:10     22s]   mean    (X+Y) =         1.14 um
[02/03 19:57:10     22s] Summary Report:
[02/03 19:57:10     22s] Instances move: 99 (out of 99 movable)
[02/03 19:57:10     22s] Instances flipped: 0
[02/03 19:57:10     22s] Mean displacement: 1.14 um
[02/03 19:57:10     22s] Max displacement: 3.74 um (Instance: U85) (15.5465, 10.1845) -> (13.4, 11.78)
[02/03 19:57:10     22s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: AND2X1
[02/03 19:57:10     22s] Total instances moved : 99
[02/03 19:57:10     22s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.024, REAL:0.023, MEM:1707.3M, EPOCH TIME: 1770166630.183390
[02/03 19:57:10     22s] Total net bbox length = 8.595e+02 (4.476e+02 4.119e+02) (ext = 5.004e+02)
[02/03 19:57:10     22s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1707.3MB
[02/03 19:57:10     22s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1707.3MB) @(0:00:22.9 - 0:00:23.0).
[02/03 19:57:10     22s] *** Finished refinePlace (0:00:23.0 mem=1707.3M) ***
[02/03 19:57:10     22s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1474392.1
[02/03 19:57:10     22s] OPERPROF: Finished RefinePlace at level 1, CPU:0.026, REAL:0.026, MEM:1707.3M, EPOCH TIME: 1770166630.183579
[02/03 19:57:10     22s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1707.3M, EPOCH TIME: 1770166630.183607
[02/03 19:57:10     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:99).
[02/03 19:57:10     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 19:57:10     22s] All LLGs are deleted
[02/03 19:57:10     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 19:57:10     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 19:57:10     22s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1707.3M, EPOCH TIME: 1770166630.183843
[02/03 19:57:10     22s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1707.3M, EPOCH TIME: 1770166630.183911
[02/03 19:57:10     22s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1707.3M, EPOCH TIME: 1770166630.185055
[02/03 19:57:10     22s] *** End of Placement (cpu=0:00:01.7, real=0:00:03.0, mem=1707.3M) ***
[02/03 19:57:10     22s] Processing tracks to init pin-track alignment.
[02/03 19:57:10     22s] z: 2, totalTracks: 1
[02/03 19:57:10     22s] z: 4, totalTracks: 1
[02/03 19:57:10     22s] z: 6, totalTracks: 1
[02/03 19:57:10     22s] z: 8, totalTracks: 1
[02/03 19:57:10     22s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 19:57:10     22s] All LLGs are deleted
[02/03 19:57:10     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 19:57:10     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 19:57:10     22s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1707.3M, EPOCH TIME: 1770166630.187358
[02/03 19:57:10     22s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1707.3M, EPOCH TIME: 1770166630.187430
[02/03 19:57:10     22s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1707.3M, EPOCH TIME: 1770166630.187478
[02/03 19:57:10     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 19:57:10     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 19:57:10     22s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1707.3M, EPOCH TIME: 1770166630.188483
[02/03 19:57:10     22s] Max number of tech site patterns supported in site array is 256.
[02/03 19:57:10     22s] Core basic site is CoreSite
[02/03 19:57:10     22s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1707.3M, EPOCH TIME: 1770166630.207721
[02/03 19:57:10     22s] After signature check, allow fast init is true, keep pre-filter is true.
[02/03 19:57:10     22s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/03 19:57:10     22s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1707.3M, EPOCH TIME: 1770166630.207900
[02/03 19:57:10     22s] Fast DP-INIT is on for default
[02/03 19:57:10     22s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/03 19:57:10     22s] Atter site array init, number of instance map data is 0.
[02/03 19:57:10     22s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.020, MEM:1707.3M, EPOCH TIME: 1770166630.208124
[02/03 19:57:10     22s] 
[02/03 19:57:10     22s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/03 19:57:10     22s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.021, MEM:1707.3M, EPOCH TIME: 1770166630.208314
[02/03 19:57:10     22s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1707.3M, EPOCH TIME: 1770166630.208372
[02/03 19:57:10     22s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1707.3M, EPOCH TIME: 1770166630.208425
[02/03 19:57:10     22s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.001, REAL:0.001, MEM:1723.3M, EPOCH TIME: 1770166630.208937
[02/03 19:57:10     22s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
[02/03 19:57:10     22s] Density distribution unevenness ratio = 0.000%
[02/03 19:57:10     22s] Density distribution unevenness ratio (U70) = 0.000%
[02/03 19:57:10     22s] Density distribution unevenness ratio (U80) = 0.000%
[02/03 19:57:10     22s] Density distribution unevenness ratio (U90) = 0.000%
[02/03 19:57:10     22s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.001, REAL:0.001, MEM:1723.3M, EPOCH TIME: 1770166630.209017
[02/03 19:57:10     22s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1723.3M, EPOCH TIME: 1770166630.209040
[02/03 19:57:10     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 19:57:10     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 19:57:10     22s] All LLGs are deleted
[02/03 19:57:10     22s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 19:57:10     22s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 19:57:10     22s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1723.3M, EPOCH TIME: 1770166630.209221
[02/03 19:57:10     22s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1723.3M, EPOCH TIME: 1770166630.209272
[02/03 19:57:10     22s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:1723.3M, EPOCH TIME: 1770166630.210305
[02/03 19:57:10     22s] *** Free Virtual Timing Model ...(mem=1723.3M)
[02/03 19:57:10     23s] <CMD> setDelayCalMode -engine aae
[02/03 19:57:10     23s] <CMD> all_setup_analysis_views
[02/03 19:57:10     23s] <CMD> getPlaceMode -exp_slack_driven -quiet
[02/03 19:57:10     23s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[02/03 19:57:10     23s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[02/03 19:57:10     23s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[02/03 19:57:10     23s] <CMD> get_ccopt_clock_trees *
[02/03 19:57:10     23s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[02/03 19:57:10     23s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[02/03 19:57:10     23s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[02/03 19:57:10     23s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[02/03 19:57:10     23s] <CMD> getPlaceMode -quiet -timingEffort
[02/03 19:57:10     23s] <CMD> getAnalysisMode -quiet -honorClockDomains
[02/03 19:57:10     23s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[02/03 19:57:10     23s] <CMD> getAnalysisMode -quiet -honorClockDomains
[02/03 19:57:10     23s] **INFO: Enable pre-place timing setting for timing analysis
[02/03 19:57:10     23s] Set Using Default Delay Limit as 101.
[02/03 19:57:10     23s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/03 19:57:10     23s] <CMD> set delaycal_use_default_delay_limit 101
[02/03 19:57:10     23s] Set Default Net Delay as 0 ps.
[02/03 19:57:10     23s] <CMD> set delaycal_default_net_delay 0
[02/03 19:57:10     23s] Set Default Net Load as 0 pF. 
[02/03 19:57:10     23s] <CMD> set delaycal_default_net_load 0
[02/03 19:57:10     23s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[02/03 19:57:10     23s] <CMD> getAnalysisMode -clkSrcPath -quiet
[02/03 19:57:10     23s] <CMD> getAnalysisMode -clockPropagation -quiet
[02/03 19:57:10     23s] <CMD> getAnalysisMode -checkType -quiet
[02/03 19:57:10     23s] <CMD> buildTimingGraph
[02/03 19:57:10     23s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[02/03 19:57:10     23s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[02/03 19:57:10     23s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[02/03 19:57:10     23s] **INFO: Analyzing IO path groups for slack adjustment
[02/03 19:57:10     23s] <CMD> get_global timing_enable_path_group_priority
[02/03 19:57:10     23s] <CMD> get_global timing_constraint_enable_group_path_resetting
[02/03 19:57:10     23s] <CMD> set_global timing_enable_path_group_priority false
[02/03 19:57:10     23s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[02/03 19:57:10     23s] **INFO: Disable pre-place timing setting for timing analysis
[02/03 19:57:10     23s] <CMD> setDelayCalMode -ignoreNetLoad false
[02/03 19:57:10     23s] Set Using Default Delay Limit as 1000.
[02/03 19:57:10     23s] <CMD> set delaycal_use_default_delay_limit 1000
[02/03 19:57:10     23s] Set Default Net Delay as 1000 ps.
[02/03 19:57:10     23s] <CMD> set delaycal_default_net_delay 1000ps
[02/03 19:57:10     23s] Set Default Net Load as 0.5 pF. 
[02/03 19:57:10     23s] <CMD> set delaycal_default_net_load 0.5pf
[02/03 19:57:10     23s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[02/03 19:57:10     23s] <CMD> all_setup_analysis_views
[02/03 19:57:10     23s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[02/03 19:57:10     23s] <CMD> getPlaceMode -exp_slack_driven -quiet
[02/03 19:57:10     23s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[02/03 19:57:10     23s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[02/03 19:57:10     23s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[02/03 19:57:10     23s] <CMD> setPlaceMode -reset -improveWithPsp
[02/03 19:57:10     23s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[02/03 19:57:10     23s] <CMD> getPlaceMode -congRepair -quiet
[02/03 19:57:10     23s] <CMD> getPlaceMode -fp -quiet
[02/03 19:57:10     23s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[02/03 19:57:10     23s] <CMD> getPlaceMode -user -congRepairMaxIter
[02/03 19:57:10     23s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[02/03 19:57:10     23s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[02/03 19:57:10     23s] <CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
[02/03 19:57:10     23s] <CMD> setPlaceMode -congRepairMaxIter 1
[02/03 19:57:10     23s] <CMD> getPlaceMode -quickCTS -quiet
[02/03 19:57:10     23s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[02/03 19:57:10     23s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[02/03 19:57:10     23s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[02/03 19:57:10     23s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[02/03 19:57:10     23s] <CMD> ::goMC::is_advanced_metrics_collection_running
[02/03 19:57:10     23s] <CMD> congRepair
[02/03 19:57:10     23s] Info: Disable timing driven in postCTS congRepair.
[02/03 19:57:10     23s] 
[02/03 19:57:10     23s] Starting congRepair ...
[02/03 19:57:10     23s] User Input Parameters:
[02/03 19:57:10     23s] - Congestion Driven    : On
[02/03 19:57:10     23s] - Timing Driven        : Off
[02/03 19:57:10     23s] - Area-Violation Based : On
[02/03 19:57:10     23s] - Start Rollback Level : -5
[02/03 19:57:10     23s] - Legalized            : On
[02/03 19:57:10     23s] - Window Based         : Off
[02/03 19:57:10     23s] - eDen incr mode       : Off
[02/03 19:57:10     23s] - Small incr mode      : Off
[02/03 19:57:10     23s] 
[02/03 19:57:10     23s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1713.7M, EPOCH TIME: 1770166630.264471
[02/03 19:57:10     23s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.006, REAL:0.006, MEM:1713.7M, EPOCH TIME: 1770166630.270654
[02/03 19:57:10     23s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1713.7M, EPOCH TIME: 1770166630.270716
[02/03 19:57:10     23s] Starting Early Global Route congestion estimation: mem = 1713.7M
[02/03 19:57:10     23s] (I)      ==================== Layers =====================
[02/03 19:57:10     23s] (I)      +-----+----+---------+---------+--------+-------+
[02/03 19:57:10     23s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[02/03 19:57:10     23s] (I)      +-----+----+---------+---------+--------+-------+
[02/03 19:57:10     23s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[02/03 19:57:10     23s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[02/03 19:57:10     23s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[02/03 19:57:10     23s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[02/03 19:57:10     23s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[02/03 19:57:10     23s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[02/03 19:57:10     23s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[02/03 19:57:10     23s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[02/03 19:57:10     23s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[02/03 19:57:10     23s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[02/03 19:57:10     23s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[02/03 19:57:10     23s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[02/03 19:57:10     23s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[02/03 19:57:10     23s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[02/03 19:57:10     23s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[02/03 19:57:10     23s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[02/03 19:57:10     23s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[02/03 19:57:10     23s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[02/03 19:57:10     23s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[02/03 19:57:10     23s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[02/03 19:57:10     23s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[02/03 19:57:10     23s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[02/03 19:57:10     23s] (I)      +-----+----+---------+---------+--------+-------+
[02/03 19:57:10     23s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[02/03 19:57:10     23s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[02/03 19:57:10     23s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[02/03 19:57:10     23s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[02/03 19:57:10     23s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[02/03 19:57:10     23s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[02/03 19:57:10     23s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[02/03 19:57:10     23s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[02/03 19:57:10     23s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[02/03 19:57:10     23s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[02/03 19:57:10     23s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[02/03 19:57:10     23s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[02/03 19:57:10     23s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[02/03 19:57:10     23s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[02/03 19:57:10     23s] (I)      +-----+----+---------+---------+--------+-------+
[02/03 19:57:10     23s] (I)      Started Import and model ( Curr Mem: 1713.74 MB )
[02/03 19:57:10     23s] (I)      Default pattern map key = alu4_flow_demo_default.
[02/03 19:57:10     23s] (I)      == Non-default Options ==
[02/03 19:57:10     23s] (I)      Maximum routing layer                              : 11
[02/03 19:57:10     23s] (I)      Number of threads                                  : 1
[02/03 19:57:10     23s] (I)      Use non-blocking free Dbs wires                    : false
[02/03 19:57:10     23s] (I)      Method to set GCell size                           : row
[02/03 19:57:10     23s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[02/03 19:57:10     23s] (I)      Use row-based GCell size
[02/03 19:57:10     23s] (I)      Use row-based GCell align
[02/03 19:57:10     23s] (I)      layer 0 area = 80000
[02/03 19:57:10     23s] (I)      layer 1 area = 80000
[02/03 19:57:10     23s] (I)      layer 2 area = 80000
[02/03 19:57:10     23s] (I)      layer 3 area = 80000
[02/03 19:57:10     23s] (I)      layer 4 area = 80000
[02/03 19:57:10     23s] (I)      layer 5 area = 80000
[02/03 19:57:10     23s] (I)      layer 6 area = 80000
[02/03 19:57:10     23s] (I)      layer 7 area = 80000
[02/03 19:57:10     23s] (I)      layer 8 area = 80000
[02/03 19:57:10     23s] (I)      layer 9 area = 400000
[02/03 19:57:10     23s] (I)      layer 10 area = 400000
[02/03 19:57:10     23s] (I)      GCell unit size   : 3420
[02/03 19:57:10     23s] (I)      GCell multiplier  : 1
[02/03 19:57:10     23s] (I)      GCell row height  : 3420
[02/03 19:57:10     23s] (I)      Actual row height : 3420
[02/03 19:57:10     23s] (I)      GCell align ref   : 20000 20140
[02/03 19:57:10     23s] [NR-eGR] Track table information for default rule: 
[02/03 19:57:10     23s] [NR-eGR] Metal1 has single uniform track structure
[02/03 19:57:10     23s] [NR-eGR] Metal2 has single uniform track structure
[02/03 19:57:10     23s] [NR-eGR] Metal3 has single uniform track structure
[02/03 19:57:10     23s] [NR-eGR] Metal4 has single uniform track structure
[02/03 19:57:10     23s] [NR-eGR] Metal5 has single uniform track structure
[02/03 19:57:10     23s] [NR-eGR] Metal6 has single uniform track structure
[02/03 19:57:10     23s] [NR-eGR] Metal7 has single uniform track structure
[02/03 19:57:10     23s] [NR-eGR] Metal8 has single uniform track structure
[02/03 19:57:10     23s] [NR-eGR] Metal9 has single uniform track structure
[02/03 19:57:10     23s] [NR-eGR] Metal10 has single uniform track structure
[02/03 19:57:10     23s] [NR-eGR] Metal11 has single uniform track structure
[02/03 19:57:10     23s] (I)      ==================== Default via =====================
[02/03 19:57:10     23s] (I)      +----+------------------+----------------------------+
[02/03 19:57:10     23s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[02/03 19:57:10     23s] (I)      +----+------------------+----------------------------+
[02/03 19:57:10     23s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[02/03 19:57:10     23s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[02/03 19:57:10     23s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[02/03 19:57:10     23s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[02/03 19:57:10     23s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[02/03 19:57:10     23s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[02/03 19:57:10     23s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[02/03 19:57:10     23s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[02/03 19:57:10     23s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[02/03 19:57:10     23s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[02/03 19:57:10     23s] (I)      +----+------------------+----------------------------+
[02/03 19:57:10     23s] [NR-eGR] Read 0 PG shapes
[02/03 19:57:10     23s] [NR-eGR] Read 0 clock shapes
[02/03 19:57:10     23s] [NR-eGR] Read 0 other shapes
[02/03 19:57:10     23s] [NR-eGR] #Routing Blockages  : 0
[02/03 19:57:10     23s] [NR-eGR] #Instance Blockages : 0
[02/03 19:57:10     23s] [NR-eGR] #PG Blockages       : 0
[02/03 19:57:10     23s] [NR-eGR] #Halo Blockages     : 0
[02/03 19:57:10     23s] [NR-eGR] #Boundary Blockages : 0
[02/03 19:57:10     23s] [NR-eGR] #Clock Blockages    : 0
[02/03 19:57:10     23s] [NR-eGR] #Other Blockages    : 0
[02/03 19:57:10     23s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/03 19:57:10     23s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[02/03 19:57:10     23s] [NR-eGR] Read 104 nets ( ignored 0 )
[02/03 19:57:10     23s] (I)      early_global_route_priority property id does not exist.
[02/03 19:57:10     23s] (I)      Read Num Blocks=0  Num Prerouted Wires=0  Num CS=0
[02/03 19:57:10     23s] (I)      Layer 1 (V) : #blockages 0 : #preroutes 0
[02/03 19:57:10     23s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[02/03 19:57:10     23s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[02/03 19:57:10     23s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[02/03 19:57:10     23s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[02/03 19:57:10     23s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[02/03 19:57:10     23s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[02/03 19:57:10     23s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[02/03 19:57:10     23s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[02/03 19:57:10     23s] (I)      Layer 10 (H) : #blockages 0 : #preroutes 0
[02/03 19:57:10     23s] (I)      Number of ignored nets                =      0
[02/03 19:57:10     23s] (I)      Number of connected nets              =      0
[02/03 19:57:10     23s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/03 19:57:10     23s] (I)      Number of clock nets                  =      0.  Ignored: No
[02/03 19:57:10     23s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/03 19:57:10     23s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/03 19:57:10     23s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/03 19:57:10     23s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/03 19:57:10     23s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/03 19:57:10     23s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[02/03 19:57:10     23s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[02/03 19:57:10     23s] (I)      Ndr track 0 does not exist
[02/03 19:57:10     23s] (I)      ---------------------Grid Graph Info--------------------
[02/03 19:57:10     23s] (I)      Routing area        : (0, 0) - (70000, 67640)
[02/03 19:57:10     23s] (I)      Core area           : (20000, 20140) - (50000, 47500)
[02/03 19:57:10     23s] (I)      Site width          :   400  (dbu)
[02/03 19:57:10     23s] (I)      Row height          :  3420  (dbu)
[02/03 19:57:10     23s] (I)      GCell row height    :  3420  (dbu)
[02/03 19:57:10     23s] (I)      GCell width         :  3420  (dbu)
[02/03 19:57:10     23s] (I)      GCell height        :  3420  (dbu)
[02/03 19:57:10     23s] (I)      Grid                :    20    19    11
[02/03 19:57:10     23s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[02/03 19:57:10     23s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[02/03 19:57:10     23s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[02/03 19:57:10     23s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[02/03 19:57:10     23s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[02/03 19:57:10     23s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[02/03 19:57:10     23s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[02/03 19:57:10     23s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1330
[02/03 19:57:10     23s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[02/03 19:57:10     23s] (I)      Total num of tracks :   178   175   178   175   178   175   178   175   178    69    70
[02/03 19:57:10     23s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[02/03 19:57:10     23s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[02/03 19:57:10     23s] (I)      --------------------------------------------------------
[02/03 19:57:10     23s] 
[02/03 19:57:10     23s] [NR-eGR] ============ Routing rule table ============
[02/03 19:57:10     23s] [NR-eGR] Rule id: 0  Nets: 104
[02/03 19:57:10     23s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[02/03 19:57:10     23s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[02/03 19:57:10     23s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[02/03 19:57:10     23s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[02/03 19:57:10     23s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[02/03 19:57:10     23s] [NR-eGR] ========================================
[02/03 19:57:10     23s] [NR-eGR] 
[02/03 19:57:10     23s] (I)      =============== Blocked Tracks ===============
[02/03 19:57:10     23s] (I)      +-------+---------+----------+---------------+
[02/03 19:57:10     23s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/03 19:57:10     23s] (I)      +-------+---------+----------+---------------+
[02/03 19:57:10     23s] (I)      |     1 |       0 |        0 |         0.00% |
[02/03 19:57:10     23s] (I)      |     2 |       0 |        0 |         0.00% |
[02/03 19:57:10     23s] (I)      |     3 |       0 |        0 |         0.00% |
[02/03 19:57:10     23s] (I)      |     4 |       0 |        0 |         0.00% |
[02/03 19:57:10     23s] (I)      |     5 |       0 |        0 |         0.00% |
[02/03 19:57:10     23s] (I)      |     6 |       0 |        0 |         0.00% |
[02/03 19:57:10     23s] (I)      |     7 |       0 |        0 |         0.00% |
[02/03 19:57:10     23s] (I)      |     8 |       0 |        0 |         0.00% |
[02/03 19:57:10     23s] (I)      |     9 |       0 |        0 |         0.00% |
[02/03 19:57:10     23s] (I)      |    10 |       0 |        0 |         0.00% |
[02/03 19:57:10     23s] (I)      |    11 |       0 |        0 |         0.00% |
[02/03 19:57:10     23s] (I)      +-------+---------+----------+---------------+
[02/03 19:57:10     23s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1713.74 MB )
[02/03 19:57:10     23s] (I)      Reset routing kernel
[02/03 19:57:10     23s] (I)      Started Global Routing ( Curr Mem: 1713.74 MB )
[02/03 19:57:10     23s] (I)      totalPins=281  totalGlobalPin=203 (72.24%)
[02/03 19:57:10     23s] (I)      total 2D Cap : 30251 = (15640 H, 14611 V)
[02/03 19:57:10     23s] [NR-eGR] Layer group 1: route 104 net(s) in layer range [2, 11]
[02/03 19:57:10     23s] (I)      
[02/03 19:57:10     23s] (I)      ============  Phase 1a Route ============
[02/03 19:57:10     23s] (I)      Usage: 213 = (107 H, 106 V) = (0.68% H, 0.73% V) = (1.830e+02um H, 1.813e+02um V)
[02/03 19:57:10     23s] (I)      
[02/03 19:57:10     23s] (I)      ============  Phase 1b Route ============
[02/03 19:57:10     23s] (I)      Usage: 213 = (107 H, 106 V) = (0.68% H, 0.73% V) = (1.830e+02um H, 1.813e+02um V)
[02/03 19:57:10     23s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.642300e+02um
[02/03 19:57:10     23s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/03 19:57:10     23s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/03 19:57:10     23s] (I)      
[02/03 19:57:10     23s] (I)      ============  Phase 1c Route ============
[02/03 19:57:10     23s] (I)      Usage: 213 = (107 H, 106 V) = (0.68% H, 0.73% V) = (1.830e+02um H, 1.813e+02um V)
[02/03 19:57:10     23s] (I)      
[02/03 19:57:10     23s] (I)      ============  Phase 1d Route ============
[02/03 19:57:10     23s] (I)      Usage: 213 = (107 H, 106 V) = (0.68% H, 0.73% V) = (1.830e+02um H, 1.813e+02um V)
[02/03 19:57:10     23s] (I)      
[02/03 19:57:10     23s] (I)      ============  Phase 1e Route ============
[02/03 19:57:10     23s] (I)      Usage: 213 = (107 H, 106 V) = (0.68% H, 0.73% V) = (1.830e+02um H, 1.813e+02um V)
[02/03 19:57:10     23s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.642300e+02um
[02/03 19:57:10     23s] (I)      
[02/03 19:57:10     23s] (I)      ============  Phase 1l Route ============
[02/03 19:57:10     23s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/03 19:57:10     23s] (I)      Layer  2:       3150       210         0           0        3078    ( 0.00%) 
[02/03 19:57:10     23s] (I)      Layer  3:       3382       109         0           0        3249    ( 0.00%) 
[02/03 19:57:10     23s] (I)      Layer  4:       3150         6         0           0        3078    ( 0.00%) 
[02/03 19:57:10     23s] (I)      Layer  5:       3382         0         0           0        3249    ( 0.00%) 
[02/03 19:57:10     23s] (I)      Layer  6:       3150         0         0           0        3078    ( 0.00%) 
[02/03 19:57:10     23s] (I)      Layer  7:       3382         0         0           0        3249    ( 0.00%) 
[02/03 19:57:10     23s] (I)      Layer  8:       3150         0         0           0        3078    ( 0.00%) 
[02/03 19:57:10     23s] (I)      Layer  9:       3382         0         0           0        3249    ( 0.00%) 
[02/03 19:57:10     23s] (I)      Layer 10:       1242         0         0           0        1231    ( 0.00%) 
[02/03 19:57:10     23s] (I)      Layer 11:       1330         0         0           0        1300    ( 0.00%) 
[02/03 19:57:10     23s] (I)      Total:         28700       325         0           0       27838    ( 0.00%) 
[02/03 19:57:10     23s] (I)      
[02/03 19:57:10     23s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/03 19:57:10     23s] [NR-eGR]                        OverCon            
[02/03 19:57:10     23s] [NR-eGR]                         #Gcell     %Gcell
[02/03 19:57:10     23s] [NR-eGR]        Layer             (1-0)    OverCon
[02/03 19:57:10     23s] [NR-eGR] ----------------------------------------------
[02/03 19:57:10     23s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[02/03 19:57:10     23s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[02/03 19:57:10     23s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[02/03 19:57:10     23s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[02/03 19:57:10     23s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[02/03 19:57:10     23s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[02/03 19:57:10     23s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[02/03 19:57:10     23s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[02/03 19:57:10     23s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[02/03 19:57:10     23s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[02/03 19:57:10     23s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[02/03 19:57:10     23s] [NR-eGR] ----------------------------------------------
[02/03 19:57:10     23s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[02/03 19:57:10     23s] [NR-eGR] 
[02/03 19:57:10     23s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1713.74 MB )
[02/03 19:57:10     23s] (I)      total 2D Cap : 30251 = (15640 H, 14611 V)
[02/03 19:57:10     23s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/03 19:57:10     23s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1713.7M
[02/03 19:57:10     23s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.017, REAL:0.017, MEM:1713.7M, EPOCH TIME: 1770166630.287446
[02/03 19:57:10     23s] OPERPROF: Starting HotSpotCal at level 1, MEM:1713.7M, EPOCH TIME: 1770166630.287477
[02/03 19:57:10     23s] [hotspot] +------------+---------------+---------------+
[02/03 19:57:10     23s] [hotspot] |            |   max hotspot | total hotspot |
[02/03 19:57:10     23s] [hotspot] +------------+---------------+---------------+
[02/03 19:57:10     23s] [hotspot] | normalized |          0.00 |          0.00 |
[02/03 19:57:10     23s] [hotspot] +------------+---------------+---------------+
[02/03 19:57:10     23s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/03 19:57:10     23s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/03 19:57:10     23s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1713.7M, EPOCH TIME: 1770166630.287882
[02/03 19:57:10     23s] Skipped repairing congestion.
[02/03 19:57:10     23s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1713.7M, EPOCH TIME: 1770166630.287947
[02/03 19:57:10     23s] Starting Early Global Route wiring: mem = 1713.7M
[02/03 19:57:10     23s] (I)      ============= Track Assignment ============
[02/03 19:57:10     23s] (I)      Started Track Assignment (1T) ( Curr Mem: 1713.74 MB )
[02/03 19:57:10     23s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[02/03 19:57:10     23s] (I)      Run Multi-thread track assignment
[02/03 19:57:10     23s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1713.74 MB )
[02/03 19:57:10     23s] (I)      Started Export ( Curr Mem: 1713.74 MB )
[02/03 19:57:10     23s] [NR-eGR]                  Length (um)  Vias 
[02/03 19:57:10     23s] [NR-eGR] -----------------------------------
[02/03 19:57:10     23s] [NR-eGR]  Metal1   (1H)             0   281 
[02/03 19:57:10     23s] [NR-eGR]  Metal2   (2V)           214   354 
[02/03 19:57:10     23s] [NR-eGR]  Metal3   (3H)           207     8 
[02/03 19:57:10     23s] [NR-eGR]  Metal4   (4V)            10     0 
[02/03 19:57:10     23s] [NR-eGR]  Metal5   (5H)             0     0 
[02/03 19:57:10     23s] [NR-eGR]  Metal6   (6V)             0     0 
[02/03 19:57:10     23s] [NR-eGR]  Metal7   (7H)             0     0 
[02/03 19:57:10     23s] [NR-eGR]  Metal8   (8V)             0     0 
[02/03 19:57:10     23s] [NR-eGR]  Metal9   (9H)             0     0 
[02/03 19:57:10     23s] [NR-eGR]  Metal10  (10V)            0     0 
[02/03 19:57:10     23s] [NR-eGR]  Metal11  (11H)            0     0 
[02/03 19:57:10     23s] [NR-eGR] -----------------------------------
[02/03 19:57:10     23s] [NR-eGR]           Total          431   643 
[02/03 19:57:10     23s] [NR-eGR] --------------------------------------------------------------------------
[02/03 19:57:10     23s] [NR-eGR] Total half perimeter of net bounding box: 860um
[02/03 19:57:10     23s] [NR-eGR] Total length: 431um, number of vias: 643
[02/03 19:57:10     23s] [NR-eGR] --------------------------------------------------------------------------
[02/03 19:57:10     23s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[02/03 19:57:10     23s] [NR-eGR] --------------------------------------------------------------------------
[02/03 19:57:10     23s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1713.74 MB )
[02/03 19:57:10     23s] Early Global Route wiring runtime: 0.00 seconds, mem = 1710.7M
[02/03 19:57:10     23s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.004, REAL:0.004, MEM:1710.7M, EPOCH TIME: 1770166630.291640
[02/03 19:57:10     23s] Tdgp not successfully inited but do clear! skip clearing
[02/03 19:57:10     23s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[02/03 19:57:10     23s] <CMD> ::goMC::is_advanced_metrics_collection_running
[02/03 19:57:10     23s] <CMD> ::goMC::is_advanced_metrics_collection_running
[02/03 19:57:10     23s] <CMD> ::goMC::is_advanced_metrics_collection_running
[02/03 19:57:10     23s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[02/03 19:57:10     23s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[02/03 19:57:10     23s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[02/03 19:57:10     23s] <CMD> setPlaceMode -reset -congRepairMaxIter
[02/03 19:57:10     23s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[02/03 19:57:10     23s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[02/03 19:57:10     23s] <CMD> all_setup_analysis_views
[02/03 19:57:10     23s] <CMD> getPlaceMode -exp_slack_driven -quiet
[02/03 19:57:10     23s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[02/03 19:57:10     23s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[02/03 19:57:10     23s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[02/03 19:57:10     23s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[02/03 19:57:10     23s] <CMD> getPlaceMode -quiet -timingEffort
[02/03 19:57:10     23s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[02/03 19:57:10     23s] *** Finishing placeDesign default flow ***
[02/03 19:57:10     23s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[02/03 19:57:10     23s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 4, mem = 1710.7M **
[02/03 19:57:10     23s] <CMD> getPlaceMode -trimView -quiet
[02/03 19:57:10     23s] <CMD> getOptMode -quiet -viewOptPolishing
[02/03 19:57:10     23s] <CMD> getOptMode -quiet -fastViewOpt
[02/03 19:57:10     23s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[02/03 19:57:10     23s] <CMD_INTERNAL> spInternalUse tdgp clearSkpData
[02/03 19:57:10     23s] Tdgp not successfully inited but do clear! skip clearing
[02/03 19:57:10     23s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[02/03 19:57:10     23s] <CMD> getPlaceMode -exp_slack_driven -quiet
[02/03 19:57:10     23s] <CMD> setExtractRCMode -engine preRoute
[02/03 19:57:10     23s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[02/03 19:57:10     23s] <CMD> setPlaceMode -reset -ignoreScan
[02/03 19:57:10     23s] <CMD> setPlaceMode -reset -repairPlace
[02/03 19:57:10     23s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[02/03 19:57:10     23s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
[02/03 19:57:10     23s] <CMD> getPlaceMode -macroPlaceMode -quiet
[02/03 19:57:10     23s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[02/03 19:57:10     23s] <CMD> getPlaceMode -macroPlaceMode -quiet
[02/03 19:57:10     23s] <CMD> getPlaceMode -exp_slack_driven -quiet
[02/03 19:57:10     23s] <CMD> getPlaceMode -enableDistPlace -quiet
[02/03 19:57:10     23s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[02/03 19:57:10     23s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[02/03 19:57:10     23s] <CMD> setPlaceMode -reset -resetCombineRFLevel
[02/03 19:57:10     23s] <CMD> getPlaceMode -enableDistPlace -quiet
[02/03 19:57:10     23s] <CMD> getPlaceMode -quiet -clusterMode
[02/03 19:57:10     23s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[02/03 19:57:10     23s] <CMD> getPlaceMode -enableDistPlace -quiet
[02/03 19:57:10     23s] <CMD> setPlaceMode -reset -expHiddenFastMode
[02/03 19:57:10     23s] <CMD> getPlaceMode -tcg2Pass -quiet
[02/03 19:57:10     23s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[02/03 19:57:10     23s] <CMD> getPlaceMode -fp -quiet
[02/03 19:57:10     23s] <CMD> getPlaceMode -fastfp -quiet
[02/03 19:57:10     23s] <CMD> getPlaceMode -doRPlace -quiet
[02/03 19:57:10     23s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[02/03 19:57:10     23s] <CMD> getPlaceMode -quickCTS -quiet
[02/03 19:57:10     23s] <CMD> set spgFlowInInitialPlace 0
[02/03 19:57:10     23s] <CMD> getPlaceMode -user -maxRouteLayer
[02/03 19:57:10     23s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[02/03 19:57:10     23s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[02/03 19:57:10     23s] <CMD> getDesignMode -quiet -flowEffort
[02/03 19:57:10     23s] <CMD> report_message -end_cmd
[02/03 19:57:10     23s] 
[02/03 19:57:10     23s] *** Summary of all messages that are not suppressed in this session:
[02/03 19:57:10     23s] Severity  ID               Count  Summary                                  
[02/03 19:57:10     23s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[02/03 19:57:10     23s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[02/03 19:57:10     23s] *** Message Summary: 3 warning(s), 0 error(s)
[02/03 19:57:10     23s] 
[02/03 19:57:10     23s] <CMD> um::create_snapshot -name final -auto min
[02/03 19:57:10     23s] <CMD> um::pop_snapshot_stack
[02/03 19:57:10     23s] <CMD> um::create_snapshot -name place_design
[02/03 19:57:10     23s] *** placeDesign #1 [finish] : cpu/real = 0:00:02.5/0:00:03.6 (0.7), totSession cpu/real = 0:00:23.1/0:00:25.2 (0.9), mem = 1710.7M
[02/03 19:57:10     23s] 
[02/03 19:57:10     23s] =============================================================================================
[02/03 19:57:10     23s]  Final TAT Report : placeDesign #1                                              21.17-s075_1
[02/03 19:57:10     23s] =============================================================================================
[02/03 19:57:10     23s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/03 19:57:10     23s] ---------------------------------------------------------------------------------------------
[02/03 19:57:10     23s] [ TimingUpdate           ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[02/03 19:57:10     23s] [ FullDelayCalc          ]      1   0:00:00.6  (  15.9 % )     0:00:00.6 /  0:00:00.6    1.0
[02/03 19:57:10     23s] [ MISC                   ]          0:00:03.0  (  83.5 % )     0:00:03.0 /  0:00:01.9    0.6
[02/03 19:57:10     23s] ---------------------------------------------------------------------------------------------
[02/03 19:57:10     23s]  placeDesign #1 TOTAL               0:00:03.6  ( 100.0 % )     0:00:03.6 /  0:00:02.5    0.7
[02/03 19:57:10     23s] ---------------------------------------------------------------------------------------------
[02/03 19:57:10     23s] 
[02/03 19:57:10     23s] <CMD> getPlaceMode -exp_slack_driven -quiet
[02/03 19:57:10     23s] <CMD> routeDesign
[02/03 19:57:10     23s] #% Begin routeDesign (date=02/03 19:57:10, mem=1442.3M)
[02/03 19:57:10     23s] ### Time Record (routeDesign) is installed.
[02/03 19:57:10     23s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1442.34 (MB), peak = 1453.98 (MB)
[02/03 19:57:10     23s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[02/03 19:57:10     23s] #**INFO: setDesignMode -flowEffort standard
[02/03 19:57:10     23s] #**INFO: setDesignMode -powerEffort none
[02/03 19:57:10     23s] **INFO: User settings:
[02/03 19:57:10     23s] setNanoRouteMode -extractThirdPartyCompatible  false
[02/03 19:57:10     23s] setExtractRCMode -engine                       preRoute
[02/03 19:57:10     23s] setDelayCalMode -engine                        aae
[02/03 19:57:10     23s] setDelayCalMode -ignoreNetLoad                 false
[02/03 19:57:10     23s] 
[02/03 19:57:10     23s] #**INFO: multi-cut via swapping will be performed after routing.
[02/03 19:57:10     23s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[02/03 19:57:10     23s] OPERPROF: Starting checkPlace at level 1, MEM:1710.7M, EPOCH TIME: 1770166630.398829
[02/03 19:57:10     23s] Processing tracks to init pin-track alignment.
[02/03 19:57:10     23s] z: 2, totalTracks: 1
[02/03 19:57:10     23s] z: 4, totalTracks: 1
[02/03 19:57:10     23s] z: 6, totalTracks: 1
[02/03 19:57:10     23s] z: 8, totalTracks: 1
[02/03 19:57:10     23s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[02/03 19:57:10     23s] All LLGs are deleted
[02/03 19:57:10     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 19:57:10     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 19:57:10     23s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1710.7M, EPOCH TIME: 1770166630.401612
[02/03 19:57:10     23s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1710.7M, EPOCH TIME: 1770166630.401724
[02/03 19:57:10     23s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1710.7M, EPOCH TIME: 1770166630.401763
[02/03 19:57:10     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 19:57:10     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 19:57:10     23s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1710.7M, EPOCH TIME: 1770166630.402866
[02/03 19:57:10     23s] Max number of tech site patterns supported in site array is 256.
[02/03 19:57:10     23s] Core basic site is CoreSite
[02/03 19:57:10     23s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1710.7M, EPOCH TIME: 1770166630.402972
[02/03 19:57:10     23s] After signature check, allow fast init is false, keep pre-filter is true.
[02/03 19:57:10     23s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/03 19:57:10     23s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1710.7M, EPOCH TIME: 1770166630.403097
[02/03 19:57:10     23s] SiteArray: non-trimmed site array dimensions = 8 x 75
[02/03 19:57:10     23s] SiteArray: use 12,288 bytes
[02/03 19:57:10     23s] SiteArray: current memory after site array memory allocation 1710.7M
[02/03 19:57:10     23s] SiteArray: FP blocked sites are writable
[02/03 19:57:10     23s] SiteArray: number of non floorplan blocked sites for llg default is 600
[02/03 19:57:10     23s] Atter site array init, number of instance map data is 0.
[02/03 19:57:10     23s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.000, MEM:1710.7M, EPOCH TIME: 1770166630.403357
[02/03 19:57:10     23s] 
[02/03 19:57:10     23s]  Pre_CCE_Colorizing is not ON! (0:0:583:0)
[02/03 19:57:10     23s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.002, REAL:0.002, MEM:1710.7M, EPOCH TIME: 1770166630.403540
[02/03 19:57:10     23s] Begin checking placement ... (start mem=1710.7M, init mem=1710.7M)
[02/03 19:57:10     23s] Begin checking exclusive groups violation ...
[02/03 19:57:10     23s] There are 0 groups to check, max #box is 0, total #box is 0
[02/03 19:57:10     23s] Finished checking exclusive groups violations. Found 0 Vio.
[02/03 19:57:10     23s] 
[02/03 19:57:10     23s] Running CheckPlace using 1 thread in normal mode...
[02/03 19:57:10     23s] 
[02/03 19:57:10     23s] ...checkPlace normal is done!
[02/03 19:57:10     23s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1710.7M, EPOCH TIME: 1770166630.405587
[02/03 19:57:10     23s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1710.7M, EPOCH TIME: 1770166630.405687
[02/03 19:57:10     23s] *info: Placed = 99            
[02/03 19:57:10     23s] *info: Unplaced = 0           
[02/03 19:57:10     23s] Placement Density:69.00%(142/205)
[02/03 19:57:10     23s] Placement Density (including fixed std cells):69.00%(142/205)
[02/03 19:57:10     23s] All LLGs are deleted
[02/03 19:57:10     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:99).
[02/03 19:57:10     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 19:57:10     23s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1710.7M, EPOCH TIME: 1770166630.405900
[02/03 19:57:10     23s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1710.7M, EPOCH TIME: 1770166630.405976
[02/03 19:57:10     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 19:57:10     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/03 19:57:10     23s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1710.7M)
[02/03 19:57:10     23s] OPERPROF: Finished checkPlace at level 1, CPU:0.008, REAL:0.008, MEM:1710.7M, EPOCH TIME: 1770166630.406732
[02/03 19:57:10     23s] 
[02/03 19:57:10     23s] changeUseClockNetStatus Option :  -noFixedNetWires 
[02/03 19:57:10     23s] *** Changed status on (0) nets in Clock.
[02/03 19:57:10     23s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1710.7M) ***
[02/03 19:57:10     23s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[02/03 19:57:10     23s] % Begin globalDetailRoute (date=02/03 19:57:10, mem=1443.0M)
[02/03 19:57:10     23s] 
[02/03 19:57:10     23s] globalDetailRoute
[02/03 19:57:10     23s] 
[02/03 19:57:10     23s] #Start globalDetailRoute on Tue Feb  3 19:57:10 2026
[02/03 19:57:10     23s] #
[02/03 19:57:10     23s] ### Time Record (globalDetailRoute) is installed.
[02/03 19:57:10     23s] ### Time Record (Pre Callback) is installed.
[02/03 19:57:10     23s] ### Time Record (Pre Callback) is uninstalled.
[02/03 19:57:10     23s] ### Time Record (DB Import) is installed.
[02/03 19:57:10     23s] ### Time Record (Timing Data Generation) is installed.
[02/03 19:57:10     23s] #Generating timing data, please wait...
[02/03 19:57:10     23s] #109 total nets, 104 already routed, 104 will ignore in trialRoute
[02/03 19:57:10     23s] ### run_trial_route starts on Tue Feb  3 19:57:10 2026 with memory = 1442.98 (MB), peak = 1453.98 (MB)
[02/03 19:57:10     23s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[02/03 19:57:10     23s] ### dump_timing_file starts on Tue Feb  3 19:57:10 2026 with memory = 1444.22 (MB), peak = 1453.98 (MB)
[02/03 19:57:10     23s] ### extractRC starts on Tue Feb  3 19:57:10 2026 with memory = 1444.25 (MB), peak = 1453.98 (MB)
[02/03 19:57:10     23s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/03 19:57:10     23s] {RT RC 0 11 11 {8 0} {10 0} 2}
[02/03 19:57:10     23s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[02/03 19:57:10     23s] ### generate_timing_data starts on Tue Feb  3 19:57:10 2026 with memory = 1443.98 (MB), peak = 1453.98 (MB)
[02/03 19:57:10     23s] #Reporting timing...
[02/03 19:57:10     23s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[02/03 19:57:10     23s] ### report_timing starts on Tue Feb  3 19:57:10 2026 with memory = 1443.98 (MB), peak = 1453.98 (MB)
[02/03 19:57:10     23s] ### report_timing cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[02/03 19:57:10     23s] 
[02/03 19:57:10     23s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/03 19:57:10     23s] TLC MultiMap info (StdDelay):
[02/03 19:57:10     23s]   : DELAY + LIBSET + 1 + no RcCorner := 20.1ps
[02/03 19:57:10     23s]   : DELAY + LIBSET + 1 + RC := 38ps
[02/03 19:57:10     23s]  Setting StdDelay to: 38ps
[02/03 19:57:10     23s] 
[02/03 19:57:10     23s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/03 19:57:10     23s] #Normalized TNS: 0.000 -> -nan, r2r 0.000 -> -nan, unit 1000.000, clk period 0.000 (ns)
[02/03 19:57:10     23s] #Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1471.11 (MB), peak = 1471.13 (MB)
[02/03 19:57:10     23s] #Library Standard Delay: 38.00ps
[02/03 19:57:10     23s] #Slack threshold: 76.00ps
[02/03 19:57:10     23s] ### generate_net_cdm_timing starts on Tue Feb  3 19:57:10 2026 with memory = 1471.11 (MB), peak = 1471.13 (MB)
[02/03 19:57:10     23s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[02/03 19:57:10     23s] #*** Analyzed 0 timing critical paths, and collected 0.
[02/03 19:57:10     23s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1471.16 (MB), peak = 1471.16 (MB)
[02/03 19:57:10     23s] ### Use bna from skp: 0
[02/03 19:57:10     23s] {RT RC 0 11 11 {8 0} {10 0} 2}
[02/03 19:57:11     23s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1480.17 (MB), peak = 1480.18 (MB)
[02/03 19:57:11     23s] #Default setup view is reset to VIEW.
[02/03 19:57:11     23s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[02/03 19:57:11     23s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1480.23 (MB), peak = 1480.30 (MB)
[02/03 19:57:11     23s] ### generate_timing_data cpu:00:00:01, real:00:00:01, mem:1.4 GB, peak:1.4 GB
[02/03 19:57:11     23s] #Current view: VIEW 
[02/03 19:57:11     23s] #Current enabled view: VIEW 
[02/03 19:57:11     23s] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1480.23 (MB), peak = 1480.30 (MB)
[02/03 19:57:11     23s] ### dump_timing_file cpu:00:00:01, real:00:00:01, mem:1.4 GB, peak:1.4 GB
[02/03 19:57:11     23s] #Done generating timing data.
[02/03 19:57:11     23s] ### Time Record (Timing Data Generation) is uninstalled.
[02/03 19:57:11     23s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[02/03 19:57:11     23s] ### Net info: total nets: 115
[02/03 19:57:11     23s] ### Net info: dirty nets: 0
[02/03 19:57:11     23s] ### Net info: marked as disconnected nets: 0
[02/03 19:57:11     23s] #num needed restored net=0
[02/03 19:57:11     23s] #need_extraction net=0 (total=115)
[02/03 19:57:11     23s] ### Net info: fully routed nets: 0
[02/03 19:57:11     23s] ### Net info: trivial (< 2 pins) nets: 11
[02/03 19:57:11     23s] ### Net info: unrouted nets: 104
[02/03 19:57:11     23s] ### Net info: re-extraction nets: 0
[02/03 19:57:11     23s] ### Net info: ignored nets: 0
[02/03 19:57:11     23s] ### Net info: skip routing nets: 0
[02/03 19:57:11     23s] ### import design signature (3): route=1462047404 fixed_route=1462047404 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=694853851 dirty_area=0 del_dirty_area=0 cell=1223419418 placement=1241495977 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[02/03 19:57:11     23s] ### Time Record (DB Import) is uninstalled.
[02/03 19:57:11     23s] #NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
[02/03 19:57:11     23s] #RTESIG:78da95d33d4fc330100660667ec529ed10a4b6dc9d3fb382580155c05a05e2b491f22125
[02/03 19:57:11     23s] #       cec0bfc782a9a88d138ff1a3f3abbbcb6afdf1b487846947663ba0510782e73d0b1468b7
[02/03 19:57:11     23s] #       2c94bc673a84abf787e476b57e797d3316cabc1e1ca49f5d576fa0f86ef3a6fa82c295f9
[02/03 19:57:11     23s] #       587b189cf7557bbcfbd302710937682169c2f7ea71f409a483efc3e506c6c1f5ff682679
[02/03 19:57:11     23s] #       496542a2737fa126116af0fd386dc4b989bc4b8a96f145d5592ac01d2a0c07d2b2ee727f
[02/03 19:57:11     23s] #       3935eb0c9253753c4d7795d8cc2c2890a3ad926ce33d97619012d2aaf5eee8fa6b46c196
[02/03 19:57:11     23s] #       3104c368306908d43c2880766a06cc10784e458522da13457286d1338c891b65e34663dc
[02/03 19:57:11     23s] #       6414351a393e6bfdfb7fbba21a9bc81e6a8a4737999ab5d3d61a48069fb745de17c1ba76
[02/03 19:57:11     23s] #       6caec990afed5a37a59838da32a64c43329d2b98e808392cfd84b9f901de24c0c0
[02/03 19:57:11     23s] #
[02/03 19:57:11     23s] ### Time Record (Data Preparation) is installed.
[02/03 19:57:11     23s] #RTESIG:78da95d33d4fc330100660667ec5c9ed10a4b6dc9dbfe215c40a08016b1588db46ca8794
[02/03 19:57:11     23s] #       3803ff1eab4c456d9c668c1fbd3edfd98be5e7d31b08a60dd9f580566f099edf58a2c47c
[02/03 19:57:11     23s] #       cd52ab7ba66d5cfa7810b78be5cbebbbcd6157d48387ecabebea15943f6dd154df50fa5d
[02/03 19:57:11     23s] #       31d601061f42d5eeeffeb444bc865bcc4134f17ff5380601d910fab8b88271f0fd3fea14
[02/03 19:57:11     23s] #       5f934c4874eacf6412a181d08fd3469e9ac4bea4e93a7e553a2b0db8418df1836c577745
[02/03 19:57:11     23s] #       385f351b07e250ed0fd35d25b633032572b2558af374cf551ca482ac6a83dffbfe92d1b0
[02/03 19:57:11     23s] #       668c8561b2306509f43c2881367a0674083c2751a34cf644939a61cc0c63d346e7696330
[02/03 19:57:11     23s] #       6d1c258d414ecfda1cdfb72fabb149dc4343e9d2add3b3ee749e5b104328dab2e8cb687d
[02/03 19:57:11     23s] #       3b369764acafed5a3fa99c6410c7b34e6fccc4c9de3239032295e392b3e6f83a26cccd2f
[02/03 19:57:11     23s] #       d04dcd73
[02/03 19:57:11     23s] #
[02/03 19:57:11     23s] ### Time Record (Data Preparation) is uninstalled.
[02/03 19:57:11     23s] ### Time Record (Global Routing) is installed.
[02/03 19:57:11     23s] ### Time Record (Global Routing) is uninstalled.
[02/03 19:57:11     23s] ### Time Record (Data Preparation) is installed.
[02/03 19:57:11     23s] #Start routing data preparation on Tue Feb  3 19:57:11 2026
[02/03 19:57:11     23s] #
[02/03 19:57:11     24s] #Minimum voltage of a net in the design = 0.000.
[02/03 19:57:11     24s] #Maximum voltage of a net in the design = 0.900.
[02/03 19:57:11     24s] #Voltage range [0.000 - 0.900] has 110 nets.
[02/03 19:57:11     24s] #Voltage range [0.900 - 0.900] has 1 net.
[02/03 19:57:11     24s] #Voltage range [0.000 - 0.000] has 4 nets.
[02/03 19:57:11     24s] #Build and mark too close pins for the same net.
[02/03 19:57:11     24s] ### Time Record (Cell Pin Access) is installed.
[02/03 19:57:11     24s] #Rebuild pin access data for design.
[02/03 19:57:11     24s] #Initial pin access analysis.
[02/03 19:57:11     24s] #Detail pin access analysis.
[02/03 19:57:11     24s] ### Time Record (Cell Pin Access) is uninstalled.
[02/03 19:57:11     24s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[02/03 19:57:11     24s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/03 19:57:11     24s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/03 19:57:11     24s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/03 19:57:11     24s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/03 19:57:11     24s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/03 19:57:11     24s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/03 19:57:11     24s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[02/03 19:57:11     24s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[02/03 19:57:11     24s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[02/03 19:57:11     24s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[02/03 19:57:11     24s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[02/03 19:57:11     24s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
[02/03 19:57:11     24s] #pin_access_rlayer=2(Metal2)
[02/03 19:57:11     24s] #shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[02/03 19:57:11     24s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[02/03 19:57:11     24s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1488.10 (MB), peak = 1521.78 (MB)
[02/03 19:57:11     24s] #Regenerating Ggrids automatically.
[02/03 19:57:11     24s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[02/03 19:57:11     24s] #Using automatically generated G-grids.
[02/03 19:57:12     25s] #Done routing data preparation.
[02/03 19:57:12     25s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1492.98 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] ### Time Record (Data Preparation) is uninstalled.
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] #Summary of active signal nets routing constraints set by OPT:
[02/03 19:57:12     25s] #	preferred routing layers      : 0
[02/03 19:57:12     25s] #	preferred routing layer effort: 0
[02/03 19:57:12     25s] #	preferred extra space         : 0
[02/03 19:57:12     25s] #	preferred multi-cut via       : 0
[02/03 19:57:12     25s] #	avoid detour                  : 0
[02/03 19:57:12     25s] #	expansion ratio               : 0
[02/03 19:57:12     25s] #	net priority                  : 0
[02/03 19:57:12     25s] #	s2s control                   : 0
[02/03 19:57:12     25s] #	avoid chaining                : 0
[02/03 19:57:12     25s] #	inst-based stacking via       : 0
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] #Summary of active signal nets routing constraints set by USER:
[02/03 19:57:12     25s] #	preferred routing layers      : 0
[02/03 19:57:12     25s] #	preferred routing layer effort     : 0
[02/03 19:57:12     25s] #	preferred extra space              : 0
[02/03 19:57:12     25s] #	preferred multi-cut via            : 0
[02/03 19:57:12     25s] #	avoid detour                       : 0
[02/03 19:57:12     25s] #	net weight                         : 0
[02/03 19:57:12     25s] #	avoid chaining                     : 0
[02/03 19:57:12     25s] #	cell-based stacking via (required) : 0
[02/03 19:57:12     25s] #	cell-based stacking via (optional) : 0
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] #Start timing driven prevention iteration...
[02/03 19:57:12     25s] ### td_prevention_read_timing_data starts on Tue Feb  3 19:57:12 2026 with memory = 1492.98 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] #----------------------------------------------------
[02/03 19:57:12     25s] # Summary of active signal nets routing constraints
[02/03 19:57:12     25s] #+--------------------------+-----------+
[02/03 19:57:12     25s] #+--------------------------+-----------+
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] #----------------------------------------------------
[02/03 19:57:12     25s] #Done timing-driven prevention
[02/03 19:57:12     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1492.98 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] #Total number of trivial nets (e.g. < 2 pins) = 11 (skipped).
[02/03 19:57:12     25s] #Total number of routable nets = 104.
[02/03 19:57:12     25s] #Total number of nets in the design = 115.
[02/03 19:57:12     25s] #104 routable nets do not have any wires.
[02/03 19:57:12     25s] #104 nets will be global routed.
[02/03 19:57:12     25s] ### Time Record (Data Preparation) is installed.
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] #Finished routing data preparation on Tue Feb  3 19:57:12 2026
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] #Cpu time = 00:00:00
[02/03 19:57:12     25s] #Elapsed time = 00:00:00
[02/03 19:57:12     25s] #Increased memory = 0.00 (MB)
[02/03 19:57:12     25s] #Total memory = 1492.98 (MB)
[02/03 19:57:12     25s] #Peak memory = 1521.78 (MB)
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] ### Time Record (Data Preparation) is uninstalled.
[02/03 19:57:12     25s] ### Time Record (Global Routing) is installed.
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] #Start global routing on Tue Feb  3 19:57:12 2026
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] #Start global routing initialization on Tue Feb  3 19:57:12 2026
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] #Number of eco nets is 0
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] #Start global routing data preparation on Tue Feb  3 19:57:12 2026
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] ### build_merged_routing_blockage_rect_list starts on Tue Feb  3 19:57:12 2026 with memory = 1492.98 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:12     25s] #Start routing resource analysis on Tue Feb  3 19:57:12 2026
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] ### init_is_bin_blocked starts on Tue Feb  3 19:57:12 2026 with memory = 1492.98 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:12     25s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Feb  3 19:57:12 2026 with memory = 1492.98 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:12     25s] ### adjust_flow_cap starts on Tue Feb  3 19:57:12 2026 with memory = 1492.98 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:12     25s] ### adjust_flow_per_partial_route_obs starts on Tue Feb  3 19:57:12 2026 with memory = 1492.98 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:12     25s] ### set_via_blocked starts on Tue Feb  3 19:57:12 2026 with memory = 1492.98 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:12     25s] ### copy_flow starts on Tue Feb  3 19:57:12 2026 with memory = 1492.98 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:12     25s] #Routing resource analysis is done on Tue Feb  3 19:57:12 2026
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] ### report_flow_cap starts on Tue Feb  3 19:57:12 2026 with memory = 1492.98 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] #  Resource Analysis:
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/03 19:57:12     25s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/03 19:57:12     25s] #  --------------------------------------------------------------
[02/03 19:57:12     25s] #  Metal1         H         141          37         144    14.58%
[02/03 19:57:12     25s] #  Metal2         V         175           0         144     0.00%
[02/03 19:57:12     25s] #  Metal3         H         178           0         144     0.00%
[02/03 19:57:12     25s] #  Metal4         V         175           0         144     0.00%
[02/03 19:57:12     25s] #  Metal5         H         178           0         144     0.00%
[02/03 19:57:12     25s] #  Metal6         V         175           0         144     0.00%
[02/03 19:57:12     25s] #  Metal7         H         178           0         144     0.00%
[02/03 19:57:12     25s] #  Metal8         V         175           0         144     0.00%
[02/03 19:57:12     25s] #  Metal9         H         178           0         144     0.00%
[02/03 19:57:12     25s] #  Metal10        V          69           0         144     0.00%
[02/03 19:57:12     25s] #  Metal11        H          70           0         144     0.00%
[02/03 19:57:12     25s] #  --------------------------------------------------------------
[02/03 19:57:12     25s] #  Total                   1692       1.86%        1584     1.33%
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:12     25s] ### analyze_m2_tracks starts on Tue Feb  3 19:57:12 2026 with memory = 1492.98 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:12     25s] ### report_initial_resource starts on Tue Feb  3 19:57:12 2026 with memory = 1492.98 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:12     25s] ### mark_pg_pins_accessibility starts on Tue Feb  3 19:57:12 2026 with memory = 1492.98 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:12     25s] ### set_net_region starts on Tue Feb  3 19:57:12 2026 with memory = 1492.98 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] #Global routing data preparation is done on Tue Feb  3 19:57:12 2026
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1492.98 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] ### prepare_level starts on Tue Feb  3 19:57:12 2026 with memory = 1492.98 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] ### init level 1 starts on Tue Feb  3 19:57:12 2026 with memory = 1492.98 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:12     25s] ### Level 1 hgrid = 12 X 12
[02/03 19:57:12     25s] ### prepare_level_flow starts on Tue Feb  3 19:57:12 2026 with memory = 1492.98 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:12     25s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] #Global routing initialization is done on Tue Feb  3 19:57:12 2026
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1492.98 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] #Skip 1/3 round for no nets in the round...
[02/03 19:57:12     25s] #Skip 2/3 round for no nets in the round...
[02/03 19:57:12     25s] #Route nets in 3/3 round...
[02/03 19:57:12     25s] #start global routing iteration 1...
[02/03 19:57:12     25s] ### init_flow_edge starts on Tue Feb  3 19:57:12 2026 with memory = 1492.98 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:12     25s] ### cal_flow starts on Tue Feb  3 19:57:12 2026 with memory = 1496.46 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:12     25s] ### routing at level 1 (topmost level) iter 0
[02/03 19:57:12     25s] ### measure_qor starts on Tue Feb  3 19:57:12 2026 with memory = 1497.23 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] ### measure_congestion starts on Tue Feb  3 19:57:12 2026 with memory = 1497.23 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:12     25s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:12     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1497.23 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] #start global routing iteration 2...
[02/03 19:57:12     25s] ### routing at level 1 (topmost level) iter 1
[02/03 19:57:12     25s] ### measure_qor starts on Tue Feb  3 19:57:12 2026 with memory = 1497.23 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] ### measure_congestion starts on Tue Feb  3 19:57:12 2026 with memory = 1497.23 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:12     25s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:12     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1497.23 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] ### route_end starts on Tue Feb  3 19:57:12 2026 with memory = 1497.23 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] #Total number of trivial nets (e.g. < 2 pins) = 11 (skipped).
[02/03 19:57:12     25s] #Total number of routable nets = 104.
[02/03 19:57:12     25s] #Total number of nets in the design = 115.
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] #104 routable nets have routed wires.
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] #Routed nets constraints summary:
[02/03 19:57:12     25s] #-----------------------------
[02/03 19:57:12     25s] #        Rules   Unconstrained  
[02/03 19:57:12     25s] #-----------------------------
[02/03 19:57:12     25s] #      Default             104  
[02/03 19:57:12     25s] #-----------------------------
[02/03 19:57:12     25s] #        Total             104  
[02/03 19:57:12     25s] #-----------------------------
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] #Routing constraints summary of the whole design:
[02/03 19:57:12     25s] #-----------------------------
[02/03 19:57:12     25s] #        Rules   Unconstrained  
[02/03 19:57:12     25s] #-----------------------------
[02/03 19:57:12     25s] #      Default             104  
[02/03 19:57:12     25s] #-----------------------------
[02/03 19:57:12     25s] #        Total             104  
[02/03 19:57:12     25s] #-----------------------------
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] ### adjust_flow_per_partial_route_obs starts on Tue Feb  3 19:57:12 2026 with memory = 1497.23 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:12     25s] ### cal_base_flow starts on Tue Feb  3 19:57:12 2026 with memory = 1497.23 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] ### init_flow_edge starts on Tue Feb  3 19:57:12 2026 with memory = 1497.23 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:12     25s] ### cal_flow starts on Tue Feb  3 19:57:12 2026 with memory = 1497.24 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:12     25s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:12     25s] ### report_overcon starts on Tue Feb  3 19:57:12 2026 with memory = 1497.24 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] #                 OverCon          
[02/03 19:57:12     25s] #                  #Gcell    %Gcell
[02/03 19:57:12     25s] #     Layer           (1)   OverCon  Flow/Cap
[02/03 19:57:12     25s] #  ----------------------------------------------
[02/03 19:57:12     25s] #  Metal1        0(0.00%)   (0.00%)     0.18  
[02/03 19:57:12     25s] #  Metal2        0(0.00%)   (0.00%)     0.09  
[02/03 19:57:12     25s] #  Metal3        0(0.00%)   (0.00%)     0.07  
[02/03 19:57:12     25s] #  Metal4        0(0.00%)   (0.00%)     0.00  
[02/03 19:57:12     25s] #  Metal5        0(0.00%)   (0.00%)     0.00  
[02/03 19:57:12     25s] #  Metal6        0(0.00%)   (0.00%)     0.00  
[02/03 19:57:12     25s] #  Metal7        0(0.00%)   (0.00%)     0.00  
[02/03 19:57:12     25s] #  Metal8        0(0.00%)   (0.00%)     0.00  
[02/03 19:57:12     25s] #  Metal9        0(0.00%)   (0.00%)     0.00  
[02/03 19:57:12     25s] #  Metal10       0(0.00%)   (0.00%)     0.00  
[02/03 19:57:12     25s] #  Metal11       0(0.00%)   (0.00%)     0.00  
[02/03 19:57:12     25s] #  ----------------------------------------------
[02/03 19:57:12     25s] #     Total      0(0.00%)   (0.00%)
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[02/03 19:57:12     25s] #  Overflow after GR: 0.00% H + 0.00% V
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:12     25s] ### cal_base_flow starts on Tue Feb  3 19:57:12 2026 with memory = 1497.24 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] ### init_flow_edge starts on Tue Feb  3 19:57:12 2026 with memory = 1497.24 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:12     25s] ### cal_flow starts on Tue Feb  3 19:57:12 2026 with memory = 1497.24 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:12     25s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:12     25s] ### generate_cong_map_content starts on Tue Feb  3 19:57:12 2026 with memory = 1497.24 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] ### Sync with Inovus CongMap starts on Tue Feb  3 19:57:12 2026 with memory = 1497.24 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] #Hotspot report including placement blocked areas
[02/03 19:57:12     25s] OPERPROF: Starting HotSpotCal at level 1, MEM:1856.9M, EPOCH TIME: 1770166632.354795
[02/03 19:57:12     25s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/03 19:57:12     25s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[02/03 19:57:12     25s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/03 19:57:12     25s] [hotspot] |   Metal1(H)    |              0.00 |              0.00 |   (none)                            |
[02/03 19:57:12     25s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[02/03 19:57:12     25s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[02/03 19:57:12     25s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[02/03 19:57:12     25s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[02/03 19:57:12     25s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[02/03 19:57:12     25s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[02/03 19:57:12     25s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[02/03 19:57:12     25s] [hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[02/03 19:57:12     25s] [hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[02/03 19:57:12     25s] [hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[02/03 19:57:12     25s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/03 19:57:12     25s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[02/03 19:57:12     25s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/03 19:57:12     25s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[02/03 19:57:12     25s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[02/03 19:57:12     25s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/03 19:57:12     25s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[02/03 19:57:12     25s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/03 19:57:12     25s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.003, REAL:0.003, MEM:1872.9M, EPOCH TIME: 1770166632.357755
[02/03 19:57:12     25s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:12     25s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:12     25s] ### update starts on Tue Feb  3 19:57:12 2026 with memory = 1497.80 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] #Complete Global Routing.
[02/03 19:57:12     25s] #Total wire length = 368 um.
[02/03 19:57:12     25s] #Total half perimeter of net bounding box = 436 um.
[02/03 19:57:12     25s] #Total wire length on LAYER Metal1 = 0 um.
[02/03 19:57:12     25s] #Total wire length on LAYER Metal2 = 177 um.
[02/03 19:57:12     25s] #Total wire length on LAYER Metal3 = 191 um.
[02/03 19:57:12     25s] #Total wire length on LAYER Metal4 = 0 um.
[02/03 19:57:12     25s] #Total wire length on LAYER Metal5 = 0 um.
[02/03 19:57:12     25s] #Total wire length on LAYER Metal6 = 0 um.
[02/03 19:57:12     25s] #Total wire length on LAYER Metal7 = 0 um.
[02/03 19:57:12     25s] #Total wire length on LAYER Metal8 = 0 um.
[02/03 19:57:12     25s] #Total wire length on LAYER Metal9 = 0 um.
[02/03 19:57:12     25s] #Total wire length on LAYER Metal10 = 0 um.
[02/03 19:57:12     25s] #Total wire length on LAYER Metal11 = 0 um.
[02/03 19:57:12     25s] #Total number of vias = 331
[02/03 19:57:12     25s] #Up-Via Summary (total 331):
[02/03 19:57:12     25s] #           
[02/03 19:57:12     25s] #-----------------------
[02/03 19:57:12     25s] # Metal1            233
[02/03 19:57:12     25s] # Metal2             98
[02/03 19:57:12     25s] #-----------------------
[02/03 19:57:12     25s] #                   331 
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] #Total number of involved regular nets 4
[02/03 19:57:12     25s] #Maximum src to sink distance  17.5
[02/03 19:57:12     25s] #Average of max src_to_sink distance  15.3
[02/03 19:57:12     25s] #Average of ave src_to_sink distance  10.4
[02/03 19:57:12     25s] ### update cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:12     25s] ### report_overcon starts on Tue Feb  3 19:57:12 2026 with memory = 1498.06 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:12     25s] ### report_overcon starts on Tue Feb  3 19:57:12 2026 with memory = 1498.06 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] #Max overcon = 0 track.
[02/03 19:57:12     25s] #Total overcon = 0.00%.
[02/03 19:57:12     25s] #Worst layer Gcell overcon rate = 0.00%.
[02/03 19:57:12     25s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:12     25s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:12     25s] ### global_route design signature (6): route=1534532482 net_attr=1525835393
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] #Global routing statistics:
[02/03 19:57:12     25s] #Cpu time = 00:00:00
[02/03 19:57:12     25s] #Elapsed time = 00:00:00
[02/03 19:57:12     25s] #Increased memory = 5.09 (MB)
[02/03 19:57:12     25s] #Total memory = 1498.06 (MB)
[02/03 19:57:12     25s] #Peak memory = 1521.78 (MB)
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] #Finished global routing on Tue Feb  3 19:57:12 2026
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] ### Time Record (Global Routing) is uninstalled.
[02/03 19:57:12     25s] ### Time Record (Data Preparation) is installed.
[02/03 19:57:12     25s] ### Time Record (Data Preparation) is uninstalled.
[02/03 19:57:12     25s] ### track-assign external-init starts on Tue Feb  3 19:57:12 2026 with memory = 1498.06 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] ### Time Record (Track Assignment) is installed.
[02/03 19:57:12     25s] ### Time Record (Track Assignment) is uninstalled.
[02/03 19:57:12     25s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:12     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1498.06 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] ### track-assign engine-init starts on Tue Feb  3 19:57:12 2026 with memory = 1498.06 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] ### Time Record (Track Assignment) is installed.
[02/03 19:57:12     25s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:12     25s] ### track-assign core-engine starts on Tue Feb  3 19:57:12 2026 with memory = 1498.06 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] #Start Track Assignment.
[02/03 19:57:12     25s] #Done with 62 horizontal wires in 1 hboxes and 59 vertical wires in 1 hboxes.
[02/03 19:57:12     25s] #Done with 14 horizontal wires in 1 hboxes and 15 vertical wires in 1 hboxes.
[02/03 19:57:12     25s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] #Track assignment summary:
[02/03 19:57:12     25s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[02/03 19:57:12     25s] #------------------------------------------------------------------------
[02/03 19:57:12     25s] # Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
[02/03 19:57:12     25s] # Metal2       170.68 	  0.00%  	  0.00% 	  0.00%
[02/03 19:57:12     25s] # Metal3       184.18 	  0.17%  	  0.00% 	  0.00%
[02/03 19:57:12     25s] # Metal4         0.00 	  0.00%  	  0.00% 	  0.00%
[02/03 19:57:12     25s] # Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[02/03 19:57:12     25s] # Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[02/03 19:57:12     25s] # Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[02/03 19:57:12     25s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[02/03 19:57:12     25s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[02/03 19:57:12     25s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[02/03 19:57:12     25s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[02/03 19:57:12     25s] #------------------------------------------------------------------------
[02/03 19:57:12     25s] # All         354.86  	  0.09% 	  0.00% 	  0.00%
[02/03 19:57:12     25s] #Complete Track Assignment.
[02/03 19:57:12     25s] #Total wire length = 348 um.
[02/03 19:57:12     25s] #Total half perimeter of net bounding box = 436 um.
[02/03 19:57:12     25s] #Total wire length on LAYER Metal1 = 0 um.
[02/03 19:57:12     25s] #Total wire length on LAYER Metal2 = 168 um.
[02/03 19:57:12     25s] #Total wire length on LAYER Metal3 = 181 um.
[02/03 19:57:12     25s] #Total wire length on LAYER Metal4 = 0 um.
[02/03 19:57:12     25s] #Total wire length on LAYER Metal5 = 0 um.
[02/03 19:57:12     25s] #Total wire length on LAYER Metal6 = 0 um.
[02/03 19:57:12     25s] #Total wire length on LAYER Metal7 = 0 um.
[02/03 19:57:12     25s] #Total wire length on LAYER Metal8 = 0 um.
[02/03 19:57:12     25s] #Total wire length on LAYER Metal9 = 0 um.
[02/03 19:57:12     25s] #Total wire length on LAYER Metal10 = 0 um.
[02/03 19:57:12     25s] #Total wire length on LAYER Metal11 = 0 um.
[02/03 19:57:12     25s] #Total number of vias = 331
[02/03 19:57:12     25s] #Up-Via Summary (total 331):
[02/03 19:57:12     25s] #           
[02/03 19:57:12     25s] #-----------------------
[02/03 19:57:12     25s] # Metal1            233
[02/03 19:57:12     25s] # Metal2             98
[02/03 19:57:12     25s] #-----------------------
[02/03 19:57:12     25s] #                   331 
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] ### track_assign design signature (9): route=1309937528
[02/03 19:57:12     25s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:12     25s] ### Time Record (Track Assignment) is uninstalled.
[02/03 19:57:12     25s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1498.12 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] #Start post global route fixing for timing critical nets ...
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] ### update_timing_after_routing starts on Tue Feb  3 19:57:12 2026 with memory = 1498.12 (MB), peak = 1521.78 (MB)
[02/03 19:57:12     25s] ### Time Record (Timing Data Generation) is installed.
[02/03 19:57:12     25s] #* Updating design timing data...
[02/03 19:57:12     25s] #Extracting RC...
[02/03 19:57:12     25s] Un-suppress "**WARN ..." messages.
[02/03 19:57:12     25s] #
[02/03 19:57:12     25s] #Start tQuantus RC extraction...
[02/03 19:57:12     25s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[02/03 19:57:12     25s] #Extract in track assign mode
[02/03 19:57:12     25s] #Start building rc corner(s)...
[02/03 19:57:12     25s] #Number of RC Corner = 1
[02/03 19:57:12     25s] #Corner RC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
[02/03 19:57:12     25s] #(i=11, n=11 2000)
[02/03 19:57:12     25s] #METAL_1 -> Metal1 (1)
[02/03 19:57:12     25s] #METAL_2 -> Metal2 (2)
[02/03 19:57:12     25s] #METAL_3 -> Metal3 (3)
[02/03 19:57:12     25s] #METAL_4 -> Metal4 (4)
[02/03 19:57:12     25s] #METAL_5 -> Metal5 (5)
[02/03 19:57:12     25s] #METAL_6 -> Metal6 (6)
[02/03 19:57:12     25s] #METAL_7 -> Metal7 (7)
[02/03 19:57:12     25s] #METAL_8 -> Metal8 (8)
[02/03 19:57:12     25s] #METAL_9 -> Metal9 (9)
[02/03 19:57:12     25s] #METAL_10 -> Metal10 (10)
[02/03 19:57:12     25s] #METAL_11 -> Metal11 (11)
[02/03 19:57:12     25s] #SADV_On
[02/03 19:57:12     25s] # Corner(s) : 
[02/03 19:57:12     25s] #RC [25.00]
[02/03 19:57:13     25s] # Corner id: 0
[02/03 19:57:13     25s] # Layout Scale: 1.000000
[02/03 19:57:13     25s] # Has Metal Fill model: yes
[02/03 19:57:13     25s] # Temperature was set
[02/03 19:57:13     25s] # Temperature : 25.000000
[02/03 19:57:13     25s] # Ref. Temp   : 25.000000
[02/03 19:57:13     25s] #SADV_Off
[02/03 19:57:13     25s] #total pattern=286 [11, 792]
[02/03 19:57:13     25s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[02/03 19:57:13     25s] #found CAPMODEL /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
[02/03 19:57:13     25s] #found RESMODEL /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
[02/03 19:57:13     25s] #number model r/c [1,1] [11,792] read
[02/03 19:57:13     25s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1518.46 (MB), peak = 1523.62 (MB)
[02/03 19:57:13     26s] #Finish check_net_pin_list step Enter extract
[02/03 19:57:13     26s] #Start init net ripin tree building
[02/03 19:57:13     26s] #Finish init net ripin tree building
[02/03 19:57:13     26s] #Cpu time = 00:00:00
[02/03 19:57:13     26s] #Elapsed time = 00:00:00
[02/03 19:57:13     26s] #Increased memory = 0.10 (MB)
[02/03 19:57:13     26s] #Total memory = 1522.68 (MB)
[02/03 19:57:13     26s] #Peak memory = 1523.62 (MB)
[02/03 19:57:13     26s] #begin processing metal fill model file
[02/03 19:57:13     26s] #end processing metal fill model file
[02/03 19:57:13     26s] ### track-assign external-init starts on Tue Feb  3 19:57:13 2026 with memory = 1522.68 (MB), peak = 1523.62 (MB)
[02/03 19:57:13     26s] ### Time Record (Track Assignment) is installed.
[02/03 19:57:13     26s] ### Time Record (Track Assignment) is uninstalled.
[02/03 19:57:13     26s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:13     26s] ### track-assign engine-init starts on Tue Feb  3 19:57:13 2026 with memory = 1522.68 (MB), peak = 1523.62 (MB)
[02/03 19:57:13     26s] ### Time Record (Track Assignment) is installed.
[02/03 19:57:13     26s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:13     26s] #
[02/03 19:57:13     26s] #Start Post Track Assignment Wire Spread.
[02/03 19:57:13     26s] #Done with 19 horizontal wires in 1 hboxes and 9 vertical wires in 1 hboxes.
[02/03 19:57:13     26s] #Complete Post Track Assignment Wire Spread.
[02/03 19:57:13     26s] #
[02/03 19:57:13     26s] ### Time Record (Track Assignment) is uninstalled.
[02/03 19:57:13     26s] #Length limit = 200 pitches
[02/03 19:57:13     26s] #opt mode = 2
[02/03 19:57:13     26s] #Finish check_net_pin_list step Fix net pin list
[02/03 19:57:13     26s] #Start generate extraction boxes.
[02/03 19:57:13     26s] #
[02/03 19:57:13     26s] #Extract using 30 x 30 Hboxes
[02/03 19:57:13     26s] #2x2 initial hboxes
[02/03 19:57:13     26s] #Use area based hbox pruning.
[02/03 19:57:13     26s] #0/0 hboxes pruned.
[02/03 19:57:13     26s] #Complete generating extraction boxes.
[02/03 19:57:13     26s] #Extract 1 hboxes with single thread on machine with  Xeon 3.00GHz 36608KB Cache 4CPU...
[02/03 19:57:13     26s] #Process 0 special clock nets for rc extraction
[02/03 19:57:13     26s] #WARNING (NREX-80) Net a[2] does not have a driver pin. It may have incomplete route.
[02/03 19:57:13     26s] #Need to add unplaced ipin PIN:a[2] of net 0(a[2]) into rc tree
[02/03 19:57:13     26s] #WARNING (NREX-80) Net a[1] does not have a driver pin. It may have incomplete route.
[02/03 19:57:13     26s] #Need to add unplaced ipin PIN:a[1] of net 2(a[1]) into rc tree
[02/03 19:57:13     26s] #WARNING (NREX-80) Net a[3] does not have a driver pin. It may have incomplete route.
[02/03 19:57:13     26s] #Need to add unplaced ipin PIN:a[3] of net 3(a[3]) into rc tree
[02/03 19:57:13     26s] #WARNING (NREX-80) Net b[3] does not have a driver pin. It may have incomplete route.
[02/03 19:57:13     26s] #Need to add unplaced ipin PIN:b[3] of net 4(b[3]) into rc tree
[02/03 19:57:13     26s] #WARNING (NREX-80) Net b[1] does not have a driver pin. It may have incomplete route.
[02/03 19:57:13     26s] #Need to add unplaced ipin PIN:b[1] of net 6(b[1]) into rc tree
[02/03 19:57:13     26s] #WARNING (NREX-80) Net a[0] does not have a driver pin. It may have incomplete route.
[02/03 19:57:13     26s] #Need to add unplaced ipin PIN:a[0] of net 12(a[0]) into rc tree
[02/03 19:57:13     26s] #WARNING (NREX-80) Net b[2] does not have a driver pin. It may have incomplete route.
[02/03 19:57:13     26s] #Need to add unplaced ipin PIN:b[2] of net 17(b[2]) into rc tree
[02/03 19:57:13     26s] #WARNING (NREX-80) Net b[0] does not have a driver pin. It may have incomplete route.
[02/03 19:57:13     26s] #Need to add unplaced ipin PIN:b[0] of net 18(b[0]) into rc tree
[02/03 19:57:13     26s] #WARNING (NREX-80) Net op[0] does not have a driver pin. It may have incomplete route.
[02/03 19:57:13     26s] #Need to add unplaced ipin PIN:op[0] of net 19(op[0]) into rc tree
[02/03 19:57:13     26s] #WARNING (NREX-80) Net op[1] does not have a driver pin. It may have incomplete route.
[02/03 19:57:13     26s] #Need to add unplaced ipin PIN:op[1] of net 20(op[1]) into rc tree
[02/03 19:57:13     26s] #Total 104 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[02/03 19:57:13     26s] #Run Statistics for Extraction:
[02/03 19:57:13     26s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[02/03 19:57:13     26s] #   Increased memory =     3.31 (MB), total memory =  1526.06 (MB), peak memory =  1526.06 (MB)
[02/03 19:57:13     26s] #
[02/03 19:57:13     26s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[02/03 19:57:13     26s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1525.58 (MB), peak = 1526.16 (MB)
[02/03 19:57:13     26s] #RC Statistics: 204 Res, 146 Ground Cap, 0 XCap (Edge to Edge)
[02/03 19:57:13     26s] #RC V/H edge ratio: 0.55, Avg V/H Edge Length: 1616.21 (132), Avg L-Edge Length: 7285.83 (24)
[02/03 19:57:13     26s] #Register nets and terms for rcdb /tmp/innovus_temp_1474392_vcl-vm0-159_v71349_znOQBm/nr1474392_F7X6HM.rcdb.d
[02/03 19:57:13     26s] #Finish registering nets and terms for rcdb.
[02/03 19:57:13     26s] #Start writing RC data.
[02/03 19:57:13     26s] #Finish writing RC data
[02/03 19:57:14     26s] #Finish writing rcdb with 427 nodes, 323 edges, and 0 xcaps
[02/03 19:57:14     26s] #0 inserted nodes are removed
[02/03 19:57:14     26s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[02/03 19:57:14     26s] ### track-assign external-init starts on Tue Feb  3 19:57:14 2026 with memory = 1528.06 (MB), peak = 1530.63 (MB)
[02/03 19:57:14     26s] ### Time Record (Track Assignment) is installed.
[02/03 19:57:14     26s] ### Time Record (Track Assignment) is uninstalled.
[02/03 19:57:14     26s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:14     26s] ### track-assign engine-init starts on Tue Feb  3 19:57:14 2026 with memory = 1527.25 (MB), peak = 1530.63 (MB)
[02/03 19:57:14     26s] ### Time Record (Track Assignment) is installed.
[02/03 19:57:14     26s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:14     26s] #Remove Post Track Assignment Wire Spread
[02/03 19:57:14     26s] ### Time Record (Track Assignment) is uninstalled.
[02/03 19:57:14     26s] Restoring parasitic data from file '/tmp/innovus_temp_1474392_vcl-vm0-159_v71349_znOQBm/nr1474392_F7X6HM.rcdb.d' ...
[02/03 19:57:14     26s] Opening parasitic data file '/tmp/innovus_temp_1474392_vcl-vm0-159_v71349_znOQBm/nr1474392_F7X6HM.rcdb.d' for reading (mem: 1906.887M)
[02/03 19:57:14     26s] Reading RCDB with compressed RC data.
[02/03 19:57:14     26s] Opening parasitic data file '/tmp/innovus_temp_1474392_vcl-vm0-159_v71349_znOQBm/nr1474392_F7X6HM.rcdb.d' for content verification (mem: 1906.887M)
[02/03 19:57:14     26s] Reading RCDB with compressed RC data.
[02/03 19:57:14     26s] Closing parasitic data file '/tmp/innovus_temp_1474392_vcl-vm0-159_v71349_znOQBm/nr1474392_F7X6HM.rcdb.d': 0 access done (mem: 1906.887M)
[02/03 19:57:14     26s] Closing parasitic data file '/tmp/innovus_temp_1474392_vcl-vm0-159_v71349_znOQBm/nr1474392_F7X6HM.rcdb.d': 0 access done (mem: 1906.887M)
[02/03 19:57:14     26s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1906.887M)
[02/03 19:57:14     26s] Following multi-corner parasitics specified:
[02/03 19:57:14     26s] 	/tmp/innovus_temp_1474392_vcl-vm0-159_v71349_znOQBm/nr1474392_F7X6HM.rcdb.d (rcdb)
[02/03 19:57:14     26s] Opening parasitic data file '/tmp/innovus_temp_1474392_vcl-vm0-159_v71349_znOQBm/nr1474392_F7X6HM.rcdb.d' for reading (mem: 1906.887M)
[02/03 19:57:14     26s] Reading RCDB with compressed RC data.
[02/03 19:57:14     26s] 		Cell alu4_flow_demo has rcdb /tmp/innovus_temp_1474392_vcl-vm0-159_v71349_znOQBm/nr1474392_F7X6HM.rcdb.d specified
[02/03 19:57:14     26s] Cell alu4_flow_demo, hinst 
[02/03 19:57:14     26s] processing rcdb (/tmp/innovus_temp_1474392_vcl-vm0-159_v71349_znOQBm/nr1474392_F7X6HM.rcdb.d) for hinst (top) of cell (alu4_flow_demo);
[02/03 19:57:14     26s] Closing parasitic data file '/tmp/innovus_temp_1474392_vcl-vm0-159_v71349_znOQBm/nr1474392_F7X6HM.rcdb.d': 0 access done (mem: 1906.887M)
[02/03 19:57:14     26s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1906.887M)
[02/03 19:57:14     26s] Opening parasitic data file '/tmp/innovus_temp_1474392_vcl-vm0-159_v71349_znOQBm/alu4_flow_demo_1474392_kzj7tI.rcdb.d/alu4_flow_demo.rcdb.d' for reading (mem: 1906.887M)
[02/03 19:57:14     26s] Reading RCDB with compressed RC data.
[02/03 19:57:14     26s] Closing parasitic data file '/tmp/innovus_temp_1474392_vcl-vm0-159_v71349_znOQBm/alu4_flow_demo_1474392_kzj7tI.rcdb.d/alu4_flow_demo.rcdb.d': 0 access done (mem: 1906.887M)
[02/03 19:57:14     26s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=1906.887M)
[02/03 19:57:14     26s] Done read_parasitics... (cpu: 0:00:00.2 real: 0:00:00.0 mem: 1906.887M)
[02/03 19:57:14     26s] #
[02/03 19:57:14     26s] #Restore RCDB.
[02/03 19:57:14     26s] ### track-assign external-init starts on Tue Feb  3 19:57:14 2026 with memory = 1527.64 (MB), peak = 1530.63 (MB)
[02/03 19:57:14     26s] ### Time Record (Track Assignment) is installed.
[02/03 19:57:14     26s] ### Time Record (Track Assignment) is uninstalled.
[02/03 19:57:14     26s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:14     26s] ### track-assign engine-init starts on Tue Feb  3 19:57:14 2026 with memory = 1527.64 (MB), peak = 1530.63 (MB)
[02/03 19:57:14     26s] ### Time Record (Track Assignment) is installed.
[02/03 19:57:14     26s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:14     26s] #Remove Post Track Assignment Wire Spread
[02/03 19:57:14     26s] ### Time Record (Track Assignment) is uninstalled.
[02/03 19:57:14     26s] #
[02/03 19:57:14     26s] #Complete tQuantus RC extraction.
[02/03 19:57:14     26s] #Cpu time = 00:00:02
[02/03 19:57:14     26s] #Elapsed time = 00:00:02
[02/03 19:57:14     26s] #Increased memory = 27.41 (MB)
[02/03 19:57:14     26s] #Total memory = 1525.54 (MB)
[02/03 19:57:14     26s] #Peak memory = 1530.63 (MB)
[02/03 19:57:14     26s] #
[02/03 19:57:14     26s] Un-suppress "**WARN ..." messages.
[02/03 19:57:14     26s] #RC Extraction Completed...
[02/03 19:57:14     26s] ### update_timing starts on Tue Feb  3 19:57:14 2026 with memory = 1525.54 (MB), peak = 1530.63 (MB)
[02/03 19:57:14     26s] AAE_INFO: switching -siAware from false to true ...
[02/03 19:57:14     27s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[02/03 19:57:14     27s] ### generate_timing_data starts on Tue Feb  3 19:57:14 2026 with memory = 1516.02 (MB), peak = 1530.63 (MB)
[02/03 19:57:14     27s] #Reporting timing...
[02/03 19:57:14     27s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[02/03 19:57:14     27s] ### report_timing starts on Tue Feb  3 19:57:14 2026 with memory = 1516.02 (MB), peak = 1530.63 (MB)
[02/03 19:57:14     27s] ### report_timing cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:14     27s] #Normalized TNS: 0.000 -> -nan, r2r 0.000 -> -nan, unit 1000.000, clk period 0.000 (ns)
[02/03 19:57:14     27s] #Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1526.37 (MB), peak = 1541.71 (MB)
[02/03 19:57:14     27s] #Library Standard Delay: 38.00ps
[02/03 19:57:14     27s] #Slack threshold: 0.00ps
[02/03 19:57:14     27s] ### generate_net_cdm_timing starts on Tue Feb  3 19:57:14 2026 with memory = 1526.37 (MB), peak = 1541.71 (MB)
[02/03 19:57:14     27s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:14     27s] #*** Analyzed 0 timing critical paths, and collected 0.
[02/03 19:57:14     27s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1526.37 (MB), peak = 1541.71 (MB)
[02/03 19:57:14     27s] ### Use bna from skp: 0
[02/03 19:57:14     27s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1527.00 (MB), peak = 1541.71 (MB)
[02/03 19:57:14     27s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[02/03 19:57:14     27s] Worst slack reported in the design = 9999999562023526247432192.000000 (early)
[02/03 19:57:14     27s] *** writeDesignTiming (0:00:00.0) ***
[02/03 19:57:14     27s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1527.29 (MB), peak = 1541.71 (MB)
[02/03 19:57:14     27s] Un-suppress "**WARN ..." messages.
[02/03 19:57:14     27s] ### generate_timing_data cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:14     27s] #Number of victim nets: 0
[02/03 19:57:14     27s] #Number of aggressor nets: 0
[02/03 19:57:14     27s] #Number of weak nets: 0
[02/03 19:57:14     27s] #Number of critical nets: 0
[02/03 19:57:14     27s] #	level 1 [   0.0, -1000.0]: 0 nets
[02/03 19:57:14     27s] #	level 2 [   0.0, -1000.0]: 0 nets
[02/03 19:57:14     27s] #	level 3 [   0.0, -1000.0]: 0 nets
[02/03 19:57:14     27s] #Total number of nets: 104
[02/03 19:57:14     27s] ### update_timing cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:14     27s] ### Time Record (Timing Data Generation) is uninstalled.
[02/03 19:57:14     27s] ### update_timing_after_routing cpu:00:00:02, real:00:00:02, mem:1.5 GB, peak:1.5 GB
[02/03 19:57:14     27s] #Total number of significant detoured timing critical nets is 0
[02/03 19:57:14     27s] #Total number of selected detoured timing critical nets is 0
[02/03 19:57:14     27s] #
[02/03 19:57:14     27s] #----------------------------------------------------
[02/03 19:57:14     27s] # Summary of active signal nets routing constraints
[02/03 19:57:14     27s] #+--------------------------+-----------+
[02/03 19:57:14     27s] #+--------------------------+-----------+
[02/03 19:57:14     27s] #
[02/03 19:57:14     27s] #----------------------------------------------------
[02/03 19:57:14     27s] ### run_free_timing_graph starts on Tue Feb  3 19:57:14 2026 with memory = 1527.29 (MB), peak = 1541.71 (MB)
[02/03 19:57:14     27s] ### Time Record (Timing Data Generation) is installed.
[02/03 19:57:15     27s] ### Time Record (Timing Data Generation) is uninstalled.
[02/03 19:57:15     27s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.5 GB
[02/03 19:57:15     27s] ### run_build_timing_graph starts on Tue Feb  3 19:57:15 2026 with memory = 1214.47 (MB), peak = 1541.71 (MB)
[02/03 19:57:15     27s] ### Time Record (Timing Data Generation) is installed.
[02/03 19:57:15     27s] Current (total cpu=0:00:27.8, real=0:00:31.0, peak res=1541.7M, current mem=1467.7M)
[02/03 19:57:15     27s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1476.7M, current mem=1476.7M)
[02/03 19:57:15     27s] Current (total cpu=0:00:27.8, real=0:00:31.0, peak res=1541.7M, current mem=1476.7M)
[02/03 19:57:15     27s] ### Time Record (Timing Data Generation) is uninstalled.
[02/03 19:57:15     27s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/03 19:57:15     27s] ### track-assign external-init starts on Tue Feb  3 19:57:15 2026 with memory = 1476.72 (MB), peak = 1541.71 (MB)
[02/03 19:57:15     27s] ### Time Record (Track Assignment) is installed.
[02/03 19:57:15     27s] ### Time Record (Track Assignment) is uninstalled.
[02/03 19:57:15     27s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/03 19:57:15     27s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1476.72 (MB), peak = 1541.71 (MB)
[02/03 19:57:15     27s] #* Importing design timing data...
[02/03 19:57:15     27s] #Number of victim nets: 0
[02/03 19:57:15     27s] #Number of aggressor nets: 0
[02/03 19:57:15     27s] #Number of weak nets: 0
[02/03 19:57:15     27s] #Number of critical nets: 0
[02/03 19:57:15     27s] #	level 1 [   0.0, -1000.0]: 0 nets
[02/03 19:57:15     27s] #	level 2 [   0.0, -1000.0]: 0 nets
[02/03 19:57:15     27s] #	level 3 [   0.0, -1000.0]: 0 nets
[02/03 19:57:15     27s] #Total number of nets: 104
[02/03 19:57:15     27s] ### track-assign engine-init starts on Tue Feb  3 19:57:15 2026 with memory = 1476.72 (MB), peak = 1541.71 (MB)
[02/03 19:57:15     27s] ### Time Record (Track Assignment) is installed.
[02/03 19:57:15     27s] #
[02/03 19:57:15     27s] #timing driven effort level: 3
[02/03 19:57:15     27s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/03 19:57:15     27s] ### track-assign core-engine starts on Tue Feb  3 19:57:15 2026 with memory = 1476.72 (MB), peak = 1541.71 (MB)
[02/03 19:57:15     27s] #Start Track Assignment With Timing Driven.
[02/03 19:57:15     27s] #Done with 0 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
[02/03 19:57:15     27s] #Done with 0 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[02/03 19:57:15     27s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[02/03 19:57:15     27s] #
[02/03 19:57:15     27s] #Track assignment summary:
[02/03 19:57:15     27s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[02/03 19:57:15     27s] #------------------------------------------------------------------------
[02/03 19:57:15     27s] # Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
[02/03 19:57:15     27s] # Metal2       177.52 	  0.05%  	  0.00% 	  0.00%
[02/03 19:57:15     27s] # Metal3       183.98 	  0.17%  	  0.00% 	  0.00%
[02/03 19:57:15     27s] # Metal4         0.00 	  0.00%  	  0.00% 	  0.00%
[02/03 19:57:15     27s] # Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[02/03 19:57:15     27s] # Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[02/03 19:57:15     27s] # Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[02/03 19:57:15     27s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[02/03 19:57:15     27s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[02/03 19:57:15     27s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[02/03 19:57:15     27s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[02/03 19:57:15     27s] #------------------------------------------------------------------------
[02/03 19:57:15     27s] # All         361.50  	  0.11% 	  0.00% 	  0.00%
[02/03 19:57:15     27s] #Complete Track Assignment With Timing Driven.
[02/03 19:57:15     27s] #Total wire length = 356 um.
[02/03 19:57:15     27s] #Total half perimeter of net bounding box = 436 um.
[02/03 19:57:15     27s] #Total wire length on LAYER Metal1 = 0 um.
[02/03 19:57:15     27s] #Total wire length on LAYER Metal2 = 175 um.
[02/03 19:57:15     27s] #Total wire length on LAYER Metal3 = 181 um.
[02/03 19:57:15     27s] #Total wire length on LAYER Metal4 = 0 um.
[02/03 19:57:15     27s] #Total wire length on LAYER Metal5 = 0 um.
[02/03 19:57:15     27s] #Total wire length on LAYER Metal6 = 0 um.
[02/03 19:57:15     27s] #Total wire length on LAYER Metal7 = 0 um.
[02/03 19:57:15     27s] #Total wire length on LAYER Metal8 = 0 um.
[02/03 19:57:15     27s] #Total wire length on LAYER Metal9 = 0 um.
[02/03 19:57:15     27s] #Total wire length on LAYER Metal10 = 0 um.
[02/03 19:57:15     27s] #Total wire length on LAYER Metal11 = 0 um.
[02/03 19:57:15     27s] #Total number of vias = 331
[02/03 19:57:15     27s] #Up-Via Summary (total 331):
[02/03 19:57:15     27s] #           
[02/03 19:57:15     27s] #-----------------------
[02/03 19:57:15     27s] # Metal1            233
[02/03 19:57:15     27s] # Metal2             98
[02/03 19:57:15     27s] #-----------------------
[02/03 19:57:15     27s] #                   331 
[02/03 19:57:15     27s] #
[02/03 19:57:15     27s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/03 19:57:15     27s] ### Time Record (Track Assignment) is uninstalled.
[02/03 19:57:15     27s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1477.04 (MB), peak = 1541.71 (MB)
[02/03 19:57:15     27s] #
[02/03 19:57:15     27s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/03 19:57:15     27s] #Cpu time = 00:00:04
[02/03 19:57:15     27s] #Elapsed time = 00:00:04
[02/03 19:57:15     27s] #Increased memory = -5.02 (MB)
[02/03 19:57:15     27s] #Total memory = 1477.04 (MB)
[02/03 19:57:15     27s] #Peak memory = 1541.71 (MB)
[02/03 19:57:15     27s] ### Time Record (Detail Routing) is installed.
[02/03 19:57:15     27s] #Start reading timing information from file .timing_file_1474392.tif.gz ...
[02/03 19:57:15     27s] #WARNING (NRDB-194) 
[02/03 19:57:15     27s] #No setup time constraints read in
[02/03 19:57:15     27s] #Read in timing information for 15 ports, 99 instances from timing file .timing_file_1474392.tif.gz.
[02/03 19:57:15     27s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[02/03 19:57:15     27s] #
[02/03 19:57:15     27s] #Start Detail Routing..
[02/03 19:57:15     27s] #start initial detail routing ...
[02/03 19:57:15     27s] ### Design has 0 dirty nets, has valid drcs
[02/03 19:57:15     28s] ### Routing stats: routing = 100.00%
[02/03 19:57:15     28s] #   number of violations = 0
[02/03 19:57:15     28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1479.56 (MB), peak = 1541.71 (MB)
[02/03 19:57:15     28s] #Complete Detail Routing.
[02/03 19:57:15     28s] #Total wire length = 431 um.
[02/03 19:57:15     28s] #Total half perimeter of net bounding box = 436 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal1 = 35 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal2 = 240 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal3 = 156 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal4 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal5 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal6 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal7 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal8 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal9 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal10 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal11 = 0 um.
[02/03 19:57:15     28s] #Total number of vias = 345
[02/03 19:57:15     28s] #Up-Via Summary (total 345):
[02/03 19:57:15     28s] #           
[02/03 19:57:15     28s] #-----------------------
[02/03 19:57:15     28s] # Metal1            243
[02/03 19:57:15     28s] # Metal2            102
[02/03 19:57:15     28s] #-----------------------
[02/03 19:57:15     28s] #                   345 
[02/03 19:57:15     28s] #
[02/03 19:57:15     28s] #Total number of DRC violations = 0
[02/03 19:57:15     28s] ### Time Record (Detail Routing) is uninstalled.
[02/03 19:57:15     28s] #Cpu time = 00:00:00
[02/03 19:57:15     28s] #Elapsed time = 00:00:00
[02/03 19:57:15     28s] #Increased memory = 2.53 (MB)
[02/03 19:57:15     28s] #Total memory = 1479.56 (MB)
[02/03 19:57:15     28s] #Peak memory = 1541.71 (MB)
[02/03 19:57:15     28s] ### Time Record (Antenna Fixing) is installed.
[02/03 19:57:15     28s] #
[02/03 19:57:15     28s] #start routing for process antenna violation fix ...
[02/03 19:57:15     28s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[02/03 19:57:15     28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1479.56 (MB), peak = 1541.71 (MB)
[02/03 19:57:15     28s] #
[02/03 19:57:15     28s] #Total wire length = 431 um.
[02/03 19:57:15     28s] #Total half perimeter of net bounding box = 436 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal1 = 35 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal2 = 240 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal3 = 156 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal4 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal5 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal6 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal7 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal8 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal9 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal10 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal11 = 0 um.
[02/03 19:57:15     28s] #Total number of vias = 345
[02/03 19:57:15     28s] #Up-Via Summary (total 345):
[02/03 19:57:15     28s] #           
[02/03 19:57:15     28s] #-----------------------
[02/03 19:57:15     28s] # Metal1            243
[02/03 19:57:15     28s] # Metal2            102
[02/03 19:57:15     28s] #-----------------------
[02/03 19:57:15     28s] #                   345 
[02/03 19:57:15     28s] #
[02/03 19:57:15     28s] #Total number of DRC violations = 0
[02/03 19:57:15     28s] #Total number of process antenna violations = 0
[02/03 19:57:15     28s] #Total number of net violated process antenna rule = 0
[02/03 19:57:15     28s] #
[02/03 19:57:15     28s] #
[02/03 19:57:15     28s] #Total wire length = 431 um.
[02/03 19:57:15     28s] #Total half perimeter of net bounding box = 436 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal1 = 35 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal2 = 240 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal3 = 156 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal4 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal5 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal6 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal7 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal8 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal9 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal10 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal11 = 0 um.
[02/03 19:57:15     28s] #Total number of vias = 345
[02/03 19:57:15     28s] #Up-Via Summary (total 345):
[02/03 19:57:15     28s] #           
[02/03 19:57:15     28s] #-----------------------
[02/03 19:57:15     28s] # Metal1            243
[02/03 19:57:15     28s] # Metal2            102
[02/03 19:57:15     28s] #-----------------------
[02/03 19:57:15     28s] #                   345 
[02/03 19:57:15     28s] #
[02/03 19:57:15     28s] #Total number of DRC violations = 0
[02/03 19:57:15     28s] #Total number of process antenna violations = 0
[02/03 19:57:15     28s] #Total number of net violated process antenna rule = 0
[02/03 19:57:15     28s] #
[02/03 19:57:15     28s] ### Time Record (Antenna Fixing) is uninstalled.
[02/03 19:57:15     28s] ### Time Record (Post Route Via Swapping) is installed.
[02/03 19:57:15     28s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[02/03 19:57:15     28s] #
[02/03 19:57:15     28s] #Start Post Route via swapping...
[02/03 19:57:15     28s] #99.31% of area are rerouted by ECO routing.
[02/03 19:57:15     28s] #   number of violations = 0
[02/03 19:57:15     28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1478.83 (MB), peak = 1541.71 (MB)
[02/03 19:57:15     28s] #CELL_VIEW alu4_flow_demo,init has no DRC violation.
[02/03 19:57:15     28s] #Total number of DRC violations = 0
[02/03 19:57:15     28s] #Total number of process antenna violations = 0
[02/03 19:57:15     28s] #Total number of net violated process antenna rule = 0
[02/03 19:57:15     28s] #Post Route via swapping is done.
[02/03 19:57:15     28s] ### Time Record (Post Route Via Swapping) is uninstalled.
[02/03 19:57:15     28s] #Total wire length = 431 um.
[02/03 19:57:15     28s] #Total half perimeter of net bounding box = 436 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal1 = 35 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal2 = 240 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal3 = 156 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal4 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal5 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal6 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal7 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal8 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal9 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal10 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal11 = 0 um.
[02/03 19:57:15     28s] #Total number of vias = 345
[02/03 19:57:15     28s] #Total number of multi-cut vias = 289 ( 83.8%)
[02/03 19:57:15     28s] #Total number of single cut vias = 56 ( 16.2%)
[02/03 19:57:15     28s] #Up-Via Summary (total 345):
[02/03 19:57:15     28s] #                   single-cut          multi-cut      Total
[02/03 19:57:15     28s] #-----------------------------------------------------------
[02/03 19:57:15     28s] # Metal1            56 ( 23.0%)       187 ( 77.0%)        243
[02/03 19:57:15     28s] # Metal2             0 (  0.0%)       102 (100.0%)        102
[02/03 19:57:15     28s] #-----------------------------------------------------------
[02/03 19:57:15     28s] #                   56 ( 16.2%)       289 ( 83.8%)        345 
[02/03 19:57:15     28s] #
[02/03 19:57:15     28s] ### Time Record (Post Route Wire Spreading) is installed.
[02/03 19:57:15     28s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[02/03 19:57:15     28s] #
[02/03 19:57:15     28s] #Start Post Route wire spreading..
[02/03 19:57:15     28s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[02/03 19:57:15     28s] #
[02/03 19:57:15     28s] #Start DRC checking..
[02/03 19:57:15     28s] #   number of violations = 0
[02/03 19:57:15     28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1478.53 (MB), peak = 1541.71 (MB)
[02/03 19:57:15     28s] #CELL_VIEW alu4_flow_demo,init has no DRC violation.
[02/03 19:57:15     28s] #Total number of DRC violations = 0
[02/03 19:57:15     28s] #Total number of process antenna violations = 0
[02/03 19:57:15     28s] #Total number of net violated process antenna rule = 0
[02/03 19:57:15     28s] #
[02/03 19:57:15     28s] #Start data preparation for wire spreading...
[02/03 19:57:15     28s] #
[02/03 19:57:15     28s] #Data preparation is done on Tue Feb  3 19:57:15 2026
[02/03 19:57:15     28s] #
[02/03 19:57:15     28s] ### track-assign engine-init starts on Tue Feb  3 19:57:15 2026 with memory = 1478.53 (MB), peak = 1541.71 (MB)
[02/03 19:57:15     28s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[02/03 19:57:15     28s] #
[02/03 19:57:15     28s] #Start Post Route Wire Spread.
[02/03 19:57:15     28s] #Done with 13 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
[02/03 19:57:15     28s] #Complete Post Route Wire Spread.
[02/03 19:57:15     28s] #
[02/03 19:57:15     28s] #Total wire length = 436 um.
[02/03 19:57:15     28s] #Total half perimeter of net bounding box = 436 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal1 = 35 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal2 = 241 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal3 = 160 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal4 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal5 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal6 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal7 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal8 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal9 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal10 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal11 = 0 um.
[02/03 19:57:15     28s] #Total number of vias = 345
[02/03 19:57:15     28s] #Total number of multi-cut vias = 289 ( 83.8%)
[02/03 19:57:15     28s] #Total number of single cut vias = 56 ( 16.2%)
[02/03 19:57:15     28s] #Up-Via Summary (total 345):
[02/03 19:57:15     28s] #                   single-cut          multi-cut      Total
[02/03 19:57:15     28s] #-----------------------------------------------------------
[02/03 19:57:15     28s] # Metal1            56 ( 23.0%)       187 ( 77.0%)        243
[02/03 19:57:15     28s] # Metal2             0 (  0.0%)       102 (100.0%)        102
[02/03 19:57:15     28s] #-----------------------------------------------------------
[02/03 19:57:15     28s] #                   56 ( 16.2%)       289 ( 83.8%)        345 
[02/03 19:57:15     28s] #
[02/03 19:57:15     28s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[02/03 19:57:15     28s] #
[02/03 19:57:15     28s] #Start DRC checking..
[02/03 19:57:15     28s] #   number of violations = 0
[02/03 19:57:15     28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1478.46 (MB), peak = 1541.71 (MB)
[02/03 19:57:15     28s] #CELL_VIEW alu4_flow_demo,init has no DRC violation.
[02/03 19:57:15     28s] #Total number of DRC violations = 0
[02/03 19:57:15     28s] #Total number of process antenna violations = 0
[02/03 19:57:15     28s] #Total number of net violated process antenna rule = 0
[02/03 19:57:15     28s] #   number of violations = 0
[02/03 19:57:15     28s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1478.46 (MB), peak = 1541.71 (MB)
[02/03 19:57:15     28s] #CELL_VIEW alu4_flow_demo,init has no DRC violation.
[02/03 19:57:15     28s] #Total number of DRC violations = 0
[02/03 19:57:15     28s] #Total number of process antenna violations = 0
[02/03 19:57:15     28s] #Total number of net violated process antenna rule = 0
[02/03 19:57:15     28s] #Post Route wire spread is done.
[02/03 19:57:15     28s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[02/03 19:57:15     28s] #Total wire length = 436 um.
[02/03 19:57:15     28s] #Total half perimeter of net bounding box = 436 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal1 = 35 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal2 = 241 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal3 = 160 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal4 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal5 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal6 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal7 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal8 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal9 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal10 = 0 um.
[02/03 19:57:15     28s] #Total wire length on LAYER Metal11 = 0 um.
[02/03 19:57:15     28s] #Total number of vias = 345
[02/03 19:57:15     28s] #Total number of multi-cut vias = 289 ( 83.8%)
[02/03 19:57:15     28s] #Total number of single cut vias = 56 ( 16.2%)
[02/03 19:57:15     28s] #Up-Via Summary (total 345):
[02/03 19:57:15     28s] #                   single-cut          multi-cut      Total
[02/03 19:57:15     28s] #-----------------------------------------------------------
[02/03 19:57:15     28s] # Metal1            56 ( 23.0%)       187 ( 77.0%)        243
[02/03 19:57:15     28s] # Metal2             0 (  0.0%)       102 (100.0%)        102
[02/03 19:57:15     28s] #-----------------------------------------------------------
[02/03 19:57:15     28s] #                   56 ( 16.2%)       289 ( 83.8%)        345 
[02/03 19:57:15     28s] #
[02/03 19:57:15     28s] #detailRoute Statistics:
[02/03 19:57:15     28s] #Cpu time = 00:00:00
[02/03 19:57:15     28s] #Elapsed time = 00:00:00
[02/03 19:57:15     28s] #Increased memory = 1.55 (MB)
[02/03 19:57:15     28s] #Total memory = 1478.59 (MB)
[02/03 19:57:15     28s] #Peak memory = 1541.71 (MB)
[02/03 19:57:15     28s] ### global_detail_route design signature (43): route=1806499863 flt_obj=0 vio=1905142130 shield_wire=1
[02/03 19:57:15     28s] ### Time Record (DB Export) is installed.
[02/03 19:57:15     28s] ### export design design signature (44): route=1806499863 fixed_route=1462047404 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1952610589 dirty_area=0 del_dirty_area=0 cell=1223419418 placement=1241495977 pin_access=2045045517 inst_pattern=1 via=610195162 routing_via=995836026
[02/03 19:57:15     28s] ### Time Record (DB Export) is uninstalled.
[02/03 19:57:15     28s] ### Time Record (Post Callback) is installed.
[02/03 19:57:15     28s] ### Time Record (Post Callback) is uninstalled.
[02/03 19:57:15     28s] #
[02/03 19:57:15     28s] #globalDetailRoute statistics:
[02/03 19:57:15     28s] #Cpu time = 00:00:05
[02/03 19:57:15     28s] #Elapsed time = 00:00:05
[02/03 19:57:15     28s] #Increased memory = 37.71 (MB)
[02/03 19:57:15     28s] #Total memory = 1480.68 (MB)
[02/03 19:57:15     28s] #Peak memory = 1541.71 (MB)
[02/03 19:57:15     28s] #Number of warnings = 13
[02/03 19:57:15     28s] #Total number of warnings = 14
[02/03 19:57:15     28s] #Number of fails = 0
[02/03 19:57:15     28s] #Total number of fails = 0
[02/03 19:57:15     28s] #Complete globalDetailRoute on Tue Feb  3 19:57:15 2026
[02/03 19:57:15     28s] #
[02/03 19:57:15     28s] ### Time Record (globalDetailRoute) is uninstalled.
[02/03 19:57:15     28s] % End globalDetailRoute (date=02/03 19:57:15, total cpu=0:00:05.1, real=0:00:05.0, peak res=1541.7M, current mem=1480.7M)
[02/03 19:57:15     28s] #Default setup view is reset to VIEW.
[02/03 19:57:15     28s] #Default setup view is reset to VIEW.
[02/03 19:57:15     28s] AAE_INFO: Post Route call back at the end of routeDesign
[02/03 19:57:15     28s] #routeDesign: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1476.13 (MB), peak = 1541.71 (MB)
[02/03 19:57:15     28s] 
[02/03 19:57:15     28s] *** Summary of all messages that are not suppressed in this session:
[02/03 19:57:15     28s] Severity  ID               Count  Summary                                  
[02/03 19:57:15     28s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[02/03 19:57:15     28s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[02/03 19:57:15     28s] WARNING   NRDB-194             1   No setup time constraints read in       
[02/03 19:57:15     28s] WARNING   NREX-80             10  Net %s does not have a %s pin. It may ha...
[02/03 19:57:15     28s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[02/03 19:57:15     28s] WARNING   NRIF-38              1  Option %s%s is not a Boolean option.     
[02/03 19:57:15     28s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[02/03 19:57:15     28s] WARNING   TCLCMD-1403          2  '%s'                                     
[02/03 19:57:15     28s] *** Message Summary: 20 warning(s), 0 error(s)
[02/03 19:57:15     28s] 
[02/03 19:57:15     28s] ### Time Record (routeDesign) is uninstalled.
[02/03 19:57:15     28s] ### 
[02/03 19:57:15     28s] ###   Scalability Statistics
[02/03 19:57:15     28s] ### 
[02/03 19:57:15     28s] ### --------------------------------+----------------+----------------+----------------+
[02/03 19:57:15     28s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[02/03 19:57:15     28s] ### --------------------------------+----------------+----------------+----------------+
[02/03 19:57:15     28s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[02/03 19:57:15     28s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[02/03 19:57:15     28s] ###   Timing Data Generation        |        00:00:03|        00:00:04|             1.0|
[02/03 19:57:15     28s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[02/03 19:57:15     28s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[02/03 19:57:15     28s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[02/03 19:57:15     28s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[02/03 19:57:15     28s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[02/03 19:57:15     28s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[02/03 19:57:15     28s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[02/03 19:57:15     28s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[02/03 19:57:15     28s] ###   Post Route Via Swapping       |        00:00:00|        00:00:00|             1.0|
[02/03 19:57:15     28s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[02/03 19:57:15     28s] ###   Entire Command                |        00:00:05|        00:00:05|             1.0|
[02/03 19:57:15     28s] ### --------------------------------+----------------+----------------+----------------+
[02/03 19:57:15     28s] ### 
[02/03 19:57:15     28s] #% End routeDesign (date=02/03 19:57:15, total cpu=0:00:05.3, real=0:00:05.0, peak res=1541.7M, current mem=1476.1M)
[02/03 19:57:15     28s] <CMD> report_area > /home/v71349/analog-gradients/implementation/fullflow_demo/work/innovus/reports/alu4_flow_demo_area.rpt
[02/03 19:57:15     28s] <CMD> report_timing -max_paths 20 > "$WORK_DIR/reports/${TOP}_timing.rpt"
[02/03 19:57:15     28s] AAE_INFO: opIsDesignInPostRouteState() is 1
[02/03 19:57:15     28s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[02/03 19:57:15     28s] AAE DB initialization (MEM=1822.59 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/03 19:57:15     28s] #################################################################################
[02/03 19:57:15     28s] # Design Stage: PostRoute
[02/03 19:57:15     28s] # Design Name: alu4_flow_demo
[02/03 19:57:15     28s] # Design Mode: 90nm
[02/03 19:57:15     28s] # Analysis Mode: MMMC Non-OCV 
[02/03 19:57:15     28s] # Parasitics Mode: No SPEF/RCDB 
[02/03 19:57:15     28s] # Signoff Settings: SI Off 
[02/03 19:57:15     28s] #################################################################################
[02/03 19:57:15     28s] Extraction called for design 'alu4_flow_demo' of instances=99 and nets=115 using extraction engine 'preRoute' .
[02/03 19:57:15     28s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/03 19:57:15     28s] Type 'man IMPEXT-3530' for more detail.
[02/03 19:57:15     28s] PreRoute RC Extraction called for design alu4_flow_demo.
[02/03 19:57:15     28s] RC Extraction called in multi-corner(1) mode.
[02/03 19:57:15     28s] RCMode: PreRoute
[02/03 19:57:15     28s]       RC Corner Indexes            0   
[02/03 19:57:15     28s] Capacitance Scaling Factor   : 1.00000 
[02/03 19:57:15     28s] Resistance Scaling Factor    : 1.00000 
[02/03 19:57:15     28s] Clock Cap. Scaling Factor    : 1.00000 
[02/03 19:57:15     28s] Clock Res. Scaling Factor    : 1.00000 
[02/03 19:57:15     28s] Shrink Factor                : 1.00000
[02/03 19:57:15     28s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/03 19:57:15     28s] Using Quantus QRC technology file ...
[02/03 19:57:15     28s] 
[02/03 19:57:15     28s] Trim Metal Layers:
[02/03 19:57:15     28s] LayerId::1 widthSet size::1
[02/03 19:57:15     28s] LayerId::2 widthSet size::1
[02/03 19:57:15     28s] LayerId::3 widthSet size::1
[02/03 19:57:15     28s] LayerId::4 widthSet size::1
[02/03 19:57:15     28s] LayerId::5 widthSet size::1
[02/03 19:57:15     28s] LayerId::6 widthSet size::1
[02/03 19:57:15     28s] LayerId::7 widthSet size::1
[02/03 19:57:15     28s] LayerId::8 widthSet size::1
[02/03 19:57:15     28s] LayerId::9 widthSet size::1
[02/03 19:57:15     28s] LayerId::10 widthSet size::1
[02/03 19:57:15     28s] LayerId::11 widthSet size::1
[02/03 19:57:15     28s] Updating RC grid for preRoute extraction ...
[02/03 19:57:15     28s] eee: pegSigSF::1.070000
[02/03 19:57:15     28s] Initializing multi-corner resistance tables ...
[02/03 19:57:15     28s] eee: l::1 avDens::0.005752 usedTrk::2.070877 availTrk::360.000000 sigTrk::2.070877
[02/03 19:57:15     28s] eee: l::2 avDens::0.041356 usedTrk::14.143918 availTrk::342.000000 sigTrk::14.143918
[02/03 19:57:15     28s] eee: l::3 avDens::0.026227 usedTrk::9.441667 availTrk::360.000000 sigTrk::9.441667
[02/03 19:57:15     28s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 19:57:15     28s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 19:57:15     28s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 19:57:15     28s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 19:57:15     28s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 19:57:15     28s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 19:57:15     28s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 19:57:15     28s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/03 19:57:15     28s] {RT RC 0 11 11 {8 0} {10 0} 2}
[02/03 19:57:15     28s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[02/03 19:57:15     28s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1822.590M)
[02/03 19:57:16     28s] Calculate delays in Single mode...
[02/03 19:57:16     28s] Topological Sorting (REAL = 0:00:00.0, MEM = 1880.2M, InitMEM = 1880.2M)
[02/03 19:57:16     28s] Start delay calculation (fullDC) (1 T). (MEM=1880.15)
[02/03 19:57:16     28s] siFlow : Timing analysis mode is single, using late cdB files
[02/03 19:57:16     28s] Start AAE Lib Loading. (MEM=1880.15)
[02/03 19:57:16     28s] End AAE Lib Loading. (MEM=1899.23 CPU=0:00:00.0 Real=0:00:00.0)
[02/03 19:57:16     28s] End AAE Lib Interpolated Model. (MEM=1899.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 19:57:16     28s] Total number of fetched objects 109
[02/03 19:57:16     28s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/03 19:57:16     28s] End delay calculation. (MEM=1922.93 CPU=0:00:00.0 REAL=0:00:00.0)
[02/03 19:57:16     28s] End delay calculation (fullDC). (MEM=1922.93 CPU=0:00:00.1 REAL=0:00:00.0)
[02/03 19:57:16     28s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 1922.9M) ***
[02/03 19:57:16     28s] <CMD> report_power > /home/v71349/analog-gradients/implementation/fullflow_demo/work/innovus/reports/alu4_flow_demo_power.rpt
[02/03 19:57:16     28s] env CDS_WORKAREA is set to /home/v71349/analog-gradients
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s] Power Net Detected:
[02/03 19:57:16     28s]         Voltage	    Name
[02/03 19:57:16     28s]              0V	    VSS
[02/03 19:57:16     28s]            0.9V	    VDD
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s] Begin Power Analysis
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s]              0V	    VSS
[02/03 19:57:16     28s]            0.9V	    VDD
[02/03 19:57:16     28s] Begin Processing Timing Library for Power Calculation
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s] Begin Processing Timing Library for Power Calculation
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s] Begin Processing Power Net/Grid for Power Calculation
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1545.69MB/3264.20MB/1545.69MB)
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s] Begin Processing Timing Window Data for Power Calculation
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1545.69MB/3264.20MB/1545.69MB)
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s] Begin Processing User Attributes
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1545.69MB/3264.20MB/1545.69MB)
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s] Begin Processing Signal Activity
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1546.74MB/3264.20MB/1546.74MB)
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s] Begin Power Computation
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s]       ----------------------------------------------------------
[02/03 19:57:16     28s]       # of cell(s) missing both power/leakage table: 0
[02/03 19:57:16     28s]       # of cell(s) missing power table: 0
[02/03 19:57:16     28s]       # of cell(s) missing leakage table: 0
[02/03 19:57:16     28s]       ----------------------------------------------------------
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s]       # of MSMV cell(s) missing power_level: 0
[02/03 19:57:16     28s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1547.59MB/3272.21MB/1547.59MB)
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s] Begin Processing User Attributes
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1547.59MB/3272.21MB/1547.59MB)
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1547.59MB/3272.21MB/1547.59MB)
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s] *



[02/03 19:57:16     28s] Total Power
[02/03 19:57:16     28s] -----------------------------------------------------------------------------------------
[02/03 19:57:16     28s] Total Internal Power:        0.00148676 	   58.2331%
[02/03 19:57:16     28s] Total Switching Power:       0.00106279 	   41.6273%
[02/03 19:57:16     28s] Total Leakage Power:         0.00000357 	    0.1397%
[02/03 19:57:16     28s] Total Power:                 0.00255312
[02/03 19:57:16     28s] -----------------------------------------------------------------------------------------
[02/03 19:57:16     28s] <CMD> defOut /home/v71349/analog-gradients/implementation/fullflow_demo/work/innovus/out/alu4_flow_demo.def
[02/03 19:57:16     28s] Writing DEF file '/home/v71349/analog-gradients/implementation/fullflow_demo/work/innovus/out/alu4_flow_demo.def', current time is Tue Feb  3 19:57:16 2026 ...
[02/03 19:57:16     28s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[02/03 19:57:16     28s] DEF file '/home/v71349/analog-gradients/implementation/fullflow_demo/work/innovus/out/alu4_flow_demo.def' is written, current time is Tue Feb  3 19:57:16 2026 ...
[02/03 19:57:16     28s] <CMD> saveNetlist /home/v71349/analog-gradients/implementation/fullflow_demo/work/innovus/out/alu4_flow_demo_postroute.v
[02/03 19:57:16     28s] Writing Netlist "/home/v71349/analog-gradients/implementation/fullflow_demo/work/innovus/out/alu4_flow_demo_postroute.v" ...
[02/03 19:57:16     28s] <CMD> streamOut /home/v71349/analog-gradients/implementation/fullflow_demo/work/innovus/out/alu4_flow_demo.gds -merge /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/gds/gsclib045.gds -units 1000 -mode ALL
[02/03 19:57:16     28s] Merge file: /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/gds/gsclib045.gds has version number: 5
[02/03 19:57:16     28s] Parse flat map file...
[02/03 19:57:16     28s] Writing GDSII file ...
[02/03 19:57:16     28s] 	****** db unit per micron = 2000 ******
[02/03 19:57:16     28s] 	****** output gds2 file unit per micron = 1000 ******
[02/03 19:57:16     28s] 	****** unit scaling factor = 0.5 ******
[02/03 19:57:16     28s] **WARN: (IMPOGDS-250):	Specified unit is smaller than the one in db. You may have rounding problems
[02/03 19:57:16     28s] Output for instance
[02/03 19:57:16     28s] Output for bump
[02/03 19:57:16     28s] Output for physical terminals
[02/03 19:57:16     28s] Output for logical terminals
[02/03 19:57:16     28s] Output for regular nets
[02/03 19:57:16     28s] Output for special nets and metal fills
[02/03 19:57:16     28s] Output for via structure generation total number 14
[02/03 19:57:16     28s] Statistics for GDS generated (version 5)
[02/03 19:57:16     28s] ----------------------------------------
[02/03 19:57:16     28s] Stream Out Layer Mapping Information:
[02/03 19:57:16     28s] GDS Layer Number          GDS Layer Name
[02/03 19:57:16     28s] ----------------------------------------
[02/03 19:57:16     28s]     233                             COMP
[02/03 19:57:16     28s]     234                          DIEAREA
[02/03 19:57:16     28s]     223                          Metal11
[02/03 19:57:16     28s]     221                          Metal11
[02/03 19:57:16     28s]     220                          Metal11
[02/03 19:57:16     28s]     219                          Metal11
[02/03 19:57:16     28s]     218                          Metal11
[02/03 19:57:16     28s]     217                            Via10
[02/03 19:57:16     28s]     216                            Via10
[02/03 19:57:16     28s]     212                            Via10
[02/03 19:57:16     28s]     202                          Metal10
[02/03 19:57:16     28s]     200                          Metal10
[02/03 19:57:16     28s]     199                          Metal10
[02/03 19:57:16     28s]     198                          Metal10
[02/03 19:57:16     28s]     197                          Metal10
[02/03 19:57:16     28s]     196                             Via9
[02/03 19:57:16     28s]     195                             Via9
[02/03 19:57:16     28s]     191                             Via9
[02/03 19:57:16     28s]     181                           Metal9
[02/03 19:57:16     28s]     179                           Metal9
[02/03 19:57:16     28s]     178                           Metal9
[02/03 19:57:16     28s]     177                           Metal9
[02/03 19:57:16     28s]     176                           Metal9
[02/03 19:57:16     28s]     175                             Via8
[02/03 19:57:16     28s]     174                             Via8
[02/03 19:57:16     28s]     170                             Via8
[02/03 19:57:16     28s]     160                           Metal8
[02/03 19:57:16     28s]     158                           Metal8
[02/03 19:57:16     28s]     157                           Metal8
[02/03 19:57:16     28s]     156                           Metal8
[02/03 19:57:16     28s]     155                           Metal8
[02/03 19:57:16     28s]     154                             Via7
[02/03 19:57:16     28s]     153                             Via7
[02/03 19:57:16     28s]     149                             Via7
[02/03 19:57:16     28s]     139                           Metal7
[02/03 19:57:16     28s]     137                           Metal7
[02/03 19:57:16     28s]     136                           Metal7
[02/03 19:57:16     28s]     135                           Metal7
[02/03 19:57:16     28s]     134                           Metal7
[02/03 19:57:16     28s]     133                             Via6
[02/03 19:57:16     28s]     132                             Via6
[02/03 19:57:16     28s]     131                             Via6
[02/03 19:57:16     28s]     130                             Via6
[02/03 19:57:16     28s]     129                             Via6
[02/03 19:57:16     28s]     128                             Via6
[02/03 19:57:16     28s]     127                             Via6
[02/03 19:57:16     28s]     122                           Metal6
[02/03 19:57:16     28s]     121                           Metal6
[02/03 19:57:16     28s]     120                           Metal6
[02/03 19:57:16     28s]     119                           Metal6
[02/03 19:57:16     28s]     118                           Metal6
[02/03 19:57:16     28s]     53                            Metal3
[02/03 19:57:16     28s]     52                            Metal3
[02/03 19:57:16     28s]     185                           Metal9
[02/03 19:57:16     28s]     48                              Via2
[02/03 19:57:16     28s]     29                            Metal2
[02/03 19:57:16     28s]     180                           Metal9
[02/03 19:57:16     28s]     47                              Via2
[02/03 19:57:16     28s]     182                           Metal9
[02/03 19:57:16     28s]     44                              Via2
[02/03 19:57:16     28s]     43                              Via2
[02/03 19:57:16     28s]     172                             Via8
[02/03 19:57:16     28s]     38                            Metal2
[02/03 19:57:16     28s]     95                            Metal5
[02/03 19:57:16     28s]     36                            Metal2
[02/03 19:57:16     28s]     93                            Metal5
[02/03 19:57:16     28s]     112                             Via5
[02/03 19:57:16     28s]     194                             Via9
[02/03 19:57:16     28s]     55                            Metal3
[02/03 19:57:16     28s]     113                           Metal6
[02/03 19:57:16     28s]     32                            Metal2
[02/03 19:57:16     28s]     54                            Metal3
[02/03 19:57:16     28s]     31                            Metal2
[02/03 19:57:16     28s]     107                             Via5
[02/03 19:57:16     28s]     30                            Metal2
[02/03 19:57:16     28s]     49                              Via2
[02/03 19:57:16     28s]     106                             Via5
[02/03 19:57:16     28s]     33                            Metal2
[02/03 19:57:16     28s]     109                             Via5
[02/03 19:57:16     28s]     10                            Metal1
[02/03 19:57:16     28s]     224                          Metal11
[02/03 19:57:16     28s]     86                              Via4
[02/03 19:57:16     28s]     50                            Metal3
[02/03 19:57:16     28s]     206                          Metal10
[02/03 19:57:16     28s]     69                              Via3
[02/03 19:57:16     28s]     143                           Metal7
[02/03 19:57:16     28s]     6                               Cont
[02/03 19:57:16     28s]     169                             Via8
[02/03 19:57:16     28s]     35                            Metal2
[02/03 19:57:16     28s]     8                             Metal1
[02/03 19:57:16     28s]     164                           Metal8
[02/03 19:57:16     28s]     27                              Via1
[02/03 19:57:16     28s]     141                           Metal7
[02/03 19:57:16     28s]     3                               Cont
[02/03 19:57:16     28s]     51                            Metal3
[02/03 19:57:16     28s]     70                              Via3
[02/03 19:57:16     28s]     7                               Cont
[02/03 19:57:16     28s]     64                              Via3
[02/03 19:57:16     28s]     173                             Via8
[02/03 19:57:16     28s]     34                            Metal2
[02/03 19:57:16     28s]     92                            Metal5
[02/03 19:57:16     28s]     111                             Via5
[02/03 19:57:16     28s]     11                            Metal1
[02/03 19:57:16     28s]     142                           Metal7
[02/03 19:57:16     28s]     4                               Cont
[02/03 19:57:16     28s]     9                             Metal1
[02/03 19:57:16     28s]     28                              Via1
[02/03 19:57:16     28s]     85                              Via4
[02/03 19:57:16     28s]     138                           Metal7
[02/03 19:57:16     28s]     5                               Cont
[02/03 19:57:16     28s]     12                            Metal1
[02/03 19:57:16     28s]     226                          Metal11
[02/03 19:57:16     28s]     88                              Via4
[02/03 19:57:16     28s]     183                           Metal9
[02/03 19:57:16     28s]     45                              Via2
[02/03 19:57:16     28s]     22                              Via1
[02/03 19:57:16     28s]     152                             Via7
[02/03 19:57:16     28s]     13                            Metal1
[02/03 19:57:16     28s]     71                            Metal4
[02/03 19:57:16     28s]     227                          Metal11
[02/03 19:57:16     28s]     90                              Via4
[02/03 19:57:16     28s]     184                           Metal9
[02/03 19:57:16     28s]     46                              Via2
[02/03 19:57:16     28s]     161                           Metal8
[02/03 19:57:16     28s]     23                              Via1
[02/03 19:57:16     28s]     171                             Via8
[02/03 19:57:16     28s]     37                            Metal2
[02/03 19:57:16     28s]     94                            Metal5
[02/03 19:57:16     28s]     148                             Via7
[02/03 19:57:16     28s]     14                            Metal1
[02/03 19:57:16     28s]     15                            Metal1
[02/03 19:57:16     28s]     72                            Metal4
[02/03 19:57:16     28s]     91                              Via4
[02/03 19:57:16     28s]     150                             Via7
[02/03 19:57:16     28s]     16                            Metal1
[02/03 19:57:16     28s]     73                            Metal4
[02/03 19:57:16     28s]     159                           Metal8
[02/03 19:57:16     28s]     26                              Via1
[02/03 19:57:16     28s]     151                             Via7
[02/03 19:57:16     28s]     17                            Metal1
[02/03 19:57:16     28s]     74                            Metal4
[02/03 19:57:16     28s]     1                               Cont
[02/03 19:57:16     28s]     162                           Metal8
[02/03 19:57:16     28s]     24                              Via1
[02/03 19:57:16     28s]     140                           Metal7
[02/03 19:57:16     28s]     2                               Cont
[02/03 19:57:16     28s]     163                           Metal8
[02/03 19:57:16     28s]     25                              Via1
[02/03 19:57:16     28s]     190                             Via9
[02/03 19:57:16     28s]     56                            Metal3
[02/03 19:57:16     28s]     57                            Metal3
[02/03 19:57:16     28s]     114                           Metal6
[02/03 19:57:16     28s]     192                             Via9
[02/03 19:57:16     28s]     58                            Metal3
[02/03 19:57:16     28s]     115                           Metal6
[02/03 19:57:16     28s]     193                             Via9
[02/03 19:57:16     28s]     59                            Metal3
[02/03 19:57:16     28s]     116                           Metal6
[02/03 19:57:16     28s]     203                          Metal10
[02/03 19:57:16     28s]     65                              Via3
[02/03 19:57:16     28s]     204                          Metal10
[02/03 19:57:16     28s]     66                              Via3
[02/03 19:57:16     28s]     205                          Metal10
[02/03 19:57:16     28s]     67                              Via3
[02/03 19:57:16     28s]     201                          Metal10
[02/03 19:57:16     28s]     68                              Via3
[02/03 19:57:16     28s]     75                            Metal4
[02/03 19:57:16     28s]     215                            Via10
[02/03 19:57:16     28s]     76                            Metal4
[02/03 19:57:16     28s]     211                            Via10
[02/03 19:57:16     28s]     77                            Metal4
[02/03 19:57:16     28s]     78                            Metal4
[02/03 19:57:16     28s]     213                            Via10
[02/03 19:57:16     28s]     79                            Metal4
[02/03 19:57:16     28s]     214                            Via10
[02/03 19:57:16     28s]     80                            Metal4
[02/03 19:57:16     28s]     225                          Metal11
[02/03 19:57:16     28s]     87                              Via4
[02/03 19:57:16     28s]     222                          Metal11
[02/03 19:57:16     28s]     89                              Via4
[02/03 19:57:16     28s]     96                            Metal5
[02/03 19:57:16     28s]     97                            Metal5
[02/03 19:57:16     28s]     98                            Metal5
[02/03 19:57:16     28s]     99                            Metal5
[02/03 19:57:16     28s]     100                           Metal5
[02/03 19:57:16     28s]     101                           Metal5
[02/03 19:57:16     28s]     108                             Via5
[02/03 19:57:16     28s]     110                             Via5
[02/03 19:57:16     28s]     117                           Metal6
[02/03 19:57:16     28s]     231                          Metal11
[02/03 19:57:16     28s]     230                          Metal11
[02/03 19:57:16     28s]     229                          Metal11
[02/03 19:57:16     28s]     228                          Metal11
[02/03 19:57:16     28s]     210                          Metal10
[02/03 19:57:16     28s]     209                          Metal10
[02/03 19:57:16     28s]     208                          Metal10
[02/03 19:57:16     28s]     207                          Metal10
[02/03 19:57:16     28s]     189                           Metal9
[02/03 19:57:16     28s]     188                           Metal9
[02/03 19:57:16     28s]     187                           Metal9
[02/03 19:57:16     28s]     186                           Metal9
[02/03 19:57:16     28s]     168                           Metal8
[02/03 19:57:16     28s]     167                           Metal8
[02/03 19:57:16     28s]     166                           Metal8
[02/03 19:57:16     28s]     165                           Metal8
[02/03 19:57:16     28s]     147                           Metal7
[02/03 19:57:16     28s]     146                           Metal7
[02/03 19:57:16     28s]     145                           Metal7
[02/03 19:57:16     28s]     144                           Metal7
[02/03 19:57:16     28s]     63                            Metal3
[02/03 19:57:16     28s]     62                            Metal3
[02/03 19:57:16     28s]     39                            Metal2
[02/03 19:57:16     28s]     105                           Metal5
[02/03 19:57:16     28s]     103                           Metal5
[02/03 19:57:16     28s]     123                           Metal6
[02/03 19:57:16     28s]     42                            Metal2
[02/03 19:57:16     28s]     41                            Metal2
[02/03 19:57:16     28s]     40                            Metal2
[02/03 19:57:16     28s]     20                            Metal1
[02/03 19:57:16     28s]     60                            Metal3
[02/03 19:57:16     28s]     18                            Metal1
[02/03 19:57:16     28s]     61                            Metal3
[02/03 19:57:16     28s]     102                           Metal5
[02/03 19:57:16     28s]     21                            Metal1
[02/03 19:57:16     28s]     19                            Metal1
[02/03 19:57:16     28s]     81                            Metal4
[02/03 19:57:16     28s]     104                           Metal5
[02/03 19:57:16     28s]     82                            Metal4
[02/03 19:57:16     28s]     83                            Metal4
[02/03 19:57:16     28s]     84                            Metal4
[02/03 19:57:16     28s]     124                           Metal6
[02/03 19:57:16     28s]     125                           Metal6
[02/03 19:57:16     28s]     126                           Metal6
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s] Stream Out Information Processed for GDS version 5:
[02/03 19:57:16     28s] Units: 1000 DBU
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s] Object                             Count
[02/03 19:57:16     28s] ----------------------------------------
[02/03 19:57:16     28s] Instances                             99
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s] Ports/Pins                             0
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s] Nets                                 516
[02/03 19:57:16     28s]     metal layer Metal1                62
[02/03 19:57:16     28s]     metal layer Metal2               342
[02/03 19:57:16     28s]     metal layer Metal3               112
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s]     Via Instances                    345
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s] Special Nets                           0
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s]     Via Instances                      0
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s] Metal Fills                            0
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s]     Via Instances                      0
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s] Metal FillOPCs                         0
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s]     Via Instances                      0
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s] Metal FillDRCs                         0
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s]     Via Instances                      0
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s] Text                                 119
[02/03 19:57:16     28s]     metal layer Metal1                41
[02/03 19:57:16     28s]     metal layer Metal2                67
[02/03 19:57:16     28s]     metal layer Metal3                11
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s] Blockages                              0
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s] Custom Text                            0
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s] Custom Box                             0
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s] Trim Metal                             0
[02/03 19:57:16     28s] 
[02/03 19:57:16     28s] Scanning GDS file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/gds/gsclib045.gds to register cell name ......
[02/03 19:57:17     29s] Merging GDS file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/gds/gsclib045.gds ......
[02/03 19:57:17     29s] 	****** Merge file: /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/gds/gsclib045.gds has version number: 5.
[02/03 19:57:17     29s] 	****** Merge file: /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/gds/gsclib045.gds has units: 2000 per micron.
[02/03 19:57:17     29s] 	****** unit scaling factor = 0.5 ******
[02/03 19:57:17     29s] **WARN: (IMPOGDS-215):	Merge file : /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/gds/gsclib045.gds has larger units than output file units. You may have rounding problem.
[02/03 19:57:17     29s] **WARN: (IMPOGDS-280):	Maximum units in merge file is 2000. Use -units 2000 to avoid rounding issue.
[02/03 19:57:17     29s] ######Streamout is finished!
[02/03 19:57:17     29s] 
[02/03 19:57:17     29s] *** Memory Usage v#1 (Current mem = 1857.926M, initial mem = 486.906M) ***
[02/03 19:57:17     29s] 
[02/03 19:57:17     29s] *** Summary of all messages that are not suppressed in this session:
[02/03 19:57:17     29s] Severity  ID               Count  Summary                                  
[02/03 19:57:17     29s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[02/03 19:57:17     29s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[02/03 19:57:17     29s] WARNING   IMPOGDS-215          1  Merge file : %s has larger units than ou...
[02/03 19:57:17     29s] WARNING   IMPOGDS-250          1  Specified unit is smaller than the one i...
[02/03 19:57:17     29s] WARNING   IMPOGDS-280          1  Maximum units in merge file is %d. Use -...
[02/03 19:57:17     29s] WARNING   IMPEXT-3530          2  The process node is not set. Use the com...
[02/03 19:57:17     29s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[02/03 19:57:17     29s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[02/03 19:57:17     29s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[02/03 19:57:17     29s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[02/03 19:57:17     29s] WARNING   NRDB-194             1   No setup time constraints read in       
[02/03 19:57:17     29s] WARNING   NREX-80             10  Net %s does not have a %s pin. It may ha...
[02/03 19:57:17     29s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[02/03 19:57:17     29s] WARNING   NRIF-38              1  Option %s%s is not a Boolean option.     
[02/03 19:57:17     29s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[02/03 19:57:17     29s] WARNING   TCLCMD-1403          2  '%s'                                     
[02/03 19:57:17     29s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[02/03 19:57:17     29s] WARNING   TECHLIB-302         10  No function defined for cell '%s'. The c...
[02/03 19:57:17     29s] *** Message Summary: 44 warning(s), 0 error(s)
[02/03 19:57:17     29s] 
[02/03 19:57:17     29s] --- Ending "Innovus" (totcpu=0:00:29.2, real=0:00:33.0, mem=1857.9M) ---
