Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon May 10 18:33:11 2021
| Host         : LAPTOP-E46NNAVE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.663        0.000                      0                   73        0.170        0.000                      0                   73        3.000        0.000                       0                    62  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk25_clk_wiz_0     {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 7.663        0.000                      0                   19        0.268        0.000                      0                   19        3.000        0.000                       0                    21  
  clk25_clk_wiz_0          34.273        0.000                      0                   54        0.170        0.000                      0                   54       19.500        0.000                       0                    38  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.663ns  (required time - arrival time)
  Source:                 GEN_SS/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_SS/v_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.806ns (77.020%)  route 0.539ns (22.980%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    GEN_SS/top_clk
    SLICE_X0Y78          FDRE                                         r  GEN_SS/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  GEN_SS/v_count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.309    GEN_SS/v_count_reg_n_0_[1]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.983 r  GEN_SS/v_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.983    GEN_SS/v_count_reg[0]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.097 r  GEN_SS/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.097    GEN_SS/v_count_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.211 r  GEN_SS/v_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.211    GEN_SS/v_count_reg[8]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.325 r  GEN_SS/v_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.325    GEN_SS/v_count_reg[12]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.659 r  GEN_SS/v_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.659    GEN_SS/v_count_reg[16]_i_1_n_6
    SLICE_X0Y82          FDRE                                         r  GEN_SS/v_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.597    15.020    GEN_SS/top_clk
    SLICE_X0Y82          FDRE                                         r  GEN_SS/v_count_reg[17]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.062    15.321    GEN_SS/v_count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                  7.663    

Slack (MET) :             7.758ns  (required time - arrival time)
  Source:                 GEN_SS/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_SS/v_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 1.711ns (76.049%)  route 0.539ns (23.951%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    GEN_SS/top_clk
    SLICE_X0Y78          FDRE                                         r  GEN_SS/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  GEN_SS/v_count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.309    GEN_SS/v_count_reg_n_0_[1]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.983 r  GEN_SS/v_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.983    GEN_SS/v_count_reg[0]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.097 r  GEN_SS/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.097    GEN_SS/v_count_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.211 r  GEN_SS/v_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.211    GEN_SS/v_count_reg[8]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.325 r  GEN_SS/v_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.325    GEN_SS/v_count_reg[12]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.564 r  GEN_SS/v_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.564    GEN_SS/v_count_reg[16]_i_1_n_5
    SLICE_X0Y82          FDRE                                         r  GEN_SS/v_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.597    15.020    GEN_SS/top_clk
    SLICE_X0Y82          FDRE                                         r  GEN_SS/v_count_reg[18]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.062    15.321    GEN_SS/v_count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -7.564    
  -------------------------------------------------------------------
                         slack                                  7.758    

Slack (MET) :             7.774ns  (required time - arrival time)
  Source:                 GEN_SS/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_SS/v_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 1.695ns (75.878%)  route 0.539ns (24.122%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    GEN_SS/top_clk
    SLICE_X0Y78          FDRE                                         r  GEN_SS/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  GEN_SS/v_count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.309    GEN_SS/v_count_reg_n_0_[1]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.983 r  GEN_SS/v_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.983    GEN_SS/v_count_reg[0]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.097 r  GEN_SS/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.097    GEN_SS/v_count_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.211 r  GEN_SS/v_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.211    GEN_SS/v_count_reg[8]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.325 r  GEN_SS/v_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.325    GEN_SS/v_count_reg[12]_i_1_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.548 r  GEN_SS/v_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.548    GEN_SS/v_count_reg[16]_i_1_n_7
    SLICE_X0Y82          FDRE                                         r  GEN_SS/v_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.597    15.020    GEN_SS/top_clk
    SLICE_X0Y82          FDRE                                         r  GEN_SS/v_count_reg[16]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)        0.062    15.321    GEN_SS/v_count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                  7.774    

Slack (MET) :             7.775ns  (required time - arrival time)
  Source:                 GEN_SS/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_SS/v_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 1.692ns (75.845%)  route 0.539ns (24.155%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    GEN_SS/top_clk
    SLICE_X0Y78          FDRE                                         r  GEN_SS/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  GEN_SS/v_count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.309    GEN_SS/v_count_reg_n_0_[1]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.983 r  GEN_SS/v_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.983    GEN_SS/v_count_reg[0]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.097 r  GEN_SS/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.097    GEN_SS/v_count_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.211 r  GEN_SS/v_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.211    GEN_SS/v_count_reg[8]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.545 r  GEN_SS/v_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.545    GEN_SS/v_count_reg[12]_i_1_n_6
    SLICE_X0Y81          FDRE                                         r  GEN_SS/v_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.595    15.018    GEN_SS/top_clk
    SLICE_X0Y81          FDRE                                         r  GEN_SS/v_count_reg[13]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.062    15.319    GEN_SS/v_count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -7.545    
  -------------------------------------------------------------------
                         slack                                  7.775    

Slack (MET) :             7.796ns  (required time - arrival time)
  Source:                 GEN_SS/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_SS/v_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 1.671ns (75.616%)  route 0.539ns (24.384%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    GEN_SS/top_clk
    SLICE_X0Y78          FDRE                                         r  GEN_SS/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  GEN_SS/v_count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.309    GEN_SS/v_count_reg_n_0_[1]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.983 r  GEN_SS/v_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.983    GEN_SS/v_count_reg[0]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.097 r  GEN_SS/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.097    GEN_SS/v_count_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.211 r  GEN_SS/v_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.211    GEN_SS/v_count_reg[8]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.524 r  GEN_SS/v_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.524    GEN_SS/v_count_reg[12]_i_1_n_4
    SLICE_X0Y81          FDRE                                         r  GEN_SS/v_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.595    15.018    GEN_SS/top_clk
    SLICE_X0Y81          FDRE                                         r  GEN_SS/v_count_reg[15]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.062    15.319    GEN_SS/v_count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -7.524    
  -------------------------------------------------------------------
                         slack                                  7.796    

Slack (MET) :             7.870ns  (required time - arrival time)
  Source:                 GEN_SS/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_SS/v_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 1.597ns (74.771%)  route 0.539ns (25.229%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    GEN_SS/top_clk
    SLICE_X0Y78          FDRE                                         r  GEN_SS/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  GEN_SS/v_count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.309    GEN_SS/v_count_reg_n_0_[1]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.983 r  GEN_SS/v_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.983    GEN_SS/v_count_reg[0]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.097 r  GEN_SS/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.097    GEN_SS/v_count_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.211 r  GEN_SS/v_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.211    GEN_SS/v_count_reg[8]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.450 r  GEN_SS/v_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.450    GEN_SS/v_count_reg[12]_i_1_n_5
    SLICE_X0Y81          FDRE                                         r  GEN_SS/v_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.595    15.018    GEN_SS/top_clk
    SLICE_X0Y81          FDRE                                         r  GEN_SS/v_count_reg[14]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.062    15.319    GEN_SS/v_count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -7.450    
  -------------------------------------------------------------------
                         slack                                  7.870    

Slack (MET) :             7.886ns  (required time - arrival time)
  Source:                 GEN_SS/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_SS/v_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 1.581ns (74.581%)  route 0.539ns (25.419%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    GEN_SS/top_clk
    SLICE_X0Y78          FDRE                                         r  GEN_SS/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  GEN_SS/v_count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.309    GEN_SS/v_count_reg_n_0_[1]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.983 r  GEN_SS/v_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.983    GEN_SS/v_count_reg[0]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.097 r  GEN_SS/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.097    GEN_SS/v_count_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.211 r  GEN_SS/v_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.211    GEN_SS/v_count_reg[8]_i_1_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.434 r  GEN_SS/v_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.434    GEN_SS/v_count_reg[12]_i_1_n_7
    SLICE_X0Y81          FDRE                                         r  GEN_SS/v_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.595    15.018    GEN_SS/top_clk
    SLICE_X0Y81          FDRE                                         r  GEN_SS/v_count_reg[12]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.062    15.319    GEN_SS/v_count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -7.434    
  -------------------------------------------------------------------
                         slack                                  7.886    

Slack (MET) :             7.888ns  (required time - arrival time)
  Source:                 GEN_SS/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_SS/v_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 1.578ns (74.545%)  route 0.539ns (25.455%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    GEN_SS/top_clk
    SLICE_X0Y78          FDRE                                         r  GEN_SS/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  GEN_SS/v_count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.309    GEN_SS/v_count_reg_n_0_[1]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.983 r  GEN_SS/v_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.983    GEN_SS/v_count_reg[0]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.097 r  GEN_SS/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.097    GEN_SS/v_count_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.431 r  GEN_SS/v_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.431    GEN_SS/v_count_reg[8]_i_1_n_6
    SLICE_X0Y80          FDRE                                         r  GEN_SS/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.594    15.017    GEN_SS/top_clk
    SLICE_X0Y80          FDRE                                         r  GEN_SS/v_count_reg[9]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)        0.062    15.318    GEN_SS/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                  7.888    

Slack (MET) :             7.909ns  (required time - arrival time)
  Source:                 GEN_SS/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_SS/v_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 1.557ns (74.290%)  route 0.539ns (25.710%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    GEN_SS/top_clk
    SLICE_X0Y78          FDRE                                         r  GEN_SS/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  GEN_SS/v_count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.309    GEN_SS/v_count_reg_n_0_[1]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.983 r  GEN_SS/v_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.983    GEN_SS/v_count_reg[0]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.097 r  GEN_SS/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.097    GEN_SS/v_count_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.410 r  GEN_SS/v_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.410    GEN_SS/v_count_reg[8]_i_1_n_4
    SLICE_X0Y80          FDRE                                         r  GEN_SS/v_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.594    15.017    GEN_SS/top_clk
    SLICE_X0Y80          FDRE                                         r  GEN_SS/v_count_reg[11]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)        0.062    15.318    GEN_SS/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -7.410    
  -------------------------------------------------------------------
                         slack                                  7.909    

Slack (MET) :             7.983ns  (required time - arrival time)
  Source:                 GEN_SS/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_SS/v_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 1.483ns (73.349%)  route 0.539ns (26.651%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.711     5.314    GEN_SS/top_clk
    SLICE_X0Y78          FDRE                                         r  GEN_SS/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  GEN_SS/v_count_reg[1]/Q
                         net (fo=1, routed)           0.539     6.309    GEN_SS/v_count_reg_n_0_[1]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.983 r  GEN_SS/v_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.983    GEN_SS/v_count_reg[0]_i_1_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.097 r  GEN_SS/v_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.097    GEN_SS/v_count_reg[4]_i_1_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.336 r  GEN_SS/v_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.336    GEN_SS/v_count_reg[8]_i_1_n_5
    SLICE_X0Y80          FDRE                                         r  GEN_SS/v_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.594    15.017    GEN_SS/top_clk
    SLICE_X0Y80          FDRE                                         r  GEN_SS/v_count_reg[10]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)        0.062    15.318    GEN_SS/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                  7.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 GEN_SS/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_SS/v_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    GEN_SS/top_clk
    SLICE_X0Y78          FDRE                                         r  GEN_SS/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  GEN_SS/v_count_reg[2]/Q
                         net (fo=1, routed)           0.121     1.776    GEN_SS/v_count_reg_n_0_[2]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.887 r  GEN_SS/v_count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.887    GEN_SS/v_count_reg[0]_i_1_n_5
    SLICE_X0Y78          FDRE                                         r  GEN_SS/v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.865     2.030    GEN_SS/top_clk
    SLICE_X0Y78          FDRE                                         r  GEN_SS/v_count_reg[2]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.105     1.618    GEN_SS/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 GEN_SS/v_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_SS/v_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.596     1.515    GEN_SS/top_clk
    SLICE_X0Y80          FDRE                                         r  GEN_SS/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  GEN_SS/v_count_reg[10]/Q
                         net (fo=1, routed)           0.121     1.778    GEN_SS/v_count_reg_n_0_[10]
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.889 r  GEN_SS/v_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.889    GEN_SS/v_count_reg[8]_i_1_n_5
    SLICE_X0Y80          FDRE                                         r  GEN_SS/v_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.867     2.032    GEN_SS/top_clk
    SLICE_X0Y80          FDRE                                         r  GEN_SS/v_count_reg[10]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.105     1.620    GEN_SS/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 GEN_SS/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_SS/v_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.595     1.514    GEN_SS/top_clk
    SLICE_X0Y79          FDRE                                         r  GEN_SS/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  GEN_SS/v_count_reg[6]/Q
                         net (fo=1, routed)           0.121     1.777    GEN_SS/v_count_reg_n_0_[6]
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.888 r  GEN_SS/v_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.888    GEN_SS/v_count_reg[4]_i_1_n_5
    SLICE_X0Y79          FDRE                                         r  GEN_SS/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.866     2.031    GEN_SS/top_clk
    SLICE_X0Y79          FDRE                                         r  GEN_SS/v_count_reg[6]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.105     1.619    GEN_SS/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 GEN_SS/v_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_SS/v_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.597     1.516    GEN_SS/top_clk
    SLICE_X0Y81          FDRE                                         r  GEN_SS/v_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  GEN_SS/v_count_reg[14]/Q
                         net (fo=1, routed)           0.121     1.779    GEN_SS/v_count_reg_n_0_[14]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.890 r  GEN_SS/v_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.890    GEN_SS/v_count_reg[12]_i_1_n_5
    SLICE_X0Y81          FDRE                                         r  GEN_SS/v_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.868     2.033    GEN_SS/top_clk
    SLICE_X0Y81          FDRE                                         r  GEN_SS/v_count_reg[14]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X0Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    GEN_SS/v_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 GEN_SS/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_SS/v_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    GEN_SS/top_clk
    SLICE_X0Y78          FDRE                                         r  GEN_SS/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  GEN_SS/v_count_reg[2]/Q
                         net (fo=1, routed)           0.121     1.776    GEN_SS/v_count_reg_n_0_[2]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.920 r  GEN_SS/v_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.920    GEN_SS/v_count_reg[0]_i_1_n_4
    SLICE_X0Y78          FDRE                                         r  GEN_SS/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.865     2.030    GEN_SS/top_clk
    SLICE_X0Y78          FDRE                                         r  GEN_SS/v_count_reg[3]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.105     1.618    GEN_SS/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 GEN_SS/v_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_SS/v_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.596     1.515    GEN_SS/top_clk
    SLICE_X0Y80          FDRE                                         r  GEN_SS/v_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  GEN_SS/v_count_reg[10]/Q
                         net (fo=1, routed)           0.121     1.778    GEN_SS/v_count_reg_n_0_[10]
    SLICE_X0Y80          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.922 r  GEN_SS/v_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.922    GEN_SS/v_count_reg[8]_i_1_n_4
    SLICE_X0Y80          FDRE                                         r  GEN_SS/v_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.867     2.032    GEN_SS/top_clk
    SLICE_X0Y80          FDRE                                         r  GEN_SS/v_count_reg[11]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X0Y80          FDRE (Hold_fdre_C_D)         0.105     1.620    GEN_SS/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 GEN_SS/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_SS/v_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.595     1.514    GEN_SS/top_clk
    SLICE_X0Y79          FDRE                                         r  GEN_SS/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  GEN_SS/v_count_reg[6]/Q
                         net (fo=1, routed)           0.121     1.777    GEN_SS/v_count_reg_n_0_[6]
    SLICE_X0Y79          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.921 r  GEN_SS/v_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.921    GEN_SS/v_count_reg[4]_i_1_n_4
    SLICE_X0Y79          FDRE                                         r  GEN_SS/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.866     2.031    GEN_SS/top_clk
    SLICE_X0Y79          FDRE                                         r  GEN_SS/v_count_reg[7]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X0Y79          FDRE (Hold_fdre_C_D)         0.105     1.619    GEN_SS/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 GEN_SS/v_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_SS/v_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.597     1.516    GEN_SS/top_clk
    SLICE_X0Y81          FDRE                                         r  GEN_SS/v_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  GEN_SS/v_count_reg[14]/Q
                         net (fo=1, routed)           0.121     1.779    GEN_SS/v_count_reg_n_0_[14]
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.923 r  GEN_SS/v_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.923    GEN_SS/v_count_reg[12]_i_1_n_4
    SLICE_X0Y81          FDRE                                         r  GEN_SS/v_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.868     2.033    GEN_SS/top_clk
    SLICE_X0Y81          FDRE                                         r  GEN_SS/v_count_reg[15]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X0Y81          FDRE (Hold_fdre_C_D)         0.105     1.621    GEN_SS/v_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 GEN_SS/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_SS/v_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    GEN_SS/top_clk
    SLICE_X0Y78          FDRE                                         r  GEN_SS/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  GEN_SS/v_count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.827    GEN_SS/v_count_reg_n_0_[0]
    SLICE_X0Y78          LUT1 (Prop_lut1_I0_O)        0.045     1.872 r  GEN_SS/v_count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.872    GEN_SS/v_count[0]_i_2_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.942 r  GEN_SS/v_count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.942    GEN_SS/v_count_reg[0]_i_1_n_7
    SLICE_X0Y78          FDRE                                         r  GEN_SS/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.865     2.030    GEN_SS/top_clk
    SLICE_X0Y78          FDRE                                         r  GEN_SS/v_count_reg[0]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.105     1.618    GEN_SS/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 GEN_SS/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_SS/v_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.513    GEN_SS/top_clk
    SLICE_X0Y78          FDRE                                         r  GEN_SS/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  GEN_SS/v_count_reg[1]/Q
                         net (fo=1, routed)           0.180     1.834    GEN_SS/v_count_reg_n_0_[1]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.944 r  GEN_SS/v_count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.944    GEN_SS/v_count_reg[0]_i_1_n_6
    SLICE_X0Y78          FDRE                                         r  GEN_SS/v_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.865     2.030    GEN_SS/top_clk
    SLICE_X0Y78          FDRE                                         r  GEN_SS/v_count_reg[1]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.105     1.618    GEN_SS/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.326    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  top_clk_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y78     GEN_SS/v_count_reg[0]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y80     GEN_SS/v_count_reg[10]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y80     GEN_SS/v_count_reg[11]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y81     GEN_SS/v_count_reg[12]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y81     GEN_SS/v_count_reg[13]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y81     GEN_SS/v_count_reg[14]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y81     GEN_SS/v_count_reg[15]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X0Y82     GEN_SS/v_count_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y80     GEN_SS/v_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y80     GEN_SS/v_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y80     GEN_SS/v_count_reg[8]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y80     GEN_SS/v_count_reg[9]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y81     GEN_SS/v_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y81     GEN_SS/v_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y81     GEN_SS/v_count_reg[14]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y81     GEN_SS/v_count_reg[15]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y78     GEN_SS/v_count_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y78     GEN_SS/v_count_reg[0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y80     GEN_SS/v_count_reg[10]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y80     GEN_SS/v_count_reg[11]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y81     GEN_SS/v_count_reg[12]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y81     GEN_SS/v_count_reg[12]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y81     GEN_SS/v_count_reg[13]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X0Y81     GEN_SS/v_count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.273ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/hc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/INIT/R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 2.172ns (38.702%)  route 3.440ns (61.298%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.806ns = ( 47.806 - 40.000 ) 
    Source Clock Delay      (SCD):    8.472ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.899    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.023 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.720     6.743    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.633     8.472    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X11Y106        FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDCE (Prop_fdce_C_Q)         0.419     8.891 f  GEN_VGA/VGA_DRIVER/hc_reg_reg[1]/Q
                         net (fo=13, routed)          1.174    10.065    GEN_VGA/VGA_DRIVER/Q[1]
    SLICE_X12Y104        LUT1 (Prop_lut1_I0_O)        0.296    10.361 r  GEN_VGA/VGA_DRIVER/i__carry_i_4/O
                         net (fo=1, routed)           0.000    10.361    GEN_VGA/INIT/R_i_11_0[0]
    SLICE_X12Y104        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    10.905 r  GEN_VGA/INIT/minusOp_inferred__0/i__carry/O[2]
                         net (fo=7, routed)           0.876    11.781    GEN_VGA/VGA_DRIVER/O[2]
    SLICE_X14Y104        MUXF7 (Prop_muxf7_S_O)       0.491    12.272 r  GEN_VGA/VGA_DRIVER/R_reg_i_6/O
                         net (fo=1, routed)           0.725    12.997    GEN_VGA/VGA_DRIVER/R_reg_i_6_n_0
    SLICE_X13Y105        LUT5 (Prop_lut5_I4_O)        0.298    13.295 r  GEN_VGA/VGA_DRIVER/R_i_2/O
                         net (fo=1, routed)           0.665    13.960    GEN_VGA/INIT/R_reg_3
    SLICE_X13Y105        LUT6 (Prop_lut6_I0_O)        0.124    14.084 r  GEN_VGA/INIT/R_i_1/O
                         net (fo=1, routed)           0.000    14.084    GEN_VGA/INIT/R_i_1_n_0
    SLICE_X13Y105        FDRE                                         r  GEN_VGA/INIT/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.467    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.567 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.638    46.205    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.296 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.511    47.806    GEN_VGA/INIT/R_reg_0
    SLICE_X13Y105        FDRE                                         r  GEN_VGA/INIT/R_reg/C
                         clock pessimism              0.621    48.428    
                         clock uncertainty           -0.099    48.328    
    SLICE_X13Y105        FDRE (Setup_fdre_C_D)        0.029    48.357    GEN_VGA/INIT/R_reg
  -------------------------------------------------------------------
                         required time                         48.357    
                         arrival time                         -14.084    
  -------------------------------------------------------------------
                         slack                                 34.273    

Slack (MET) :             35.835ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 1.257ns (30.314%)  route 2.890ns (69.686%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.807ns = ( 47.807 - 40.000 ) 
    Source Clock Delay      (SCD):    8.472ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.899    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.023 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.720     6.743    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.633     8.472    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X12Y101        FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDCE (Prop_fdce_C_Q)         0.478     8.950 f  GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/Q
                         net (fo=11, routed)          1.536    10.486    GEN_VGA/VGA_DRIVER/vc_reg_reg[9]_0[2]
    SLICE_X13Y101        LUT5 (Prop_lut5_I1_O)        0.323    10.809 r  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4/O
                         net (fo=1, routed)           0.266    11.075    GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I5_O)        0.332    11.407 f  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_3/O
                         net (fo=10, routed)          1.088    12.494    GEN_VGA/VGA_DRIVER/load
    SLICE_X12Y101        LUT4 (Prop_lut4_I3_O)        0.124    12.618 r  GEN_VGA/VGA_DRIVER/vc_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    12.618    GEN_VGA/VGA_DRIVER/vc_reg[7]_i_1_n_0
    SLICE_X12Y101        FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.467    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.567 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.638    46.205    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.296 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.512    47.807    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X12Y101        FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[7]/C
                         clock pessimism              0.664    48.472    
                         clock uncertainty           -0.099    48.372    
    SLICE_X12Y101        FDCE (Setup_fdce_C_D)        0.081    48.453    GEN_VGA/VGA_DRIVER/vc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         48.453    
                         arrival time                         -12.618    
  -------------------------------------------------------------------
                         slack                                 35.835    

Slack (MET) :             35.844ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 1.285ns (30.782%)  route 2.890ns (69.218%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.807ns = ( 47.807 - 40.000 ) 
    Source Clock Delay      (SCD):    8.472ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.899    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.023 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.720     6.743    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.633     8.472    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X12Y101        FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDCE (Prop_fdce_C_Q)         0.478     8.950 f  GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/Q
                         net (fo=11, routed)          1.536    10.486    GEN_VGA/VGA_DRIVER/vc_reg_reg[9]_0[2]
    SLICE_X13Y101        LUT5 (Prop_lut5_I1_O)        0.323    10.809 r  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4/O
                         net (fo=1, routed)           0.266    11.075    GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I5_O)        0.332    11.407 f  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_3/O
                         net (fo=10, routed)          1.088    12.494    GEN_VGA/VGA_DRIVER/load
    SLICE_X12Y101        LUT5 (Prop_lut5_I4_O)        0.152    12.646 r  GEN_VGA/VGA_DRIVER/vc_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    12.646    GEN_VGA/VGA_DRIVER/vc_reg[8]_i_1_n_0
    SLICE_X12Y101        FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.467    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.567 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.638    46.205    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.296 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.512    47.807    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X12Y101        FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[8]/C
                         clock pessimism              0.664    48.472    
                         clock uncertainty           -0.099    48.372    
    SLICE_X12Y101        FDCE (Setup_fdce_C_D)        0.118    48.490    GEN_VGA/VGA_DRIVER/vc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         48.490    
                         arrival time                         -12.646    
  -------------------------------------------------------------------
                         slack                                 35.844    

Slack (MET) :             35.933ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 1.257ns (31.610%)  route 2.720ns (68.390%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.807ns = ( 47.807 - 40.000 ) 
    Source Clock Delay      (SCD):    8.472ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.899    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.023 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.720     6.743    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.633     8.472    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X12Y101        FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDCE (Prop_fdce_C_Q)         0.478     8.950 f  GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/Q
                         net (fo=11, routed)          1.536    10.486    GEN_VGA/VGA_DRIVER/vc_reg_reg[9]_0[2]
    SLICE_X13Y101        LUT5 (Prop_lut5_I1_O)        0.323    10.809 r  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4/O
                         net (fo=1, routed)           0.266    11.075    GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I5_O)        0.332    11.407 f  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_3/O
                         net (fo=10, routed)          0.918    12.324    GEN_VGA/VGA_DRIVER/load
    SLICE_X13Y101        LUT5 (Prop_lut5_I4_O)        0.124    12.448 r  GEN_VGA/VGA_DRIVER/vc_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    12.448    GEN_VGA/VGA_DRIVER/vc_reg[5]_i_1_n_0
    SLICE_X13Y101        FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.467    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.567 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.638    46.205    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.296 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.512    47.807    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X13Y101        FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[5]/C
                         clock pessimism              0.642    48.450    
                         clock uncertainty           -0.099    48.350    
    SLICE_X13Y101        FDCE (Setup_fdce_C_D)        0.031    48.381    GEN_VGA/VGA_DRIVER/vc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         48.381    
                         arrival time                         -12.448    
  -------------------------------------------------------------------
                         slack                                 35.933    

Slack (MET) :             35.973ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/INIT/spriteon_reg/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 1.967ns (50.240%)  route 1.948ns (49.760%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.809ns = ( 47.809 - 40.000 ) 
    Source Clock Delay      (SCD):    8.472ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.899    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.023 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.720     6.743    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.633     8.472    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X12Y101        FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDCE (Prop_fdce_C_Q)         0.478     8.950 f  GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/Q
                         net (fo=11, routed)          0.968     9.918    GEN_VGA/VGA_DRIVER/vc_reg_reg[9]_0[2]
    SLICE_X13Y103        LUT2 (Prop_lut2_I1_O)        0.295    10.213 r  GEN_VGA/VGA_DRIVER/geqOp_carry_i_7/O
                         net (fo=1, routed)           0.000    10.213    GEN_VGA/INIT/geqOp_carry__0_0[1]
    SLICE_X13Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.763 r  GEN_VGA/INIT/geqOp_carry/CO[3]
                         net (fo=1, routed)           0.000    10.763    GEN_VGA/INIT/geqOp_carry_n_0
    SLICE_X13Y104        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.034 r  GEN_VGA/INIT/geqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.980    12.014    GEN_VGA/INIT/geqOp
    SLICE_X11Y106        LUT4 (Prop_lut4_I2_O)        0.373    12.387 r  GEN_VGA/INIT/spriteon_i_1/O
                         net (fo=1, routed)           0.000    12.387    GEN_VGA/INIT/spriteon0
    SLICE_X11Y106        FDCE                                         r  GEN_VGA/INIT/spriteon_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.467    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.567 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.638    46.205    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.296 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.514    47.809    GEN_VGA/INIT/R_reg_0
    SLICE_X11Y106        FDCE                                         r  GEN_VGA/INIT/spriteon_reg/C
                         clock pessimism              0.621    48.431    
                         clock uncertainty           -0.099    48.331    
    SLICE_X11Y106        FDCE (Setup_fdce_C_D)        0.029    48.360    GEN_VGA/INIT/spriteon_reg
  -------------------------------------------------------------------
                         required time                         48.360    
                         arrival time                         -12.387    
  -------------------------------------------------------------------
                         slack                                 35.973    

Slack (MET) :             36.006ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 1.257ns (31.651%)  route 2.714ns (68.349%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.807ns = ( 47.807 - 40.000 ) 
    Source Clock Delay      (SCD):    8.472ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.899    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.023 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.720     6.743    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.633     8.472    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X12Y101        FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDCE (Prop_fdce_C_Q)         0.478     8.950 f  GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/Q
                         net (fo=11, routed)          1.536    10.486    GEN_VGA/VGA_DRIVER/vc_reg_reg[9]_0[2]
    SLICE_X13Y101        LUT5 (Prop_lut5_I1_O)        0.323    10.809 r  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4/O
                         net (fo=1, routed)           0.266    11.075    GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I5_O)        0.332    11.407 f  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_3/O
                         net (fo=10, routed)          0.913    12.319    GEN_VGA/VGA_DRIVER/load
    SLICE_X12Y101        LUT4 (Prop_lut4_I3_O)        0.124    12.443 r  GEN_VGA/VGA_DRIVER/vc_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    12.443    GEN_VGA/VGA_DRIVER/vc_reg[2]_i_1_n_0
    SLICE_X12Y101        FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.467    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.567 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.638    46.205    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.296 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.512    47.807    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X12Y101        FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[2]/C
                         clock pessimism              0.664    48.472    
                         clock uncertainty           -0.099    48.372    
    SLICE_X12Y101        FDCE (Setup_fdce_C_D)        0.077    48.449    GEN_VGA/VGA_DRIVER/vc_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         48.449    
                         arrival time                         -12.443    
  -------------------------------------------------------------------
                         slack                                 36.006    

Slack (MET) :             36.025ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 1.279ns (32.028%)  route 2.714ns (67.972%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.807ns = ( 47.807 - 40.000 ) 
    Source Clock Delay      (SCD):    8.472ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.899    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.023 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.720     6.743    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.633     8.472    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X12Y101        FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDCE (Prop_fdce_C_Q)         0.478     8.950 f  GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/Q
                         net (fo=11, routed)          1.536    10.486    GEN_VGA/VGA_DRIVER/vc_reg_reg[9]_0[2]
    SLICE_X13Y101        LUT5 (Prop_lut5_I1_O)        0.323    10.809 r  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4/O
                         net (fo=1, routed)           0.266    11.075    GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I5_O)        0.332    11.407 f  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_3/O
                         net (fo=10, routed)          0.913    12.319    GEN_VGA/VGA_DRIVER/load
    SLICE_X12Y101        LUT5 (Prop_lut5_I4_O)        0.146    12.465 r  GEN_VGA/VGA_DRIVER/vc_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    12.465    GEN_VGA/VGA_DRIVER/vc_reg[3]_i_1_n_0
    SLICE_X12Y101        FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.467    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.567 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.638    46.205    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.296 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.512    47.807    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X12Y101        FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/C
                         clock pessimism              0.664    48.472    
                         clock uncertainty           -0.099    48.372    
    SLICE_X12Y101        FDCE (Setup_fdce_C_D)        0.118    48.490    GEN_VGA/VGA_DRIVER/vc_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         48.490    
                         arrival time                         -12.465    
  -------------------------------------------------------------------
                         slack                                 36.025    

Slack (MET) :             36.173ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 1.257ns (33.657%)  route 2.478ns (66.343%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.807ns = ( 47.807 - 40.000 ) 
    Source Clock Delay      (SCD):    8.472ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.899    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.023 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.720     6.743    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.633     8.472    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X12Y101        FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDCE (Prop_fdce_C_Q)         0.478     8.950 f  GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/Q
                         net (fo=11, routed)          1.536    10.486    GEN_VGA/VGA_DRIVER/vc_reg_reg[9]_0[2]
    SLICE_X13Y101        LUT5 (Prop_lut5_I1_O)        0.323    10.809 r  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4/O
                         net (fo=1, routed)           0.266    11.075    GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I5_O)        0.332    11.407 f  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_3/O
                         net (fo=10, routed)          0.676    12.082    GEN_VGA/VGA_DRIVER/load
    SLICE_X13Y101        LUT6 (Prop_lut6_I5_O)        0.124    12.206 r  GEN_VGA/VGA_DRIVER/vc_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    12.206    GEN_VGA/VGA_DRIVER/vc_reg[6]_i_1_n_0
    SLICE_X13Y101        FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.467    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.567 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.638    46.205    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.296 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.512    47.807    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X13Y101        FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[6]/C
                         clock pessimism              0.642    48.450    
                         clock uncertainty           -0.099    48.350    
    SLICE_X13Y101        FDCE (Setup_fdce_C_D)        0.029    48.379    GEN_VGA/VGA_DRIVER/vc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         48.379    
                         arrival time                         -12.206    
  -------------------------------------------------------------------
                         slack                                 36.173    

Slack (MET) :             36.194ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 1.257ns (33.408%)  route 2.506ns (66.592%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.807ns = ( 47.807 - 40.000 ) 
    Source Clock Delay      (SCD):    8.472ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.899    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.023 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.720     6.743    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.633     8.472    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X12Y101        FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDCE (Prop_fdce_C_Q)         0.478     8.950 f  GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/Q
                         net (fo=11, routed)          1.536    10.486    GEN_VGA/VGA_DRIVER/vc_reg_reg[9]_0[2]
    SLICE_X13Y101        LUT5 (Prop_lut5_I1_O)        0.323    10.809 r  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4/O
                         net (fo=1, routed)           0.266    11.075    GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I5_O)        0.332    11.407 f  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_3/O
                         net (fo=10, routed)          0.704    12.110    GEN_VGA/VGA_DRIVER/load
    SLICE_X12Y102        LUT6 (Prop_lut6_I5_O)        0.124    12.234 r  GEN_VGA/VGA_DRIVER/vc_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    12.234    GEN_VGA/VGA_DRIVER/vc_reg[4]_i_1_n_0
    SLICE_X12Y102        FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.467    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.567 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.638    46.205    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.296 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.512    47.807    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X12Y102        FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[4]/C
                         clock pessimism              0.639    48.447    
                         clock uncertainty           -0.099    48.347    
    SLICE_X12Y102        FDCE (Setup_fdce_C_D)        0.081    48.428    GEN_VGA/VGA_DRIVER/vc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         48.428    
                         arrival time                         -12.234    
  -------------------------------------------------------------------
                         slack                                 36.194    

Slack (MET) :             36.201ns  (required time - arrival time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.257ns (33.506%)  route 2.495ns (66.494%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.807ns = ( 47.807 - 40.000 ) 
    Source Clock Delay      (SCD):    8.472ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.186ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.832     5.435    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.939     1.496 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.508    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.294     5.899    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.023 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.720     6.743    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.633     8.472    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X12Y101        FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDCE (Prop_fdce_C_Q)         0.478     8.950 f  GEN_VGA/VGA_DRIVER/vc_reg_reg[3]/Q
                         net (fo=11, routed)          1.536    10.486    GEN_VGA/VGA_DRIVER/vc_reg_reg[9]_0[2]
    SLICE_X13Y101        LUT5 (Prop_lut5_I1_O)        0.323    10.809 r  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4/O
                         net (fo=1, routed)           0.266    11.075    GEN_VGA/VGA_DRIVER/vc_reg[9]_i_4_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I5_O)        0.332    11.407 f  GEN_VGA/VGA_DRIVER/vc_reg[9]_i_3/O
                         net (fo=10, routed)          0.693    12.099    GEN_VGA/VGA_DRIVER/load
    SLICE_X12Y102        LUT2 (Prop_lut2_I1_O)        0.124    12.223 r  GEN_VGA/VGA_DRIVER/vc_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    12.223    GEN_VGA/VGA_DRIVER/vc_reg[0]_i_1_n_0
    SLICE_X12Y102        FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  top_clk (IN)
                         net (fo=0)                   0.000    40.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.705    45.127    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.711    41.416 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.918    43.334    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           2.041    45.467    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100    45.567 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.638    46.205    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    46.296 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          1.512    47.807    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X12Y102        FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[0]/C
                         clock pessimism              0.639    48.447    
                         clock uncertainty           -0.099    48.347    
    SLICE_X12Y102        FDCE (Setup_fdce_C_D)        0.077    48.424    GEN_VGA/VGA_DRIVER/vc_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         48.424    
                         arrival time                         -12.223    
  -------------------------------------------------------------------
                         slack                                 36.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.106%)  route 0.125ns (39.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.509ns
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.871ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.716    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.266     2.027    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.572     2.625    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X13Y101        FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y101        FDCE (Prop_fdce_C_Q)         0.141     2.766 r  GEN_VGA/VGA_DRIVER/vc_reg_reg[6]/Q
                         net (fo=12, routed)          0.125     2.892    GEN_VGA/VGA_DRIVER/vc_reg_reg[9]_0[5]
    SLICE_X12Y101        LUT5 (Prop_lut5_I3_O)        0.048     2.940 r  GEN_VGA/VGA_DRIVER/vc_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.940    GEN_VGA/VGA_DRIVER/vc_reg[8]_i_1_n_0
    SLICE_X12Y101        FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.283    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.339 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.299     2.638    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.843     3.509    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X12Y101        FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[8]/C
                         clock pessimism             -0.871     2.638    
    SLICE_X12Y101        FDCE (Hold_fdce_C_D)         0.131     2.769    GEN_VGA/VGA_DRIVER/vc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.769    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.509ns
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.871ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.716    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.266     2.027    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.572     2.625    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X13Y101        FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y101        FDCE (Prop_fdce_C_Q)         0.141     2.766 r  GEN_VGA/VGA_DRIVER/vc_reg_reg[6]/Q
                         net (fo=12, routed)          0.125     2.892    GEN_VGA/VGA_DRIVER/vc_reg_reg[9]_0[5]
    SLICE_X12Y101        LUT4 (Prop_lut4_I1_O)        0.045     2.937 r  GEN_VGA/VGA_DRIVER/vc_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.937    GEN_VGA/VGA_DRIVER/vc_reg[7]_i_1_n_0
    SLICE_X12Y101        FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.283    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.339 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.299     2.638    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.843     3.509    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X12Y101        FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[7]/C
                         clock pessimism             -0.871     2.638    
    SLICE_X12Y101        FDCE (Hold_fdce_C_D)         0.121     2.759    GEN_VGA/VGA_DRIVER/vc_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.759    
                         arrival time                           2.937    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 GEN_VGA/INIT/R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/INIT/red_reg[2]_lopt_replica_5/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.508ns
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.716    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.266     2.027    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.571     2.624    GEN_VGA/INIT/R_reg_0
    SLICE_X13Y105        FDRE                                         r  GEN_VGA/INIT/R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.141     2.765 r  GEN_VGA/INIT/R_reg/Q
                         net (fo=10, routed)          0.123     2.888    GEN_VGA/INIT/B
    SLICE_X12Y106        FDCE                                         r  GEN_VGA/INIT/red_reg[2]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.283    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.339 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.299     2.638    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.841     3.508    GEN_VGA/INIT/R_reg_0
    SLICE_X12Y106        FDCE                                         r  GEN_VGA/INIT/red_reg[2]_lopt_replica_5/C
                         clock pessimism             -0.868     2.640    
    SLICE_X12Y106        FDCE (Hold_fdce_C_D)         0.059     2.699    GEN_VGA/INIT/red_reg[2]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         -2.699    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vsync_reg/D
                            (rising edge-triggered cell FDPE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.049%)  route 0.139ns (39.951%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.509ns
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.716    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.266     2.027    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.572     2.625    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X12Y101        FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDCE (Prop_fdce_C_Q)         0.164     2.789 r  GEN_VGA/VGA_DRIVER/vc_reg_reg[9]/Q
                         net (fo=9, routed)           0.139     2.928    GEN_VGA/VGA_DRIVER/vc_reg_reg[9]_0[8]
    SLICE_X13Y102        LUT4 (Prop_lut4_I0_O)        0.045     2.973 r  GEN_VGA/VGA_DRIVER/vsync_i_1/O
                         net (fo=1, routed)           0.000     2.973    GEN_VGA/VGA_DRIVER/vsync_i_1_n_0
    SLICE_X13Y102        FDPE                                         r  GEN_VGA/VGA_DRIVER/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.283    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.339 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.299     2.638    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.843     3.509    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X13Y102        FDPE                                         r  GEN_VGA/VGA_DRIVER/vsync_reg/C
                         clock pessimism             -0.868     2.641    
    SLICE_X13Y102        FDPE (Hold_fdpe_C_D)         0.091     2.732    GEN_VGA/VGA_DRIVER/vsync_reg
  -------------------------------------------------------------------
                         required time                         -2.732    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.246ns (67.816%)  route 0.117ns (32.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.509ns
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.884ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.716    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.266     2.027    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.572     2.625    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X12Y102        FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y102        FDCE (Prop_fdce_C_Q)         0.148     2.773 r  GEN_VGA/VGA_DRIVER/vc_reg_reg[1]/Q
                         net (fo=21, routed)          0.117     2.890    GEN_VGA/VGA_DRIVER/vc_reg_reg[9]_0[1]
    SLICE_X12Y102        LUT6 (Prop_lut6_I3_O)        0.098     2.988 r  GEN_VGA/VGA_DRIVER/vc_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.988    GEN_VGA/VGA_DRIVER/vc_reg[4]_i_1_n_0
    SLICE_X12Y102        FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.283    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.339 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.299     2.638    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.843     3.509    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X12Y102        FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[4]/C
                         clock pessimism             -0.884     2.625    
    SLICE_X12Y102        FDCE (Hold_fdce_C_D)         0.121     2.746    GEN_VGA/VGA_DRIVER/vc_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.746    
                         arrival time                           2.988    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/hc_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/hc_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.887%)  route 0.147ns (44.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.508ns
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    0.884ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.716    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.266     2.027    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.571     2.624    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X9Y104         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDCE (Prop_fdce_C_Q)         0.141     2.765 r  GEN_VGA/VGA_DRIVER/hc_reg_reg[5]/Q
                         net (fo=13, routed)          0.147     2.912    GEN_VGA/VGA_DRIVER/Q[5]
    SLICE_X9Y104         LUT6 (Prop_lut6_I1_O)        0.045     2.957 r  GEN_VGA/VGA_DRIVER/hc_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.957    GEN_VGA/VGA_DRIVER/hc_reg[6]_i_1_n_0
    SLICE_X9Y104         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.283    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.339 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.299     2.638    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.841     3.508    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X9Y104         FDCE                                         r  GEN_VGA/VGA_DRIVER/hc_reg_reg[6]/C
                         clock pessimism             -0.884     2.624    
    SLICE_X9Y104         FDCE (Hold_fdce_C_D)         0.091     2.715    GEN_VGA/VGA_DRIVER/hc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.715    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 GEN_VGA/VGA_DRIVER/vc_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/VGA_DRIVER/vc_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.492%)  route 0.142ns (40.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.509ns
    Source Clock Delay      (SCD):    2.625ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.716    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.266     2.027    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.572     2.625    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X12Y102        FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y102        FDCE (Prop_fdce_C_Q)         0.164     2.789 r  GEN_VGA/VGA_DRIVER/vc_reg_reg[4]/Q
                         net (fo=11, routed)          0.142     2.931    GEN_VGA/VGA_DRIVER/vc_reg_reg[9]_0[3]
    SLICE_X13Y101        LUT6 (Prop_lut6_I4_O)        0.045     2.976 r  GEN_VGA/VGA_DRIVER/vc_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.976    GEN_VGA/VGA_DRIVER/vc_reg[6]_i_1_n_0
    SLICE_X13Y101        FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.283    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.339 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.299     2.638    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.843     3.509    GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG
    SLICE_X13Y101        FDCE                                         r  GEN_VGA/VGA_DRIVER/vc_reg_reg[6]/C
                         clock pessimism             -0.868     2.641    
    SLICE_X13Y101        FDCE (Hold_fdce_C_D)         0.091     2.732    GEN_VGA/VGA_DRIVER/vc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.732    
                         arrival time                           2.976    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 GEN_VGA/INIT/R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/INIT/red_reg[2]_lopt_replica_4/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.659%)  route 0.206ns (59.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.508ns
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.716    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.266     2.027    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.571     2.624    GEN_VGA/INIT/R_reg_0
    SLICE_X13Y105        FDRE                                         r  GEN_VGA/INIT/R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.141     2.765 r  GEN_VGA/INIT/R_reg/Q
                         net (fo=10, routed)          0.206     2.971    GEN_VGA/INIT/B
    SLICE_X13Y106        FDCE                                         r  GEN_VGA/INIT/red_reg[2]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.283    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.339 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.299     2.638    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.841     3.508    GEN_VGA/INIT/R_reg_0
    SLICE_X13Y106        FDCE                                         r  GEN_VGA/INIT/red_reg[2]_lopt_replica_4/C
                         clock pessimism             -0.868     2.640    
    SLICE_X13Y106        FDCE (Hold_fdce_C_D)         0.071     2.711    GEN_VGA/INIT/red_reg[2]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         -2.711    
                         arrival time                           2.971    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 GEN_VGA/INIT/R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/INIT/red_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.659%)  route 0.206ns (59.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.508ns
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    0.868ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.716    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.266     2.027    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.571     2.624    GEN_VGA/INIT/R_reg_0
    SLICE_X13Y105        FDRE                                         r  GEN_VGA/INIT/R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.141     2.765 r  GEN_VGA/INIT/R_reg/Q
                         net (fo=10, routed)          0.206     2.971    GEN_VGA/INIT/B
    SLICE_X13Y106        FDCE                                         r  GEN_VGA/INIT/red_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.283    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.339 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.299     2.638    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.841     3.508    GEN_VGA/INIT/R_reg_0
    SLICE_X13Y106        FDCE                                         r  GEN_VGA/INIT/red_reg[2]_lopt_replica/C
                         clock pessimism             -0.868     2.640    
    SLICE_X13Y106        FDCE (Hold_fdce_C_D)         0.068     2.708    GEN_VGA/INIT/red_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -2.708    
                         arrival time                           2.971    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 GEN_VGA/INIT/R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GEN_VGA/INIT/R_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.508ns
    Source Clock Delay      (SCD):    2.624ns
    Clock Pessimism Removal (CPR):    0.884ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.629     1.549    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.316     0.233 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.663     0.896    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           0.795     1.716    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.761 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.266     2.027    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.571     2.624    GEN_VGA/INIT/R_reg_0
    SLICE_X13Y105        FDRE                                         r  GEN_VGA/INIT/R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.141     2.765 r  GEN_VGA/INIT/R_reg/Q
                         net (fo=10, routed)          0.168     2.933    GEN_VGA/INIT/B
    SLICE_X13Y105        LUT6 (Prop_lut6_I5_O)        0.045     2.978 r  GEN_VGA/INIT/R_i_1/O
                         net (fo=1, routed)           0.000     2.978    GEN_VGA/INIT/R_i_1_n_0
    SLICE_X13Y105        FDRE                                         r  GEN_VGA/INIT/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.903     2.068    GEN_VGA/CLK_GEN_PLL/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.646     0.422 r  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.716     1.138    GEN_VGA/CLK_GEN_PLL/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/O
                         net (fo=1, routed)           1.116     2.283    GEN_VGA/VGA_DRIVER/clk25
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.056     2.339 r  GEN_VGA/VGA_DRIVER/hsync_i_2/O
                         net (fo=1, routed)           0.299     2.638    GEN_VGA/VGA_DRIVER/clkout1_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/O
                         net (fo=35, routed)          0.841     3.508    GEN_VGA/INIT/R_reg_0
    SLICE_X13Y105        FDRE                                         r  GEN_VGA/INIT/R_reg/C
                         clock pessimism             -0.884     2.624    
    SLICE_X13Y105        FDRE (Hold_fdre_C_D)         0.091     2.715    GEN_VGA/INIT/R_reg
  -------------------------------------------------------------------
                         required time                         -2.715    
                         arrival time                           2.978    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2   GEN_VGA/CLK_GEN_PLL/inst/clkout1_buf/I
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   GEN_VGA/VGA_DRIVER/clkout1_buf_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X13Y105   GEN_VGA/INIT/R_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X13Y106   GEN_VGA/INIT/red_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X13Y106   GEN_VGA/INIT/red_reg[2]_lopt_replica/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X13Y106   GEN_VGA/INIT/red_reg[2]_lopt_replica_2/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X13Y106   GEN_VGA/INIT/red_reg[2]_lopt_replica_3/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X13Y106   GEN_VGA/INIT/red_reg[2]_lopt_replica_4/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X12Y106   GEN_VGA/INIT/red_reg[2]_lopt_replica_5/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X13Y105   GEN_VGA/INIT/R_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X13Y106   GEN_VGA/INIT/red_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X13Y106   GEN_VGA/INIT/red_reg[2]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X13Y106   GEN_VGA/INIT/red_reg[2]_lopt_replica_2/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X13Y106   GEN_VGA/INIT/red_reg[2]_lopt_replica_3/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X13Y106   GEN_VGA/INIT/red_reg[2]_lopt_replica_4/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X12Y106   GEN_VGA/INIT/red_reg[2]_lopt_replica_5/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X12Y106   GEN_VGA/INIT/red_reg[2]_lopt_replica_6/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X12Y106   GEN_VGA/INIT/red_reg[2]_lopt_replica_7/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X12Y106   GEN_VGA/INIT/red_reg[2]_lopt_replica_8/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X13Y105   GEN_VGA/INIT/R_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X13Y106   GEN_VGA/INIT/red_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X13Y106   GEN_VGA/INIT/red_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X13Y106   GEN_VGA/INIT/red_reg[2]_lopt_replica_2/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X13Y106   GEN_VGA/INIT/red_reg[2]_lopt_replica_3/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X13Y106   GEN_VGA/INIT/red_reg[2]_lopt_replica_4/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X12Y106   GEN_VGA/INIT/red_reg[2]_lopt_replica_5/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X12Y106   GEN_VGA/INIT/red_reg[2]_lopt_replica_6/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X12Y106   GEN_VGA/INIT/red_reg[2]_lopt_replica_7/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X12Y106   GEN_VGA/INIT/red_reg[2]_lopt_replica_8/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   GEN_VGA/CLK_GEN_PLL/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  GEN_VGA/CLK_GEN_PLL/inst/plle2_adv_inst/CLKFBOUT



