Analysis & Synthesis report for top
Wed Jul 26 15:34:29 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |top|lab7:calculator|fsm:state_machine|curr_state
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1
 17. Parameter Settings for User Entity Instance: rom:rom_inst|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: lab7:calculator|clock_synchronizer:sw_clk_sync
 19. Parameter Settings for User Entity Instance: lab7:calculator|clock_synchronizer:key_clk_sync
 20. Parameter Settings for User Entity Instance: lab7:calculator|memory:RAM
 21. Parameter Settings for Inferred Entity Instance: lab7:calculator|alu:calc_unit|lpm_divide:Div0
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "lab7:calculator|three_digit_display:disp|seven_seg:disp4"
 24. Port Connectivity Checks: "lab7:calculator|three_digit_display:disp|seven_seg:disp2"
 25. Port Connectivity Checks: "lab7:calculator|three_digit_display:disp|seven_seg:disp0"
 26. Port Connectivity Checks: "lab7:calculator|clock_synchronizer:key_clk_sync"
 27. Port Connectivity Checks: "lab7:calculator"
 28. Port Connectivity Checks: "rom:rom_inst"
 29. In-System Memory Content Editor Settings
 30. Post-Synthesis Netlist Statistics for Top Partition
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Equations
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Jul 26 15:34:29 2023       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; top                                         ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 241                                         ;
; Total pins                      ; 35                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 512                                         ;
; Total DSP Blocks                ; 1                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; top                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 4                  ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                  ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+
; ../../src/clock_synchronizer.vhd                                   ; yes             ; User VHDL File                               ; C:/projects/HDL_Course/HDL/Lab8/src/clock_synchronizer.vhd                                                    ;             ;
; ../../src/rising_edge_synchronizer.vhd                             ; yes             ; User VHDL File                               ; C:/projects/HDL_Course/HDL/Lab8/src/rising_edge_synchronizer.vhd                                              ;             ;
; ../../src/alu.vhd                                                  ; yes             ; User VHDL File                               ; C:/projects/HDL_Course/HDL/Lab8/src/alu.vhd                                                                   ;             ;
; ../../src/memory.vhd                                               ; yes             ; User VHDL File                               ; C:/projects/HDL_Course/HDL/Lab8/src/memory.vhd                                                                ;             ;
; ../../src/seven_seg.vhd                                            ; yes             ; User VHDL File                               ; C:/projects/HDL_Course/HDL/Lab8/src/seven_seg.vhd                                                             ;             ;
; ../../src/three_digit_display.vhd                                  ; yes             ; User VHDL File                               ; C:/projects/HDL_Course/HDL/Lab8/src/three_digit_display.vhd                                                   ;             ;
; ../../src/fsm.vhd                                                  ; yes             ; User VHDL File                               ; C:/projects/HDL_Course/HDL/Lab8/src/fsm.vhd                                                                   ;             ;
; ../../src/rom/rom.vhd                                              ; yes             ; User Wizard-Generated File                   ; C:/projects/HDL_Course/HDL/Lab8/src/rom/rom.vhd                                                               ;             ;
; ../../src/lab7.vhd                                                 ; yes             ; User VHDL File                               ; C:/projects/HDL_Course/HDL/Lab8/src/lab7.vhd                                                                  ;             ;
; ../../src/top.vhd                                                  ; yes             ; User VHDL File                               ; C:/projects/HDL_Course/HDL/Lab8/src/top.vhd                                                                   ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                         ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                  ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                            ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                         ;             ;
; aglobal181.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                         ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                          ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                             ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                             ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                           ;             ;
; db/altsyncram_9744.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/projects/HDL_Course/HDL/Lab8/hw/project/db/altsyncram_9744.tdf                                             ;             ;
; db/altsyncram_kn43.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/projects/HDL_Course/HDL/Lab8/hw/project/db/altsyncram_kn43.tdf                                             ;             ;
; ../../src/rom/blink.mif                                            ; yes             ; Auto-Found Memory Initialization File        ; C:/projects/HDL_Course/HDL/Lab8/src/rom/blink.mif                                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                      ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                         ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                            ; altera_sld  ;
; db/ip/sld4d43b179/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/projects/HDL_Course/HDL/Lab8/hw/project/db/ip/sld4d43b179/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/projects/HDL_Course/HDL/Lab8/hw/project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/projects/HDL_Course/HDL/Lab8/hw/project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/projects/HDL_Course/HDL/Lab8/hw/project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/projects/HDL_Course/HDL/Lab8/hw/project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/projects/HDL_Course/HDL/Lab8/hw/project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                       ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                                         ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                                        ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                    ;             ;
; db/lpm_divide_7dm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/projects/HDL_Course/HDL/Lab8/hw/project/db/lpm_divide_7dm.tdf                                              ;             ;
; db/sign_div_unsign_dnh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/projects/HDL_Course/HDL/Lab8/hw/project/db/sign_div_unsign_dnh.tdf                                         ;             ;
; db/alt_u_div_03f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/projects/HDL_Course/HDL/Lab8/hw/project/db/alt_u_div_03f.tdf                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 304                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 521                      ;
;     -- 7 input functions                    ; 1                        ;
;     -- 6 input functions                    ; 33                       ;
;     -- 5 input functions                    ; 90                       ;
;     -- 4 input functions                    ; 149                      ;
;     -- <=3 input functions                  ; 248                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 241                      ;
;                                             ;                          ;
; I/O pins                                    ; 35                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 512                      ;
;                                             ;                          ;
; Total DSP Blocks                            ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 169                      ;
; Total fan-out                               ; 3078                     ;
; Average fan-out                             ; 3.59                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top                                                                                                                                    ; 521 (10)            ; 241 (20)                  ; 512               ; 1          ; 35   ; 0            ; |top                                                                                                                                                                                                                                                                                                                                            ; top                               ; work         ;
;    |lab7:calculator|                                                                                                                    ; 373 (0)             ; 89 (8)                    ; 0                 ; 1          ; 0    ; 0            ; |top|lab7:calculator                                                                                                                                                                                                                                                                                                                            ; lab7                              ; work         ;
;       |alu:calc_unit|                                                                                                                   ; 328 (17)            ; 8 (8)                     ; 0                 ; 1          ; 0    ; 0            ; |top|lab7:calculator|alu:calc_unit                                                                                                                                                                                                                                                                                                              ; alu                               ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 311 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|lab7:calculator|alu:calc_unit|lpm_divide:Div0                                                                                                                                                                                                                                                                                              ; lpm_divide                        ; work         ;
;             |lpm_divide_7dm:auto_generated|                                                                                             ; 311 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated                                                                                                                                                                                                                                                                ; lpm_divide_7dm                    ; work         ;
;                |sign_div_unsign_dnh:divider|                                                                                            ; 311 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider                                                                                                                                                                                                                                    ; sign_div_unsign_dnh               ; work         ;
;                   |alt_u_div_03f:divider|                                                                                               ; 311 (311)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|lab7:calculator|alu:calc_unit|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider                                                                                                                                                                                                              ; alt_u_div_03f                     ; work         ;
;       |clock_synchronizer:sw_clk_sync|                                                                                                  ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |top|lab7:calculator|clock_synchronizer:sw_clk_sync                                                                                                                                                                                                                                                                                             ; clock_synchronizer                ; work         ;
;       |fsm:state_machine|                                                                                                               ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|lab7:calculator|fsm:state_machine                                                                                                                                                                                                                                                                                                          ; fsm                               ; work         ;
;       |memory:RAM|                                                                                                                      ; 2 (2)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |top|lab7:calculator|memory:RAM                                                                                                                                                                                                                                                                                                                 ; memory                            ; work         ;
;       |rising_edge_synchronizer:detect_exe|                                                                                             ; 1 (1)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|lab7:calculator|rising_edge_synchronizer:detect_exe                                                                                                                                                                                                                                                                                        ; rising_edge_synchronizer          ; work         ;
;       |rising_edge_synchronizer:detect_mr|                                                                                              ; 1 (1)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|lab7:calculator|rising_edge_synchronizer:detect_mr                                                                                                                                                                                                                                                                                         ; rising_edge_synchronizer          ; work         ;
;       |rising_edge_synchronizer:detect_ms|                                                                                              ; 1 (1)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|lab7:calculator|rising_edge_synchronizer:detect_ms                                                                                                                                                                                                                                                                                         ; rising_edge_synchronizer          ; work         ;
;       |three_digit_display:disp|                                                                                                        ; 34 (13)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |top|lab7:calculator|three_digit_display:disp                                                                                                                                                                                                                                                                                                   ; three_digit_display               ; work         ;
;          |seven_seg:disp0|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|lab7:calculator|three_digit_display:disp|seven_seg:disp0                                                                                                                                                                                                                                                                                   ; seven_seg                         ; work         ;
;          |seven_seg:disp2|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|lab7:calculator|three_digit_display:disp|seven_seg:disp2                                                                                                                                                                                                                                                                                   ; seven_seg                         ; work         ;
;          |seven_seg:disp4|                                                                                                              ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|lab7:calculator|three_digit_display:disp|seven_seg:disp4                                                                                                                                                                                                                                                                                   ; seven_seg                         ; work         ;
;    |rising_edge_synchronizer:edge_detect_exe|                                                                                           ; 2 (2)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|rising_edge_synchronizer:edge_detect_exe                                                                                                                                                                                                                                                                                                   ; rising_edge_synchronizer          ; work         ;
;    |rom:rom_inst|                                                                                                                       ; 38 (0)              ; 41 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top|rom:rom_inst                                                                                                                                                                                                                                                                                                                               ; rom                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 38 (0)              ; 41 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top|rom:rom_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;          |altsyncram_9744:auto_generated|                                                                                               ; 38 (0)              ; 41 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated                                                                                                                                                                                                                                                                ; altsyncram_9744                   ; work         ;
;             |altsyncram_kn43:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |top|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1                                                                                                                                                                                                                                    ; altsyncram_kn43                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 38 (21)             ; 41 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                      ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                   ; sld_rom_sr                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 98 (1)              ; 87 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 97 (0)              ; 87 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 97 (0)              ; 87 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 97 (1)              ; 87 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 96 (0)              ; 82 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 96 (64)             ; 82 (54)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-------------------------+
; Name                                                                                                               ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                     ;
+--------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-------------------------+
; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 32           ; 16           ; 32           ; 16           ; 512  ; ../../src/rom/blink.mif ;
+--------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|lab7:calculator|fsm:state_machine|curr_state                                                                                                                  ;
+---------------------------+-------------------------+------------------------+------------------------+--------------------+---------------------------+---------------------------+
; Name                      ; curr_state.WR_WORK_SAVE ; curr_state.RE_SAVE_MEM ; curr_state.WR_SAVE_MEM ; curr_state.EXECUTE ; curr_state.WR_WORKING_MEM ; curr_state.RE_WORKING_MEM ;
+---------------------------+-------------------------+------------------------+------------------------+--------------------+---------------------------+---------------------------+
; curr_state.RE_WORKING_MEM ; 0                       ; 0                      ; 0                      ; 0                  ; 0                         ; 0                         ;
; curr_state.WR_WORKING_MEM ; 0                       ; 0                      ; 0                      ; 0                  ; 1                         ; 1                         ;
; curr_state.EXECUTE        ; 0                       ; 0                      ; 0                      ; 1                  ; 0                         ; 1                         ;
; curr_state.WR_SAVE_MEM    ; 0                       ; 0                      ; 1                      ; 0                  ; 0                         ; 1                         ;
; curr_state.RE_SAVE_MEM    ; 0                       ; 1                      ; 0                      ; 0                  ; 0                         ; 1                         ;
; curr_state.WR_WORK_SAVE   ; 1                       ; 0                      ; 0                      ; 0                  ; 0                         ; 1                         ;
+---------------------------+-------------------------+------------------------+------------------------+--------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
; Register name                                                                                                                        ; Reason for Removal                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+
; lab7:calculator|result[8..11]                                                                                                        ; Stuck at GND due to stuck port data_in                               ;
; lab7:calculator|memory:RAM|RAM[3][7]                                                                                                 ; Lost fanout                                                          ;
; lab7:calculator|memory:RAM|RAM[3][6]                                                                                                 ; Lost fanout                                                          ;
; lab7:calculator|memory:RAM|RAM[3][5]                                                                                                 ; Lost fanout                                                          ;
; lab7:calculator|memory:RAM|RAM[3][4]                                                                                                 ; Lost fanout                                                          ;
; lab7:calculator|memory:RAM|RAM[3][3]                                                                                                 ; Lost fanout                                                          ;
; lab7:calculator|memory:RAM|RAM[3][2]                                                                                                 ; Lost fanout                                                          ;
; lab7:calculator|memory:RAM|RAM[3][1]                                                                                                 ; Lost fanout                                                          ;
; lab7:calculator|memory:RAM|RAM[3][0]                                                                                                 ; Lost fanout                                                          ;
; lab7:calculator|memory:RAM|RAM[2][7]                                                                                                 ; Lost fanout                                                          ;
; lab7:calculator|memory:RAM|RAM[2][6]                                                                                                 ; Lost fanout                                                          ;
; lab7:calculator|memory:RAM|RAM[2][5]                                                                                                 ; Lost fanout                                                          ;
; lab7:calculator|memory:RAM|RAM[2][4]                                                                                                 ; Lost fanout                                                          ;
; lab7:calculator|memory:RAM|RAM[2][3]                                                                                                 ; Lost fanout                                                          ;
; lab7:calculator|memory:RAM|RAM[2][2]                                                                                                 ; Lost fanout                                                          ;
; lab7:calculator|memory:RAM|RAM[2][1]                                                                                                 ; Lost fanout                                                          ;
; lab7:calculator|memory:RAM|RAM[2][0]                                                                                                 ; Lost fanout                                                          ;
; lab7:calculator|three_digit_display:disp|hundreds_bcd[2]                                                                             ; Merged with lab7:calculator|three_digit_display:disp|hundreds_bcd[3] ;
; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4] ; Stuck at GND due to stuck port data_in                               ;
; Total Number of Removed Registers = 22                                                                                               ;                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 241   ;
; Number of registers using Synchronous Clear  ; 7     ;
; Number of registers using Synchronous Load   ; 41    ;
; Number of registers using Asynchronous Clear ; 149   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 133   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; lab7:calculator|three_digit_display:disp|ones_bcd[0]                                                                                                                                                                                                                                                                            ; 7       ;
; lab7:calculator|three_digit_display:disp|ones_bcd[1]                                                                                                                                                                                                                                                                            ; 7       ;
; lab7:calculator|three_digit_display:disp|ones_bcd[2]                                                                                                                                                                                                                                                                            ; 7       ;
; lab7:calculator|three_digit_display:disp|ones_bcd[3]                                                                                                                                                                                                                                                                            ; 7       ;
; lab7:calculator|three_digit_display:disp|tens_bcd[0]                                                                                                                                                                                                                                                                            ; 7       ;
; lab7:calculator|three_digit_display:disp|tens_bcd[1]                                                                                                                                                                                                                                                                            ; 7       ;
; lab7:calculator|three_digit_display:disp|tens_bcd[2]                                                                                                                                                                                                                                                                            ; 7       ;
; lab7:calculator|three_digit_display:disp|tens_bcd[3]                                                                                                                                                                                                                                                                            ; 7       ;
; lab7:calculator|three_digit_display:disp|hundreds_bcd[0]                                                                                                                                                                                                                                                                        ; 7       ;
; lab7:calculator|three_digit_display:disp|hundreds_bcd[1]                                                                                                                                                                                                                                                                        ; 6       ;
; lab7:calculator|three_digit_display:disp|hundreds_bcd[3]                                                                                                                                                                                                                                                                        ; 6       ;
; rising_edge_synchronizer:edge_detect_exe|input_zz                                                                                                                                                                                                                                                                               ; 2       ;
; rising_edge_synchronizer:edge_detect_exe|input_zzz                                                                                                                                                                                                                                                                              ; 1       ;
; rising_edge_synchronizer:edge_detect_exe|input_z                                                                                                                                                                                                                                                                                ; 1       ;
; lab7:calculator|rising_edge_synchronizer:detect_mr|input_zz                                                                                                                                                                                                                                                                     ; 2       ;
; lab7:calculator|rising_edge_synchronizer:detect_mr|input_zzz                                                                                                                                                                                                                                                                    ; 1       ;
; lab7:calculator|rising_edge_synchronizer:detect_ms|input_zz                                                                                                                                                                                                                                                                     ; 2       ;
; lab7:calculator|rising_edge_synchronizer:detect_ms|input_zzz                                                                                                                                                                                                                                                                    ; 1       ;
; lab7:calculator|rising_edge_synchronizer:detect_exe|input_zz                                                                                                                                                                                                                                                                    ; 2       ;
; lab7:calculator|rising_edge_synchronizer:detect_exe|input_zzz                                                                                                                                                                                                                                                                   ; 1       ;
; lab7:calculator|rising_edge_synchronizer:detect_mr|input_z                                                                                                                                                                                                                                                                      ; 1       ;
; lab7:calculator|rising_edge_synchronizer:detect_ms|input_z                                                                                                                                                                                                                                                                      ; 1       ;
; lab7:calculator|rising_edge_synchronizer:detect_exe|input_z                                                                                                                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 25                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|lab7:calculator|alu:calc_unit|result_temp[0]                                                                                                                             ;
; 26:1               ; 4 bits    ; 68 LEs        ; 52 LEs               ; 16 LEs                 ; Yes        ; |top|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+----------------------------+
; Parameter Name                     ; Value                   ; Type                       ;
+------------------------------------+-------------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                    ;
; OPERATION_MODE                     ; ROM                     ; Untyped                    ;
; WIDTH_A                            ; 16                      ; Signed Integer             ;
; WIDTHAD_A                          ; 5                       ; Signed Integer             ;
; NUMWORDS_A                         ; 32                      ; Signed Integer             ;
; OUTDATA_REG_A                      ; CLOCK0                  ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                    ;
; WIDTH_B                            ; 1                       ; Signed Integer             ;
; WIDTHAD_B                          ; 1                       ; Signed Integer             ;
; NUMWORDS_B                         ; 0                       ; Signed Integer             ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                       ; Signed Integer             ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                    ;
; BYTE_SIZE                          ; 8                       ; Signed Integer             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                    ;
; INIT_FILE                          ; ../../src/rom/blink.mif ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                       ; Signed Integer             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                       ; Signed Integer             ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_9744         ; Untyped                    ;
+------------------------------------+-------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7:calculator|clock_synchronizer:sw_clk_sync ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; bit_width      ; 10    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7:calculator|clock_synchronizer:key_clk_sync ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; bit_width      ; 4     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab7:calculator|memory:RAM ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; addr_width     ; 2     ; Signed Integer                                 ;
; data_width     ; 8     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab7:calculator|alu:calc_unit|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                              ;
; LPM_WIDTHD             ; 16             ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_7dm ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 1                                            ;
; Entity Instance                           ; rom:rom_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                          ;
;     -- WIDTH_A                            ; 16                                           ;
;     -- NUMWORDS_A                         ; 32                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                       ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 0                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7:calculator|three_digit_display:disp|seven_seg:disp4" ;
+--------+-------+----------+----------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                  ;
+--------+-------+----------+----------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                             ;
+--------+-------+----------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7:calculator|three_digit_display:disp|seven_seg:disp2" ;
+--------+-------+----------+----------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                  ;
+--------+-------+----------+----------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                             ;
+--------+-------+----------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7:calculator|three_digit_display:disp|seven_seg:disp0" ;
+--------+-------+----------+----------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                  ;
+--------+-------+----------+----------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                             ;
+--------+-------+----------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7:calculator|clock_synchronizer:key_clk_sync"                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; sync_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab7:calculator"                                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ledr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rom:rom_inst"                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; q[15..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                          ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------+
; 0              ; rom         ; 16    ; 32    ; Read/Write ; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 154                         ;
;     CLR               ; 65                          ;
;     CLR SLD           ; 16                          ;
;     ENA               ; 23                          ;
;     ENA CLR           ; 26                          ;
;     ENA CLR SLD       ; 8                           ;
;     ENA SLD           ; 16                          ;
; arriav_lcell_comb     ; 427                         ;
;     arith             ; 167                         ;
;         0 data inputs ; 23                          ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 14                          ;
;         4 data inputs ; 69                          ;
;         5 data inputs ; 41                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 259                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 82                          ;
;         3 data inputs ; 57                          ;
;         4 data inputs ; 63                          ;
;         5 data inputs ; 33                          ;
;         6 data inputs ; 16                          ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 62                          ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 31.00                       ;
; Average LUT depth     ; 17.32                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+--------------------------------+
; Analysis & Synthesis Equations ;
+--------------------------------+
The equations can be found in C:/projects/HDL_Course/HDL/Lab8/hw/output_files/top.map.eqn.


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Jul 26 15:34:01 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab8/src/clock_synchronizer.vhd
    Info (12022): Found design unit 1: clock_synchronizer_pkg File: C:/projects/HDL_Course/HDL/Lab8/src/clock_synchronizer.vhd Line: 38
    Info (12022): Found design unit 2: clock_synchronizer-behav File: C:/projects/HDL_Course/HDL/Lab8/src/clock_synchronizer.vhd Line: 77
    Info (12023): Found entity 1: clock_synchronizer File: C:/projects/HDL_Course/HDL/Lab8/src/clock_synchronizer.vhd Line: 65
Info (12021): Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab8/src/rising_edge_synchronizer.vhd
    Info (12022): Found design unit 1: rising_edge_synchronizer_pkg File: C:/projects/HDL_Course/HDL/Lab8/src/rising_edge_synchronizer.vhd Line: 8
    Info (12022): Found design unit 2: rising_edge_synchronizer-beh File: C:/projects/HDL_Course/HDL/Lab8/src/rising_edge_synchronizer.vhd Line: 31
    Info (12023): Found entity 1: rising_edge_synchronizer File: C:/projects/HDL_Course/HDL/Lab8/src/rising_edge_synchronizer.vhd Line: 22
Info (12021): Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab8/src/alu.vhd
    Info (12022): Found design unit 1: alu_pkg File: C:/projects/HDL_Course/HDL/Lab8/src/alu.vhd Line: 9
    Info (12022): Found design unit 2: alu-beh File: C:/projects/HDL_Course/HDL/Lab8/src/alu.vhd Line: 37
    Info (12023): Found entity 1: alu File: C:/projects/HDL_Course/HDL/Lab8/src/alu.vhd Line: 26
Info (12021): Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab8/src/memory.vhd
    Info (12022): Found design unit 1: memory_pkg File: C:/projects/HDL_Course/HDL/Lab8/src/memory.vhd Line: 9
    Info (12022): Found design unit 2: memory-beh File: C:/projects/HDL_Course/HDL/Lab8/src/memory.vhd Line: 41
    Info (12023): Found entity 1: memory File: C:/projects/HDL_Course/HDL/Lab8/src/memory.vhd Line: 28
Info (12021): Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab8/src/seven_seg.vhd
    Info (12022): Found design unit 1: seven_seg_pkg File: C:/projects/HDL_Course/HDL/Lab8/src/seven_seg.vhd Line: 41
    Info (12022): Found design unit 2: seven_seg-behave File: C:/projects/HDL_Course/HDL/Lab8/src/seven_seg.vhd Line: 92
    Info (12023): Found entity 1: seven_seg File: C:/projects/HDL_Course/HDL/Lab8/src/seven_seg.vhd Line: 84
Info (12021): Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab8/src/three_digit_display.vhd
    Info (12022): Found design unit 1: three_digit_display_pkg File: C:/projects/HDL_Course/HDL/Lab8/src/three_digit_display.vhd Line: 41
    Info (12022): Found design unit 2: three_digit_display-behave File: C:/projects/HDL_Course/HDL/Lab8/src/three_digit_display.vhd Line: 83
    Info (12023): Found entity 1: three_digit_display File: C:/projects/HDL_Course/HDL/Lab8/src/three_digit_display.vhd Line: 71
Info (12021): Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab8/src/fsm.vhd
    Info (12022): Found design unit 1: fsm_pkg File: C:/projects/HDL_Course/HDL/Lab8/src/fsm.vhd Line: 43
    Info (12022): Found design unit 2: fsm-behave File: C:/projects/HDL_Course/HDL/Lab8/src/fsm.vhd Line: 89
    Info (12023): Found entity 1: fsm File: C:/projects/HDL_Course/HDL/Lab8/src/fsm.vhd Line: 73
Info (12021): Found 2 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab8/src/rom/rom.vhd
    Info (12022): Found design unit 1: rom-SYN File: C:/projects/HDL_Course/HDL/Lab8/src/rom/rom.vhd Line: 52
    Info (12023): Found entity 1: rom File: C:/projects/HDL_Course/HDL/Lab8/src/rom/rom.vhd Line: 42
Info (12021): Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab8/src/lab7.vhd
    Info (12022): Found design unit 1: lab7_pkg File: C:/projects/HDL_Course/HDL/Lab8/src/lab7.vhd Line: 30
    Info (12022): Found design unit 2: lab7-arch File: C:/projects/HDL_Course/HDL/Lab8/src/lab7.vhd Line: 73
    Info (12023): Found entity 1: lab7 File: C:/projects/HDL_Course/HDL/Lab8/src/lab7.vhd Line: 60
Info (12021): Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab8/src/top.vhd
    Info (12022): Found design unit 1: top_pkg File: C:/projects/HDL_Course/HDL/Lab8/src/top.vhd Line: 30
    Info (12022): Found design unit 2: top-arch File: C:/projects/HDL_Course/HDL/Lab8/src/top.vhd Line: 70
    Info (12023): Found entity 1: top File: C:/projects/HDL_Course/HDL/Lab8/src/top.vhd Line: 58
Warning (12019): Can't analyze file -- file ../src/top_tb.vhd is missing
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.vhd(82): object "instruc_reg" assigned a value but never read File: C:/projects/HDL_Course/HDL/Lab8/src/top.vhd Line: 82
Warning (10873): Using initial value X (don't care) for net "LEDR[8..5]" at top.vhd(63) File: C:/projects/HDL_Course/HDL/Lab8/src/top.vhd Line: 63
Info (12128): Elaborating entity "rising_edge_synchronizer" for hierarchy "rising_edge_synchronizer:edge_detect_exe" File: C:/projects/HDL_Course/HDL/Lab8/src/top.vhd Line: 110
Info (12128): Elaborating entity "rom" for hierarchy "rom:rom_inst" File: C:/projects/HDL_Course/HDL/Lab8/src/top.vhd Line: 131
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom:rom_inst|altsyncram:altsyncram_component" File: C:/projects/HDL_Course/HDL/Lab8/src/rom/rom.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "rom:rom_inst|altsyncram:altsyncram_component" File: C:/projects/HDL_Course/HDL/Lab8/src/rom/rom.vhd Line: 59
Info (12133): Instantiated megafunction "rom:rom_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/projects/HDL_Course/HDL/Lab8/src/rom/rom.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../../src/rom/blink.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=rom"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9744.tdf
    Info (12023): Found entity 1: altsyncram_9744 File: C:/projects/HDL_Course/HDL/Lab8/hw/project/db/altsyncram_9744.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_9744" for hierarchy "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kn43.tdf
    Info (12023): Found entity 1: altsyncram_kn43 File: C:/projects/HDL_Course/HDL/Lab8/hw/project/db/altsyncram_kn43.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kn43" for hierarchy "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|altsyncram_kn43:altsyncram1" File: C:/projects/HDL_Course/HDL/Lab8/hw/project/db/altsyncram_9744.tdf Line: 34
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/projects/HDL_Course/HDL/Lab8/hw/project/db/altsyncram_9744.tdf Line: 35
Info (12130): Elaborated megafunction instantiation "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/projects/HDL_Course/HDL/Lab8/hw/project/db/altsyncram_9744.tdf Line: 35
Info (12133): Instantiated megafunction "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/projects/HDL_Course/HDL/Lab8/hw/project/db/altsyncram_9744.tdf Line: 35
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1919905024"
    Info (12134): Parameter "NUMWORDS" = "32"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "5"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_9744:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "lab7" for hierarchy "lab7:calculator" File: C:/projects/HDL_Course/HDL/Lab8/src/top.vhd Line: 167
Warning (10036): Verilog HDL or VHDL warning at lab7.vhd(77): object "key_sync" assigned a value but never read File: C:/projects/HDL_Course/HDL/Lab8/src/lab7.vhd Line: 77
Info (12128): Elaborating entity "clock_synchronizer" for hierarchy "lab7:calculator|clock_synchronizer:sw_clk_sync" File: C:/projects/HDL_Course/HDL/Lab8/src/lab7.vhd Line: 106
Info (12128): Elaborating entity "clock_synchronizer" for hierarchy "lab7:calculator|clock_synchronizer:key_clk_sync" File: C:/projects/HDL_Course/HDL/Lab8/src/lab7.vhd Line: 117
Info (12128): Elaborating entity "fsm" for hierarchy "lab7:calculator|fsm:state_machine" File: C:/projects/HDL_Course/HDL/Lab8/src/lab7.vhd Line: 156
Info (12128): Elaborating entity "memory" for hierarchy "lab7:calculator|memory:RAM" File: C:/projects/HDL_Course/HDL/Lab8/src/lab7.vhd Line: 170
Warning (10492): VHDL Process Statement warning at memory.vhd(50): signal "reset_n" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/projects/HDL_Course/HDL/Lab8/src/memory.vhd Line: 50
Info (12128): Elaborating entity "alu" for hierarchy "lab7:calculator|alu:calc_unit" File: C:/projects/HDL_Course/HDL/Lab8/src/lab7.vhd Line: 184
Info (12128): Elaborating entity "three_digit_display" for hierarchy "lab7:calculator|three_digit_display:disp" File: C:/projects/HDL_Course/HDL/Lab8/src/lab7.vhd Line: 210
Info (12128): Elaborating entity "seven_seg" for hierarchy "lab7:calculator|three_digit_display:disp|seven_seg:disp0" File: C:/projects/HDL_Course/HDL/Lab8/src/three_digit_display.vhd Line: 91
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.07.26.15:34:18 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/projects/HDL_Course/HDL/Lab8/hw/project/db/ip/sld4d43b179/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/projects/HDL_Course/HDL/Lab8/hw/project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/projects/HDL_Course/HDL/Lab8/hw/project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/projects/HDL_Course/HDL/Lab8/hw/project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/projects/HDL_Course/HDL/Lab8/hw/project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/projects/HDL_Course/HDL/Lab8/hw/project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/projects/HDL_Course/HDL/Lab8/hw/project/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lab7:calculator|alu:calc_unit|Div0" File: C:/projects/HDL_Course/HDL/Lab8/src/alu.vhd Line: 54
Info (12130): Elaborated megafunction instantiation "lab7:calculator|alu:calc_unit|lpm_divide:Div0" File: C:/projects/HDL_Course/HDL/Lab8/src/alu.vhd Line: 54
Info (12133): Instantiated megafunction "lab7:calculator|alu:calc_unit|lpm_divide:Div0" with the following parameter: File: C:/projects/HDL_Course/HDL/Lab8/src/alu.vhd Line: 54
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7dm.tdf
    Info (12023): Found entity 1: lpm_divide_7dm File: C:/projects/HDL_Course/HDL/Lab8/hw/project/db/lpm_divide_7dm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh File: C:/projects/HDL_Course/HDL/Lab8/hw/project/db/sign_div_unsign_dnh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf
    Info (12023): Found entity 1: alt_u_div_03f File: C:/projects/HDL_Course/HDL/Lab8/hw/project/db/alt_u_div_03f.tdf Line: 22
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/projects/HDL_Course/HDL/Lab8/src/top.vhd Line: 63
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/projects/HDL_Course/HDL/Lab8/src/top.vhd Line: 63
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/projects/HDL_Course/HDL/Lab8/src/top.vhd Line: 63
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/projects/HDL_Course/HDL/Lab8/src/top.vhd Line: 63
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register lab7:calculator|three_digit_display:disp|ones_bcd[0] will power up to High File: C:/projects/HDL_Course/HDL/Lab8/src/three_digit_display.vhd Line: 124
    Critical Warning (18010): Register lab7:calculator|three_digit_display:disp|ones_bcd[1] will power up to High File: C:/projects/HDL_Course/HDL/Lab8/src/three_digit_display.vhd Line: 124
    Critical Warning (18010): Register lab7:calculator|three_digit_display:disp|ones_bcd[2] will power up to High File: C:/projects/HDL_Course/HDL/Lab8/src/three_digit_display.vhd Line: 124
    Critical Warning (18010): Register lab7:calculator|three_digit_display:disp|ones_bcd[3] will power up to High File: C:/projects/HDL_Course/HDL/Lab8/src/three_digit_display.vhd Line: 124
    Critical Warning (18010): Register lab7:calculator|three_digit_display:disp|tens_bcd[0] will power up to High File: C:/projects/HDL_Course/HDL/Lab8/src/three_digit_display.vhd Line: 124
    Critical Warning (18010): Register lab7:calculator|three_digit_display:disp|tens_bcd[1] will power up to High File: C:/projects/HDL_Course/HDL/Lab8/src/three_digit_display.vhd Line: 124
    Critical Warning (18010): Register lab7:calculator|three_digit_display:disp|tens_bcd[2] will power up to High File: C:/projects/HDL_Course/HDL/Lab8/src/three_digit_display.vhd Line: 124
    Critical Warning (18010): Register lab7:calculator|three_digit_display:disp|tens_bcd[3] will power up to High File: C:/projects/HDL_Course/HDL/Lab8/src/three_digit_display.vhd Line: 124
    Critical Warning (18010): Register lab7:calculator|three_digit_display:disp|hundreds_bcd[0] will power up to High File: C:/projects/HDL_Course/HDL/Lab8/src/three_digit_display.vhd Line: 124
    Critical Warning (18010): Register lab7:calculator|three_digit_display:disp|hundreds_bcd[1] will power up to High File: C:/projects/HDL_Course/HDL/Lab8/src/three_digit_display.vhd Line: 124
    Critical Warning (18010): Register lab7:calculator|three_digit_display:disp|hundreds_bcd[3] will power up to High File: C:/projects/HDL_Course/HDL/Lab8/src/three_digit_display.vhd Line: 124
Info (17049): 16 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/projects/HDL_Course/HDL/Lab8/src/top.vhd Line: 61
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/projects/HDL_Course/HDL/Lab8/src/top.vhd Line: 61
Info (21057): Implemented 705 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 31 output pins
    Info (21061): Implemented 648 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 4883 megabytes
    Info: Processing ended: Wed Jul 26 15:34:29 2023
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:46


