// Seed: 1326199062
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output logic [7:0] id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_1
  );
  assign id_2[1] = -1;
  wire id_5;
  ;
endmodule
module module_2 #(
    parameter id_1 = 32'd93
) (
    _id_1,
    id_2,
    id_3
);
  inout supply0 id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
  inout wire _id_1;
  assign id_3 = -1;
  wire id_4;
  ;
  logic [id_1 : 1] id_5, id_6;
endmodule
