Analysis & Synthesis report for pre_accelerators
Tue Sep  3 13:18:36 2024
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1
 18. Source assignments for MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_9rg4:auto_generated|altsyncram_iae3:altsyncram1
 19. Source assignments for sld_signaltap:auto_signaltap_0
 20. Parameter Settings for User Entity Instance: Top-level Entity: |MCU
 21. Parameter Settings for User Entity Instance: pll2:pll0|pll2_0002:pll2_inst|altera_pll:altera_pll_i
 22. Parameter Settings for User Entity Instance: MIPS:cpu
 23. Parameter Settings for User Entity Instance: MIPS:cpu|Ifetch:IFE
 24. Parameter Settings for User Entity Instance: MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory
 25. Parameter Settings for User Entity Instance: MIPS:cpu|dmemory:MEM
 26. Parameter Settings for User Entity Instance: MIPS:cpu|dmemory:MEM|altsyncram:data_memory
 27. Parameter Settings for User Entity Instance: GPIO_handler:GPIO
 28. Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:HEX0_inst
 29. Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:HEX1_inst
 30. Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:HEX2_inst
 31. Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:HEX3_inst
 32. Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:HEX4_inst
 33. Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:HEX5_inst
 34. Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:LEDR_inst
 35. Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPI:SW_inst
 36. Parameter Settings for User Entity Instance: interupt_handler:INT_handler
 37. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 38. altsyncram Parameter Settings by Entity Instance
 39. Port Connectivity Checks: "interupt_handler:INT_handler"
 40. Port Connectivity Checks: "GPIO_handler:GPIO|OptAddrDecoder:ADecoder"
 41. Port Connectivity Checks: "MIPS:cpu|dmemory:MEM"
 42. Port Connectivity Checks: "MIPS:cpu|control:CTL"
 43. Port Connectivity Checks: "MIPS:cpu"
 44. Port Connectivity Checks: "pll2:pll0"
 45. Signal Tap Logic Analyzer Settings
 46. In-System Memory Content Editor Settings
 47. Post-Synthesis Netlist Statistics for Top Partition
 48. Elapsed Time Per Partition
 49. Connections to In-System Debugging Instance "auto_signaltap_0"
 50. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Sep  3 13:18:35 2024       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                   ; pre_accelerators                            ;
; Top-level Entity Name           ; MCU                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 5754                                        ;
; Total pins                      ; 280                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,757,184                                   ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; MCU                ; pre_accelerators   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                                 ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../../ModelSim/DUT/interupt_handler.vhd                            ; yes             ; User VHDL File                               ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd                                                          ;             ;
; ../../ModelSim/DUT/interupt_FSM.vhd                                ; yes             ; User VHDL File                               ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_FSM.vhd                                                              ;             ;
; ../../ModelSim/DUT/segDecoder.vhd                                  ; yes             ; User VHDL File                               ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/segDecoder.vhd                                                                ;             ;
; ../../ModelSim/DUT/GPI.vhd                                         ; yes             ; User VHDL File                               ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPI.vhd                                                                       ;             ;
; ../../ModelSim/DUT/OptAddressDecoder.vhd                           ; yes             ; User VHDL File                               ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/OptAddressDecoder.vhd                                                         ;             ;
; ../../ModelSim/DUT/GPO.vhd                                         ; yes             ; User VHDL File                               ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd                                                                       ;             ;
; ../../ModelSim/DUT/GPIO_handler.vhd                                ; yes             ; User VHDL File                               ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPIO_handler.vhd                                                              ;             ;
; ../../ModelSim/DUT/MCU.vhd                                         ; yes             ; User VHDL File                               ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd                                                                       ;             ;
; ../../ModelSim/DUT/aux_package.vhd                                 ; yes             ; User VHDL File                               ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/aux_package.vhd                                                               ;             ;
; ../../ModelSim/DUT/MIPS.vhd                                        ; yes             ; User VHDL File                               ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd                                                                      ;             ;
; ../../ModelSim/DUT/IFETCH.VHD                                      ; yes             ; User VHDL File                               ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IFETCH.VHD                                                                    ;             ;
; ../../ModelSim/DUT/IDECODE.VHD                                     ; yes             ; User VHDL File                               ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IDECODE.VHD                                                                   ;             ;
; ../../ModelSim/DUT/EXECUTE.VHD                                     ; yes             ; User VHDL File                               ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/EXECUTE.VHD                                                                   ;             ;
; ../../ModelSim/DUT/DMEMORY.VHD                                     ; yes             ; User VHDL File                               ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/DMEMORY.VHD                                                                   ;             ;
; ../../ModelSim/DUT/CONTROL.VHD                                     ; yes             ; User VHDL File                               ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/CONTROL.VHD                                                                   ;             ;
; pll2.vhd                                                           ; yes             ; User Wizard-Generated File                   ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/pll2.vhd                                                           ; pll2        ;
; pll2/pll2_0002.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/pll2/pll2_0002.v                                                   ; pll2        ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/altera_pll.v                                                                                                                              ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                            ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                     ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                               ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                            ;             ;
; aglobal211.inc                                                     ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/aglobal211.inc                                                                                                                            ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                             ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/altrom.inc                                                                                                                                ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/altram.inc                                                                                                                                ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/altdpram.inc                                                                                                                              ;             ;
; db/altsyncram_gde4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_gde4.tdf                                             ;             ;
; db/altsyncram_cnc3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/intel/fpga_lite/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                                                                                       ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/intel/fpga_lite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                             ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/intel/fpga_lite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                         ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/intel/fpga_lite/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                            ;             ;
; db/altsyncram_9rg4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_9rg4.tdf                                             ;             ;
; db/altsyncram_iae3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_iae3.tdf                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                                         ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intel/fpga_lite/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                                                    ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/intel/fpga_lite/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                                       ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                                          ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                                          ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/dffeea.inc                                                                                                                                ;             ;
; sld_ela_trigger.tdf                                                ; yes             ; Encrypted Megafunction                       ; d:/intel/fpga_lite/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                                                                                                       ;             ;
; db/sld_ela_trigger_fop.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/sld_ela_trigger_fop.tdf                                         ;             ;
; db/sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd.v         ; yes             ; Encrypted Auto-Generated Megafunction        ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd.v         ;             ;
; sld_alt_reduction.vhd                                              ; yes             ; Encrypted Megafunction                       ; d:/intel/fpga_lite/quartus/libraries/megafunctions/sld_alt_reduction.vhd                                                                                                                     ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/intel/fpga_lite/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                                             ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/intel/fpga_lite/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                                              ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/intel/fpga_lite/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                                                    ;             ;
; db/altsyncram_vk84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_vk84.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/altdpram.tdf                                                                                                                              ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                                            ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                                               ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                                                       ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/altsyncram.inc                                                                                                                            ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                                               ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/muxlut.inc                                                                                                                                ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/bypassff.inc                                                                                                                              ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/altshift.inc                                                                                                                              ;             ;
; db/mux_flc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/mux_flc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                                            ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/declut.inc                                                                                                                                ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                                           ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                                           ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                                           ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/cmpconst.inc                                                                                                                              ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                                           ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/intel/fpga_lite/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                                                   ;             ;
; db/cntr_nai.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cntr_nai.tdf                                                    ;             ;
; db/cmpr_h9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cmpr_h9c.tdf                                                    ;             ;
; db/cntr_82j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cntr_82j.tdf                                                    ;             ;
; db/cntr_29i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cntr_29i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cmpr_99c.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/intel/fpga_lite/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                               ; altera_sld  ;
; db/ip/sld42afd3ef/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/intel/fpga_lite/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                          ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                        ;
+---------------------------------------------+----------------------------------------------------------------------+
; Resource                                    ; Usage                                                                ;
+---------------------------------------------+----------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 3614                                                                 ;
;                                             ;                                                                      ;
; Combinational ALUT usage for logic          ; 2206                                                                 ;
;     -- 7 input functions                    ; 10                                                                   ;
;     -- 6 input functions                    ; 1232                                                                 ;
;     -- 5 input functions                    ; 266                                                                  ;
;     -- 4 input functions                    ; 329                                                                  ;
;     -- <=3 input functions                  ; 369                                                                  ;
;                                             ;                                                                      ;
; Dedicated logic registers                   ; 5754                                                                 ;
;                                             ;                                                                      ;
; I/O pins                                    ; 280                                                                  ;
; Total MLAB memory bits                      ; 0                                                                    ;
; Total block memory bits                     ; 1757184                                                              ;
;                                             ;                                                                      ;
; Total DSP Blocks                            ; 2                                                                    ;
;                                             ;                                                                      ;
; Total PLLs                                  ; 1                                                                    ;
;     -- PLLs                                 ; 1                                                                    ;
;                                             ;                                                                      ;
; Maximum fan-out node                        ; pll2:pll0|pll2_0002:pll2_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 3608                                                                 ;
; Total fan-out                               ; 42869                                                                ;
; Average fan-out                             ; 4.76                                                                 ;
+---------------------------------------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                  ; Entity Name                                           ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+
; |MCU                                                                                                                                    ; 2206 (5)            ; 5754 (0)                  ; 1757184           ; 2          ; 280  ; 0            ; |MCU                                                                                                                                                                                                                                                                                                                                                                                                 ; MCU                                                   ; work         ;
;    |GPIO_handler:GPIO|                                                                                                                  ; 115 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|GPIO_handler:GPIO                                                                                                                                                                                                                                                                                                                                                                               ; GPIO_handler                                          ; work         ;
;       |GPI:SW_inst|                                                                                                                     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|GPIO_handler:GPIO|GPI:SW_inst                                                                                                                                                                                                                                                                                                                                                                   ; GPI                                                   ; work         ;
;       |GPO:HEX0_inst|                                                                                                                   ; 18 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|GPIO_handler:GPIO|GPO:HEX0_inst                                                                                                                                                                                                                                                                                                                                                                 ; GPO                                                   ; work         ;
;          |segDecoder:\SEG:segDec|                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|GPIO_handler:GPIO|GPO:HEX0_inst|segDecoder:\SEG:segDec                                                                                                                                                                                                                                                                                                                                          ; segDecoder                                            ; work         ;
;       |GPO:HEX1_inst|                                                                                                                   ; 18 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|GPIO_handler:GPIO|GPO:HEX1_inst                                                                                                                                                                                                                                                                                                                                                                 ; GPO                                                   ; work         ;
;          |segDecoder:\SEG:segDec|                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|GPIO_handler:GPIO|GPO:HEX1_inst|segDecoder:\SEG:segDec                                                                                                                                                                                                                                                                                                                                          ; segDecoder                                            ; work         ;
;       |GPO:HEX2_inst|                                                                                                                   ; 16 (9)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|GPIO_handler:GPIO|GPO:HEX2_inst                                                                                                                                                                                                                                                                                                                                                                 ; GPO                                                   ; work         ;
;          |segDecoder:\SEG:segDec|                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|GPIO_handler:GPIO|GPO:HEX2_inst|segDecoder:\SEG:segDec                                                                                                                                                                                                                                                                                                                                          ; segDecoder                                            ; work         ;
;       |GPO:HEX3_inst|                                                                                                                   ; 17 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|GPIO_handler:GPIO|GPO:HEX3_inst                                                                                                                                                                                                                                                                                                                                                                 ; GPO                                                   ; work         ;
;          |segDecoder:\SEG:segDec|                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|GPIO_handler:GPIO|GPO:HEX3_inst|segDecoder:\SEG:segDec                                                                                                                                                                                                                                                                                                                                          ; segDecoder                                            ; work         ;
;       |GPO:HEX4_inst|                                                                                                                   ; 16 (9)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|GPIO_handler:GPIO|GPO:HEX4_inst                                                                                                                                                                                                                                                                                                                                                                 ; GPO                                                   ; work         ;
;          |segDecoder:\SEG:segDec|                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|GPIO_handler:GPIO|GPO:HEX4_inst|segDecoder:\SEG:segDec                                                                                                                                                                                                                                                                                                                                          ; segDecoder                                            ; work         ;
;       |GPO:HEX5_inst|                                                                                                                   ; 17 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|GPIO_handler:GPIO|GPO:HEX5_inst                                                                                                                                                                                                                                                                                                                                                                 ; GPO                                                   ; work         ;
;          |segDecoder:\SEG:segDec|                                                                                                       ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|GPIO_handler:GPIO|GPO:HEX5_inst|segDecoder:\SEG:segDec                                                                                                                                                                                                                                                                                                                                          ; segDecoder                                            ; work         ;
;       |GPO:LEDR_inst|                                                                                                                   ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|GPIO_handler:GPIO|GPO:LEDR_inst                                                                                                                                                                                                                                                                                                                                                                 ; GPO                                                   ; work         ;
;    |MIPS:cpu|                                                                                                                           ; 896 (63)            ; 206 (0)                   ; 65536             ; 2          ; 0    ; 0            ; |MCU|MIPS:cpu                                                                                                                                                                                                                                                                                                                                                                                        ; MIPS                                                  ; work         ;
;       |Execute:EXE|                                                                                                                     ; 594 (594)           ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |MCU|MIPS:cpu|Execute:EXE                                                                                                                                                                                                                                                                                                                                                                            ; Execute                                               ; work         ;
;       |Idecode:ID|                                                                                                                      ; 103 (103)           ; 65 (65)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|MIPS:cpu|Idecode:ID                                                                                                                                                                                                                                                                                                                                                                             ; Idecode                                               ; work         ;
;       |Ifetch:IFE|                                                                                                                      ; 71 (21)             ; 74 (8)                    ; 32768             ; 0          ; 0    ; 0            ; |MCU|MIPS:cpu|Ifetch:IFE                                                                                                                                                                                                                                                                                                                                                                             ; Ifetch                                                ; work         ;
;          |altsyncram:inst_memory|                                                                                                       ; 50 (0)              ; 66 (0)                    ; 32768             ; 0          ; 0    ; 0            ; |MCU|MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory                                                                                                                                                                                                                                                                                                                                                      ; altsyncram                                            ; work         ;
;             |altsyncram_gde4:auto_generated|                                                                                            ; 50 (0)              ; 66 (0)                    ; 32768             ; 0          ; 0    ; 0            ; |MCU|MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated                                                                                                                                                                                                                                                                                                                       ; altsyncram_gde4                                       ; work         ;
;                |altsyncram_cnc3:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |MCU|MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1                                                                                                                                                                                                                                                                                           ; altsyncram_cnc3                                       ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 50 (32)             ; 66 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                                                                             ; sld_mod_ram_rom                                       ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                                                                          ; sld_rom_sr                                            ; work         ;
;       |control:CTL|                                                                                                                     ; 16 (16)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|MIPS:cpu|control:CTL                                                                                                                                                                                                                                                                                                                                                                            ; control                                               ; work         ;
;       |dmemory:MEM|                                                                                                                     ; 49 (0)              ; 66 (0)                    ; 32768             ; 0          ; 0    ; 0            ; |MCU|MIPS:cpu|dmemory:MEM                                                                                                                                                                                                                                                                                                                                                                            ; dmemory                                               ; work         ;
;          |altsyncram:data_memory|                                                                                                       ; 49 (0)              ; 66 (0)                    ; 32768             ; 0          ; 0    ; 0            ; |MCU|MIPS:cpu|dmemory:MEM|altsyncram:data_memory                                                                                                                                                                                                                                                                                                                                                     ; altsyncram                                            ; work         ;
;             |altsyncram_9rg4:auto_generated|                                                                                            ; 49 (0)              ; 66 (0)                    ; 32768             ; 0          ; 0    ; 0            ; |MCU|MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_9rg4:auto_generated                                                                                                                                                                                                                                                                                                                      ; altsyncram_9rg4                                       ; work         ;
;                |altsyncram_iae3:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |MCU|MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_9rg4:auto_generated|altsyncram_iae3:altsyncram1                                                                                                                                                                                                                                                                                          ; altsyncram_iae3                                       ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 49 (32)             ; 66 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_9rg4:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                                                                            ; sld_mod_ram_rom                                       ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_9rg4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                                                                         ; sld_rom_sr                                            ; work         ;
;    |interupt_handler:INT_handler|                                                                                                       ; 99 (99)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|interupt_handler:INT_handler                                                                                                                                                                                                                                                                                                                                                                    ; interupt_handler                                      ; work         ;
;    |pll2:pll0|                                                                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|pll2:pll0                                                                                                                                                                                                                                                                                                                                                                                       ; pll2                                                  ; pll2         ;
;       |pll2_0002:pll2_inst|                                                                                                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|pll2:pll0|pll2_0002:pll2_inst                                                                                                                                                                                                                                                                                                                                                                   ; pll2_0002                                             ; pll2         ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|pll2:pll0|pll2_0002:pll2_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                           ; altera_pll                                            ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 126 (1)             ; 136 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                ; sld_hub                                               ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 125 (0)             ; 136 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                ; alt_sld_fab_with_jtag_input                           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 125 (0)             ; 136 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                             ; alt_sld_fab                                           ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 125 (1)             ; 136 (7)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                         ; alt_sld_fab_alt_sld_fab                               ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 124 (0)             ; 129 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                             ; alt_sld_fab_alt_sld_fab_sldfabric                     ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 124 (81)            ; 129 (100)                 ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                ; sld_jtag_hub                                          ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                        ; sld_rom_sr                                            ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                      ; sld_shadow_jsm                                        ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 965 (2)             ; 5401 (826)                ; 1691648           ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                  ; sld_signaltap                                         ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 963 (0)             ; 4575 (0)                  ; 1691648           ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                            ; sld_signaltap_impl                                    ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 963 (64)            ; 4575 (1736)               ; 1691648           ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                     ; sld_signaltap_implb                                   ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 76 (76)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                      ; altdpram                                              ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                  ; lpm_decode                                            ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                                        ; decode_vnf                                            ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 1691648           ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                     ; altsyncram                                            ; work         ;
;                |altsyncram_vk84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1691648           ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vk84:auto_generated                                                                                                                                                                                                      ; altsyncram_vk84                                       ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                      ; lpm_shiftreg                                          ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                        ; lpm_shiftreg                                          ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                             ; serial_crc_16                                         ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 83 (83)             ; 69 (69)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                          ; sld_buffer_manager                                    ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 727 (1)             ; 2154 (1)                  ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                         ; sld_ela_control                                       ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                 ; lpm_shiftreg                                          ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 725 (0)             ; 2138 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                              ; sld_ela_trigger                                       ; work         ;
;                   |sld_ela_trigger_fop:auto_generated|                                                                                  ; 725 (0)             ; 2138 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated                                                                                                                                           ; sld_ela_trigger_fop                                   ; work         ;
;                      |sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|                                                  ; 725 (413)           ; 2138 (1)                  ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1                                                                           ; sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1001|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1001                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1002|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1002                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1004|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1004                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1005|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1005                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1007|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1007                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1008|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1008                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1010|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1010                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1011|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1011                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1013|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1013                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1014|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1014                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1016|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1016                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1017|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1017                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1019|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1019                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1020|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1020                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1022|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1022                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1023|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1023                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1025|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1025                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1026|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1026                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1028|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1028                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1029|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1029                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_102|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_102                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1031|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1031                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1032|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1032                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1034|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1034                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1035|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1035                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1037|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1037                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1038|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1038                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1039|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1039                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_103|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_103                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1042|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1042                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1043|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1043                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1045|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1045                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1046|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1046                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1048|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1048                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1049|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1049                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1051|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1051                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1052|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1052                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1054|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1054                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1055|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1055                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1057|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1057                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1058|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1058                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_105|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_105                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1060|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1060                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1061|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1061                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1063|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1063                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1064|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1064                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1066|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1066                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1067|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1067                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1069|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1069                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_106|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_106                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1070|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1070                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1072|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1072                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1073|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1073                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1075|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1075                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1076|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1076                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1078|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1078                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1079|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1079                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1081|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1081                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1082|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1082                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1084|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1084                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1085|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1085                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1087|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1087                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1088|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1088                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_108|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_108                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1090|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1090                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1091|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1091                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1093|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1093                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1094|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1094                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1096|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1096                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1097|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1097                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1099|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1099                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_109|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_109                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_10|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_10                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1100|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1100                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1102|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1102                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1103|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1103                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1105|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1105                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1106|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1106                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1108|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1108                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1109|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1109                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1111|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1111                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1112|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1112                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1114|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1114                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1115|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1115                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1117|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1117                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1118|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1118                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_111|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_111                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1120|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1120                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1121|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1121                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1123|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1123                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1124|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1124                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1126|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1126                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1127|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1127                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1129|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1129                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_112|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_112                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1130|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1130                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1132|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1132                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1133|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1133                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1135|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1135                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1136|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1136                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1137|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1137                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1140|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1140                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1141|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1141                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1143|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1143                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1144|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1144                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1146|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1146                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1147|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1147                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1149|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1149                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_114|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_114                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1150|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1150                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1152|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1152                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1153|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1153                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1155|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1155                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1156|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1156                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1158|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1158                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1159|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1159                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_115|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_115                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1161|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1161                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1162|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1162                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1164|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1164                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1165|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1165                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1167|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1167                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1168|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1168                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1170|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1170                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1171|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1171                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1173|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1173                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1174|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1174                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1176|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1176                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1177|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1177                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1179|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1179                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_117|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_117                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1180|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1180                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1182|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1182                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1183|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1183                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1185|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1185                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1186|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1186                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1188|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1188                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1189|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1189                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_118|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_118                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1191|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1191                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1192|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1192                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1194|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1194                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1195|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1195                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1197|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1197                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1198|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1198                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1200|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1200                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1201|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1201                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1203|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1203                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1204|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1204                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1206|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1206                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1207|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1207                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1209|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1209                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_120|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_120                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1210|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1210                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1212|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1212                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1213|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1213                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1215|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1215                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1216|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1216                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1218|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1218                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1219|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1219                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_121|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_121                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1221|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1221                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1222|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1222                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1224|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1224                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1225|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1225                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1227|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1227                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1228|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1228                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1230|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1230                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1231|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1231                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1233|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1233                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1234|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1234                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1235|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1235                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1237|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1237                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1238|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1238                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_123|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_123                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1240|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1240                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1241|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1241                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1243|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1243                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1244|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1244                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1246|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1246                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1247|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1247                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1249|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1249                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_124|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_124                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1250|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1250                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1252|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1252                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1253|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1253                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1255|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1255                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1256|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1256                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1258|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1258                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1259|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1259                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1261|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1261                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1262|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1262                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1264|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1264                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1265|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1265                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1267|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1267                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1268|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1268                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_126|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_126                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1270|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1270                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1271|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1271                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1273|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1273                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1274|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1274                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1276|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1276                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1277|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1277                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1279|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1279                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_127|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_127                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1280|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1280                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1282|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1282                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1283|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1283                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1285|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1285                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1286|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1286                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1287|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_1287                                         ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_129|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_129                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_130|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_130                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_132|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_132                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_133|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_133                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_135|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_135                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_136|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_136                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_138|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_138                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_139|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_139                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_13|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_13                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_141|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_141                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_142|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_142                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_144|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_144                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_145|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_145                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_147|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_147                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_148|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_148                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_150|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_150                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_151|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_151                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_153|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_153                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_154|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_154                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_156|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_156                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_157|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_157                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_159|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_159                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_160|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_160                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_162|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_162                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_163|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_163                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_165|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_165                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_166|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_166                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_168|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_168                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_169|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_169                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_16|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_16                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_171|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_171                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_172|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_172                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_174|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_174                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_175|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_175                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_177|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_177                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_178|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_178                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_180|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_180                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_181|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_181                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_183|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_183                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_184|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_184                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_186|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_186                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_187|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_187                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_189|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_189                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_190|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_190                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_192|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_192                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_193|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_193                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_195|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_195                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_196|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_196                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_197|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_197                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_19|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_19                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_200|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_200                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_201|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_201                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_203|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_203                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_204|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_204                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_206|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_206                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_207|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_207                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_209|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_209                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_20|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_210|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_210                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_212|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_212                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_213|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_213                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_215|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_215                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_216|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_216                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_218|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_218                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_219|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_219                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_221|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_221                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_222|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_222                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_224|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_224                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_225|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_225                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_227|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_227                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_228|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_228                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_22|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_22                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_230|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_230                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_231|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_231                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_233|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_233                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_234|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_234                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_236|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_236                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_237|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_237                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_239|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_239                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_23|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_240|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_240                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_242|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_242                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_243|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_243                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_245|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_245                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_246|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_246                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_248|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_248                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_249|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_249                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_251|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_251                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_252|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_252                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_254|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_254                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_255|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_255                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_257|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_257                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_258|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_258                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_25|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_25                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_260|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_260                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_261|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_261                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_263|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_263                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_264|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_264                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_266|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_266                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_267|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_267                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_269|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_269                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_26|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_270|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_270                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_272|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_272                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_273|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_273                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_275|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_275                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_276|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_276                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_278|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_278                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_279|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_279                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_281|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_281                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_282|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_282                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_284|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_284                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_285|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_285                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_287|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_287                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_288|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_288                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_28|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_28                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_290|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_290                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_291|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_291                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_293|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_293                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_294|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_294                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_295|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_295                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_298|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_298                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_299|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_299                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_29|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_29                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_301|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_301                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_302|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_302                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_304|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_304                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_305|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_305                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_307|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_307                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_308|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_308                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_310|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_310                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_311|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_311                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_313|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_313                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_314|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_314                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_316|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_316                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_317|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_317                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_319|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_319                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_31|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_31                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_320|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_320                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_322|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_322                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_323|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_323                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_325|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_325                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_326|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_326                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_327|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_327                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_32|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_32                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_330|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_330                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_331|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_331                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_333|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_333                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_334|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_334                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_336|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_336                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_337|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_337                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_339|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_339                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_340|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_340                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_342|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_342                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_343|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_343                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_345|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_345                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_346|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_346                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_348|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_348                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_349|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_349                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_34|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_34                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_351|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_351                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_352|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_352                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_353|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_353                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_356|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_356                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_357|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_357                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_359|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_359                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_35|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_35                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_360|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_360                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_361|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_361                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_364|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_364                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_365|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_365                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_367|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_367                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_368|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_368                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_370|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_370                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_371|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_371                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_373|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_373                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_374|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_374                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_376|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_376                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_377|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_377                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_379|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_379                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_37|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_37                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_380|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_380                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_381|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_381                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_384|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_384                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_385|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_385                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_387|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_387                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_388|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_388                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_389|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_389                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_38|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_38                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_392|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_392                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_393|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_393                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_395|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_395                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_396|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_396                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_398|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_398                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_399|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_399                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_401|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_401                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_402|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_402                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_404|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_404                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_405|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_405                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_407|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_407                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_408|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_408                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_409|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_409                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_40|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_40                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_412|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_412                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_413|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_413                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_415|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_415                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_416|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_416                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_418|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_418                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_419|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_419                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_41|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_41                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_421|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_421                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_422|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_422                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_424|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_424                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_425|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_425                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_427|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_427                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_428|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_428                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_430|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_430                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_431|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_431                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_433|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_433                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_434|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_434                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_436|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_436                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_437|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_437                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_439|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_439                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_43|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_43                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_440|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_440                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_441|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_441                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_444|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_444                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_445|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_445                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_447|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_447                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_448|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_448                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_44|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_44                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_450|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_450                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_451|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_451                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_453|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_453                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_454|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_454                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_456|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_456                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_457|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_457                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_459|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_459                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_460|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_460                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_462|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_462                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_463|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_463                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_465|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_465                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_466|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_466                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_468|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_468                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_469|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_469                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_46|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_46                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_471|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_471                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_472|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_472                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_474|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_474                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_475|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_475                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_477|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_477                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_478|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_478                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_47|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_47                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_480|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_480                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_481|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_481                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_483|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_483                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_484|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_484                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_486|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_486                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_487|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_487                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_489|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_489                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_490|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_490                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_492|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_492                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_493|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_493                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_495|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_495                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_496|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_496                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_498|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_498                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_499|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_499                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_49|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_49                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                            ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_501|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_501                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_502|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_502                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_504|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_504                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_505|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_505                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_507|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_507                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_508|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_508                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_50|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_50                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_510|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_510                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_511|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_511                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_513|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_513                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_514|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_514                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_516|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_516                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_517|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_517                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_519|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_519                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_520|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_520                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_522|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_522                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_523|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_523                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_525|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_525                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_526|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_526                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_528|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_528                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_529|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_529                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_52|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_52                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_531|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_531                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_532|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_532                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_534|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_534                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_535|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_535                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_537|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_537                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_538|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_538                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_539|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_539                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_53|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_53                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_542|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_542                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_543|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_543                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_545|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_545                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_546|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_546                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_548|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_548                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_549|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_549                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_551|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_551                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_552|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_552                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_554|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_554                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_555|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_555                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_557|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_557                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_558|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_558                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_55|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_55                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_560|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_560                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_561|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_561                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_563|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_563                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_564|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_564                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_566|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_566                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_567|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_567                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_569|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_569                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_56|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_56                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_570|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_570                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_572|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_572                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_573|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_573                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_575|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_575                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_576|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_576                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_578|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_578                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_579|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_579                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_581|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_581                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_582|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_582                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_584|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_584                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_585|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_585                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_587|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_587                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_588|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_588                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_58|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_58                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_590|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_590                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_591|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_591                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_593|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_593                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_594|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_594                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_596|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_596                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_597|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_597                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_599|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_599                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_59|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_59                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                            ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_600|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_600                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_602|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_602                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_603|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_603                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_605|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_605                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_606|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_606                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_608|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_608                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_609|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_609                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_611|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_611                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_612|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_612                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_614|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_614                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_615|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_615                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_617|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_617                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_618|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_618                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_61|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_61                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_620|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_620                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_621|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_621                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_623|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_623                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_624|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_624                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_626|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_626                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_627|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_627                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_629|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_629                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_62|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_62                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_630|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_630                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_632|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_632                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_633|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_633                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_635|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_635                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_636|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_636                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_637|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_637                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_640|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_640                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_641|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_641                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_643|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_643                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_644|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_644                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_646|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_646                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_647|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_647                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_649|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_649                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_64|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_64                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_650|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_650                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_652|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_652                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_653|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_653                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_655|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_655                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_656|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_656                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_658|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_658                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_659|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_659                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_65|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_65                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_661|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_661                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_662|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_662                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_664|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_664                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_665|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_665                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_667|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_667                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_668|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_668                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_670|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_670                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_671|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_671                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_673|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_673                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_674|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_674                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_676|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_676                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_677|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_677                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_679|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_679                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_67|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_67                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_680|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_680                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_682|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_682                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_683|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_683                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_685|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_685                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_686|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_686                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_688|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_688                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_689|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_689                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_68|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_68                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_691|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_691                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_692|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_692                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_694|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_694                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_695|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_695                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_697|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_697                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_698|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_698                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_700|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_700                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_701|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_701                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_703|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_703                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_704|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_704                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_706|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_706                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_707|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_707                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_709|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_709                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_70|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_70                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_710|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_710                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_712|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_712                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_713|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_713                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_715|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_715                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_716|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_716                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_718|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_718                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_719|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_719                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_71|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_71                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_721|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_721                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_722|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_722                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_724|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_724                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_725|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_725                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_727|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_727                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_728|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_728                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_730|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_730                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_731|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_731                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_733|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_733                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_734|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_734                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_735|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_735                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_738|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_738                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_739|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_739                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_73|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_73                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_741|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_741                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_742|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_742                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_744|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_744                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_745|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_745                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_747|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_747                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_748|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_748                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_74|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_74                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_750|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_750                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_751|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_751                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_753|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_753                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_754|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_754                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_756|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_756                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_757|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_757                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_759|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_759                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_760|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_760                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_762|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_762                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_763|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_763                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_765|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_765                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_766|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_766                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_768|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_768                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_769|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_769                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_76|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_76                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_771|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_771                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_772|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_772                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_774|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_774                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_775|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_775                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_777|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_777                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_778|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_778                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_77|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_77                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_780|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_780                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_781|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_781                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_783|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_783                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_784|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_784                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_786|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_786                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_787|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_787                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_789|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_789                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_790|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_790                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_792|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_792                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_793|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_793                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_795|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_795                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_796|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_796                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_798|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_798                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_799|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_799                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_79|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_79                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_7|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_7                                            ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_801|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_801                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_802|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_802                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_804|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_804                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_805|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_805                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_807|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_807                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_808|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_808                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_80|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_80                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_810|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_810                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_811|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_811                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_813|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_813                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_814|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_814                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_816|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_816                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_817|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_817                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_819|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_819                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_820|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_820                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_822|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_822                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_823|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_823                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_825|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_825                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_826|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_826                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_828|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_828                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_829|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_829                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_82|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_82                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_831|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_831                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_832|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_832                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_833|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_833                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_837|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_837                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_838|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_838                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_83|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_83                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_840|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_840                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_841|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_841                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_843|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_843                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_844|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_844                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_846|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_846                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_847|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_847                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_849|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_849                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_850|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_850                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_852|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_852                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_853|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_853                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_855|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_855                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_856|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_856                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_858|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_858                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_859|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_859                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_85|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_85                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_861|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_861                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_862|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_862                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_864|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_864                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_865|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_865                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_866|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_866                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_869|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_869                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_86|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_86                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_870|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_870                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_872|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_872                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_873|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_873                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_875|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_875                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_876|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_876                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_878|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_878                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_879|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_879                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_881|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_881                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_882|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_882                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_884|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_884                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_885|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_885                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_886|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_886                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_889|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_889                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_88|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_88                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_890|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_890                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_892|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_892                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_893|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_893                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_895|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_895                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_896|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_896                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_898|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_898                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_899|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_899                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_89|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_89                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                            ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_901|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_901                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_902|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_902                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_903|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_903                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_906|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_906                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_907|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_907                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_909|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_909                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_910|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_910                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_912|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_912                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_913|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_913                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_915|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_915                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_916|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_916                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_918|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_918                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_919|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_919                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_91|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_91                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_920|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_920                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_923|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_923                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_924|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_924                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_926|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_926                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_927|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_927                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_929|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_929                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_92|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_92                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_930|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_930                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_932|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_932                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_933|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_933                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_935|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_935                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_936|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_936                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_938|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_938                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_939|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_939                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_940|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_940                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_941|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_941                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_944|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_944                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_945|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_945                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_947|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_947                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_948|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_948                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_94|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_94                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_950|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_950                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_951|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_951                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_953|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_953                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_954|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_954                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_956|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_956                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_957|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_957                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_959|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_959                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_95|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_95                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_960|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_960                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_962|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_962                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_963|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_963                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_965|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_965                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_966|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_966                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_968|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_968                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_969|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_969                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_971|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_971                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_972|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_972                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_974|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_974                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_975|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_975                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_977|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_977                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_978|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_978                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_97|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_97                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_980|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_980                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_981|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_981                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_983|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_983                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_984|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_984                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_986|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_986                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_987|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_987                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_989|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_989                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_98|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_98                                           ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_990|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_990                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_992|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_992                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_993|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_993                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_995|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_995                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_996|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_996                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_998|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_998                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_999|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_999                                          ; lpm_shiftreg                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_99|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|lpm_shiftreg:config_shiftreg_99                                           ; lpm_shiftreg                                          ; work         ;
;                         |sld_alt_reduction:unary_100|                                                                                   ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_alt_reduction:unary_100                                               ; sld_alt_reduction                                     ; work         ;
;                         |sld_alt_reduction:unary_1040|                                                                                  ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_alt_reduction:unary_1040                                              ; sld_alt_reduction                                     ; work         ;
;                         |sld_alt_reduction:unary_1138|                                                                                  ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_alt_reduction:unary_1138                                              ; sld_alt_reduction                                     ; work         ;
;                         |sld_alt_reduction:unary_198|                                                                                   ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_alt_reduction:unary_198                                               ; sld_alt_reduction                                     ; work         ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_alt_reduction:unary_1                                                 ; sld_alt_reduction                                     ; work         ;
;                         |sld_alt_reduction:unary_296|                                                                                   ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_alt_reduction:unary_296                                               ; sld_alt_reduction                                     ; work         ;
;                         |sld_alt_reduction:unary_2|                                                                                     ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_alt_reduction:unary_2                                                 ; sld_alt_reduction                                     ; work         ;
;                         |sld_alt_reduction:unary_328|                                                                                   ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_alt_reduction:unary_328                                               ; sld_alt_reduction                                     ; work         ;
;                         |sld_alt_reduction:unary_354|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_alt_reduction:unary_354                                               ; sld_alt_reduction                                     ; work         ;
;                         |sld_alt_reduction:unary_362|                                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_alt_reduction:unary_362                                               ; sld_alt_reduction                                     ; work         ;
;                         |sld_alt_reduction:unary_382|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_alt_reduction:unary_382                                               ; sld_alt_reduction                                     ; work         ;
;                         |sld_alt_reduction:unary_390|                                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_alt_reduction:unary_390                                               ; sld_alt_reduction                                     ; work         ;
;                         |sld_alt_reduction:unary_410|                                                                                   ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_alt_reduction:unary_410                                               ; sld_alt_reduction                                     ; work         ;
;                         |sld_alt_reduction:unary_442|                                                                                   ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_alt_reduction:unary_442                                               ; sld_alt_reduction                                     ; work         ;
;                         |sld_alt_reduction:unary_540|                                                                                   ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_alt_reduction:unary_540                                               ; sld_alt_reduction                                     ; work         ;
;                         |sld_alt_reduction:unary_638|                                                                                   ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_alt_reduction:unary_638                                               ; sld_alt_reduction                                     ; work         ;
;                         |sld_alt_reduction:unary_736|                                                                                   ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_alt_reduction:unary_736                                               ; sld_alt_reduction                                     ; work         ;
;                         |sld_alt_reduction:unary_834|                                                                                   ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_alt_reduction:unary_834                                               ; sld_alt_reduction                                     ; work         ;
;                         |sld_alt_reduction:unary_835|                                                                                   ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_alt_reduction:unary_835                                               ; sld_alt_reduction                                     ; work         ;
;                         |sld_alt_reduction:unary_867|                                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_alt_reduction:unary_867                                               ; sld_alt_reduction                                     ; work         ;
;                         |sld_alt_reduction:unary_887|                                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_alt_reduction:unary_887                                               ; sld_alt_reduction                                     ; work         ;
;                         |sld_alt_reduction:unary_904|                                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_alt_reduction:unary_904                                               ; sld_alt_reduction                                     ; work         ;
;                         |sld_alt_reduction:unary_921|                                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_alt_reduction:unary_921                                               ; sld_alt_reduction                                     ; work         ;
;                         |sld_alt_reduction:unary_942|                                                                                   ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_alt_reduction:unary_942                                               ; sld_alt_reduction                                     ; work         ;
;                         |sld_mbpmg:mbpm_1000|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1000                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1000|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1003|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1003                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1003|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1006|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1006                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1006|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1009|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1009                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1009|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1012|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1012                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1012|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1015|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1015                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1015|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1018|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1018                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1018|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_101|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_101                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_101|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1021|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1021                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1021|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1024|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1024                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1024|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1027|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1027                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1027|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1030|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1030                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1030|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1033|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1033                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1033|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1036|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1036                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1036|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1041|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1041                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1041|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1044|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1044                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1044|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1047|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1047                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1047|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_104|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_104                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_104|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1050|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1050                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1050|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1053|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1053                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1053|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1056|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1056                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1056|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1059|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1059                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1059|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1062|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1062                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1062|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1065|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1065                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1065|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1068|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1068                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1068|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1071|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1071                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1071|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1074|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1074                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1074|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1077|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1077                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1077|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_107|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_107                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_107|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1080|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1080                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1080|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1083|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1083                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1083|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1086|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1086                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1086|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1089|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1089                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1089|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1092|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1092                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1092|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1095|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1095                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1095|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1098|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1098                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1098|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1101|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1101                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1101|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1104|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1104                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1104|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1107|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1107                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1107|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_110|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_110                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_110|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1110|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1110                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1110|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1113|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1113                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1113|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1116|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1116                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1116|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1119|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1119                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1119|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1122|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1122                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1122|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1125|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1125                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1125|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1128|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1128                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1128|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1131|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1131                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1131|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1134|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1134                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1134|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1139|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1139                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1139|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_113|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_113                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_113|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1142|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1142                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1142|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1145|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1145                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1145|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1148|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1148                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1148|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1151|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1151                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1151|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1154|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1154                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1154|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1157|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1157                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1157|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1160|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1160                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1160|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1163|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1163                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1163|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1166|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1166                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1166|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1169|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1169                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1169|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_116|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_116                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_116|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1172|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1172                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1172|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1175|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1175                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1175|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1178|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1178                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1178|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1181|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1181                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1181|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1184|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1184                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1184|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1187|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1187                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1187|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1190|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1190                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1190|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1193|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1193                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1193|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1196|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1196                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1196|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1199|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1199                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1199|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_119|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_119                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_119|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1202|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1202                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1202|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1205|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1205                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1205|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1208|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1208                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1208|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1211|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1211                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1211|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1214|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1214                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1214|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1217|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1217                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1217|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1220|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1220                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1220|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1223|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1223                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1223|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1226|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1226                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1226|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1229|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1229                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1229|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_122|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_122                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_122|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1232|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1232                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1232|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1236|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1236                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1236|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1239|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1239                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1239|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1242|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1242                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1242|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1245|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1245                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1245|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1248|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1248                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1248|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1251|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1251                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1251|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1254|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1254                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1254|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1257|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1257                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1257|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_125|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_125                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_125|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1260|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1260                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1260|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1263|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1263                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1263|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1266|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1266                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1266|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1269|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1269                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1269|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1272|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1272                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1272|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1275|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1275                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1275|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1278|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1278                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1278|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1281|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1281                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1281|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_1284|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1284                                                       ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_1284|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_128|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_128                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_128|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_12|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_12                                                         ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_12|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_131|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_131                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_131|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_134|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_134                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_134|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_137|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_137                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_137|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_140|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_140                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_140|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_143|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_143                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_143|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_146|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_146                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_146|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_149|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_149                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_149|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_152|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_152                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_152|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_155|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_155                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_155|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_158|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_158                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_158|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_15|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_15                                                         ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_15|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_161|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_161                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_161|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_164|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_164                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_164|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_167|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_167                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_167|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_170|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_170                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_170|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_173|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_173                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_173|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_176|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_176                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_176|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_179|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_179                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_179|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_182|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_182                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_182|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_185|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_185                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_185|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_188|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_188                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_188|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_18|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_18                                                         ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_18|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_191|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_191                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_191|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_194|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_194                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_194|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_199|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_199                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_199|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_202|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_202                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_202|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_205|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_205                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_205|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_208|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_208                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_208|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_211|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_211                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_211|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_214|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_214                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_214|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_217|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_217                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_217|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_21|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_21                                                         ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_21|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_220|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_220                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_220|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_223|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_223                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_223|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_226|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_226                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_226|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_229|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_229                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_229|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_232|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_232                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_232|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_235|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_235                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_235|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_238|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_238                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_238|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_241|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_241                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_241|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_244|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_244                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_244|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_247|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_247                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_247|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_24|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_24                                                         ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_24|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_250|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_250                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_250|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_253|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_253                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_253|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_256|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_256                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_256|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_259|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_259                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_259|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_262|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_262                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_262|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_265|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_265                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_265|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_268|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_268                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_268|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_271|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_271                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_271|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_274|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_274                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_274|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_277|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_277                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_277|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_27|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_27                                                         ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_27|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_280|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_280                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_280|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_283|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_283                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_283|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_286|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_286                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_286|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_289|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_289                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_289|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_292|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_292                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_292|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_297|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_297                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_297|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_300|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_300                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_300|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_303|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_303                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_303|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_306|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_306                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_306|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_309|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_309                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_309|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_30|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_30                                                         ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_30|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_312|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_312                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_312|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_315|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_315                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_315|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_318|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_318                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_318|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_321|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_321                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_321|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_324|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_324                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_324|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_329|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_329                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_329|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_332|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_332                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_332|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_335|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_335                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_335|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_338|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_338                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_338|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_33|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_33                                                         ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_33|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_341|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_341                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_341|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_344|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_344                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_344|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_347|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_347                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_347|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_350|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_350                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_350|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_355|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_355                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_355|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_358|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_358                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_358|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_363|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_363                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_363|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_366|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_366                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_366|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_369|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_369                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_369|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_36|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_36                                                         ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_36|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_372|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_372                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_372|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_375|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_375                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_375|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_378|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_378                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_378|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_383|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_383                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_383|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_386|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_386                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_386|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_391|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_391                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_391|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_394|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_394                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_394|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_397|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_397                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_397|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_39|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_39                                                         ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_39|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_3|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_3                                                          ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1    ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_400|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_400                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_400|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_403|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_403                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_403|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_406|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_406                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_406|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_411|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_411                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_411|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_414|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_414                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_414|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_417|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_417                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_417|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_420|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_420                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_420|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_423|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_423                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_423|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_426|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_426                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_426|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_429|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_429                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_429|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_42|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_42                                                         ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_42|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_432|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_432                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_432|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_435|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_435                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_435|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_438|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_438                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_438|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_443|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_443                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_443|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_446|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_446                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_446|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_449|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_449                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_449|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_452|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_452                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_452|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_455|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_455                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_455|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_458|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_458                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_458|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_45|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_45                                                         ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_45|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_461|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_461                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_461|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_464|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_464                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_464|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_467|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_467                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_467|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_470|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_470                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_470|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_473|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_473                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_473|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_476|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_476                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_476|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_479|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_479                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_479|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_482|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_482                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_482|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_485|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_485                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_485|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_488|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_488                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_488|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_48|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_48                                                         ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_48|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_491|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_491                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_491|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_494|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_494                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_494|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_497|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_497                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_497|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_500|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_500                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_500|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_503|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_503                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_503|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_506|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_506                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_506|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_509|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_509                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_509|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_512|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_512                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_512|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_515|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_515                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_515|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_518|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_518                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_518|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_51|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_51                                                         ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_51|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_521|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_521                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_521|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_524|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_524                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_524|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_527|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_527                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_527|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_530|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_530                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_530|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_533|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_533                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_533|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_536|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_536                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_536|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_541|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_541                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_541|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_544|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_544                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_544|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_547|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_547                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_547|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_54|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_54                                                         ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_54|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_550|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_550                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_550|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_553|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_553                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_553|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_556|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_556                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_556|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_559|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_559                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_559|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_562|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_562                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_562|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_565|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_565                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_565|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_568|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_568                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_568|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_571|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_571                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_571|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_574|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_574                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_574|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_577|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_577                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_577|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_57|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_57                                                         ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_57|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_580|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_580                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_580|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_583|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_583                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_583|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_586|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_586                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_586|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_589|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_589                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_589|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_592|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_592                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_592|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_595|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_595                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_595|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_598|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_598                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_598|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_601|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_601                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_601|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_604|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_604                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_604|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_607|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_607                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_607|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_60|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_60                                                         ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_60|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_610|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_610                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_610|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_613|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_613                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_613|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_616|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_616                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_616|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_619|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_619                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_619|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_622|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_622                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_622|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_625|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_625                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_625|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_628|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_628                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_628|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_631|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_631                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_631|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_634|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_634                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_634|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_639|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_639                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_639|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_63|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_63                                                         ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_63|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_642|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_642                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_642|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_645|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_645                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_645|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_648|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_648                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_648|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_651|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_651                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_651|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_654|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_654                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_654|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_657|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_657                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_657|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_660|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_660                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_660|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_663|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_663                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_663|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_666|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_666                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_666|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_669|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_669                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_669|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_66|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_66                                                         ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_66|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_672|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_672                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_672|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_675|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_675                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_675|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_678|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_678                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_678|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_681|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_681                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_681|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_684|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_684                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_684|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_687|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_687                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_687|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_690|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_690                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_690|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_693|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_693                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_693|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_696|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_696                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_696|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_699|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_699                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_699|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_69|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_69                                                         ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_69|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_6|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_6                                                          ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1    ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_702|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_702                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_702|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_705|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_705                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_705|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_708|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_708                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_708|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_711|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_711                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_711|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_714|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_714                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_714|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_717|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_717                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_717|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_720|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_720                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_720|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_723|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_723                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_723|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_726|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_726                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_726|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_729|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_729                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_729|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_72|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_72                                                         ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_72|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_732|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_732                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_732|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_737|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_737                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_737|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_740|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_740                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_740|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_743|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_743                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_743|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_746|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_746                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_746|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_749|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_749                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_749|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_752|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_752                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_752|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_755|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_755                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_755|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_758|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_758                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_758|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_75|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_75                                                         ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_75|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_761|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_761                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_761|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_764|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_764                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_764|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_767|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_767                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_767|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_770|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_770                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_770|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_773|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_773                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_773|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_776|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_776                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_776|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_779|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_779                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_779|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_782|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_782                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_782|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_785|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_785                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_785|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_788|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_788                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_788|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_78|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_78                                                         ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_78|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_791|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_791                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_791|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_794|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_794                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_794|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_797|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_797                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_797|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_800|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_800                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_800|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_803|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_803                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_803|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_806|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_806                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_806|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_809|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_809                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_809|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_812|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_812                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_812|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_815|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_815                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_815|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_818|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_818                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_818|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_81|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_81                                                         ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_81|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_821|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_821                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_821|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_824|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_824                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_824|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_827|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_827                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_827|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_830|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_830                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_830|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_836|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_836                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_836|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_839|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_839                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_839|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_842|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_842                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_842|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_845|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_845                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_845|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_848|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_848                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_848|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_84|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_84                                                         ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_84|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_851|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_851                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_851|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_854|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_854                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_854|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_857|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_857                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_857|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_860|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_860                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_860|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_863|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_863                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_863|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_868|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_868                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_868|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_871|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_871                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_871|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_874|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_874                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_874|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_877|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_877                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_877|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_87|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_87                                                         ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_87|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_880|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_880                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_880|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_883|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_883                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_883|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_888|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_888                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_888|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_891|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_891                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_891|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_894|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_894                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_894|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_897|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_897                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_897|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_900|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_900                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_900|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_905|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_905                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_905|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_908|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_908                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_908|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_90|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_90                                                         ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_90|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_911|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_911                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_911|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_914|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_914                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_914|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_917|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_917                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_917|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_922|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_922                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_922|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_925|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_925                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_925|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_928|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_928                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_928|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_931|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_931                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_931|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_934|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_934                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_934|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_937|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_937                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_937|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_93|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_93                                                         ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_93|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_943|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_943                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_943|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_946|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_946                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_946|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_949|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_949                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_949|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_952|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_952                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_952|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_955|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_955                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_955|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_958|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_958                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_958|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_961|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_961                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_961|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_964|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_964                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_964|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_967|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_967                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_967|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_96|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_96                                                         ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_96|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_970|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_970                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_970|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_973|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_973                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_973|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_976|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_976                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_976|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_979|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_979                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_979|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_982|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_982                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_982|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_985|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_985                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_985|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_988|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_988                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_988|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_991|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_991                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_991|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_994|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_994                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_994|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_997|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_997                                                        ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_997|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; sld_sbpmg                                             ; work         ;
;                         |sld_mbpmg:mbpm_9|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_9                                                          ; sld_mbpmg                                             ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1|sld_mbpmg:mbpm_9|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1    ; sld_sbpmg                                             ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                           ; sld_ela_trigger_flow_mgr                              ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                   ; lpm_shiftreg                                          ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 46 (11)             ; 490 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                    ; sld_offload_buffer_mgr                                ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 11 (0)              ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                          ; lpm_counter                                           ; work         ;
;                   |cntr_nai:auto_generated|                                                                                             ; 11 (11)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nai:auto_generated                                                                                                                  ; cntr_nai                                              ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                   ; lpm_counter                                           ; work         ;
;                   |cntr_82j:auto_generated|                                                                                             ; 12 (12)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_82j:auto_generated                                                                                                                                           ; cntr_82j                                              ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                         ; lpm_counter                                           ; work         ;
;                   |cntr_29i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated                                                                                                                                 ; cntr_29i                                              ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                            ; lpm_counter                                           ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                                                    ; cntr_kri                                              ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                   ; lpm_shiftreg                                          ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 413 (413)                 ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                    ; lpm_shiftreg                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                 ; lpm_shiftreg                                          ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                               ; sld_rom_sr                                            ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|ALTSYNCRAM                                                                                      ; AUTO ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None ;
; MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_9rg4:auto_generated|altsyncram_iae3:altsyncram1|ALTSYNCRAM                                                                                     ; AUTO ; True Dual Port   ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_vk84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 413          ; 4096         ; 413          ; 1691648 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 1           ;
; Sum of two 18x18                  ; 1           ;
; Total number of DSP blocks        ; 2           ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 1           ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                               ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                     ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MCU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                     ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MCU|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_fop:auto_generated|sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd:mgl_prim1 ;                 ;
; Altera ; altera_pll   ; 21.1    ; N/A          ; N/A          ; |MCU|pll2:pll0                                                                                                                                                                                                                                                                                                             ; pll2.vhd        ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                     ;
+-----------------------------------------------------+------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                      ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------------------------+------------------------+
; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[1]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[0]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[2]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[3]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[1]         ; GPIO_handler:GPIO|GPO:HEX1_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[0]         ; GPIO_handler:GPIO|GPO:HEX1_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[2]         ; GPIO_handler:GPIO|GPO:HEX1_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[3]         ; GPIO_handler:GPIO|GPO:HEX1_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[1]         ; GPIO_handler:GPIO|GPO:HEX2_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[0]         ; GPIO_handler:GPIO|GPO:HEX2_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[2]         ; GPIO_handler:GPIO|GPO:HEX2_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[3]         ; GPIO_handler:GPIO|GPO:HEX2_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[1]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[0]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[2]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[3]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[1]         ; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[0]         ; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[2]         ; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[3]         ; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[1]         ; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[0]         ; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[2]         ; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[3]         ; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[0]         ; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[1]         ; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[2]         ; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[3]         ; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[4]         ; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[5]         ; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[6]         ; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[7]         ; GPIO_handler:GPIO|GPO:LEDR_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[4]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[4]         ; GPIO_handler:GPIO|GPO:HEX1_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[4]         ; GPIO_handler:GPIO|GPO:HEX2_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[4]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[4]         ; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[4]         ; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[5]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[5]         ; GPIO_handler:GPIO|GPO:HEX1_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[5]         ; GPIO_handler:GPIO|GPO:HEX2_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[5]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[5]         ; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[5]         ; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[6]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[6]         ; GPIO_handler:GPIO|GPO:HEX1_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[6]         ; GPIO_handler:GPIO|GPO:HEX2_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[6]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[6]         ; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[6]         ; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[7]         ; GPIO_handler:GPIO|GPO:HEX0_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[7]         ; GPIO_handler:GPIO|GPO:HEX1_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[7]         ; GPIO_handler:GPIO|GPO:HEX2_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[7]         ; GPIO_handler:GPIO|GPO:HEX3_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[7]         ; GPIO_handler:GPIO|GPO:HEX4_inst|Latch_en ; yes                    ;
; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[7]         ; GPIO_handler:GPIO|GPO:HEX5_inst|Latch_en ; yes                    ;
; Number of user-specified and inferred latches = 56  ;                                          ;                        ;
+-----------------------------------------------------+------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                ;
+--------------------------------------------+------------------------------------------------------+
; Register name                              ; Reason for Removal                                   ;
+--------------------------------------------+------------------------------------------------------+
; MIPS:cpu|Idecode:ID|register_array[0][31]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[0][30]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[0][29]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[0][28]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[0][27]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[0][26]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[0][25]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[0][24]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[0][23]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[0][22]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[0][21]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[0][20]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[0][19]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[0][18]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[0][17]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[0][16]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[0][15]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[0][14]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[0][13]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[0][12]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[0][11]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[0][10]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[0][9]   ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[0][8]   ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[0][7]   ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[0][6]   ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[0][5]   ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[0][4]   ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[0][3]   ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[0][2]   ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[0][1]   ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[0][0]   ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[16][2]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[17][2]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[18][2]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[19][2]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[20][2]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[21][2]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[22][2]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[23][2]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[5][2]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[6][2]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[7][2]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[12][2]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[13][2]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[14][2]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[15][2]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[10][2]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[11][2]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[16][9]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[17][9]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[18][9]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[19][9]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[20][9]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[21][9]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[22][9]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[23][9]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[5][9]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[6][9]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[7][9]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[12][9]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[13][9]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[14][9]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[15][9]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[10][9]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[11][9]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[16][8]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[17][8]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[18][8]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[19][8]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[20][8]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[21][8]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[22][8]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[23][8]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[5][8]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[6][8]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[7][8]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[12][8]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[13][8]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[14][8]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[15][8]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[10][8]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[11][8]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[16][7]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[17][7]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[18][7]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[19][7]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[20][7]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[21][7]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[22][7]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[23][7]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[5][7]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[6][7]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[7][7]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[12][7]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[13][7]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[14][7]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[15][7]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[10][7]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[11][7]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[16][6]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[17][6]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[18][6]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[19][6]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[20][6]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[21][6]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[22][6]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[23][6]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[5][6]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[6][6]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[7][6]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[12][6]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[13][6]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[14][6]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[15][6]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[10][6]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[11][6]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[16][5]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[17][5]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[18][5]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[19][5]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[20][5]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[21][5]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[22][5]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[23][5]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[5][5]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[6][5]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[7][5]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[12][5]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[13][5]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[14][5]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[15][5]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[10][5]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[11][5]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[17][4]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[18][4]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[19][4]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[20][4]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[21][4]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[22][4]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[23][4]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[5][4]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[6][4]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[7][4]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[12][4]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[13][4]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[14][4]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[15][4]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[10][4]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[11][4]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[16][3]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[17][3]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[18][3]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[19][3]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[20][3]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[21][3]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[22][3]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[23][3]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[5][3]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[6][3]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[7][3]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[12][3]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[13][3]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[14][3]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[15][3]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[10][3]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[11][3]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[10][1]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[11][1]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[12][1]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[13][1]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[14][1]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[15][1]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[16][1]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[17][1]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[18][1]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[19][1]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[20][1]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[21][1]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[22][1]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[23][1]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[24][1]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[26][1]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[27][1]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[28][1]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[30][1]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[31][1]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[10][20] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[11][20] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[12][20] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[13][20] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[14][20] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[15][20] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[16][20] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[17][20] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[18][20] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[19][20] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[20][20] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[21][20] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[22][20] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[23][20] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[24][20] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[26][20] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[27][20] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[28][20] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[30][20] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[31][20] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[10][10] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[11][10] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[12][10] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[13][10] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[14][10] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[15][10] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[16][10] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[17][10] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[18][10] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[19][10] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[20][10] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[21][10] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[22][10] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[23][10] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[24][10] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[26][10] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[27][10] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[28][10] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[30][10] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[31][10] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[10][18] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[11][18] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[12][18] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[13][18] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[14][18] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[15][18] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[16][18] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[17][18] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[18][18] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[19][18] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[20][18] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[21][18] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[22][18] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[23][18] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[24][18] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[26][18] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[27][18] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[28][18] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[30][18] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[31][18] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[10][17] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[11][17] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[12][17] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[13][17] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[14][17] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[15][17] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[16][17] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[17][17] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[18][17] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[19][17] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[20][17] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[21][17] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[22][17] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[23][17] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[24][17] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[26][17] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[27][17] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[28][17] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[30][17] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[31][17] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[10][19] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[11][19] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[12][19] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[13][19] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[14][19] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[15][19] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[16][19] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[17][19] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[18][19] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[19][19] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[20][19] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[21][19] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[22][19] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[23][19] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[24][19] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[26][19] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[27][19] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[28][19] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[30][19] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[31][19] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[10][16] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[11][16] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[12][16] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[13][16] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[14][16] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[15][16] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[16][16] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[17][16] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[18][16] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[19][16] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[20][16] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[21][16] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[22][16] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[23][16] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[24][16] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[26][16] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[27][16] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[28][16] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[30][16] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[31][16] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[10][15] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[11][15] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[12][15] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[13][15] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[14][15] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[15][15] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[16][15] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[17][15] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[18][15] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[19][15] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[20][15] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[21][15] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[22][15] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[23][15] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[24][15] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[26][15] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[27][15] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[28][15] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[30][15] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[31][15] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[10][14] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[11][14] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[12][14] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[13][14] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[14][14] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[15][14] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[16][14] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[17][14] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[18][14] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[19][14] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[20][14] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[21][14] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[22][14] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[23][14] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[24][14] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[26][14] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[27][14] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[28][14] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[30][14] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[31][14] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[10][13] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[11][13] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[12][13] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[13][13] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[14][13] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[15][13] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[16][13] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[17][13] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[18][13] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[19][13] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[20][13] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[21][13] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[22][13] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[23][13] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[24][13] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[26][13] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[27][13] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[28][13] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[30][13] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[31][13] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[10][12] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[11][12] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[12][12] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[13][12] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[14][12] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[15][12] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[16][12] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[17][12] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[18][12] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[19][12] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[20][12] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[21][12] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[22][12] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[23][12] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[24][12] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[26][12] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[27][12] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[28][12] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[30][12] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[31][12] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[10][31] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[11][31] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[12][31] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[13][31] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[14][31] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[15][31] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[16][31] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[17][31] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[18][31] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[19][31] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[20][31] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[21][31] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[22][31] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[23][31] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[24][31] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[26][31] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[27][31] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[28][31] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[30][31] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[31][31] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[10][11] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[11][11] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[12][11] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[13][11] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[14][11] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[15][11] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[16][11] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[17][11] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[18][11] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[19][11] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[20][11] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[21][11] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[22][11] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[23][11] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[24][11] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[26][11] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[27][11] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[28][11] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[30][11] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[31][11] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[10][0]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[11][0]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[12][0]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[13][0]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[14][0]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[15][0]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[16][0]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[17][0]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[18][0]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[19][0]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[20][0]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[21][0]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[22][0]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[23][0]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[24][0]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[27][0]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[28][0]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[30][0]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[31][0]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[10][30] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[11][30] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[12][30] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[13][30] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[14][30] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[15][30] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[16][30] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[17][30] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[18][30] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[19][30] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[20][30] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[21][30] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[22][30] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[23][30] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[24][30] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[26][30] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[27][30] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[28][30] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[30][30] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[31][30] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[10][29] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[11][29] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[12][29] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[13][29] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[14][29] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[15][29] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[16][29] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[17][29] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[18][29] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[19][29] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[20][29] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[21][29] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[22][29] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[23][29] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[24][29] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[26][29] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[27][29] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[28][29] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[30][29] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[31][29] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[10][28] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[11][28] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[12][28] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[13][28] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[14][28] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[15][28] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[16][28] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[17][28] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[18][28] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[19][28] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[20][28] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[21][28] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[22][28] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[23][28] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[24][28] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[26][28] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[27][28] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[28][28] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[30][28] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[31][28] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[10][27] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[11][27] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[12][27] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[13][27] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[14][27] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[15][27] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[16][27] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[17][27] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[18][27] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[19][27] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[20][27] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[21][27] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[22][27] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[23][27] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[24][27] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[26][27] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[27][27] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[28][27] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[30][27] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[31][27] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[10][26] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[11][26] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[12][26] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[13][26] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[14][26] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[15][26] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[16][26] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[17][26] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[18][26] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[19][26] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[20][26] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[21][26] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[22][26] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[23][26] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[24][26] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[26][26] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[27][26] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[28][26] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[30][26] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[31][26] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[10][25] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[11][25] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[12][25] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[13][25] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[14][25] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[15][25] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[16][25] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[17][25] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[18][25] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[19][25] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[20][25] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[21][25] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[22][25] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[23][25] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[24][25] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[26][25] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[27][25] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[28][25] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[30][25] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[31][25] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[10][24] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[11][24] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[12][24] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[13][24] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[14][24] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[15][24] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[16][24] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[17][24] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[18][24] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[19][24] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[20][24] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[21][24] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[22][24] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[23][24] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[24][24] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[26][24] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[27][24] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[28][24] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[30][24] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[31][24] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[10][23] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[11][23] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[12][23] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[13][23] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[14][23] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[15][23] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[16][23] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[17][23] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[18][23] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[19][23] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[20][23] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[21][23] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[22][23] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[23][23] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[24][23] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[26][23] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[27][23] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[28][23] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[30][23] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[31][23] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[10][22] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[11][22] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[12][22] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[13][22] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[14][22] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[15][22] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[16][22] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[17][22] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[18][22] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[19][22] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[20][22] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[21][22] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[22][22] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[23][22] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[24][22] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[26][22] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[27][22] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[28][22] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[30][22] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[31][22] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[10][21] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[11][21] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[12][21] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[13][21] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[14][21] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[15][21] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[16][21] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[17][21] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[18][21] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[19][21] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[20][21] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[21][21] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[22][21] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[23][21] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[24][21] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[26][21] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[27][21] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[28][21] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[30][21] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[31][21] ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[24][4]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[26][4]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[27][4]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[28][4]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[30][4]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[31][4]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[24][3]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[26][3]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[27][3]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[28][3]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[30][3]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[31][3]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[28][2]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[30][2]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[31][2]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[6][1]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[7][1]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[5][0]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[7][0]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[24][5]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[24][2]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[24][8]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[24][7]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[24][9]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[24][6]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[28][8]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[28][9]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[28][5]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[28][7]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[28][6]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[26][2]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[26][8]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[26][6]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[26][5]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[26][7]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[26][9]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[6][25]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[6][27]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[6][30]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[6][20]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[6][0]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[6][13]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[6][28]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[6][11]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[6][18]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[6][17]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[6][12]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[6][14]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[6][22]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[6][15]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[6][24]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[6][16]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[6][26]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[6][29]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[6][23]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[6][10]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[6][21]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[6][31]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[6][19]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[30][5]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[30][6]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[30][8]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[30][7]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[30][9]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[5][30]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[5][15]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[5][11]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[5][17]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[5][25]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[5][10]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[5][16]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[5][22]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[5][23]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[5][1]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[5][29]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[5][27]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[5][28]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[5][19]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[5][21]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[5][31]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[5][26]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[5][20]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[5][12]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[5][24]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[5][14]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[5][18]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[5][13]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[27][7]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[27][6]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[27][5]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[27][2]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[27][9]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[27][8]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[7][31]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[7][11]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[7][15]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[7][16]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[7][12]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[7][18]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[7][19]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[7][20]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[7][25]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[7][28]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[7][26]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[7][13]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[7][23]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[7][24]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[7][29]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[7][17]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[7][10]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[7][22]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[7][14]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[7][27]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[7][30]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[7][21]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[31][8]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[31][6]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[31][7]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[31][9]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[31][5]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[16][4]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[3][31]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[2][31]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[3][30]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[2][30]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[3][29]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[2][29]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[3][28]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[2][28]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[3][27]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[2][27]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[3][26]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[2][26]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[3][25]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[2][25]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[3][24]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[2][24]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[3][23]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[2][23]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[3][22]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[2][22]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[3][21]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[2][21]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[3][20]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[2][20]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[3][19]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[2][19]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[3][18]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[2][18]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[3][17]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[2][17]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[3][16]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[2][16]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[3][15]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[2][15]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[3][14]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[2][14]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[3][13]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[2][13]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[3][12]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[2][12]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[3][11]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[2][11]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[3][10]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[2][10]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[3][9]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[2][9]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[3][8]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[2][8]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[3][7]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[2][7]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[3][6]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[2][6]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[3][5]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[2][5]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[3][4]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[2][4]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[3][3]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[2][3]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[3][2]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[2][2]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[3][1]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[3][0]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[2][0]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[4][31]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[4][30]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[4][29]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[4][28]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[4][27]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[4][26]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[4][25]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[4][24]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[4][23]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[4][22]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[4][21]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[4][20]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[4][19]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[4][18]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[4][17]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[4][16]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[4][15]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[4][14]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[4][13]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[4][12]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[4][11]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[4][10]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[4][9]   ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[8][9]   ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[4][8]   ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[8][8]   ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[4][7]   ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[8][7]   ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[4][6]   ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[8][6]   ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[4][5]   ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[8][5]   ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[4][4]   ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[8][4]   ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[4][3]   ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[8][2]   ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[4][1]   ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[4][0]   ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[8][0]   ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[8][10]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[8][11]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[8][12]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[8][13]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[8][14]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[8][15]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[8][16]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[8][17]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[8][18]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[8][19]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[8][1]   ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[8][20]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[8][21]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[8][22]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[8][23]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[8][24]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[8][25]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[8][26]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[8][27]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[8][28]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[8][29]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[8][30]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[8][31]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[9][10]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[9][11]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[9][12]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[9][13]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[9][14]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[9][15]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[9][16]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[9][17]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[9][18]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[9][19]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[9][1]   ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[9][20]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[9][21]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[9][22]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[9][23]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[9][24]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[9][25]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[9][26]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[9][27]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[9][28]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[9][29]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[9][2]   ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[9][30]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[9][31]  ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[9][4]   ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[9][5]   ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[9][6]   ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[9][7]   ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[9][8]   ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[9][9]   ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[26][0]  ; Stuck at GND due to stuck port data_in               ;
; interupt_handler:INT_handler|INTR          ; Stuck at GND due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[1][31]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[1][30]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[1][29]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[1][28]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[1][27]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[1][26]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[1][25]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[1][24]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[1][23]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[1][22]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[1][21]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[1][20]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[1][19]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[1][18]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[1][17]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[1][16]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[1][15]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[1][14]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[1][13]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[1][12]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[1][11]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[1][10]  ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[1][9]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[1][8]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[1][7]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[1][6]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[1][5]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[1][4]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[1][3]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[1][2]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[1][1]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[9][0]   ; Stuck at VCC due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[9][3]   ; Stuck at VCC due to stuck port data_in               ;
; MIPS:cpu|Idecode:ID|register_array[2][1]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[1][0]   ; Lost fanout                                          ;
; MIPS:cpu|Idecode:ID|register_array[8][3]   ; Merged with MIPS:cpu|Idecode:ID|register_array[4][2] ;
; Total Number of Removed Registers = 960    ;                                                      ;
+--------------------------------------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                 ;
+-------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                             ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+-------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; MIPS:cpu|Idecode:ID|register_array[0][31] ; Stuck at GND              ; MIPS:cpu|Idecode:ID|register_array[10][18],                                         ;
;                                           ; due to stuck port data_in ; MIPS:cpu|Idecode:ID|register_array[11][18],                                         ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[12][18],                                         ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[13][18],                                         ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[14][18],                                         ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[15][18],                                         ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[16][18],                                         ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[17][18],                                         ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[18][18],                                         ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[19][18],                                         ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[20][18],                                         ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[21][18],                                         ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[22][18],                                         ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[23][18],                                         ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[24][18],                                         ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[26][18],                                         ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[27][18],                                         ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[28][18],                                         ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[30][18],                                         ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[31][18],                                         ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[6][18],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[5][18],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[7][18],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[2][30],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[3][18],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[2][18],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[4][31],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[4][0], MIPS:cpu|Idecode:ID|register_array[8][0], ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[8][31],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[9][31],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[26][0], interupt_handler:INT_handler|INTR,       ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[1][30],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[1][29],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[1][19],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[1][18],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[9][0]                                            ;
; MIPS:cpu|Idecode:ID|register_array[0][17] ; Stuck at GND              ; MIPS:cpu|Idecode:ID|register_array[10][1],                                          ;
;                                           ; due to stuck port data_in ; MIPS:cpu|Idecode:ID|register_array[11][1],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[12][1],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[13][1],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[14][1],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[15][1],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[16][1],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[17][1],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[18][1],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[19][1],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[20][1],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[21][1],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[22][1],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[23][1],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[24][1],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[26][1],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[27][1],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[28][1],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[30][1],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[31][1],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[6][1], MIPS:cpu|Idecode:ID|register_array[7][1], ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[5][1], MIPS:cpu|Idecode:ID|register_array[3][1], ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[4][17],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[8][17],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[9][17],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[1][16],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[1][1], MIPS:cpu|Idecode:ID|register_array[2][1]  ;
; MIPS:cpu|Idecode:ID|register_array[0][11] ; Stuck at GND              ; MIPS:cpu|Idecode:ID|register_array[6][11],                                          ;
;                                           ; due to stuck port data_in ; MIPS:cpu|Idecode:ID|register_array[5][11],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[7][11],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[2][12],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[3][11],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[2][11],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[1][28],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[1][27],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[1][26],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[1][22],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[1][21],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[1][20],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[1][10],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[1][9], MIPS:cpu|Idecode:ID|register_array[1][8], ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[1][7], MIPS:cpu|Idecode:ID|register_array[1][6], ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[1][5], MIPS:cpu|Idecode:ID|register_array[1][4], ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[1][3], MIPS:cpu|Idecode:ID|register_array[1][2], ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[1][0]                                            ;
; MIPS:cpu|Idecode:ID|register_array[0][30] ; Stuck at GND              ; MIPS:cpu|Idecode:ID|register_array[3][31],                                          ;
;                                           ; due to stuck port data_in ; MIPS:cpu|Idecode:ID|register_array[2][31],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[4][30],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[8][30],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[9][30],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[1][31]                                           ;
; MIPS:cpu|Idecode:ID|register_array[0][9]  ; Stuck at GND              ; MIPS:cpu|Idecode:ID|register_array[5][9], MIPS:cpu|Idecode:ID|register_array[6][9], ;
;                                           ; due to stuck port data_in ; MIPS:cpu|Idecode:ID|register_array[7][9],                                           ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[2][10],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[3][9], MIPS:cpu|Idecode:ID|register_array[2][9]  ;
; MIPS:cpu|Idecode:ID|register_array[0][24] ; Stuck at GND              ; MIPS:cpu|Idecode:ID|register_array[2][25],                                          ;
;                                           ; due to stuck port data_in ; MIPS:cpu|Idecode:ID|register_array[4][24],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[8][24],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[9][24],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[1][23]                                           ;
; MIPS:cpu|Idecode:ID|register_array[0][16] ; Stuck at GND              ; MIPS:cpu|Idecode:ID|register_array[2][17],                                          ;
;                                           ; due to stuck port data_in ; MIPS:cpu|Idecode:ID|register_array[4][16],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[8][16],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[9][16],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[1][15]                                           ;
; MIPS:cpu|Idecode:ID|register_array[0][15] ; Stuck at GND              ; MIPS:cpu|Idecode:ID|register_array[2][16],                                          ;
;                                           ; due to stuck port data_in ; MIPS:cpu|Idecode:ID|register_array[4][15],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[8][15],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[9][15],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[1][14]                                           ;
; MIPS:cpu|Idecode:ID|register_array[0][14] ; Stuck at GND              ; MIPS:cpu|Idecode:ID|register_array[2][15],                                          ;
;                                           ; due to stuck port data_in ; MIPS:cpu|Idecode:ID|register_array[4][14],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[8][14],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[9][14],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[1][13]                                           ;
; MIPS:cpu|Idecode:ID|register_array[0][13] ; Stuck at GND              ; MIPS:cpu|Idecode:ID|register_array[2][14],                                          ;
;                                           ; due to stuck port data_in ; MIPS:cpu|Idecode:ID|register_array[4][13],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[8][13],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[9][13],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[1][12]                                           ;
; MIPS:cpu|Idecode:ID|register_array[0][12] ; Stuck at GND              ; MIPS:cpu|Idecode:ID|register_array[2][13],                                          ;
;                                           ; due to stuck port data_in ; MIPS:cpu|Idecode:ID|register_array[4][12],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[8][12],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[9][12],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[1][11]                                           ;
; MIPS:cpu|Idecode:ID|register_array[0][8]  ; Stuck at GND              ; MIPS:cpu|Idecode:ID|register_array[5][8], MIPS:cpu|Idecode:ID|register_array[6][8], ;
;                                           ; due to stuck port data_in ; MIPS:cpu|Idecode:ID|register_array[7][8], MIPS:cpu|Idecode:ID|register_array[3][8], ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[2][8]                                            ;
; MIPS:cpu|Idecode:ID|register_array[0][7]  ; Stuck at GND              ; MIPS:cpu|Idecode:ID|register_array[5][7], MIPS:cpu|Idecode:ID|register_array[6][7], ;
;                                           ; due to stuck port data_in ; MIPS:cpu|Idecode:ID|register_array[7][7], MIPS:cpu|Idecode:ID|register_array[3][7], ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[2][7]                                            ;
; MIPS:cpu|Idecode:ID|register_array[0][6]  ; Stuck at GND              ; MIPS:cpu|Idecode:ID|register_array[5][6], MIPS:cpu|Idecode:ID|register_array[6][6], ;
;                                           ; due to stuck port data_in ; MIPS:cpu|Idecode:ID|register_array[7][6], MIPS:cpu|Idecode:ID|register_array[3][6], ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[2][6]                                            ;
; MIPS:cpu|Idecode:ID|register_array[0][5]  ; Stuck at GND              ; MIPS:cpu|Idecode:ID|register_array[5][5], MIPS:cpu|Idecode:ID|register_array[6][5], ;
;                                           ; due to stuck port data_in ; MIPS:cpu|Idecode:ID|register_array[7][5], MIPS:cpu|Idecode:ID|register_array[3][5], ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[2][5]                                            ;
; MIPS:cpu|Idecode:ID|register_array[0][4]  ; Stuck at GND              ; MIPS:cpu|Idecode:ID|register_array[5][4], MIPS:cpu|Idecode:ID|register_array[6][4], ;
;                                           ; due to stuck port data_in ; MIPS:cpu|Idecode:ID|register_array[7][4], MIPS:cpu|Idecode:ID|register_array[3][4], ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[2][4]                                            ;
; MIPS:cpu|Idecode:ID|register_array[0][3]  ; Stuck at GND              ; MIPS:cpu|Idecode:ID|register_array[5][3], MIPS:cpu|Idecode:ID|register_array[6][3], ;
;                                           ; due to stuck port data_in ; MIPS:cpu|Idecode:ID|register_array[7][3], MIPS:cpu|Idecode:ID|register_array[3][3], ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[2][3]                                            ;
; MIPS:cpu|Idecode:ID|register_array[0][2]  ; Stuck at GND              ; MIPS:cpu|Idecode:ID|register_array[5][2], MIPS:cpu|Idecode:ID|register_array[6][2], ;
;                                           ; due to stuck port data_in ; MIPS:cpu|Idecode:ID|register_array[7][2], MIPS:cpu|Idecode:ID|register_array[3][2], ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[2][2]                                            ;
; MIPS:cpu|Idecode:ID|register_array[0][26] ; Stuck at GND              ; MIPS:cpu|Idecode:ID|register_array[4][26],                                          ;
;                                           ; due to stuck port data_in ; MIPS:cpu|Idecode:ID|register_array[8][26],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[9][26],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[1][25]                                           ;
; MIPS:cpu|Idecode:ID|register_array[0][25] ; Stuck at GND              ; MIPS:cpu|Idecode:ID|register_array[4][25],                                          ;
;                                           ; due to stuck port data_in ; MIPS:cpu|Idecode:ID|register_array[8][25],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[9][25],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[1][24]                                           ;
; MIPS:cpu|Idecode:ID|register_array[0][23] ; Stuck at GND              ; MIPS:cpu|Idecode:ID|register_array[2][24],                                          ;
;                                           ; due to stuck port data_in ; MIPS:cpu|Idecode:ID|register_array[4][23],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[8][23],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[9][23]                                           ;
; MIPS:cpu|Idecode:ID|register_array[0][22] ; Stuck at GND              ; MIPS:cpu|Idecode:ID|register_array[2][23],                                          ;
;                                           ; due to stuck port data_in ; MIPS:cpu|Idecode:ID|register_array[4][22],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[8][22],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[9][22]                                           ;
; MIPS:cpu|Idecode:ID|register_array[0][18] ; Stuck at GND              ; MIPS:cpu|Idecode:ID|register_array[4][18],                                          ;
;                                           ; due to stuck port data_in ; MIPS:cpu|Idecode:ID|register_array[8][18],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[9][18],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[1][17]                                           ;
; MIPS:cpu|Idecode:ID|register_array[0][29] ; Stuck at GND              ; MIPS:cpu|Idecode:ID|register_array[4][29],                                          ;
;                                           ; due to stuck port data_in ; MIPS:cpu|Idecode:ID|register_array[8][29],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[9][29]                                           ;
; MIPS:cpu|Idecode:ID|register_array[0][28] ; Stuck at GND              ; MIPS:cpu|Idecode:ID|register_array[4][28],                                          ;
;                                           ; due to stuck port data_in ; MIPS:cpu|Idecode:ID|register_array[8][28],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[9][28]                                           ;
; MIPS:cpu|Idecode:ID|register_array[0][27] ; Stuck at GND              ; MIPS:cpu|Idecode:ID|register_array[4][27],                                          ;
;                                           ; due to stuck port data_in ; MIPS:cpu|Idecode:ID|register_array[8][27],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[9][27]                                           ;
; MIPS:cpu|Idecode:ID|register_array[0][21] ; Stuck at GND              ; MIPS:cpu|Idecode:ID|register_array[4][21],                                          ;
;                                           ; due to stuck port data_in ; MIPS:cpu|Idecode:ID|register_array[8][21],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[9][21]                                           ;
; MIPS:cpu|Idecode:ID|register_array[0][20] ; Stuck at GND              ; MIPS:cpu|Idecode:ID|register_array[4][20],                                          ;
;                                           ; due to stuck port data_in ; MIPS:cpu|Idecode:ID|register_array[8][20],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[9][20]                                           ;
; MIPS:cpu|Idecode:ID|register_array[0][19] ; Stuck at GND              ; MIPS:cpu|Idecode:ID|register_array[4][19],                                          ;
;                                           ; due to stuck port data_in ; MIPS:cpu|Idecode:ID|register_array[8][19],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[9][19]                                           ;
; MIPS:cpu|Idecode:ID|register_array[0][10] ; Stuck at GND              ; MIPS:cpu|Idecode:ID|register_array[4][10],                                          ;
;                                           ; due to stuck port data_in ; MIPS:cpu|Idecode:ID|register_array[8][10],                                          ;
;                                           ;                           ; MIPS:cpu|Idecode:ID|register_array[9][10]                                           ;
; MIPS:cpu|Idecode:ID|register_array[0][1]  ; Stuck at GND              ; MIPS:cpu|Idecode:ID|register_array[4][1], MIPS:cpu|Idecode:ID|register_array[8][1], ;
;                                           ; due to stuck port data_in ; MIPS:cpu|Idecode:ID|register_array[9][1]                                            ;
+-------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5754  ;
; Number of registers using Synchronous Clear  ; 193   ;
; Number of registers using Synchronous Load   ; 683   ;
; Number of registers using Asynchronous Clear ; 2410  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2288  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; MIPS:cpu|control:CTL|INTA_reg                                                                                                                                                                                                                                                                                                   ; 3       ;
; interupt_handler:INT_handler|INTA_Delayed                                                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 17                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[16][17]                                                                                                                              ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[8][23]                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[24][13]                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[24][3]                                                                                                                               ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[4][19]                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[20][30]                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[20][4]                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[12][13]                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[12][2]                                                                                                                               ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[28][24]                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[28][2]                                                                                                                               ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[2][25]                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[18][21]                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[18][4]                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[10][9]                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[10][1]                                                                                                                               ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[26][2]                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[26][1]                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[6][25]                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[6][1]                                                                                                                                ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[22][15]                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[22][1]                                                                                                                               ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[14][24]                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[14][3]                                                                                                                               ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[30][21]                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[30][3]                                                                                                                               ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[1][9]                                                                                                                                ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[17][9]                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[17][0]                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[9][13]                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[9][3]                                                                                                                                ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[25][9]                                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[25][0]                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[5][30]                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[5][2]                                                                                                                                ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[21][15]                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[21][2]                                                                                                                               ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[13][22]                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[13][2]                                                                                                                               ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[29][19]                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[29][3]                                                                                                                               ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[3][25]                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[3][0]                                                                                                                                ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[19][22]                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[19][4]                                                                                                                               ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[11][12]                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[11][1]                                                                                                                               ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[27][15]                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[27][4]                                                                                                                               ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[7][8]                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[7][2]                                                                                                                                ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[23][12]                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[23][0]                                                                                                                               ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[15][24]                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[15][1]                                                                                                                               ;
; 3:1                ; 27 bits   ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[31][8]                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |MCU|MIPS:cpu|Idecode:ID|register_array[31][1]                                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |MCU|MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MCU|MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |MCU|MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_9rg4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |MCU|MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_9rg4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |MCU|MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |MCU|MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_9rg4:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |MCU|MIPS:cpu|Ifetch:IFE|PC[7]                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |MCU|MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |MCU|MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_9rg4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |MCU|MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]       ;
; 26:1               ; 4 bits    ; 68 LEs        ; 56 LEs               ; 12 LEs                 ; Yes        ; |MCU|MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_9rg4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 4:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; No         ; |MCU|MIPS:cpu|Idecode:ID|Sign_extend[6]                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MCU|MIPS:cpu|Execute:EXE|ShiftLeft0                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MCU|MIPS:cpu|Execute:EXE|ShiftLeft0                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MCU|MIPS:cpu|Execute:EXE|ShiftLeft0                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MCU|MIPS:cpu|Execute:EXE|ShiftRight0                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MCU|MIPS:cpu|Execute:EXE|ShiftRight0                                                                                                                                        ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |MCU|MIPS:cpu|Execute:EXE|ShiftLeft0                                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |MCU|MIPS:cpu|Idecode:ID|write_register_address[4]                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |MCU|interupt_handler:INT_handler|DataBus[0]                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MCU|interupt_handler:INT_handler|DataBus[3]                                                                                                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; No         ; |MCU|MIPS:cpu|Execute:EXE|Binput_out[8]                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MCU|MIPS:cpu|Idecode:ID|write_data_out[0]                                                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MCU|MIPS:cpu|Idecode:ID|write_data_out[9]                                                                                                                                   ;
; 5:1                ; 20 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |MCU|MIPS:cpu|Idecode:ID|write_data_out[29]                                                                                                                                  ;
; 32:1               ; 8 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; No         ; |MCU|MIPS:cpu|Idecode:ID|Mux27                                                                                                                                               ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |MCU|MIPS:cpu|Idecode:ID|Mux61                                                                                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |MCU|MIPS:cpu|Ifetch:IFE|Next_PC_out[2]                                                                                                                                      ;
; 33:1               ; 24 bits   ; 528 LEs       ; 528 LEs              ; 0 LEs                  ; No         ; |MCU|MIPS:cpu|Execute:EXE|Ainput_out[1]                                                                                                                                      ;
; 21:1               ; 12 bits   ; 168 LEs       ; 132 LEs              ; 36 LEs                 ; No         ; |MCU|MIPS:cpu|Execute:EXE|Mux30                                                                                                                                              ;
; 21:1               ; 12 bits   ; 168 LEs       ; 132 LEs              ; 36 LEs                 ; No         ; |MCU|MIPS:cpu|Execute:EXE|Mux19                                                                                                                                              ;
; 11:1               ; 2 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |MCU|MIPS:cpu|Execute:EXE|ALU_ctl[3]                                                                                                                                         ;
; 24:1               ; 3 bits    ; 48 LEs        ; 39 LEs               ; 9 LEs                  ; No         ; |MCU|MIPS:cpu|Execute:EXE|Mux32                                                                                                                                              ;
; 24:1               ; 4 bits    ; 64 LEs        ; 52 LEs               ; 12 LEs                 ; No         ; |MCU|MIPS:cpu|Execute:EXE|Mux4                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_9rg4:auto_generated|altsyncram_iae3:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MCU ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; MemWidth       ; 10    ; Signed Integer                             ;
; SIM            ; false ; Enumerated                                 ;
; ControlBusSize ; 2     ; Signed Integer                             ;
; AddrBusSize    ; 32    ; Signed Integer                             ;
; DataBusSize    ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll2:pll0|pll2_0002:pll2_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------+
; Parameter Name                       ; Value                  ; Type                               ;
+--------------------------------------+------------------------+------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                             ;
; fractional_vco_multiplier            ; false                  ; String                             ;
; pll_type                             ; General                ; String                             ;
; pll_subtype                          ; General                ; String                             ;
; number_of_clocks                     ; 1                      ; Signed Integer                     ;
; operation_mode                       ; direct                 ; String                             ;
; deserialization_factor               ; 4                      ; Signed Integer                     ;
; data_rate                            ; 0                      ; Signed Integer                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                     ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                             ;
; phase_shift0                         ; 0 ps                   ; String                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency1              ; 0 MHz                  ; String                             ;
; phase_shift1                         ; 0 ps                   ; String                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency2              ; 0 MHz                  ; String                             ;
; phase_shift2                         ; 0 ps                   ; String                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency3              ; 0 MHz                  ; String                             ;
; phase_shift3                         ; 0 ps                   ; String                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                             ;
; phase_shift4                         ; 0 ps                   ; String                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                             ;
; phase_shift5                         ; 0 ps                   ; String                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                             ;
; phase_shift6                         ; 0 ps                   ; String                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                             ;
; phase_shift7                         ; 0 ps                   ; String                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                             ;
; phase_shift8                         ; 0 ps                   ; String                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                             ;
; phase_shift9                         ; 0 ps                   ; String                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                             ;
; phase_shift10                        ; 0 ps                   ; String                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                             ;
; phase_shift11                        ; 0 ps                   ; String                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                             ;
; phase_shift12                        ; 0 ps                   ; String                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                             ;
; phase_shift13                        ; 0 ps                   ; String                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                             ;
; phase_shift14                        ; 0 ps                   ; String                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                             ;
; phase_shift15                        ; 0 ps                   ; String                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                             ;
; phase_shift16                        ; 0 ps                   ; String                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                             ;
; phase_shift17                        ; 0 ps                   ; String                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                     ;
; clock_name_0                         ;                        ; String                             ;
; clock_name_1                         ;                        ; String                             ;
; clock_name_2                         ;                        ; String                             ;
; clock_name_3                         ;                        ; String                             ;
; clock_name_4                         ;                        ; String                             ;
; clock_name_5                         ;                        ; String                             ;
; clock_name_6                         ;                        ; String                             ;
; clock_name_7                         ;                        ; String                             ;
; clock_name_8                         ;                        ; String                             ;
; clock_name_global_0                  ; false                  ; String                             ;
; clock_name_global_1                  ; false                  ; String                             ;
; clock_name_global_2                  ; false                  ; String                             ;
; clock_name_global_3                  ; false                  ; String                             ;
; clock_name_global_4                  ; false                  ; String                             ;
; clock_name_global_5                  ; false                  ; String                             ;
; clock_name_global_6                  ; false                  ; String                             ;
; clock_name_global_7                  ; false                  ; String                             ;
; clock_name_global_8                  ; false                  ; String                             ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                     ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                     ;
; m_cnt_bypass_en                      ; false                  ; String                             ;
; m_cnt_odd_div_duty_en                ; false                  ; String                             ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                     ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                     ;
; n_cnt_bypass_en                      ; false                  ; String                             ;
; n_cnt_odd_div_duty_en                ; false                  ; String                             ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en0                     ; false                  ; String                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en1                     ; false                  ; String                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en2                     ; false                  ; String                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en3                     ; false                  ; String                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en4                     ; false                  ; String                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en5                     ; false                  ; String                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en6                     ; false                  ; String                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en7                     ; false                  ; String                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en8                     ; false                  ; String                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en9                     ; false                  ; String                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en10                    ; false                  ; String                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en11                    ; false                  ; String                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en12                    ; false                  ; String                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en13                    ; false                  ; String                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en14                    ; false                  ; String                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en15                    ; false                  ; String                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en16                    ; false                  ; String                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                     ;
; c_cnt_bypass_en17                    ; false                  ; String                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                     ;
; pll_vco_div                          ; 1                      ; Signed Integer                     ;
; pll_slf_rst                          ; false                  ; String                             ;
; pll_bw_sel                           ; low                    ; String                             ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                             ;
; pll_cp_current                       ; 0                      ; Signed Integer                     ;
; pll_bwctrl                           ; 0                      ; Signed Integer                     ;
; pll_fractional_division              ; 1                      ; Signed Integer                     ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                             ;
; mimic_fbclk_type                     ; gclk                   ; String                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                             ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                             ;
+--------------------------------------+------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:cpu ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; memwidth       ; 10    ; Signed Integer               ;
; sim            ; false ; Enumerated                   ;
; controlbussize ; 2     ; Signed Integer               ;
; addrbussize    ; 32    ; Signed Integer               ;
; databussize    ; 32    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:cpu|Ifetch:IFE ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; memwidth       ; 10    ; Signed Integer                          ;
; sim            ; false ; Enumerated                              ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory                                                                                                      ;
+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                                                                  ; Type           ;
+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                                                                      ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                                                                     ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                                                                    ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                                                                     ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                                                                    ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                                                                      ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                                                                                    ; Untyped        ;
; WIDTH_A                            ; 32                                                                                                                                     ; Signed Integer ;
; WIDTHAD_A                          ; 10                                                                                                                                     ; Signed Integer ;
; NUMWORDS_A                         ; 1024                                                                                                                                   ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                           ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                                                                   ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                                                                   ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                                                                   ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                                                                   ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                                                                   ; Untyped        ;
; WIDTH_B                            ; 1                                                                                                                                      ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                                                                                      ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                                                                                      ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                                                                                 ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                                                                 ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                                                                 ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                                                                 ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                           ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                                                                 ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                                                                   ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                                                                   ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                                                                   ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                                                                   ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                                                                   ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                                                                   ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                                                                      ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                                                                      ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                   ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                                                                      ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                                                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                                                                   ; Untyped        ;
; INIT_FILE                          ; C:\Users\user\Documents\GitHub\Arch-Lab-\final project\MARS files\MIPS single cycle Architecture\ModelSim\L1_Caches\our tests\ITCM.hex ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                                                                 ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                                                                      ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                                                                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                                                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                                                                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                                                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                                                                        ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                                                                        ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                                                                  ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                                                                  ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                                                                      ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone V                                                                                                                              ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_gde4                                                                                                                        ; Untyped        ;
+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:cpu|dmemory:MEM ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; memwidth       ; 10    ; Signed Integer                           ;
; sim            ; false ; Enumerated                               ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MIPS:cpu|dmemory:MEM|altsyncram:data_memory                                                                                                        ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                                                                     ; Type           ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                                                                         ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                                                                        ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                                                                       ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                                                                        ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                                                                       ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                                                                         ; Untyped        ;
; OPERATION_MODE                     ; SINGLE_PORT                                                                                                                               ; Untyped        ;
; WIDTH_A                            ; 32                                                                                                                                        ; Signed Integer ;
; WIDTHAD_A                          ; 10                                                                                                                                        ; Signed Integer ;
; NUMWORDS_A                         ; 1024                                                                                                                                      ; Signed Integer ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                                                                      ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                                                                      ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                                                                      ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                                                                      ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                                                                      ; Untyped        ;
; WIDTH_B                            ; 1                                                                                                                                         ; Signed Integer ;
; WIDTHAD_B                          ; 1                                                                                                                                         ; Signed Integer ;
; NUMWORDS_B                         ; 0                                                                                                                                         ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK1                                                                                                                                    ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                                                                    ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                                                                    ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                                                                    ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                                                                      ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                                                                      ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                                                                      ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                                                                      ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                                                                      ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                                                                      ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                                                                         ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                                                                         ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                                                                         ; Signed Integer ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                                                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                                                                      ; Untyped        ;
; INIT_FILE                          ; C:\Users\user\Documents\GitHub\Arch-Lab-\final project\MARS files\MIPS single cycle Architecture\ModelSim\L1_Caches\our tests\dmemory.hex ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                                                                    ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                                                                         ; Signed Integer ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                                                                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                                                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                                                                                    ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                                                                    ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                                                                           ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                                                                           ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                                                                     ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                                                                     ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                                                                         ; Signed Integer ;
; DEVICE_FAMILY                      ; Cyclone V                                                                                                                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_9rg4                                                                                                                           ; Untyped        ;
+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO_handler:GPIO ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; addrbussize    ; 32    ; Signed Integer                        ;
; databussize    ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:HEX0_inst ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; usesevenseg    ; true  ; Enumerated                                          ;
; iowidth        ; 7     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:HEX1_inst ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; usesevenseg    ; true  ; Enumerated                                          ;
; iowidth        ; 7     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:HEX2_inst ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; usesevenseg    ; true  ; Enumerated                                          ;
; iowidth        ; 7     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:HEX3_inst ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; usesevenseg    ; true  ; Enumerated                                          ;
; iowidth        ; 7     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:HEX4_inst ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; usesevenseg    ; true  ; Enumerated                                          ;
; iowidth        ; 7     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:HEX5_inst ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; usesevenseg    ; true  ; Enumerated                                          ;
; iowidth        ; 7     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPO:LEDR_inst ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; usesevenseg    ; false ; Enumerated                                          ;
; iowidth        ; 8     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO_handler:GPIO|GPI:SW_inst ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; databussize    ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: interupt_handler:INT_handler ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; addrbussize    ; 12    ; Signed Integer                                   ;
; databussize    ; 32    ; Signed Integer                                   ;
; irqsize        ; 6     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                           ;
+-------------------------------------------------+--------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                  ; Type           ;
+-------------------------------------------------+--------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                          ; String         ;
; sld_node_info                                   ; 805334528                                              ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                        ; String         ;
; SLD_IP_VERSION                                  ; 6                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                      ; Signed Integer ;
; sld_data_bits                                   ; 413                                                    ; Untyped        ;
; sld_trigger_bits                                ; 413                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                     ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                  ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                  ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                      ; Untyped        ;
; sld_sample_depth                                ; 4096                                                   ; Untyped        ;
; sld_segment_size                                ; 4096                                                   ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                   ; Untyped        ;
; sld_state_bits                                  ; 11                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                      ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                      ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                      ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                   ; String         ;
; sld_inversion_mask_length                       ; 26                                                     ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000                             ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                    ; Untyped        ;
; sld_storage_qualifier_bits                      ; 413                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                      ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                      ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                      ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 2                                           ;
; Entity Instance                           ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory  ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 32                                          ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 0                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; MIPS:cpu|dmemory:MEM|altsyncram:data_memory ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                 ;
;     -- WIDTH_A                            ; 32                                          ;
;     -- NUMWORDS_A                         ; 1024                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 0                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
+-------------------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "interupt_handler:INT_handler"                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; set_btifg ; Input  ; Info     ; Stuck at GND                                                                        ;
; div_ifg   ; Input  ; Info     ; Stuck at GND                                                                        ;
; irq_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "GPIO_handler:GPIO|OptAddrDecoder:ADecoder"                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; cs_key ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "MIPS:cpu|dmemory:MEM" ;
+---------------+-------+----------+---------------+
; Port          ; Type  ; Severity ; Details       ;
+---------------+-------+----------+---------------+
; address[1..0] ; Input ; Info     ; Stuck at GND  ;
+---------------+-------+----------+---------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:cpu|control:CTL"                                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; div_en ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MIPS:cpu"                                                                                      ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; alu_result_out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; read_data_1_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; read_data_2_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll2:pll0"                                                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rst    ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 413                 ; 413              ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                               ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                         ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------+
; 0              ; ITCM        ; 32    ; 1024  ; Read/Write ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated  ;
; 1              ; DTCM        ; 32    ; 1024  ; Read/Write ; MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_9rg4:auto_generated ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 217                         ;
;     CLR               ; 21                          ;
;     ENA               ; 32                          ;
;     ENA CLR           ; 14                          ;
;     ENA CLR SLD       ; 20                          ;
;     ENA SCLR          ; 57                          ;
;     ENA SLD           ; 64                          ;
;     SCLR              ; 8                           ;
;     SLD               ; 1                           ;
; arriav_io_obuf        ; 32                          ;
; arriav_lcell_comb     ; 1120                        ;
;     arith             ; 115                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 35                          ;
;         2 data inputs ; 15                          ;
;         4 data inputs ; 57                          ;
;         5 data inputs ; 7                           ;
;     extend            ; 7                           ;
;         7 data inputs ; 7                           ;
;     normal            ; 998                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 32                          ;
;         3 data inputs ; 69                          ;
;         4 data inputs ; 208                         ;
;         5 data inputs ; 165                         ;
;         6 data inputs ; 511                         ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 435                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 12.70                       ;
; Average LUT depth     ; 7.36                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                       ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                             ; Details                                                                                                                                                        ;
+--------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALU_result_out[0]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[0]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[10]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[10]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[11]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[11]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[12]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[12]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[13]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[13]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[14]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[14]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[15]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[15]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[16]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[16]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[17]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[17]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[18]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[18]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[19]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[19]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[1]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[1]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[20]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[20]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[21]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[21]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[22]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[22]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[23]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[23]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[24]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[24]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[25]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[25]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[26]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[26]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[27]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[27]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[28]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[28]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[29]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[29]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[2]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[2]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[30]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[30]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[31]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[31]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[3]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[3]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[4]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[4]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[5]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[5]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[6]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[6]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[7]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[7]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[8]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[8]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[9]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; ALU_result_out[9]                          ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Ainput_out[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[0]~19                                                                         ; N/A                                                                                                                                                            ;
; Ainput_out[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[0]~19                                                                         ; N/A                                                                                                                                                            ;
; Ainput_out[10]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[10]~21                                                                        ; N/A                                                                                                                                                            ;
; Ainput_out[10]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[10]~21                                                                        ; N/A                                                                                                                                                            ;
; Ainput_out[11]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[11]~0                                                                         ; N/A                                                                                                                                                            ;
; Ainput_out[11]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[11]~0                                                                         ; N/A                                                                                                                                                            ;
; Ainput_out[12]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[12]~2                                                                         ; N/A                                                                                                                                                            ;
; Ainput_out[12]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[12]~2                                                                         ; N/A                                                                                                                                                            ;
; Ainput_out[13]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[13]~1                                                                         ; N/A                                                                                                                                                            ;
; Ainput_out[13]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[13]~1                                                                         ; N/A                                                                                                                                                            ;
; Ainput_out[14]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[14]~3                                                                         ; N/A                                                                                                                                                            ;
; Ainput_out[14]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[14]~3                                                                         ; N/A                                                                                                                                                            ;
; Ainput_out[15]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[15]~8                                                                         ; N/A                                                                                                                                                            ;
; Ainput_out[15]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[15]~8                                                                         ; N/A                                                                                                                                                            ;
; Ainput_out[16]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[16]~10                                                                        ; N/A                                                                                                                                                            ;
; Ainput_out[16]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[16]~10                                                                        ; N/A                                                                                                                                                            ;
; Ainput_out[17]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[17]~9                                                                         ; N/A                                                                                                                                                            ;
; Ainput_out[17]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[17]~9                                                                         ; N/A                                                                                                                                                            ;
; Ainput_out[18]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[18]~11                                                                        ; N/A                                                                                                                                                            ;
; Ainput_out[18]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[18]~11                                                                        ; N/A                                                                                                                                                            ;
; Ainput_out[19]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[19]~4                                                                         ; N/A                                                                                                                                                            ;
; Ainput_out[19]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[19]~4                                                                         ; N/A                                                                                                                                                            ;
; Ainput_out[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[1]~17                                                                         ; N/A                                                                                                                                                            ;
; Ainput_out[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[1]~17                                                                         ; N/A                                                                                                                                                            ;
; Ainput_out[20]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[20]~6                                                                         ; N/A                                                                                                                                                            ;
; Ainput_out[20]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[20]~6                                                                         ; N/A                                                                                                                                                            ;
; Ainput_out[21]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[21]~5                                                                         ; N/A                                                                                                                                                            ;
; Ainput_out[21]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[21]~5                                                                         ; N/A                                                                                                                                                            ;
; Ainput_out[22]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[22]~7                                                                         ; N/A                                                                                                                                                            ;
; Ainput_out[22]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[22]~7                                                                         ; N/A                                                                                                                                                            ;
; Ainput_out[23]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[23]~12                                                                        ; N/A                                                                                                                                                            ;
; Ainput_out[23]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[23]~12                                                                        ; N/A                                                                                                                                                            ;
; Ainput_out[24]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[24]~14                                                                        ; N/A                                                                                                                                                            ;
; Ainput_out[24]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[24]~14                                                                        ; N/A                                                                                                                                                            ;
; Ainput_out[25]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[25]~13                                                                        ; N/A                                                                                                                                                            ;
; Ainput_out[25]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[25]~13                                                                        ; N/A                                                                                                                                                            ;
; Ainput_out[26]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[26]~15                                                                        ; N/A                                                                                                                                                            ;
; Ainput_out[26]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[26]~15                                                                        ; N/A                                                                                                                                                            ;
; Ainput_out[27]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[27]~23                                                                        ; N/A                                                                                                                                                            ;
; Ainput_out[27]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[27]~23                                                                        ; N/A                                                                                                                                                            ;
; Ainput_out[28]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[28]~25                                                                        ; N/A                                                                                                                                                            ;
; Ainput_out[28]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[28]~25                                                                        ; N/A                                                                                                                                                            ;
; Ainput_out[29]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[29]~24                                                                        ; N/A                                                                                                                                                            ;
; Ainput_out[29]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[29]~24                                                                        ; N/A                                                                                                                                                            ;
; Ainput_out[2]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[2]~18                                                                         ; N/A                                                                                                                                                            ;
; Ainput_out[2]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[2]~18                                                                         ; N/A                                                                                                                                                            ;
; Ainput_out[30]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[30]~26                                                                        ; N/A                                                                                                                                                            ;
; Ainput_out[30]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[30]~26                                                                        ; N/A                                                                                                                                                            ;
; Ainput_out[31]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[31]~27                                                                        ; N/A                                                                                                                                                            ;
; Ainput_out[31]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[31]~27                                                                        ; N/A                                                                                                                                                            ;
; Ainput_out[3]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[3]~16                                                                         ; N/A                                                                                                                                                            ;
; Ainput_out[3]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[3]~16                                                                         ; N/A                                                                                                                                                            ;
; Ainput_out[4]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[4]~28                                                                         ; N/A                                                                                                                                                            ;
; Ainput_out[4]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[4]~28                                                                         ; N/A                                                                                                                                                            ;
; Ainput_out[5]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[5]~29                                                                         ; N/A                                                                                                                                                            ;
; Ainput_out[5]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[5]~29                                                                         ; N/A                                                                                                                                                            ;
; Ainput_out[6]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[6]~30                                                                         ; N/A                                                                                                                                                            ;
; Ainput_out[6]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[6]~30                                                                         ; N/A                                                                                                                                                            ;
; Ainput_out[7]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[7]~31                                                                         ; N/A                                                                                                                                                            ;
; Ainput_out[7]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[7]~31                                                                         ; N/A                                                                                                                                                            ;
; Ainput_out[8]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[8]~22                                                                         ; N/A                                                                                                                                                            ;
; Ainput_out[8]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[8]~22                                                                         ; N/A                                                                                                                                                            ;
; Ainput_out[9]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[9]~20                                                                         ; N/A                                                                                                                                                            ;
; Ainput_out[9]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Ainput_out[9]~20                                                                         ; N/A                                                                                                                                                            ;
; Binput_out[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[0]~10                                                                         ; N/A                                                                                                                                                            ;
; Binput_out[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[0]~10                                                                         ; N/A                                                                                                                                                            ;
; Binput_out[10]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[10]~7                                                                         ; N/A                                                                                                                                                            ;
; Binput_out[10]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[10]~7                                                                         ; N/A                                                                                                                                                            ;
; Binput_out[11]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[11]~4                                                                         ; N/A                                                                                                                                                            ;
; Binput_out[11]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[11]~4                                                                         ; N/A                                                                                                                                                            ;
; Binput_out[12]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[12]~19                                                                        ; N/A                                                                                                                                                            ;
; Binput_out[12]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[12]~19                                                                        ; N/A                                                                                                                                                            ;
; Binput_out[13]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[13]~24                                                                        ; N/A                                                                                                                                                            ;
; Binput_out[13]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[13]~24                                                                        ; N/A                                                                                                                                                            ;
; Binput_out[14]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[14]~25                                                                        ; N/A                                                                                                                                                            ;
; Binput_out[14]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[14]~25                                                                        ; N/A                                                                                                                                                            ;
; Binput_out[15]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[15]~8                                                                         ; N/A                                                                                                                                                            ;
; Binput_out[15]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[15]~8                                                                         ; N/A                                                                                                                                                            ;
; Binput_out[16]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[16]~26                                                                        ; N/A                                                                                                                                                            ;
; Binput_out[16]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[16]~26                                                                        ; N/A                                                                                                                                                            ;
; Binput_out[17]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[17]~27                                                                        ; N/A                                                                                                                                                            ;
; Binput_out[17]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[17]~27                                                                        ; N/A                                                                                                                                                            ;
; Binput_out[18]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[18]~11                                                                        ; N/A                                                                                                                                                            ;
; Binput_out[18]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[18]~11                                                                        ; N/A                                                                                                                                                            ;
; Binput_out[19]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[19]~12                                                                        ; N/A                                                                                                                                                            ;
; Binput_out[19]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[19]~12                                                                        ; N/A                                                                                                                                                            ;
; Binput_out[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[1]~20                                                                         ; N/A                                                                                                                                                            ;
; Binput_out[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[1]~20                                                                         ; N/A                                                                                                                                                            ;
; Binput_out[20]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[20]~13                                                                        ; N/A                                                                                                                                                            ;
; Binput_out[20]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[20]~13                                                                        ; N/A                                                                                                                                                            ;
; Binput_out[21]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[21]~14                                                                        ; N/A                                                                                                                                                            ;
; Binput_out[21]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[21]~14                                                                        ; N/A                                                                                                                                                            ;
; Binput_out[22]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[22]~16                                                                        ; N/A                                                                                                                                                            ;
; Binput_out[22]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[22]~16                                                                        ; N/A                                                                                                                                                            ;
; Binput_out[23]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[23]~17                                                                        ; N/A                                                                                                                                                            ;
; Binput_out[23]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[23]~17                                                                        ; N/A                                                                                                                                                            ;
; Binput_out[24]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[24]~28                                                                        ; N/A                                                                                                                                                            ;
; Binput_out[24]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[24]~28                                                                        ; N/A                                                                                                                                                            ;
; Binput_out[25]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[25]~29                                                                        ; N/A                                                                                                                                                            ;
; Binput_out[25]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[25]~29                                                                        ; N/A                                                                                                                                                            ;
; Binput_out[26]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[26]~30                                                                        ; N/A                                                                                                                                                            ;
; Binput_out[26]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[26]~30                                                                        ; N/A                                                                                                                                                            ;
; Binput_out[27]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[27]~31                                                                        ; N/A                                                                                                                                                            ;
; Binput_out[27]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[27]~31                                                                        ; N/A                                                                                                                                                            ;
; Binput_out[28]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[28]~18                                                                        ; N/A                                                                                                                                                            ;
; Binput_out[28]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[28]~18                                                                        ; N/A                                                                                                                                                            ;
; Binput_out[29]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[29]~32                                                                        ; N/A                                                                                                                                                            ;
; Binput_out[29]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[29]~32                                                                        ; N/A                                                                                                                                                            ;
; Binput_out[2]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[2]~21                                                                         ; N/A                                                                                                                                                            ;
; Binput_out[2]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[2]~21                                                                         ; N/A                                                                                                                                                            ;
; Binput_out[30]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[30]~33                                                                        ; N/A                                                                                                                                                            ;
; Binput_out[30]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[30]~33                                                                        ; N/A                                                                                                                                                            ;
; Binput_out[31]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[31]~9                                                                         ; N/A                                                                                                                                                            ;
; Binput_out[31]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[31]~9                                                                         ; N/A                                                                                                                                                            ;
; Binput_out[3]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[3]~22                                                                         ; N/A                                                                                                                                                            ;
; Binput_out[3]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[3]~22                                                                         ; N/A                                                                                                                                                            ;
; Binput_out[4]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[4]~23                                                                         ; N/A                                                                                                                                                            ;
; Binput_out[4]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[4]~23                                                                         ; N/A                                                                                                                                                            ;
; Binput_out[5]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[5]~15                                                                         ; N/A                                                                                                                                                            ;
; Binput_out[5]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[5]~15                                                                         ; N/A                                                                                                                                                            ;
; Binput_out[6]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[6]~1                                                                          ; N/A                                                                                                                                                            ;
; Binput_out[6]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[6]~1                                                                          ; N/A                                                                                                                                                            ;
; Binput_out[7]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[7]~0                                                                          ; N/A                                                                                                                                                            ;
; Binput_out[7]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[7]~0                                                                          ; N/A                                                                                                                                                            ;
; Binput_out[8]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[8]~3                                                                          ; N/A                                                                                                                                                            ;
; Binput_out[8]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[8]~3                                                                          ; N/A                                                                                                                                                            ;
; Binput_out[9]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[9]~2                                                                          ; N/A                                                                                                                                                            ;
; Binput_out[9]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Binput_out[9]~2                                                                          ; N/A                                                                                                                                                            ;
; Branch_out                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Branch_out~0_wirecell                                                                                ; N/A                                                                                                                                                            ;
; Branch_out                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Branch_out~0_wirecell                                                                                ; N/A                                                                                                                                                            ;
; Instruction_out[0]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[0]  ; N/A                                                                                                                                                            ;
; Instruction_out[0]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[0]  ; N/A                                                                                                                                                            ;
; Instruction_out[10]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[10] ; N/A                                                                                                                                                            ;
; Instruction_out[10]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[10] ; N/A                                                                                                                                                            ;
; Instruction_out[11]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[11] ; N/A                                                                                                                                                            ;
; Instruction_out[11]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[11] ; N/A                                                                                                                                                            ;
; Instruction_out[12]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[12] ; N/A                                                                                                                                                            ;
; Instruction_out[12]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[12] ; N/A                                                                                                                                                            ;
; Instruction_out[13]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[13] ; N/A                                                                                                                                                            ;
; Instruction_out[13]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[13] ; N/A                                                                                                                                                            ;
; Instruction_out[14]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[14] ; N/A                                                                                                                                                            ;
; Instruction_out[14]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[14] ; N/A                                                                                                                                                            ;
; Instruction_out[15]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[15] ; N/A                                                                                                                                                            ;
; Instruction_out[15]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[15] ; N/A                                                                                                                                                            ;
; Instruction_out[16]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[16] ; N/A                                                                                                                                                            ;
; Instruction_out[16]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[16] ; N/A                                                                                                                                                            ;
; Instruction_out[17]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[17] ; N/A                                                                                                                                                            ;
; Instruction_out[17]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[17] ; N/A                                                                                                                                                            ;
; Instruction_out[18]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[18] ; N/A                                                                                                                                                            ;
; Instruction_out[18]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[18] ; N/A                                                                                                                                                            ;
; Instruction_out[19]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[19] ; N/A                                                                                                                                                            ;
; Instruction_out[19]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[19] ; N/A                                                                                                                                                            ;
; Instruction_out[1]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[1]  ; N/A                                                                                                                                                            ;
; Instruction_out[1]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[1]  ; N/A                                                                                                                                                            ;
; Instruction_out[20]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[20] ; N/A                                                                                                                                                            ;
; Instruction_out[20]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[20] ; N/A                                                                                                                                                            ;
; Instruction_out[21]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[21] ; N/A                                                                                                                                                            ;
; Instruction_out[21]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[21] ; N/A                                                                                                                                                            ;
; Instruction_out[22]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[22] ; N/A                                                                                                                                                            ;
; Instruction_out[22]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[22] ; N/A                                                                                                                                                            ;
; Instruction_out[23]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[23] ; N/A                                                                                                                                                            ;
; Instruction_out[23]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[23] ; N/A                                                                                                                                                            ;
; Instruction_out[24]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[24] ; N/A                                                                                                                                                            ;
; Instruction_out[24]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[24] ; N/A                                                                                                                                                            ;
; Instruction_out[25]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[25] ; N/A                                                                                                                                                            ;
; Instruction_out[25]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[25] ; N/A                                                                                                                                                            ;
; Instruction_out[26]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[26] ; N/A                                                                                                                                                            ;
; Instruction_out[26]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[26] ; N/A                                                                                                                                                            ;
; Instruction_out[27]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[27] ; N/A                                                                                                                                                            ;
; Instruction_out[27]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[27] ; N/A                                                                                                                                                            ;
; Instruction_out[28]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[28] ; N/A                                                                                                                                                            ;
; Instruction_out[28]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[28] ; N/A                                                                                                                                                            ;
; Instruction_out[29]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[29] ; N/A                                                                                                                                                            ;
; Instruction_out[29]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[29] ; N/A                                                                                                                                                            ;
; Instruction_out[2]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[2]  ; N/A                                                                                                                                                            ;
; Instruction_out[2]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[2]  ; N/A                                                                                                                                                            ;
; Instruction_out[30]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[30] ; N/A                                                                                                                                                            ;
; Instruction_out[30]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[30] ; N/A                                                                                                                                                            ;
; Instruction_out[31]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[31] ; N/A                                                                                                                                                            ;
; Instruction_out[31]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[31] ; N/A                                                                                                                                                            ;
; Instruction_out[3]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[3]  ; N/A                                                                                                                                                            ;
; Instruction_out[3]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[3]  ; N/A                                                                                                                                                            ;
; Instruction_out[4]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[4]  ; N/A                                                                                                                                                            ;
; Instruction_out[4]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[4]  ; N/A                                                                                                                                                            ;
; Instruction_out[5]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[5]  ; N/A                                                                                                                                                            ;
; Instruction_out[5]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[5]  ; N/A                                                                                                                                                            ;
; Instruction_out[6]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[6]  ; N/A                                                                                                                                                            ;
; Instruction_out[6]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[6]  ; N/A                                                                                                                                                            ;
; Instruction_out[7]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[7]  ; N/A                                                                                                                                                            ;
; Instruction_out[7]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[7]  ; N/A                                                                                                                                                            ;
; Instruction_out[8]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[8]  ; N/A                                                                                                                                                            ;
; Instruction_out[8]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[8]  ; N/A                                                                                                                                                            ;
; Instruction_out[9]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[9]  ; N/A                                                                                                                                                            ;
; Instruction_out[9]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[9]  ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[4][2]                                                                      ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|register_array[4][2]                                                                      ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[8][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[9][9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                           ; N/A                                                                                                                                                            ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Add0~1                                                                                    ; N/A                                                                                                                                                            ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Add0~1                                                                                    ; N/A                                                                                                                                                            ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Add0~5                                                                                    ; N/A                                                                                                                                                            ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Add0~5                                                                                    ; N/A                                                                                                                                                            ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Add0~9                                                                                    ; N/A                                                                                                                                                            ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Add0~9                                                                                    ; N/A                                                                                                                                                            ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Add0~13                                                                                   ; N/A                                                                                                                                                            ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Add0~13                                                                                   ; N/A                                                                                                                                                            ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Add0~17                                                                                   ; N/A                                                                                                                                                            ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Add0~17                                                                                   ; N/A                                                                                                                                                            ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Add0~21                                                                                   ; N/A                                                                                                                                                            ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Add0~21                                                                                   ; N/A                                                                                                                                                            ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Add0~25                                                                                   ; N/A                                                                                                                                                            ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Add0~25                                                                                   ; N/A                                                                                                                                                            ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Add0~29                                                                                   ; N/A                                                                                                                                                            ;
; MIPS:cpu|Ifetch:IFE|PC_plus_4_out[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Add0~29                                                                                   ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|ALUSrc                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|ALUSrc                                                                                   ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|ALUSrc                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|ALUSrc                                                                                   ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|BranchEq              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Equal10~0                                                                                ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|BranchEq              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Equal10~0                                                                                ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|BranchNe              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Equal11~0                                                                                ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|BranchNe              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Equal11~0                                                                                ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|Funct[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[0]  ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|Funct[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[0]  ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|Funct[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[1]  ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|Funct[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[1]  ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|Funct[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[2]  ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|Funct[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[2]  ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|Funct[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[3]  ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|Funct[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[3]  ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|Funct[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[4]  ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|Funct[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[4]  ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|Funct[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[5]  ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|Funct[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[5]  ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|Jr                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|Jr                                                                                       ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|Jr                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|Jr                                                                                       ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|Jump                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|Jump                                                                                     ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|Jump                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|Jump                                                                                     ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|MemRead               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|MemRead                                                                                  ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|MemRead               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|MemRead                                                                                  ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|MemWrite              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Equal8~0                                                                                 ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|MemWrite              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Equal8~0                                                                                 ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|MemtoReg[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Equal7~0                                                                                 ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|MemtoReg[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Equal7~0                                                                                 ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|MemtoReg[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|MemtoReg[1]~0_wirecell                                                                   ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|MemtoReg[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|MemtoReg[1]~0_wirecell                                                                   ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|Opcode[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[26] ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|Opcode[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[26] ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|Opcode[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[27] ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|Opcode[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[27] ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|Opcode[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[28] ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|Opcode[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[28] ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|Opcode[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[29] ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|Opcode[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[29] ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|Opcode[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[30] ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|Opcode[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[30] ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|Opcode[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[31] ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|Opcode[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[31] ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|RegDst[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|RegDst[0]~0_wirecell                                                                     ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|RegDst[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|RegDst[0]~0_wirecell                                                                     ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|RegDst[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|Equal12~0                                                                                ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|RegDst[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|Equal12~0                                                                                ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|RegWrite              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|RegWrite                                                                                 ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|RegWrite              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|RegWrite                                                                                 ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|clock                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll2:pll0|pll2_0002:pll2_inst|altera_pll:altera_pll_i|outclk_wire[0]                                          ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|clock                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll2:pll0|pll2_0002:pll2_inst|altera_pll:altera_pll_i|outclk_wire[0]                                          ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|reset                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset_n~_wirecell                                                                                             ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|reset                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset_n~_wirecell                                                                                             ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|shift                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|shift~1                                                                                  ; N/A                                                                                                                                                            ;
; MIPS:cpu|control:CTL|shift                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|shift~1                                                                                  ; N/A                                                                                                                                                            ;
; Memwrite_out                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Equal8~0                                                                                 ; N/A                                                                                                                                                            ;
; Memwrite_out                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Equal8~0                                                                                 ; N/A                                                                                                                                                            ;
; Next_PC_out[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Next_PC_out[0]~5                                                                          ; N/A                                                                                                                                                            ;
; Next_PC_out[0]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Next_PC_out[0]~5                                                                          ; N/A                                                                                                                                                            ;
; Next_PC_out[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Next_PC_out[1]~6                                                                          ; N/A                                                                                                                                                            ;
; Next_PC_out[1]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Next_PC_out[1]~6                                                                          ; N/A                                                                                                                                                            ;
; Next_PC_out[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Next_PC_out[2]~7                                                                          ; N/A                                                                                                                                                            ;
; Next_PC_out[2]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Next_PC_out[2]~7                                                                          ; N/A                                                                                                                                                            ;
; Next_PC_out[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Next_PC_out[3]~8                                                                          ; N/A                                                                                                                                                            ;
; Next_PC_out[3]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Next_PC_out[3]~8                                                                          ; N/A                                                                                                                                                            ;
; Next_PC_out[4]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Next_PC_out[4]~9                                                                          ; N/A                                                                                                                                                            ;
; Next_PC_out[4]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Next_PC_out[4]~9                                                                          ; N/A                                                                                                                                                            ;
; Next_PC_out[5]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Next_PC_out[5]~10                                                                         ; N/A                                                                                                                                                            ;
; Next_PC_out[5]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Next_PC_out[5]~10                                                                         ; N/A                                                                                                                                                            ;
; Next_PC_out[6]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Next_PC_out[6]~11                                                                         ; N/A                                                                                                                                                            ;
; Next_PC_out[6]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Next_PC_out[6]~11                                                                         ; N/A                                                                                                                                                            ;
; Next_PC_out[7]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Next_PC_out[7]~12                                                                         ; N/A                                                                                                                                                            ;
; Next_PC_out[7]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|Next_PC_out[7]~12                                                                         ; N/A                                                                                                                                                            ;
; PC[0]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                          ; N/A                                                                                                                                                            ;
; PC[0]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                          ; N/A                                                                                                                                                            ;
; PC[1]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                          ; N/A                                                                                                                                                            ;
; PC[1]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                          ; N/A                                                                                                                                                            ;
; PC[2]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|PC[2]                                                                                     ; N/A                                                                                                                                                            ;
; PC[2]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|PC[2]                                                                                     ; N/A                                                                                                                                                            ;
; PC[3]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|PC[3]                                                                                     ; N/A                                                                                                                                                            ;
; PC[3]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|PC[3]                                                                                     ; N/A                                                                                                                                                            ;
; PC[4]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|PC[4]                                                                                     ; N/A                                                                                                                                                            ;
; PC[4]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|PC[4]                                                                                     ; N/A                                                                                                                                                            ;
; PC[5]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|PC[5]                                                                                     ; N/A                                                                                                                                                            ;
; PC[5]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|PC[5]                                                                                     ; N/A                                                                                                                                                            ;
; PC[6]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|PC[6]                                                                                     ; N/A                                                                                                                                                            ;
; PC[6]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|PC[6]                                                                                     ; N/A                                                                                                                                                            ;
; PC[7]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|PC[7]                                                                                     ; N/A                                                                                                                                                            ;
; PC[7]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|PC[7]                                                                                     ; N/A                                                                                                                                                            ;
; PC[8]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|PC[8]                                                                                     ; N/A                                                                                                                                                            ;
; PC[8]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|PC[8]                                                                                     ; N/A                                                                                                                                                            ;
; PC[9]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|PC[9]                                                                                     ; N/A                                                                                                                                                            ;
; PC[9]                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Ifetch:IFE|PC[9]                                                                                     ; N/A                                                                                                                                                            ;
; PIN_AF14                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIN_AF14                                                                                                      ; N/A                                                                                                                                                            ;
; PIN_AF14                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PIN_AF14                                                                                                      ; N/A                                                                                                                                                            ;
; Regwrite_out                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|RegWrite                                                                                 ; N/A                                                                                                                                                            ;
; Regwrite_out                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|control:CTL|RegWrite                                                                                 ; N/A                                                                                                                                                            ;
; Zero_out                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Equal14~12                                                                               ; N/A                                                                                                                                                            ;
; Zero_out                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Execute:EXE|Equal14~12                                                                               ; N/A                                                                                                                                                            ;
; pll_clock_out                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pll2:pll0|pll2_0002:pll2_inst|altera_pll:altera_pll_i|outclk_wire[0]                                          ; N/A                                                                                                                                                            ;
; read_data_1_out[0]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[0]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[10]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[10]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[11]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[11]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[12]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[12]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[13]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[13]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[14]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[14]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[15]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[15]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[16]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[16]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[17]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[17]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[18]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[18]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[19]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[19]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[1]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[1]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[20]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[20]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[21]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[21]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[22]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[22]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[23]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[23]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[24]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[24]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[25]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[25]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[26]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[26]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[27]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[27]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[28]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[28]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[29]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[29]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[2]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[2]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[30]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[30]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[31]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[31]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[3]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[3]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[4]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[4]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[5]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[5]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[6]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[6]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[7]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[7]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[8]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[8]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[9]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_1_out[9]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[0]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[0]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[10]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[10]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[11]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[11]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[12]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[12]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[13]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[13]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[14]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[14]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[15]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[15]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[16]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[16]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[17]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[17]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[18]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[18]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[19]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[19]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[1]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[1]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[20]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[20]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[21]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[21]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[22]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[22]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[23]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[23]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[24]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[24]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[25]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[25]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[26]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[26]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[27]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[27]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[28]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[28]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[29]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[29]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[2]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[2]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[30]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[30]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[31]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[31]                        ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[3]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[3]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[4]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[4]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[5]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[5]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[6]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[6]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[7]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[7]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[8]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[8]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[9]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; read_data_2_out[9]                         ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; write_data_out[0]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[0]~2                                                                       ; N/A                                                                                                                                                            ;
; write_data_out[0]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[0]~2                                                                       ; N/A                                                                                                                                                            ;
; write_data_out[10]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[10]~15                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[10]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[10]~15                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[11]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[11]~17                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[11]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[11]~17                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[12]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[12]~22                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[12]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[12]~22                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[13]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[13]~24                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[13]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[13]~24                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[14]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[14]~26                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[14]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[14]~26                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[15]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[15]~28                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[15]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[15]~28                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[16]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[16]~30                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[16]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[16]~30                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[17]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[17]~32                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[17]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[17]~32                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[18]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[18]~34                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[18]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[18]~34                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[19]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[19]~36                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[19]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[19]~36                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[1]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[1]~3                                                                       ; N/A                                                                                                                                                            ;
; write_data_out[1]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[1]~3                                                                       ; N/A                                                                                                                                                            ;
; write_data_out[20]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[20]~38                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[20]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[20]~38                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[21]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[21]~40                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[21]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[21]~40                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[22]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[22]~42                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[22]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[22]~42                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[23]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[23]~44                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[23]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[23]~44                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[24]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[24]~46                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[24]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[24]~46                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[25]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[25]~48                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[25]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[25]~48                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[26]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[26]~50                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[26]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[26]~50                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[27]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[27]~51                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[27]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[27]~51                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[28]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[28]~53                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[28]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[28]~53                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[29]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[29]~55                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[29]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[29]~55                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[2]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[2]~5                                                                       ; N/A                                                                                                                                                            ;
; write_data_out[2]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[2]~5                                                                       ; N/A                                                                                                                                                            ;
; write_data_out[30]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[30]~57                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[30]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[30]~57                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[31]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[31]~59                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[31]                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[31]~59                                                                     ; N/A                                                                                                                                                            ;
; write_data_out[3]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[3]~6                                                                       ; N/A                                                                                                                                                            ;
; write_data_out[3]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[3]~6                                                                       ; N/A                                                                                                                                                            ;
; write_data_out[4]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[4]~7                                                                       ; N/A                                                                                                                                                            ;
; write_data_out[4]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[4]~7                                                                       ; N/A                                                                                                                                                            ;
; write_data_out[5]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[5]~8                                                                       ; N/A                                                                                                                                                            ;
; write_data_out[5]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[5]~8                                                                       ; N/A                                                                                                                                                            ;
; write_data_out[6]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[6]~9                                                                       ; N/A                                                                                                                                                            ;
; write_data_out[6]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[6]~9                                                                       ; N/A                                                                                                                                                            ;
; write_data_out[7]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[7]~10                                                                      ; N/A                                                                                                                                                            ;
; write_data_out[7]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[7]~10                                                                      ; N/A                                                                                                                                                            ;
; write_data_out[8]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[8]~11                                                                      ; N/A                                                                                                                                                            ;
; write_data_out[8]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[8]~11                                                                      ; N/A                                                                                                                                                            ;
; write_data_out[9]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[9]~12                                                                      ; N/A                                                                                                                                                            ;
; write_data_out[9]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPS:cpu|Idecode:ID|write_data_out[9]~12                                                                      ; N/A                                                                                                                                                            ;
; MIPS:cpu|Idecode:ID|register_array[16][0]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][0]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][10] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][10] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][11] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][11] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][12] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][12] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][13] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][13] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][14] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][14] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][15] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][15] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][16] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][16] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][17] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][17] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][18] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][18] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][19] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][19] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][1]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][1]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][20] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][20] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][21] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][21] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][22] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][22] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][23] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][23] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][24] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][24] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][25] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][25] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][26] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][26] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][27] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][27] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][28] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][28] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][29] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][29] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][2]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][2]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][30] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][30] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][31] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][31] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][3]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][3]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][4]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][4]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][5]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][5]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][6]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][6]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][7]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][7]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][8]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][8]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][9]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[16][9]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][0]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][0]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][10] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][10] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][11] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][11] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][12] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][12] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][13] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][13] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][14] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][14] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][15] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][15] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][16] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][16] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][17] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][17] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][18] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][18] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][19] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][19] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][1]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][1]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][20] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][20] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][21] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][21] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][22] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][22] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][23] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][23] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][24] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][24] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][25] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][25] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][26] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][26] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][27] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][27] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][28] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][28] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][29] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][29] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][2]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][2]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][30] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][30] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][31] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][31] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][3]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][3]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][4]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][4]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][5]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][5]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][6]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][6]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][7]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][7]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][8]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][8]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][9]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPS:cpu|Idecode:ID|register_array[17][9]  ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                           ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                       ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                           ; N/A                                                                                                                                                            ;
; reset_n                                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; reset_n                                                                                                       ; N/A                                                                                                                                                            ;
; reset_n                                    ; post-fitting  ; connected ; Top                            ; post-synthesis    ; reset_n                                                                                                       ; N/A                                                                                                                                                            ;
+--------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Tue Sep  3 13:17:42 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pre_accelerators -c pre_accelerators
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/prio_encoder_6.vhd
    Info (12022): Found design unit 1: priotity_encoder-structure File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/prio_encoder_6.vhd Line: 15
    Info (12023): Found entity 1: priotity_encoder File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/prio_encoder_6.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/interupt_handler.vhd
    Info (12022): Found design unit 1: interupt_handler-dfl File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd Line: 27
    Info (12023): Found entity 1: interupt_handler File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/interupt_fsm.vhd
    Info (12022): Found design unit 1: interupt_FSM-structure File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_FSM.vhd Line: 16
    Info (12023): Found entity 1: interupt_FSM File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_FSM.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/segdecoder.vhd
    Info (12022): Found design unit 1: segDecoder-dfl File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/segDecoder.vhd Line: 12
    Info (12023): Found entity 1: segDecoder File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/segDecoder.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/gpi.vhd
    Info (12022): Found design unit 1: GPI-structure File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPI.vhd Line: 17
    Info (12023): Found entity 1: GPI File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPI.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/optaddressdecoder.vhd
    Info (12022): Found design unit 1: OptAddrDecoder-structure File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/OptAddressDecoder.vhd Line: 23
    Info (12023): Found entity 1: OptAddrDecoder File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/OptAddressDecoder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/gpo.vhd
    Info (12022): Found design unit 1: GPO-structure File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 20
    Info (12023): Found entity 1: GPO File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/gpio_handler.vhd
    Info (12022): Found design unit 1: GPIO_handler-dfl File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPIO_handler.vhd Line: 32
    Info (12023): Found entity 1: GPIO_handler File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPIO_handler.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/mcu.vhd
    Info (12022): Found design unit 1: MCU-arch File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 38
    Info (12023): Found entity 1: MCU File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/aux_package.vhd
    Info (12022): Found design unit 1: aux_package File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/aux_package.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/divider.vhd
    Info (12022): Found design unit 1: Divider-Behavioral File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider.VHD Line: 18
    Info (12023): Found entity 1: Divider File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/divider.VHD Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/mips.vhd
    Info (12022): Found design unit 1: MIPS-structure File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 34
    Info (12023): Found entity 1: MIPS File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/ifetch.vhd
    Info (12022): Found design unit 1: Ifetch-behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IFETCH.VHD Line: 37
    Info (12023): Found entity 1: Ifetch File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IFETCH.VHD Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/idecode.vhd
    Info (12022): Found design unit 1: Idecode-behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IDECODE.VHD Line: 28
    Info (12023): Found entity 1: Idecode File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IDECODE.VHD Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/execute.vhd
    Info (12022): Found design unit 1: Execute-behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/EXECUTE.VHD Line: 24
    Info (12023): Found entity 1: Execute File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/EXECUTE.VHD Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/dmemory.vhd
    Info (12022): Found design unit 1: dmemory-behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/DMEMORY.VHD Line: 23
    Info (12023): Found entity 1: dmemory File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/DMEMORY.VHD Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /users/barmu/documents/github/arch-lab-/final project/mars files/mips single cycle architecture/modelsim/dut/control.vhd
    Info (12022): Found design unit 1: control-behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/CONTROL.VHD Line: 35
    Info (12023): Found entity 1: control File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/CONTROL.VHD Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file pll2.vhd
    Info (12022): Found design unit 1: pll2-rtl File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/pll2.vhd Line: 20
    Info (12023): Found entity 1: pll2 File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/pll2.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file pll2/pll2_0002.v
    Info (12023): Found entity 1: pll2_0002 File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/pll2/pll2_0002.v Line: 2
Info (12127): Elaborating entity "MCU" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MCU.vhd(47): object "IRQ_OUT" assigned a value but never read File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 47
Info (12128): Elaborating entity "pll2" for hierarchy "pll2:pll0" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 67
Info (12128): Elaborating entity "pll2_0002" for hierarchy "pll2:pll0|pll2_0002:pll2_inst" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/pll2.vhd Line: 32
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll2:pll0|pll2_0002:pll2_inst|altera_pll:altera_pll_i" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/pll2/pll2_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll2:pll0|pll2_0002:pll2_inst|altera_pll:altera_pll_i" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/pll2/pll2_0002.v Line: 85
Info (12133): Instantiated megafunction "pll2:pll0|pll2_0002:pll2_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/pll2/pll2_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "MIPS" for hierarchy "MIPS:cpu" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 79
Warning (10541): VHDL Signal Declaration warning at MIPS.vhd(65): used implicit default value for signal "read_data_MEM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 65
Warning (10036): Verilog HDL or VHDL warning at MIPS.vhd(70): object "DIV_en" assigned a value but never read File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 70
Info (12128): Elaborating entity "Ifetch" for hierarchy "MIPS:cpu|Ifetch:IFE" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 95
Warning (10036): Verilog HDL or VHDL warning at IFETCH.VHD(43): object "clock_if" assigned a value but never read File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IFETCH.VHD Line: 43
Info (12128): Elaborating entity "altsyncram" for hierarchy "MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IFETCH.VHD Line: 65
Info (12130): Elaborated megafunction instantiation "MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IFETCH.VHD Line: 65
Info (12133): Instantiated megafunction "MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory" with the following parameter: File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IFETCH.VHD Line: 65
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "C:\Users\user\Documents\GitHub\Arch-Lab-\final project\MARS files\MIPS single cycle Architecture\ModelSim\L1_Caches\our tests\ITCM.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD = YES,INSTANCE_NAME = ITCM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gde4.tdf
    Info (12023): Found entity 1: altsyncram_gde4 File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_gde4.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_gde4" for hierarchy "MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated" File: d:/intel/fpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cnc3.tdf
    Info (12023): Found entity 1: altsyncram_cnc3 File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cnc3" for hierarchy "MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_gde4.tdf Line: 35
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/L1_Caches/our tests/ITCM.hex -- setting all initial values to 0 File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/IFETCH.VHD Line: 65
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_gde4.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_gde4.tdf Line: 36
Info (12133): Instantiated megafunction "MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_gde4.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1230259021"
    Info (12134): Parameter "NUMWORDS" = "1024"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "10"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/intel/fpga_lite/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intel/fpga_lite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: d:/intel/fpga_lite/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "Idecode" for hierarchy "MIPS:cpu|Idecode:ID" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 113
Info (12128): Elaborating entity "control" for hierarchy "MIPS:cpu|control:CTL" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 131
Info (12128): Elaborating entity "interupt_FSM" for hierarchy "MIPS:cpu|control:CTL|interupt_FSM:INT_FSM_proc" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/CONTROL.VHD Line: 97
Warning (10541): VHDL Signal Declaration warning at interupt_FSM.vhd(9): used implicit default value for signal "INT_FSM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_FSM.vhd Line: 9
Info (12128): Elaborating entity "Execute" for hierarchy "MIPS:cpu|Execute:EXE" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 153
Info (12128): Elaborating entity "dmemory" for hierarchy "MIPS:cpu|dmemory:MEM" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 169
Info (12128): Elaborating entity "altsyncram" for hierarchy "MIPS:cpu|dmemory:MEM|altsyncram:data_memory" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/DMEMORY.VHD Line: 40
Info (12130): Elaborated megafunction instantiation "MIPS:cpu|dmemory:MEM|altsyncram:data_memory" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/DMEMORY.VHD Line: 40
Info (12133): Instantiated megafunction "MIPS:cpu|dmemory:MEM|altsyncram:data_memory" with the following parameter: File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/DMEMORY.VHD Line: 40
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "C:\Users\user\Documents\GitHub\Arch-Lab-\final project\MARS files\MIPS single cycle Architecture\ModelSim\L1_Caches\our tests\dmemory.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD = YES,INSTANCE_NAME = DTCM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9rg4.tdf
    Info (12023): Found entity 1: altsyncram_9rg4 File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_9rg4.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_9rg4" for hierarchy "MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_9rg4:auto_generated" File: d:/intel/fpga_lite/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iae3.tdf
    Info (12023): Found entity 1: altsyncram_iae3 File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_iae3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_iae3" for hierarchy "MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_9rg4:auto_generated|altsyncram_iae3:altsyncram1" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_9rg4.tdf Line: 37
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/user/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/L1_Caches/our tests/dmemory.hex -- setting all initial values to 0 File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/DMEMORY.VHD Line: 40
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_9rg4:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_9rg4.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_9rg4:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_9rg4.tdf Line: 38
Info (12133): Instantiated megafunction "MIPS:cpu|dmemory:MEM|altsyncram:data_memory|altsyncram_9rg4:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_9rg4.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1146372941"
    Info (12134): Parameter "NUMWORDS" = "1024"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "10"
Info (12128): Elaborating entity "GPIO_handler" for hierarchy "GPIO_handler:GPIO" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 103
Warning (10036): Verilog HDL or VHDL warning at GPIO_handler.vhd(37): object "CS_KEY" assigned a value but never read File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPIO_handler.vhd Line: 37
Info (12128): Elaborating entity "OptAddrDecoder" for hierarchy "GPIO_handler:GPIO|OptAddrDecoder:ADecoder" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPIO_handler.vhd Line: 52
Info (12128): Elaborating entity "GPO" for hierarchy "GPIO_handler:GPIO|GPO:HEX0_inst" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPIO_handler.vhd Line: 69
Warning (10492): VHDL Process Statement warning at GPO.vhd(33): signal "Latch_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 33
Warning (10492): VHDL Process Statement warning at GPO.vhd(34): signal "Data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 34
Warning (10631): VHDL Process Statement warning at GPO.vhd(28): inferring latch(es) for signal or variable "Latch_IO", which holds its previous value in one or more paths through the process File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[0]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[1]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[2]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[3]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[4]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[5]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[6]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[7]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (12128): Elaborating entity "segDecoder" for hierarchy "GPIO_handler:GPIO|GPO:HEX0_inst|segDecoder:\SEG:segDec" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 48
Info (12128): Elaborating entity "GPO" for hierarchy "GPIO_handler:GPIO|GPO:LEDR_inst" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPIO_handler.vhd Line: 135
Warning (10492): VHDL Process Statement warning at GPO.vhd(33): signal "Latch_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 33
Warning (10492): VHDL Process Statement warning at GPO.vhd(34): signal "Data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 34
Warning (10631): VHDL Process Statement warning at GPO.vhd(28): inferring latch(es) for signal or variable "Latch_IO", which holds its previous value in one or more paths through the process File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[0]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[1]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[2]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[3]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[4]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[5]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[6]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (10041): Inferred latch for "Latch_IO[7]" at GPO.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
Info (12128): Elaborating entity "GPI" for hierarchy "GPIO_handler:GPIO|GPI:SW_inst" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPIO_handler.vhd Line: 146
Info (12128): Elaborating entity "interupt_handler" for hierarchy "interupt_handler:INT_handler" File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 124
Warning (10492): VHDL Process Statement warning at interupt_handler.vhd(115): signal "rst" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd Line: 115
Warning (10873): Using initial value X (don't care) for net "IRQ[6]" at interupt_handler.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd Line: 28
Warning (10873): Using initial value X (don't care) for net "IRQ[2..0]" at interupt_handler.vhd(28) File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_fop.tdf
    Info (12023): Found entity 1: sld_ela_trigger_fop File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/sld_ela_trigger_fop.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd.v
    Info (12023): Found entity 1: sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/sld_reserved_pre_accelerators_auto_signaltap_0_1_3bbd.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vk84.tdf
    Info (12023): Found entity 1: altsyncram_vk84 File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_vk84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_flc.tdf
    Info (12023): Found entity 1: mux_flc File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/mux_flc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_nai.tdf
    Info (12023): Found entity 1: cntr_nai File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cntr_nai.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf
    Info (12023): Found entity 1: cmpr_h9c File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cmpr_h9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_82j.tdf
    Info (12023): Found entity 1: cntr_82j File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cntr_82j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf
    Info (12023): Found entity 1: cntr_29i File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cntr_29i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.09.03.13:18:10 Progress: Loading sld42afd3ef/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld42afd3ef/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/ip/sld42afd3ef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "MIPS:cpu|DataBus[0]" to the node "GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[0]" into an OR gate File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 17
    Warning (13047): Converted the fan-out from the tri-state buffer "MIPS:cpu|DataBus[1]" to the node "GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[1]" into an OR gate File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 17
    Warning (13047): Converted the fan-out from the tri-state buffer "MIPS:cpu|DataBus[2]" to the node "GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[2]" into an OR gate File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 17
    Warning (13047): Converted the fan-out from the tri-state buffer "MIPS:cpu|DataBus[3]" to the node "GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[3]" into an OR gate File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 17
    Warning (13047): Converted the fan-out from the tri-state buffer "MIPS:cpu|DataBus[4]" to the node "GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[4]" into an OR gate File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 17
    Warning (13047): Converted the fan-out from the tri-state buffer "MIPS:cpu|DataBus[5]" to the node "GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[5]" into an OR gate File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 17
    Warning (13047): Converted the fan-out from the tri-state buffer "MIPS:cpu|DataBus[6]" to the node "GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[6]" into an OR gate File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MIPS.vhd Line: 17
    Warning (13047): Converted the fan-out from the tri-state buffer "interupt_handler:INT_handler|DataBus[7]" to the node "GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[7]" into an OR gate File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd Line: 20
    Warning (13047): Converted the fan-out from the tri-state buffer "interupt_handler:INT_handler|DataBus[8]" to the node "MIPS:cpu|Idecode:ID|write_data_out[8]" into an OR gate File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd Line: 20
    Warning (13047): Converted the fan-out from the tri-state buffer "interupt_handler:INT_handler|DataBus[9]" to the node "MIPS:cpu|Idecode:ID|write_data_out[9]" into an OR gate File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd Line: 20
    Warning (13047): Converted the fan-out from the tri-state buffer "interupt_handler:INT_handler|DataBus[10]" to the node "MIPS:cpu|Idecode:ID|write_data_out[10]" into an OR gate File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd Line: 20
    Warning (13047): Converted the fan-out from the tri-state buffer "interupt_handler:INT_handler|DataBus[11]" to the node "MIPS:cpu|Idecode:ID|write_data_out[11]" into an OR gate File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd Line: 20
    Warning (13047): Converted the fan-out from the tri-state buffer "interupt_handler:INT_handler|DataBus[12]" to the node "MIPS:cpu|Idecode:ID|write_data_out[12]" into an OR gate File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd Line: 20
    Warning (13047): Converted the fan-out from the tri-state buffer "interupt_handler:INT_handler|DataBus[13]" to the node "MIPS:cpu|Idecode:ID|write_data_out[13]" into an OR gate File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd Line: 20
    Warning (13047): Converted the fan-out from the tri-state buffer "interupt_handler:INT_handler|DataBus[14]" to the node "MIPS:cpu|Idecode:ID|write_data_out[14]" into an OR gate File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd Line: 20
    Warning (13047): Converted the fan-out from the tri-state buffer "interupt_handler:INT_handler|DataBus[15]" to the node "MIPS:cpu|Idecode:ID|write_data_out[15]" into an OR gate File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd Line: 20
    Warning (13047): Converted the fan-out from the tri-state buffer "interupt_handler:INT_handler|DataBus[16]" to the node "MIPS:cpu|Idecode:ID|write_data_out[16]" into an OR gate File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd Line: 20
    Warning (13047): Converted the fan-out from the tri-state buffer "interupt_handler:INT_handler|DataBus[17]" to the node "MIPS:cpu|Idecode:ID|write_data_out[17]" into an OR gate File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd Line: 20
    Warning (13047): Converted the fan-out from the tri-state buffer "interupt_handler:INT_handler|DataBus[18]" to the node "MIPS:cpu|Idecode:ID|write_data_out[18]" into an OR gate File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd Line: 20
    Warning (13047): Converted the fan-out from the tri-state buffer "interupt_handler:INT_handler|DataBus[19]" to the node "MIPS:cpu|Idecode:ID|write_data_out[19]" into an OR gate File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd Line: 20
    Warning (13047): Converted the fan-out from the tri-state buffer "interupt_handler:INT_handler|DataBus[20]" to the node "MIPS:cpu|Idecode:ID|write_data_out[20]" into an OR gate File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd Line: 20
    Warning (13047): Converted the fan-out from the tri-state buffer "interupt_handler:INT_handler|DataBus[21]" to the node "MIPS:cpu|Idecode:ID|write_data_out[21]" into an OR gate File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd Line: 20
    Warning (13047): Converted the fan-out from the tri-state buffer "interupt_handler:INT_handler|DataBus[22]" to the node "MIPS:cpu|Idecode:ID|write_data_out[22]" into an OR gate File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd Line: 20
    Warning (13047): Converted the fan-out from the tri-state buffer "interupt_handler:INT_handler|DataBus[23]" to the node "MIPS:cpu|Idecode:ID|write_data_out[23]" into an OR gate File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd Line: 20
    Warning (13047): Converted the fan-out from the tri-state buffer "interupt_handler:INT_handler|DataBus[24]" to the node "MIPS:cpu|Idecode:ID|write_data_out[24]" into an OR gate File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd Line: 20
    Warning (13047): Converted the fan-out from the tri-state buffer "interupt_handler:INT_handler|DataBus[25]" to the node "MIPS:cpu|Idecode:ID|write_data_out[25]" into an OR gate File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd Line: 20
    Warning (13047): Converted the fan-out from the tri-state buffer "interupt_handler:INT_handler|DataBus[26]" to the node "MIPS:cpu|Idecode:ID|write_data_out[26]" into an OR gate File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd Line: 20
    Warning (13047): Converted the fan-out from the tri-state buffer "interupt_handler:INT_handler|DataBus[27]" to the node "MIPS:cpu|Idecode:ID|write_data_out[27]" into an OR gate File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd Line: 20
    Warning (13047): Converted the fan-out from the tri-state buffer "interupt_handler:INT_handler|DataBus[28]" to the node "MIPS:cpu|Idecode:ID|write_data_out[28]" into an OR gate File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd Line: 20
    Warning (13047): Converted the fan-out from the tri-state buffer "interupt_handler:INT_handler|DataBus[29]" to the node "MIPS:cpu|Idecode:ID|write_data_out[29]" into an OR gate File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd Line: 20
    Warning (13047): Converted the fan-out from the tri-state buffer "interupt_handler:INT_handler|DataBus[30]" to the node "MIPS:cpu|Idecode:ID|write_data_out[30]" into an OR gate File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd Line: 20
    Warning (13047): Converted the fan-out from the tri-state buffer "interupt_handler:INT_handler|DataBus[31]" to the node "MIPS:cpu|Idecode:ID|write_data_out[31]" into an OR gate File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/interupt_handler.vhd Line: 20
Warning (13012): Latch GPIO_handler:GPIO|GPO:LEDR_inst|Latch_IO[7] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf Line: 35
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX0_inst|Latch_IO[7] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf Line: 35
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX1_inst|Latch_IO[7] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf Line: 35
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX2_inst|Latch_IO[7] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf Line: 35
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX3_inst|Latch_IO[7] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf Line: 35
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX4_inst|Latch_IO[7] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf Line: 35
Warning (13012): Latch GPIO_handler:GPIO|GPO:HEX5_inst|Latch_IO[7] has unsafe behavior File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/GPO.vhd Line: 28
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MIPS:cpu|Ifetch:IFE|altsyncram:inst_memory|altsyncram_gde4:auto_generated|altsyncram_cnc3:altsyncram1|q_a[26] File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/Quartus/quartus project/db/altsyncram_cnc3.tdf Line: 35
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "PC[0]" is stuck at GND File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 24
    Warning (13410): Pin "PC[1]" is stuck at GND File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 24
    Warning (13410): Pin "AddressBus_our[12]" is stuck at GND File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 31
    Warning (13410): Pin "AddressBus_our[13]" is stuck at GND File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 31
    Warning (13410): Pin "AddressBus_our[14]" is stuck at GND File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 31
    Warning (13410): Pin "AddressBus_our[15]" is stuck at GND File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 31
    Warning (13410): Pin "AddressBus_our[16]" is stuck at GND File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 31
    Warning (13410): Pin "AddressBus_our[17]" is stuck at GND File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 31
    Warning (13410): Pin "AddressBus_our[18]" is stuck at GND File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 31
    Warning (13410): Pin "AddressBus_our[19]" is stuck at GND File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 31
    Warning (13410): Pin "AddressBus_our[20]" is stuck at GND File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 31
    Warning (13410): Pin "AddressBus_our[21]" is stuck at GND File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 31
    Warning (13410): Pin "AddressBus_our[22]" is stuck at GND File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 31
    Warning (13410): Pin "AddressBus_our[23]" is stuck at GND File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 31
    Warning (13410): Pin "AddressBus_our[24]" is stuck at GND File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 31
    Warning (13410): Pin "AddressBus_our[25]" is stuck at GND File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 31
    Warning (13410): Pin "AddressBus_our[26]" is stuck at GND File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 31
    Warning (13410): Pin "AddressBus_our[27]" is stuck at GND File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 31
    Warning (13410): Pin "AddressBus_our[28]" is stuck at GND File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 31
    Warning (13410): Pin "AddressBus_our[29]" is stuck at GND File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 31
    Warning (13410): Pin "AddressBus_our[30]" is stuck at GND File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 31
    Warning (13410): Pin "AddressBus_our[31]" is stuck at GND File: C:/Users/barmu/Documents/GitHub/Arch-Lab-/final project/MARS files/MIPS single cycle Architecture/ModelSim/DUT/MCU.vhd Line: 31
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 831 registers lost all their fanouts during netlist optimizations.
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 539 of its 859 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 320 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll2:pll0|pll2_0002:pll2_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: d:/intel/fpga_lite/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (21057): Implemented 8477 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 268 output pins
    Info (21061): Implemented 7712 logic cells
    Info (21064): Implemented 477 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 90 warnings
    Info: Peak virtual memory: 5070 megabytes
    Info: Processing ended: Tue Sep  3 13:18:36 2024
    Info: Elapsed time: 00:00:54
    Info: Total CPU time (on all processors): 00:01:29


