[12:04:04.355] <TB0>     INFO: *** Welcome to pxar ***
[12:04:04.355] <TB0>     INFO: *** Today: 2016/05/19
[12:04:04.362] <TB0>     INFO: *** Version: b2a7-dirty
[12:04:04.362] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C15.dat
[12:04:04.363] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:04:04.363] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//defaultMaskFile.dat
[12:04:04.363] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters_C15.dat
[12:04:04.439] <TB0>     INFO:         clk: 4
[12:04:04.439] <TB0>     INFO:         ctr: 4
[12:04:04.439] <TB0>     INFO:         sda: 19
[12:04:04.439] <TB0>     INFO:         tin: 9
[12:04:04.439] <TB0>     INFO:         level: 15
[12:04:04.439] <TB0>     INFO:         triggerdelay: 0
[12:04:04.439] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[12:04:04.439] <TB0>     INFO: Log level: DEBUG
[12:04:04.449] <TB0>     INFO: Found DTB DTB_WWXGRB
[12:04:04.461] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[12:04:04.464] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[12:04:04.467] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[12:04:06.020] <TB0>     INFO: DUT info: 
[12:04:06.020] <TB0>     INFO: The DUT currently contains the following objects:
[12:04:06.020] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[12:04:06.020] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[12:04:06.020] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[12:04:06.020] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[12:04:06.020] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:06.020] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:06.020] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:06.020] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:06.020] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:06.020] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:06.020] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:06.020] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:06.020] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:06.020] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:06.020] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:06.020] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:06.020] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:06.020] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:06.020] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:06.020] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[12:04:06.021] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:04:06.022] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:04:06.029] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30875648
[12:04:06.029] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x13a9f90
[12:04:06.029] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x131e770
[12:04:06.029] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f3589d94010
[12:04:06.029] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f358ffff510
[12:04:06.029] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30941184 fPxarMemory = 0x7f3589d94010
[12:04:06.030] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 356.9mA
[12:04:06.031] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 466.3mA
[12:04:06.031] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.9 C
[12:04:06.031] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[12:04:06.431] <TB0>     INFO: enter 'restricted' command line mode
[12:04:06.431] <TB0>     INFO: enter test to run
[12:04:06.431] <TB0>     INFO:   test: FPIXTest no parameter change
[12:04:06.432] <TB0>     INFO:   running: fpixtest
[12:04:06.432] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[12:04:06.435] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[12:04:06.435] <TB0>     INFO: ######################################################################
[12:04:06.435] <TB0>     INFO: PixTestFPIXTest::doTest()
[12:04:06.435] <TB0>     INFO: ######################################################################
[12:04:06.438] <TB0>     INFO: ######################################################################
[12:04:06.438] <TB0>     INFO: PixTestPretest::doTest()
[12:04:06.438] <TB0>     INFO: ######################################################################
[12:04:06.441] <TB0>     INFO:    ----------------------------------------------------------------------
[12:04:06.441] <TB0>     INFO:    PixTestPretest::programROC() 
[12:04:06.441] <TB0>     INFO:    ----------------------------------------------------------------------
[12:04:24.458] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[12:04:24.458] <TB0>     INFO: IA differences per ROC:  16.9 17.7 16.9 19.3 17.7 17.7 17.7 16.1 20.1 16.9 16.1 19.3 16.9 16.1 16.1 16.9
[12:04:24.526] <TB0>     INFO:    ----------------------------------------------------------------------
[12:04:24.526] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[12:04:24.526] <TB0>     INFO:    ----------------------------------------------------------------------
[12:04:24.629] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 64.0312 mA
[12:04:24.731] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 21.9688 mA
[12:04:24.832] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  90 Ia 24.3688 mA
[12:04:24.932] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  89 Ia 25.1688 mA
[12:04:25.033] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  83 Ia 23.5687 mA
[12:04:25.134] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  86 Ia 24.3688 mA
[12:04:25.234] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  85 Ia 23.5687 mA
[12:04:25.336] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  88 Ia 24.3688 mA
[12:04:25.437] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  87 Ia 24.3688 mA
[12:04:25.538] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  86 Ia 24.3688 mA
[12:04:25.639] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  85 Ia 23.5687 mA
[12:04:25.740] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  88 Ia 24.3688 mA
[12:04:25.841] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  87 Ia 24.3688 mA
[12:04:25.942] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.5687 mA
[12:04:26.043] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  81 Ia 24.3688 mA
[12:04:26.144] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  80 Ia 24.3688 mA
[12:04:26.245] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  79 Ia 23.5687 mA
[12:04:26.345] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  82 Ia 24.3688 mA
[12:04:26.446] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  81 Ia 24.3688 mA
[12:04:26.546] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  80 Ia 24.3688 mA
[12:04:26.647] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  79 Ia 23.5687 mA
[12:04:26.748] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  82 Ia 24.3688 mA
[12:04:26.849] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  81 Ia 24.3688 mA
[12:04:26.951] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  80 Ia 24.3688 mA
[12:04:27.052] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  79 Ia 23.5687 mA
[12:04:27.153] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 21.9688 mA
[12:04:27.254] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  90 Ia 24.3688 mA
[12:04:27.354] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  89 Ia 24.3688 mA
[12:04:27.455] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  88 Ia 24.3688 mA
[12:04:27.556] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  87 Ia 24.3688 mA
[12:04:27.657] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  86 Ia 24.3688 mA
[12:04:27.757] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  85 Ia 24.3688 mA
[12:04:27.858] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  84 Ia 23.5687 mA
[12:04:27.958] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  87 Ia 24.3688 mA
[12:04:28.059] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  86 Ia 24.3688 mA
[12:04:28.160] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  85 Ia 24.3688 mA
[12:04:28.261] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  84 Ia 23.5687 mA
[12:04:28.362] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 24.3688 mA
[12:04:28.463] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  77 Ia 24.3688 mA
[12:04:28.564] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  76 Ia 23.5687 mA
[12:04:28.664] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  79 Ia 25.1688 mA
[12:04:28.765] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  73 Ia 23.5687 mA
[12:04:28.866] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  76 Ia 24.3688 mA
[12:04:28.967] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  75 Ia 24.3688 mA
[12:04:29.068] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  74 Ia 23.5687 mA
[12:04:29.169] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  77 Ia 23.5687 mA
[12:04:29.270] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  80 Ia 25.1688 mA
[12:04:29.371] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  74 Ia 23.5687 mA
[12:04:29.472] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  77 Ia 24.3688 mA
[12:04:29.574] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.7687 mA
[12:04:29.675] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  85 Ia 24.3688 mA
[12:04:29.776] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  84 Ia 24.3688 mA
[12:04:29.876] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  83 Ia 24.3688 mA
[12:04:29.977] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  82 Ia 23.5687 mA
[12:04:30.078] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  85 Ia 24.3688 mA
[12:04:30.179] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  84 Ia 25.1688 mA
[12:04:30.279] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  78 Ia 23.5687 mA
[12:04:30.380] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  81 Ia 24.3688 mA
[12:04:30.481] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  80 Ia 23.5687 mA
[12:04:30.582] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  83 Ia 24.3688 mA
[12:04:30.682] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  82 Ia 24.3688 mA
[12:04:30.784] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.7687 mA
[12:04:30.884] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  85 Ia 25.1688 mA
[12:04:30.985] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  79 Ia 22.7687 mA
[12:04:31.085] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  86 Ia 25.1688 mA
[12:04:31.186] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  80 Ia 23.5687 mA
[12:04:31.286] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  83 Ia 24.3688 mA
[12:04:31.387] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  82 Ia 24.3688 mA
[12:04:31.488] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  81 Ia 23.5687 mA
[12:04:31.589] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  84 Ia 24.3688 mA
[12:04:31.690] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  83 Ia 24.3688 mA
[12:04:31.791] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  82 Ia 23.5687 mA
[12:04:31.891] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  85 Ia 24.3688 mA
[12:04:31.993] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.7687 mA
[12:04:32.093] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  85 Ia 24.3688 mA
[12:04:32.194] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  84 Ia 24.3688 mA
[12:04:32.295] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  83 Ia 24.3688 mA
[12:04:32.395] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  82 Ia 23.5687 mA
[12:04:32.496] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  85 Ia 24.3688 mA
[12:04:32.596] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  84 Ia 24.3688 mA
[12:04:32.697] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  83 Ia 24.3688 mA
[12:04:32.798] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  82 Ia 23.5687 mA
[12:04:32.899] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  85 Ia 24.3688 mA
[12:04:32.999] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  84 Ia 24.3688 mA
[12:04:33.100] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  83 Ia 24.3688 mA
[12:04:33.202] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 21.9688 mA
[12:04:33.303] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  90 Ia 24.3688 mA
[12:04:33.404] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  89 Ia 24.3688 mA
[12:04:33.504] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  88 Ia 24.3688 mA
[12:04:33.605] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  87 Ia 24.3688 mA
[12:04:33.706] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  86 Ia 23.5687 mA
[12:04:33.806] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  89 Ia 24.3688 mA
[12:04:33.907] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  88 Ia 24.3688 mA
[12:04:34.008] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  87 Ia 24.3688 mA
[12:04:34.109] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  86 Ia 23.5687 mA
[12:04:34.209] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  89 Ia 24.3688 mA
[12:04:34.310] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  88 Ia 24.3688 mA
[12:04:34.412] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 25.9688 mA
[12:04:34.512] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  67 Ia 23.5687 mA
[12:04:34.613] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  70 Ia 23.5687 mA
[12:04:34.714] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  73 Ia 24.3688 mA
[12:04:34.815] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  72 Ia 24.3688 mA
[12:04:34.915] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  71 Ia 24.3688 mA
[12:04:35.016] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  70 Ia 23.5687 mA
[12:04:35.116] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  73 Ia 24.3688 mA
[12:04:35.217] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  72 Ia 24.3688 mA
[12:04:35.318] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  71 Ia 24.3688 mA
[12:04:35.419] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  70 Ia 23.5687 mA
[12:04:35.520] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  73 Ia 24.3688 mA
[12:04:35.621] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.7687 mA
[12:04:35.722] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  85 Ia 24.3688 mA
[12:04:35.823] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  84 Ia 24.3688 mA
[12:04:35.923] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  83 Ia 23.5687 mA
[12:04:36.024] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  86 Ia 24.3688 mA
[12:04:36.125] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  85 Ia 24.3688 mA
[12:04:36.226] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  84 Ia 23.5687 mA
[12:04:36.326] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  87 Ia 24.3688 mA
[12:04:36.427] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  86 Ia 24.3688 mA
[12:04:36.528] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  85 Ia 24.3688 mA
[12:04:36.628] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  84 Ia 24.3688 mA
[12:04:36.729] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  83 Ia 23.5687 mA
[12:04:36.830] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 21.9688 mA
[12:04:36.931] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  90 Ia 24.3688 mA
[12:04:37.031] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  89 Ia 24.3688 mA
[12:04:37.132] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  88 Ia 24.3688 mA
[12:04:37.232] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  87 Ia 23.5687 mA
[12:04:37.333] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  90 Ia 24.3688 mA
[12:04:37.433] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  89 Ia 24.3688 mA
[12:04:37.534] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  88 Ia 23.5687 mA
[12:04:37.634] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  91 Ia 24.3688 mA
[12:04:37.735] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  90 Ia 24.3688 mA
[12:04:37.836] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  89 Ia 24.3688 mA
[12:04:37.936] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  88 Ia 24.3688 mA
[12:04:38.038] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 24.3688 mA
[12:04:38.138] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  77 Ia 24.3688 mA
[12:04:38.239] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  76 Ia 24.3688 mA
[12:04:38.340] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  75 Ia 23.5687 mA
[12:04:38.441] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  78 Ia 24.3688 mA
[12:04:38.541] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  77 Ia 24.3688 mA
[12:04:38.642] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  76 Ia 23.5687 mA
[12:04:38.743] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  79 Ia 25.1688 mA
[12:04:38.844] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  73 Ia 23.5687 mA
[12:04:38.944] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  76 Ia 23.5687 mA
[12:04:39.045] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  79 Ia 25.1688 mA
[12:04:39.146] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  73 Ia 23.5687 mA
[12:04:39.248] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 21.1688 mA
[12:04:39.349] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  95 Ia 25.1688 mA
[12:04:39.449] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  89 Ia 23.5687 mA
[12:04:39.550] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  92 Ia 23.5687 mA
[12:04:39.650] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  95 Ia 24.3688 mA
[12:04:39.751] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  94 Ia 25.1688 mA
[12:04:39.852] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  88 Ia 23.5687 mA
[12:04:39.952] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  91 Ia 24.3688 mA
[12:04:40.053] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  90 Ia 23.5687 mA
[12:04:40.154] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  93 Ia 24.3688 mA
[12:04:40.255] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  92 Ia 24.3688 mA
[12:04:40.355] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  91 Ia 23.5687 mA
[12:04:40.457] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 21.1688 mA
[12:04:40.557] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  95 Ia 24.3688 mA
[12:04:40.659] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  94 Ia 24.3688 mA
[12:04:40.760] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  93 Ia 24.3688 mA
[12:04:40.861] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  92 Ia 23.5687 mA
[12:04:40.961] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  95 Ia 24.3688 mA
[12:04:41.062] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  94 Ia 24.3688 mA
[12:04:41.162] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  93 Ia 24.3688 mA
[12:04:41.263] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  92 Ia 23.5687 mA
[12:04:41.364] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  95 Ia 24.3688 mA
[12:04:41.465] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  94 Ia 24.3688 mA
[12:04:41.566] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  93 Ia 24.3688 mA
[12:04:41.668] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 21.9688 mA
[12:04:41.769] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  90 Ia 23.5687 mA
[12:04:41.870] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  93 Ia 25.1688 mA
[12:04:41.970] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  87 Ia 23.5687 mA
[12:04:42.071] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  90 Ia 23.5687 mA
[12:04:42.172] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  93 Ia 24.3688 mA
[12:04:42.272] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  92 Ia 24.3688 mA
[12:04:42.373] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  91 Ia 24.3688 mA
[12:04:42.474] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  90 Ia 23.5687 mA
[12:04:42.575] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  93 Ia 25.1688 mA
[12:04:42.676] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  87 Ia 23.5687 mA
[12:04:42.776] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  90 Ia 23.5687 mA
[12:04:42.878] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 21.9688 mA
[12:04:42.978] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  90 Ia 25.1688 mA
[12:04:43.080] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  84 Ia 23.5687 mA
[12:04:43.180] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  87 Ia 24.3688 mA
[12:04:43.281] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  86 Ia 24.3688 mA
[12:04:43.381] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  85 Ia 23.5687 mA
[12:04:43.482] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  88 Ia 24.3688 mA
[12:04:43.583] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  87 Ia 24.3688 mA
[12:04:43.684] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  86 Ia 24.3688 mA
[12:04:43.785] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  85 Ia 23.5687 mA
[12:04:43.885] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  88 Ia 24.3688 mA
[12:04:43.985] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  87 Ia 24.3688 mA
[12:04:44.014] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  87
[12:04:44.014] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  79
[12:04:44.014] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  84
[12:04:44.015] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  77
[12:04:44.015] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  82
[12:04:44.015] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  85
[12:04:44.015] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  83
[12:04:44.015] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  88
[12:04:44.015] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  73
[12:04:44.015] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  83
[12:04:44.015] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  88
[12:04:44.016] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  73
[12:04:44.016] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  91
[12:04:44.016] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  93
[12:04:44.016] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  90
[12:04:44.016] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  87
[12:04:45.842] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 380.2 mA = 23.7625 mA/ROC
[12:04:45.842] <TB0>     INFO: i(loss) [mA/ROC]:     20.1  19.2  19.2  20.1  20.1  20.1  19.2  19.2  20.1  19.2  19.2  19.2  20.1  19.2  19.2  20.1
[12:04:45.881] <TB0>     INFO:    ----------------------------------------------------------------------
[12:04:45.881] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[12:04:45.881] <TB0>     INFO:    ----------------------------------------------------------------------
[12:04:46.016] <TB0>     INFO: Expecting 231680 events.
[12:04:54.250] <TB0>     INFO: 231680 events read in total (7517ms).
[12:04:54.404] <TB0>     INFO: Test took 8520ms.
[12:04:54.606] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 96 and Delta(CalDel) = 64
[12:04:54.610] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 94 and Delta(CalDel) = 61
[12:04:54.614] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 67 and Delta(CalDel) = 62
[12:04:54.618] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 76 and Delta(CalDel) = 64
[12:04:54.621] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 96 and Delta(CalDel) = 59
[12:04:54.625] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 94 and Delta(CalDel) = 57
[12:04:54.628] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 84 and Delta(CalDel) = 60
[12:04:54.632] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 86 and Delta(CalDel) = 62
[12:04:54.635] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 86 and Delta(CalDel) = 62
[12:04:54.641] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 79 and Delta(CalDel) = 63
[12:04:54.645] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 85 and Delta(CalDel) = 61
[12:04:54.648] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 79 and Delta(CalDel) = 58
[12:04:54.652] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 72 and Delta(CalDel) = 62
[12:04:54.655] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 62 and Delta(CalDel) = 63
[12:04:54.659] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 100 and Delta(CalDel) = 64
[12:04:54.663] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 66 and Delta(CalDel) = 58
[12:04:54.704] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[12:04:54.740] <TB0>     INFO:    ----------------------------------------------------------------------
[12:04:54.740] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[12:04:54.740] <TB0>     INFO:    ----------------------------------------------------------------------
[12:04:54.877] <TB0>     INFO: Expecting 231680 events.
[12:05:02.972] <TB0>     INFO: 231680 events read in total (7380ms).
[12:05:02.977] <TB0>     INFO: Test took 8232ms.
[12:05:02.999] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31.5
[12:05:03.317] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 31
[12:05:03.320] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 30.5
[12:05:03.324] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 160 +/- 32
[12:05:03.327] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 30
[12:05:03.331] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 29
[12:05:03.335] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30
[12:05:03.340] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 31.5
[12:05:03.343] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 145 +/- 31
[12:05:03.347] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 159 +/- 31.5
[12:05:03.350] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 31
[12:05:03.356] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 122 +/- 28.5
[12:05:03.360] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 30.5
[12:05:03.364] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 154 +/- 32
[12:05:03.368] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 31.5
[12:05:03.374] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 28.5
[12:05:03.409] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[12:05:03.409] <TB0>     INFO: CalDel:      142   130   140   160   130   127   131   145   145   159   131   122   148   154   148   125
[12:05:03.409] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[12:05:03.413] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C0.dat
[12:05:03.413] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C1.dat
[12:05:03.413] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C2.dat
[12:05:03.414] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C3.dat
[12:05:03.414] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C4.dat
[12:05:03.414] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C5.dat
[12:05:03.414] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C6.dat
[12:05:03.414] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C7.dat
[12:05:03.414] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C8.dat
[12:05:03.414] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C9.dat
[12:05:03.414] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C10.dat
[12:05:03.415] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C11.dat
[12:05:03.415] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C12.dat
[12:05:03.415] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C13.dat
[12:05:03.415] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C14.dat
[12:05:03.415] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters_C15.dat
[12:05:03.415] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:05:03.415] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:05:03.415] <TB0>     INFO: PixTestPretest::doTest() done, duration: 56 seconds
[12:05:03.415] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[12:05:03.502] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[12:05:03.502] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[12:05:03.502] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[12:05:03.502] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[12:05:03.504] <TB0>     INFO: ######################################################################
[12:05:03.504] <TB0>     INFO: PixTestTiming::doTest()
[12:05:03.504] <TB0>     INFO: ######################################################################
[12:05:03.505] <TB0>     INFO:    ----------------------------------------------------------------------
[12:05:03.505] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[12:05:03.505] <TB0>     INFO:    ----------------------------------------------------------------------
[12:05:03.505] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:05:11.277] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:05:13.554] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:05:27.646] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:05:29.921] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:05:32.195] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:05:34.472] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:05:36.745] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:05:39.017] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:05:45.048] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:05:47.321] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:05:49.596] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:05:51.870] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:05:54.142] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:05:56.416] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:05:58.689] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:06:00.962] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:06:03.610] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:06:05.885] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:06:08.158] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:06:10.431] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:06:12.705] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:06:14.979] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:06:17.251] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:06:29.726] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:06:34.344] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:06:37.745] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:06:41.146] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:06:44.548] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:06:47.949] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:06:51.349] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:06:54.750] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:06:58.150] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:07:01.850] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:07:03.371] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:07:04.892] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:07:06.414] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:07:07.936] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:07:09.457] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:07:10.980] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:07:12.501] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:07:18.272] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:07:20.545] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:07:22.819] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:07:25.092] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:07:27.366] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:07:29.641] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:07:31.915] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:07:34.188] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:07:40.156] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:07:42.430] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:07:44.703] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:07:46.981] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:07:49.255] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:07:51.528] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:07:53.803] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:07:56.078] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:08:02.120] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:08:04.394] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:08:06.667] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:08:08.940] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:08:11.224] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:08:13.498] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:08:15.771] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:08:18.044] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:08:25.392] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:08:27.665] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:08:29.939] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:08:32.212] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:08:34.485] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:08:36.758] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:08:39.032] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:08:41.307] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:08:47.716] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:08:49.990] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:08:52.264] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:08:54.542] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:08:56.816] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:08:59.089] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:09:01.362] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:09:03.636] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:09:06.284] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:09:07.804] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:09:09.324] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:09:10.844] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:09:12.364] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:09:13.884] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:09:15.404] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:09:28.642] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:09:30.541] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:09:32.061] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:09:33.582] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:09:35.102] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:09:36.622] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:09:38.143] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:09:39.665] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:09:41.186] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:09:54.727] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:09:56.247] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:09:57.768] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:09:59.288] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:10:00.808] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:10:02.329] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:10:03.849] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:10:05.370] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:10:09.148] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:10:11.423] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:10:13.696] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:10:15.969] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:10:18.244] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:10:20.517] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:10:22.791] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:10:25.065] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:10:32.412] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:10:34.686] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:10:36.961] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:10:39.234] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:10:41.508] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:10:43.781] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:10:46.055] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:10:48.328] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:10:53.609] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:10:55.881] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:10:58.155] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:11:00.428] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:11:02.704] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:11:04.977] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:11:07.252] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:11:09.910] <TB0>     INFO: TBM Phase Settings: 244
[12:11:09.910] <TB0>     INFO: 400MHz Phase: 5
[12:11:09.910] <TB0>     INFO: 160MHz Phase: 7
[12:11:09.910] <TB0>     INFO: Functional Phase Area: 5
[12:11:09.913] <TB0>     INFO: Test took 366409 ms.
[12:11:09.913] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[12:11:09.914] <TB0>     INFO:    ----------------------------------------------------------------------
[12:11:09.914] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[12:11:09.914] <TB0>     INFO:    ----------------------------------------------------------------------
[12:11:09.914] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[12:11:11.056] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[12:11:12.575] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[12:11:14.095] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[12:11:15.616] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[12:11:17.134] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[12:11:18.653] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[12:11:20.173] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[12:11:23.572] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[12:11:25.092] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[12:11:26.612] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[12:11:28.132] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[12:11:29.652] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[12:11:31.173] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[12:11:32.692] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[12:11:34.212] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[12:11:35.732] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[12:11:37.252] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[12:11:38.772] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[12:11:40.291] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[12:11:41.811] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[12:11:43.330] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[12:11:44.851] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[12:11:46.371] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[12:11:47.892] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[12:11:49.411] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[12:11:50.933] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[12:11:53.206] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[12:11:55.479] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[12:11:57.752] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[12:12:00.025] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[12:12:02.298] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[12:12:03.817] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[12:12:05.337] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[12:12:06.856] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[12:12:09.132] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[12:12:11.405] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[12:12:13.679] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[12:12:15.952] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[12:12:18.225] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[12:12:19.748] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[12:12:21.267] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[12:12:22.787] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[12:12:25.060] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[12:12:27.334] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[12:12:29.608] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[12:12:31.882] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[12:12:34.157] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[12:12:35.677] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[12:12:37.196] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[12:12:38.716] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[12:12:40.989] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[12:12:43.262] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[12:12:45.535] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[12:12:47.809] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[12:12:50.082] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[12:12:51.603] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[12:12:53.122] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[12:12:54.647] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[12:12:56.166] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[12:12:57.686] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[12:12:59.205] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[12:13:00.727] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[12:13:02.247] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[12:13:04.149] <TB0>     INFO: ROC Delay Settings: 228
[12:13:04.149] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[12:13:04.149] <TB0>     INFO: ROC Port 0 Delay: 4
[12:13:04.149] <TB0>     INFO: ROC Port 1 Delay: 4
[12:13:04.149] <TB0>     INFO: Functional ROC Area: 4
[12:13:04.154] <TB0>     INFO: Test took 114241 ms.
[12:13:04.154] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[12:13:04.154] <TB0>     INFO:    ----------------------------------------------------------------------
[12:13:04.154] <TB0>     INFO:    PixTestTiming::TimingTest()
[12:13:04.154] <TB0>     INFO:    ----------------------------------------------------------------------
[12:13:05.293] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4038 4038 4038 4039 4038 4038 4038 4038 e062 c000 a101 80b1 4038 4038 4038 4038 4038 4038 4038 4038 e062 c000 
[12:13:05.293] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4039 4039 4039 403b 4039 4039 4039 4039 e022 c000 a102 80c0 4038 4038 4038 4038 4039 4038 4038 4038 e022 c000 
[12:13:05.293] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 403b 403b 403b 4038 403b 403b 403b 403b e022 c000 a103 8000 4039 4039 4039 4039 403b 4039 4039 4039 e022 c000 
[12:13:05.293] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[12:13:19.431] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:13:19.431] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[12:13:33.549] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:13:33.549] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[12:13:47.621] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:13:47.621] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[12:14:01.741] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:14:01.741] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[12:14:15.941] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:14:15.941] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[12:14:30.145] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:14:30.145] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[12:14:44.119] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:14:44.119] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[12:14:58.113] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:14:58.113] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[12:15:12.322] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:15:12.322] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[12:15:26.258] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:15:26.639] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:15:26.657] <TB0>     INFO: Decoding statistics:
[12:15:26.657] <TB0>     INFO:   General information:
[12:15:26.657] <TB0>     INFO: 	 16bit words read:         240000000
[12:15:26.657] <TB0>     INFO: 	 valid events total:       20000000
[12:15:26.657] <TB0>     INFO: 	 empty events:             20000000
[12:15:26.657] <TB0>     INFO: 	 valid events with pixels: 0
[12:15:26.657] <TB0>     INFO: 	 valid pixel hits:         0
[12:15:26.657] <TB0>     INFO:   Event errors: 	           0
[12:15:26.657] <TB0>     INFO: 	 start marker:             0
[12:15:26.657] <TB0>     INFO: 	 stop marker:              0
[12:15:26.657] <TB0>     INFO: 	 overflow:                 0
[12:15:26.657] <TB0>     INFO: 	 invalid 5bit words:       0
[12:15:26.657] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[12:15:26.657] <TB0>     INFO:   TBM errors: 		           0
[12:15:26.657] <TB0>     INFO: 	 flawed TBM headers:       0
[12:15:26.657] <TB0>     INFO: 	 flawed TBM trailers:      0
[12:15:26.657] <TB0>     INFO: 	 event ID mismatches:      0
[12:15:26.657] <TB0>     INFO:   ROC errors: 		           0
[12:15:26.657] <TB0>     INFO: 	 missing ROC header(s):    0
[12:15:26.657] <TB0>     INFO: 	 misplaced readback start: 0
[12:15:26.657] <TB0>     INFO:   Pixel decoding errors:	   0
[12:15:26.657] <TB0>     INFO: 	 pixel data incomplete:    0
[12:15:26.657] <TB0>     INFO: 	 pixel address:            0
[12:15:26.657] <TB0>     INFO: 	 pulse height fill bit:    0
[12:15:26.657] <TB0>     INFO: 	 buffer corruption:        0
[12:15:26.657] <TB0>     INFO:    ----------------------------------------------------------------------
[12:15:26.657] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[12:15:26.657] <TB0>     INFO:    ----------------------------------------------------------------------
[12:15:26.657] <TB0>     INFO:    ----------------------------------------------------------------------
[12:15:26.657] <TB0>     INFO:    Read back bit status: 1
[12:15:26.657] <TB0>     INFO:    ----------------------------------------------------------------------
[12:15:26.657] <TB0>     INFO:    ----------------------------------------------------------------------
[12:15:26.657] <TB0>     INFO:    Timings are good!
[12:15:26.657] <TB0>     INFO:    ----------------------------------------------------------------------
[12:15:26.657] <TB0>     INFO: Test took 142503 ms.
[12:15:26.657] <TB0>     INFO: PixTestTiming::TimingTest() done.
[12:15:26.657] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:15:26.658] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:15:26.658] <TB0>     INFO: PixTestTiming::doTest took 623156 ms.
[12:15:26.658] <TB0>     INFO: PixTestTiming::doTest() done
[12:15:26.658] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[12:15:26.658] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[12:15:26.658] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[12:15:26.658] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[12:15:26.658] <TB0>     INFO: Write out ROCDelayScan3_V0
[12:15:26.659] <TB0>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[12:15:26.659] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[12:15:27.006] <TB0>     INFO: ######################################################################
[12:15:27.007] <TB0>     INFO: PixTestAlive::doTest()
[12:15:27.007] <TB0>     INFO: ######################################################################
[12:15:27.010] <TB0>     INFO:    ----------------------------------------------------------------------
[12:15:27.010] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:15:27.011] <TB0>     INFO:    ----------------------------------------------------------------------
[12:15:27.012] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:15:27.356] <TB0>     INFO: Expecting 41600 events.
[12:15:31.432] <TB0>     INFO: 41600 events read in total (3361ms).
[12:15:31.432] <TB0>     INFO: Test took 4420ms.
[12:15:31.440] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:15:31.440] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[12:15:31.440] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[12:15:31.814] <TB0>     INFO: PixTestAlive::aliveTest() done
[12:15:31.815] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:15:31.816] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:15:31.819] <TB0>     INFO:    ----------------------------------------------------------------------
[12:15:31.819] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:15:31.819] <TB0>     INFO:    ----------------------------------------------------------------------
[12:15:31.821] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:15:32.169] <TB0>     INFO: Expecting 41600 events.
[12:15:35.144] <TB0>     INFO: 41600 events read in total (2260ms).
[12:15:35.144] <TB0>     INFO: Test took 3323ms.
[12:15:35.145] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:15:35.145] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[12:15:35.145] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[12:15:35.146] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[12:15:35.553] <TB0>     INFO: PixTestAlive::maskTest() done
[12:15:35.553] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:15:35.556] <TB0>     INFO:    ----------------------------------------------------------------------
[12:15:35.556] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:15:35.556] <TB0>     INFO:    ----------------------------------------------------------------------
[12:15:35.557] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:15:35.915] <TB0>     INFO: Expecting 41600 events.
[12:15:40.043] <TB0>     INFO: 41600 events read in total (3412ms).
[12:15:40.044] <TB0>     INFO: Test took 4487ms.
[12:15:40.052] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:15:40.052] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[12:15:40.052] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[12:15:40.428] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[12:15:40.428] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:15:40.428] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[12:15:40.428] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[12:15:40.439] <TB0>     INFO: ######################################################################
[12:15:40.439] <TB0>     INFO: PixTestTrim::doTest()
[12:15:40.439] <TB0>     INFO: ######################################################################
[12:15:40.441] <TB0>     INFO:    ----------------------------------------------------------------------
[12:15:40.442] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[12:15:40.442] <TB0>     INFO:    ----------------------------------------------------------------------
[12:15:40.520] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[12:15:40.520] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:15:40.582] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:15:40.582] <TB0>     INFO:     run 1 of 1
[12:15:40.583] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:15:40.927] <TB0>     INFO: Expecting 5025280 events.
[12:16:25.702] <TB0>     INFO: 1385088 events read in total (44060ms).
[12:17:09.820] <TB0>     INFO: 2754648 events read in total (88178ms).
[12:17:54.866] <TB0>     INFO: 4138392 events read in total (133224ms).
[12:18:23.475] <TB0>     INFO: 5025280 events read in total (161833ms).
[12:18:23.517] <TB0>     INFO: Test took 162934ms.
[12:18:23.580] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:18:23.702] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:18:25.152] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:18:26.593] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:18:27.961] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:18:29.356] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:18:30.755] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:18:32.184] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:18:33.580] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:18:34.933] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:18:36.349] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:18:37.658] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:18:39.026] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:18:40.369] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:18:41.705] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:18:43.072] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:18:44.449] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:18:45.816] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 227340288
[12:18:45.819] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.0927 minThrLimit = 97.0921 minThrNLimit = 120.799 -> result = 97.0927 -> 97
[12:18:45.820] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.115 minThrLimit = 100.108 minThrNLimit = 121.797 -> result = 100.115 -> 100
[12:18:45.821] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.4233 minThrLimit = 83.3515 minThrNLimit = 107.233 -> result = 83.4233 -> 83
[12:18:45.822] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.965 minThrLimit = 84.9636 minThrNLimit = 111.053 -> result = 84.965 -> 84
[12:18:45.822] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.7482 minThrLimit = 87.7221 minThrNLimit = 112.793 -> result = 87.7482 -> 87
[12:18:45.822] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.5874 minThrLimit = 95.5794 minThrNLimit = 121.128 -> result = 95.5874 -> 95
[12:18:45.823] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.9044 minThrLimit = 92.896 minThrNLimit = 117.324 -> result = 92.9044 -> 92
[12:18:45.823] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 79.8041 minThrLimit = 79.7757 minThrNLimit = 105.611 -> result = 79.8041 -> 79
[12:18:45.824] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.712 minThrLimit = 85.6549 minThrNLimit = 116.267 -> result = 85.712 -> 85
[12:18:45.824] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 75.2209 minThrLimit = 75.1437 minThrNLimit = 98.5655 -> result = 75.2209 -> 75
[12:18:45.825] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.062 minThrLimit = 86.0353 minThrNLimit = 109.503 -> result = 86.062 -> 86
[12:18:45.825] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.9791 minThrLimit = 80.9774 minThrNLimit = 104.2 -> result = 80.9791 -> 80
[12:18:45.825] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.5538 minThrLimit = 84.5526 minThrNLimit = 104.442 -> result = 84.5538 -> 84
[12:18:45.826] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 75.0728 minThrLimit = 75.0686 minThrNLimit = 101.808 -> result = 75.0728 -> 75
[12:18:45.826] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.0506 minThrLimit = 88.0422 minThrNLimit = 111.293 -> result = 88.0506 -> 88
[12:18:45.827] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.4947 minThrLimit = 83.4927 minThrNLimit = 106.189 -> result = 83.4947 -> 83
[12:18:45.827] <TB0>     INFO: ROC 0 VthrComp = 97
[12:18:45.827] <TB0>     INFO: ROC 1 VthrComp = 100
[12:18:45.827] <TB0>     INFO: ROC 2 VthrComp = 83
[12:18:45.827] <TB0>     INFO: ROC 3 VthrComp = 84
[12:18:45.827] <TB0>     INFO: ROC 4 VthrComp = 87
[12:18:45.827] <TB0>     INFO: ROC 5 VthrComp = 95
[12:18:45.827] <TB0>     INFO: ROC 6 VthrComp = 92
[12:18:45.828] <TB0>     INFO: ROC 7 VthrComp = 79
[12:18:45.828] <TB0>     INFO: ROC 8 VthrComp = 85
[12:18:45.828] <TB0>     INFO: ROC 9 VthrComp = 75
[12:18:45.828] <TB0>     INFO: ROC 10 VthrComp = 86
[12:18:45.828] <TB0>     INFO: ROC 11 VthrComp = 80
[12:18:45.828] <TB0>     INFO: ROC 12 VthrComp = 84
[12:18:45.828] <TB0>     INFO: ROC 13 VthrComp = 75
[12:18:45.828] <TB0>     INFO: ROC 14 VthrComp = 88
[12:18:45.828] <TB0>     INFO: ROC 15 VthrComp = 83
[12:18:45.829] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[12:18:45.829] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:18:45.849] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:18:45.849] <TB0>     INFO:     run 1 of 1
[12:18:45.849] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:18:46.199] <TB0>     INFO: Expecting 5025280 events.
[12:19:22.404] <TB0>     INFO: 881736 events read in total (35490ms).
[12:19:58.461] <TB0>     INFO: 1762240 events read in total (71547ms).
[12:20:33.866] <TB0>     INFO: 2641864 events read in total (106952ms).
[12:21:09.235] <TB0>     INFO: 3514072 events read in total (142321ms).
[12:21:44.718] <TB0>     INFO: 4383208 events read in total (177805ms).
[12:22:10.862] <TB0>     INFO: 5025280 events read in total (203948ms).
[12:22:10.938] <TB0>     INFO: Test took 205089ms.
[12:22:11.115] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:22:11.474] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:22:13.028] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:22:14.610] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:22:16.162] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:22:17.709] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:22:19.251] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:22:20.798] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:22:22.360] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:22:23.912] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:22:25.433] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:22:26.971] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:22:28.523] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:22:30.079] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:22:31.635] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:22:33.172] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:22:34.731] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:22:36.293] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 276828160
[12:22:36.296] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 54.2216 for pixel 50/1 mean/min/max = 43.2251/31.9879/54.4623
[12:22:36.297] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.1546 for pixel 0/15 mean/min/max = 44.6026/31.8463/57.3588
[12:22:36.297] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 54.387 for pixel 51/2 mean/min/max = 43.2924/32.1364/54.4485
[12:22:36.298] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 53.5925 for pixel 14/27 mean/min/max = 43.7337/33.2856/54.1817
[12:22:36.298] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.0773 for pixel 14/15 mean/min/max = 43.9603/32.658/55.2626
[12:22:36.298] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.8422 for pixel 0/6 mean/min/max = 44.9942/33.0623/56.9262
[12:22:36.299] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 58.0295 for pixel 0/9 mean/min/max = 45.9748/33.904/58.0457
[12:22:36.299] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.5123 for pixel 0/74 mean/min/max = 46.0242/35.4474/56.601
[12:22:36.299] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 54.7563 for pixel 22/5 mean/min/max = 43.5573/32.2523/54.8622
[12:22:36.300] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.7737 for pixel 13/18 mean/min/max = 45.264/34.7167/55.8114
[12:22:36.300] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 54.5299 for pixel 0/4 mean/min/max = 43.3735/31.9357/54.8112
[12:22:36.300] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 54.9834 for pixel 24/0 mean/min/max = 44.5662/33.9859/55.1464
[12:22:36.301] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.3517 for pixel 51/1 mean/min/max = 44.0012/32.5783/55.4241
[12:22:36.301] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 53.0869 for pixel 51/35 mean/min/max = 44.4501/35.3097/53.5904
[12:22:36.301] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.4313 for pixel 14/6 mean/min/max = 44.7987/34.1022/55.4951
[12:22:36.302] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.8322 for pixel 23/72 mean/min/max = 44.6003/31.9886/57.212
[12:22:36.302] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:22:36.436] <TB0>     INFO: Expecting 411648 events.
[12:22:44.203] <TB0>     INFO: 411648 events read in total (7052ms).
[12:22:44.210] <TB0>     INFO: Expecting 411648 events.
[12:22:51.895] <TB0>     INFO: 411648 events read in total (7021ms).
[12:22:51.905] <TB0>     INFO: Expecting 411648 events.
[12:22:59.622] <TB0>     INFO: 411648 events read in total (7054ms).
[12:22:59.633] <TB0>     INFO: Expecting 411648 events.
[12:23:07.292] <TB0>     INFO: 411648 events read in total (6996ms).
[12:23:07.305] <TB0>     INFO: Expecting 411648 events.
[12:23:14.986] <TB0>     INFO: 411648 events read in total (7025ms).
[12:23:15.002] <TB0>     INFO: Expecting 411648 events.
[12:23:22.645] <TB0>     INFO: 411648 events read in total (6992ms).
[12:23:22.664] <TB0>     INFO: Expecting 411648 events.
[12:23:30.482] <TB0>     INFO: 411648 events read in total (7164ms).
[12:23:30.505] <TB0>     INFO: Expecting 411648 events.
[12:23:38.523] <TB0>     INFO: 411648 events read in total (7369ms).
[12:23:38.550] <TB0>     INFO: Expecting 411648 events.
[12:23:46.219] <TB0>     INFO: 411648 events read in total (7025ms).
[12:23:46.246] <TB0>     INFO: Expecting 411648 events.
[12:23:53.970] <TB0>     INFO: 411648 events read in total (7085ms).
[12:23:54.001] <TB0>     INFO: Expecting 411648 events.
[12:24:01.580] <TB0>     INFO: 411648 events read in total (6939ms).
[12:24:01.611] <TB0>     INFO: Expecting 411648 events.
[12:24:09.216] <TB0>     INFO: 411648 events read in total (6961ms).
[12:24:09.251] <TB0>     INFO: Expecting 411648 events.
[12:24:16.746] <TB0>     INFO: 411648 events read in total (6858ms).
[12:24:16.782] <TB0>     INFO: Expecting 411648 events.
[12:24:24.402] <TB0>     INFO: 411648 events read in total (6978ms).
[12:24:24.441] <TB0>     INFO: Expecting 411648 events.
[12:24:32.147] <TB0>     INFO: 411648 events read in total (7073ms).
[12:24:32.191] <TB0>     INFO: Expecting 411648 events.
[12:24:39.803] <TB0>     INFO: 411648 events read in total (6981ms).
[12:24:39.850] <TB0>     INFO: Test took 123548ms.
[12:24:40.365] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1767 < 35 for itrim+1 = 94; old thr = 34.8257 ... break
[12:24:40.400] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1181 < 35 for itrim = 102; old thr = 34.7523 ... break
[12:24:40.435] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5535 < 35 for itrim = 95; old thr = 33.7478 ... break
[12:24:40.483] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1925 < 35 for itrim = 95; old thr = 34.7185 ... break
[12:24:40.531] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0966 < 35 for itrim = 114; old thr = 34.3887 ... break
[12:24:40.568] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1718 < 35 for itrim+1 = 104; old thr = 34.8629 ... break
[12:24:40.598] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.446 < 35 for itrim = 97; old thr = 34.5196 ... break
[12:24:40.635] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1807 < 35 for itrim = 106; old thr = 34.6821 ... break
[12:24:40.688] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1352 < 35 for itrim = 113; old thr = 34.3886 ... break
[12:24:40.728] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6707 < 35 for itrim+1 = 95; old thr = 34.8958 ... break
[12:24:40.760] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3526 < 35 for itrim = 93; old thr = 34.3717 ... break
[12:24:40.805] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1653 < 35 for itrim = 104; old thr = 34.749 ... break
[12:24:40.835] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1114 < 35 for itrim = 86; old thr = 33.906 ... break
[12:24:40.876] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1374 < 35 for itrim = 90; old thr = 34.4347 ... break
[12:24:40.909] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3705 < 35 for itrim = 94; old thr = 33.8127 ... break
[12:24:40.949] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.279 < 35 for itrim = 111; old thr = 34.0638 ... break
[12:24:41.026] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[12:24:41.036] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:24:41.036] <TB0>     INFO:     run 1 of 1
[12:24:41.036] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:24:41.379] <TB0>     INFO: Expecting 5025280 events.
[12:25:17.417] <TB0>     INFO: 869288 events read in total (35324ms).
[12:25:52.559] <TB0>     INFO: 1738040 events read in total (70466ms).
[12:26:27.637] <TB0>     INFO: 2606424 events read in total (105544ms).
[12:27:02.899] <TB0>     INFO: 3466496 events read in total (140806ms).
[12:27:38.956] <TB0>     INFO: 4322968 events read in total (176863ms).
[12:28:07.680] <TB0>     INFO: 5025280 events read in total (205587ms).
[12:28:07.768] <TB0>     INFO: Test took 206733ms.
[12:28:07.954] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:28:08.356] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:28:09.868] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:28:11.426] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:28:12.934] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:28:14.465] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:28:16.010] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:28:17.534] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:28:19.079] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:28:20.758] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:28:22.239] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:28:23.754] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:28:25.281] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:28:26.789] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:28:28.299] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:28:29.789] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:28:31.306] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:28:32.815] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 258805760
[12:28:32.817] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 12.609496 .. 48.799496
[12:28:32.891] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 58 (-1/-1) hits flags = 528 (plus default)
[12:28:32.901] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:28:32.901] <TB0>     INFO:     run 1 of 1
[12:28:32.901] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:28:33.243] <TB0>     INFO: Expecting 1896960 events.
[12:29:14.600] <TB0>     INFO: 1166776 events read in total (40642ms).
[12:29:44.200] <TB0>     INFO: 1896960 events read in total (70242ms).
[12:29:44.218] <TB0>     INFO: Test took 71317ms.
[12:29:44.256] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:29:44.350] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:29:45.386] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:29:46.413] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:29:47.436] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:29:48.461] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:29:49.481] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:29:50.496] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:29:51.516] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:29:52.538] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:29:53.564] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:29:54.580] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:29:55.601] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:29:56.616] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:29:57.634] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:29:58.652] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:29:59.671] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:30:00.703] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 231837696
[12:30:00.783] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 15.877698 .. 43.845435
[12:30:00.861] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 5 .. 53 (-1/-1) hits flags = 528 (plus default)
[12:30:00.871] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:30:00.871] <TB0>     INFO:     run 1 of 1
[12:30:00.872] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:30:01.218] <TB0>     INFO: Expecting 1630720 events.
[12:30:43.659] <TB0>     INFO: 1192744 events read in total (41726ms).
[12:30:59.323] <TB0>     INFO: 1630720 events read in total (57391ms).
[12:30:59.345] <TB0>     INFO: Test took 58474ms.
[12:30:59.382] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:30:59.451] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:31:00.400] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:31:01.352] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:31:02.301] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:31:03.251] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:31:04.200] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:31:05.148] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:31:06.096] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:31:07.050] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:31:08.005] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:31:08.954] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:31:09.928] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:31:10.916] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:31:11.908] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:31:12.910] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:31:13.911] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:31:14.909] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 288272384
[12:31:14.993] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.379843 .. 41.652127
[12:31:15.071] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 51 (-1/-1) hits flags = 528 (plus default)
[12:31:15.081] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:31:15.082] <TB0>     INFO:     run 1 of 1
[12:31:15.082] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:31:15.430] <TB0>     INFO: Expecting 1397760 events.
[12:32:03.284] <TB0>     INFO: 1176896 events read in total (47139ms).
[12:32:11.460] <TB0>     INFO: 1397760 events read in total (55315ms).
[12:32:11.482] <TB0>     INFO: Test took 56401ms.
[12:32:11.516] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:32:11.580] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:32:12.516] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:32:13.444] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:32:14.375] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:32:15.312] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:32:16.241] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:32:17.171] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:32:18.101] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:32:19.032] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:32:19.966] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:32:20.897] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:32:21.826] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:32:22.753] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:32:23.683] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:32:24.615] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:32:25.543] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:32:26.477] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 336830464
[12:32:26.560] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 21.716376 .. 41.136021
[12:32:26.635] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 11 .. 51 (-1/-1) hits flags = 528 (plus default)
[12:32:26.646] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:32:26.646] <TB0>     INFO:     run 1 of 1
[12:32:26.646] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:32:26.989] <TB0>     INFO: Expecting 1364480 events.
[12:33:09.881] <TB0>     INFO: 1169944 events read in total (42178ms).
[12:33:17.113] <TB0>     INFO: 1364480 events read in total (49410ms).
[12:33:17.126] <TB0>     INFO: Test took 50480ms.
[12:33:17.154] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:33:17.219] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:33:18.148] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:33:19.073] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:33:20.001] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:33:20.929] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:33:21.858] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:33:22.783] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:33:23.707] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:33:24.640] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:33:25.571] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:33:26.496] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:33:27.427] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:33:28.352] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:33:29.278] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:33:30.210] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:33:31.133] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:33:32.063] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 299008000
[12:33:32.146] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[12:33:32.146] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[12:33:32.156] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:33:32.157] <TB0>     INFO:     run 1 of 1
[12:33:32.157] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:33:32.500] <TB0>     INFO: Expecting 1364480 events.
[12:34:13.165] <TB0>     INFO: 1075336 events read in total (39950ms).
[12:34:24.020] <TB0>     INFO: 1364480 events read in total (50806ms).
[12:34:24.037] <TB0>     INFO: Test took 51880ms.
[12:34:24.072] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:34:24.150] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:34:25.132] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:34:26.103] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:34:27.080] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:34:28.053] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:34:29.027] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:34:30.005] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:34:30.978] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:34:31.951] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:34:32.926] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:34:33.897] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:34:34.868] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:34:35.839] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:34:36.807] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:34:37.776] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:34:38.751] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:34:39.729] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 290070528
[12:34:39.769] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C0.dat
[12:34:39.769] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C1.dat
[12:34:39.769] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C2.dat
[12:34:39.770] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C3.dat
[12:34:39.770] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C4.dat
[12:34:39.770] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C5.dat
[12:34:39.770] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C6.dat
[12:34:39.770] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C7.dat
[12:34:39.770] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C8.dat
[12:34:39.770] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C9.dat
[12:34:39.770] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C10.dat
[12:34:39.770] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C11.dat
[12:34:39.770] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C12.dat
[12:34:39.771] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C13.dat
[12:34:39.771] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C14.dat
[12:34:39.771] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C15.dat
[12:34:39.771] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C0.dat
[12:34:39.779] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C1.dat
[12:34:39.786] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C2.dat
[12:34:39.793] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C3.dat
[12:34:39.800] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C4.dat
[12:34:39.807] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C5.dat
[12:34:39.814] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C6.dat
[12:34:39.821] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C7.dat
[12:34:39.827] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C8.dat
[12:34:39.834] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C9.dat
[12:34:39.841] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C10.dat
[12:34:39.848] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C11.dat
[12:34:39.855] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C12.dat
[12:34:39.862] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C13.dat
[12:34:39.869] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C14.dat
[12:34:39.876] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//trimParameters35_C15.dat
[12:34:39.883] <TB0>     INFO: PixTestTrim::trimTest() done
[12:34:39.883] <TB0>     INFO: vtrim:      94 102  95  95 114 104  97 106 113  95  93 104  86  90  94 111 
[12:34:39.883] <TB0>     INFO: vthrcomp:   97 100  83  84  87  95  92  79  85  75  86  80  84  75  88  83 
[12:34:39.883] <TB0>     INFO: vcal mean:  34.94  34.98  34.98  34.97  34.99  34.95  34.97  35.00  34.98  35.01  34.97  34.99  34.92  34.97  34.97  34.92 
[12:34:39.883] <TB0>     INFO: vcal RMS:    0.80   0.84   0.78   0.74   0.79   0.78   0.79   0.74   0.75   0.75   0.77   0.78   0.81   0.72   0.79   0.81 
[12:34:39.883] <TB0>     INFO: bits mean:  10.22   9.80   9.94   9.93  10.23   9.27   8.54   8.63  10.18   9.38   9.98   9.73   9.78   9.00   9.59  10.03 
[12:34:39.883] <TB0>     INFO: bits RMS:    2.50   2.69   2.62   2.47   2.42   2.75   2.78   2.58   2.45   2.42   2.65   2.42   2.60   2.50   2.46   2.55 
[12:34:39.894] <TB0>     INFO:    ----------------------------------------------------------------------
[12:34:39.894] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[12:34:39.894] <TB0>     INFO:    ----------------------------------------------------------------------
[12:34:39.896] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[12:34:39.896] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[12:34:39.907] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:34:39.908] <TB0>     INFO:     run 1 of 1
[12:34:39.908] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:34:40.252] <TB0>     INFO: Expecting 4160000 events.
[12:35:25.333] <TB0>     INFO: 1066680 events read in total (44365ms).
[12:36:11.253] <TB0>     INFO: 2126510 events read in total (90285ms).
[12:36:55.406] <TB0>     INFO: 3174945 events read in total (134438ms).
[12:37:36.737] <TB0>     INFO: 4160000 events read in total (175769ms).
[12:37:36.811] <TB0>     INFO: Test took 176903ms.
[12:37:36.957] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:37:37.267] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:37:39.114] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:37:41.008] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:37:42.888] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:37:44.774] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:37:46.671] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:37:48.514] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:37:50.371] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:37:52.270] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:37:54.127] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:37:56.037] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:37:57.934] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:37:59.854] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:38:01.766] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:38:03.681] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:38:05.588] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:38:07.491] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 290078720
[12:38:07.492] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[12:38:07.565] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[12:38:07.565] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 158 (-1/-1) hits flags = 528 (plus default)
[12:38:07.577] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:38:07.577] <TB0>     INFO:     run 1 of 1
[12:38:07.577] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:38:07.922] <TB0>     INFO: Expecting 3307200 events.
[12:38:53.553] <TB0>     INFO: 1136780 events read in total (44916ms).
[12:39:38.801] <TB0>     INFO: 2257570 events read in total (90165ms).
[12:40:21.656] <TB0>     INFO: 3307200 events read in total (133019ms).
[12:40:21.745] <TB0>     INFO: Test took 134169ms.
[12:40:21.854] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:40:22.099] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:40:23.752] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:40:25.373] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:40:27.082] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:40:28.777] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:40:30.460] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:40:32.107] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:40:33.754] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:40:35.434] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:40:37.099] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:40:38.768] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:40:40.429] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:40:42.113] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:40:43.776] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:40:45.410] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:40:47.071] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:40:48.741] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 345522176
[12:40:48.742] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[12:40:48.817] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[12:40:48.817] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[12:40:48.828] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:40:48.828] <TB0>     INFO:     run 1 of 1
[12:40:48.828] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:40:49.176] <TB0>     INFO: Expecting 3140800 events.
[12:41:35.361] <TB0>     INFO: 1167270 events read in total (45470ms).
[12:42:20.502] <TB0>     INFO: 2315155 events read in total (90611ms).
[12:42:53.867] <TB0>     INFO: 3140800 events read in total (123977ms).
[12:42:53.908] <TB0>     INFO: Test took 125081ms.
[12:42:54.000] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:42:54.208] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:42:55.787] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:42:57.350] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:42:58.999] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:43:00.636] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:43:02.269] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:43:03.860] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:43:05.477] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:43:07.136] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:43:08.776] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:43:10.414] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:43:12.052] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:43:13.698] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:43:15.325] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:43:16.926] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:43:18.543] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:43:20.178] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 309706752
[12:43:20.179] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[12:43:20.252] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[12:43:20.252] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[12:43:20.262] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:43:20.262] <TB0>     INFO:     run 1 of 1
[12:43:20.262] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:43:20.607] <TB0>     INFO: Expecting 3140800 events.
[12:44:06.400] <TB0>     INFO: 1167005 events read in total (45078ms).
[12:44:50.919] <TB0>     INFO: 2314630 events read in total (89597ms).
[12:45:24.592] <TB0>     INFO: 3140800 events read in total (123270ms).
[12:45:24.636] <TB0>     INFO: Test took 124374ms.
[12:45:24.725] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:45:24.939] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:45:26.509] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:45:28.071] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:45:29.717] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:45:31.361] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:45:32.973] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:45:34.541] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:45:36.137] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:45:37.776] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:45:39.391] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:45:41.020] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:45:42.640] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:45:44.268] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:45:45.872] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:45:47.472] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:45:49.076] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:45:50.691] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 355840000
[12:45:50.692] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[12:45:50.766] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[12:45:50.766] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 528 (plus default)
[12:45:50.779] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:45:50.779] <TB0>     INFO:     run 1 of 1
[12:45:50.779] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:45:51.123] <TB0>     INFO: Expecting 3120000 events.
[12:46:37.549] <TB0>     INFO: 1170500 events read in total (45711ms).
[12:47:23.330] <TB0>     INFO: 2321300 events read in total (91492ms).
[12:47:56.333] <TB0>     INFO: 3120000 events read in total (124495ms).
[12:47:56.373] <TB0>     INFO: Test took 125595ms.
[12:47:56.459] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:47:56.628] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:47:58.269] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:47:59.875] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:48:01.520] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:48:03.142] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:48:04.750] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:48:06.319] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:48:07.961] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:48:09.664] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:48:11.359] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:48:13.044] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:48:14.729] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:48:16.425] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:48:18.076] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:48:19.708] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:48:21.365] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:48:23.032] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357773312
[12:48:23.033] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.24534, thr difference RMS: 1.58391
[12:48:23.033] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.29815, thr difference RMS: 1.69235
[12:48:23.033] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 7.86469, thr difference RMS: 1.20638
[12:48:23.033] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.41004, thr difference RMS: 1.29826
[12:48:23.034] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.28066, thr difference RMS: 1.18304
[12:48:23.034] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.24037, thr difference RMS: 1.60261
[12:48:23.034] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.58138, thr difference RMS: 1.44941
[12:48:23.034] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 7.97652, thr difference RMS: 1.28703
[12:48:23.035] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 7.12116, thr difference RMS: 1.17871
[12:48:23.035] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.27336, thr difference RMS: 1.56812
[12:48:23.035] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.0416, thr difference RMS: 1.18451
[12:48:23.035] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.09264, thr difference RMS: 1.21812
[12:48:23.035] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.36337, thr difference RMS: 1.29218
[12:48:23.035] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 6.86488, thr difference RMS: 1.7133
[12:48:23.036] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.08124, thr difference RMS: 1.36958
[12:48:23.036] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.01411, thr difference RMS: 1.27283
[12:48:23.036] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.1755, thr difference RMS: 1.56352
[12:48:23.036] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.38177, thr difference RMS: 1.70967
[12:48:23.037] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 7.75039, thr difference RMS: 1.1724
[12:48:23.037] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.40296, thr difference RMS: 1.28302
[12:48:23.037] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.23199, thr difference RMS: 1.18192
[12:48:23.037] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.21493, thr difference RMS: 1.60069
[12:48:23.037] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.57015, thr difference RMS: 1.45002
[12:48:23.038] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 7.84278, thr difference RMS: 1.27227
[12:48:23.038] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 7.03911, thr difference RMS: 1.17114
[12:48:23.038] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.28725, thr difference RMS: 1.54743
[12:48:23.038] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.01192, thr difference RMS: 1.18192
[12:48:23.038] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.00554, thr difference RMS: 1.21676
[12:48:23.039] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.33443, thr difference RMS: 1.30222
[12:48:23.039] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 6.81905, thr difference RMS: 1.71436
[12:48:23.039] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.08881, thr difference RMS: 1.3876
[12:48:23.039] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.00451, thr difference RMS: 1.30025
[12:48:23.039] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.19274, thr difference RMS: 1.55199
[12:48:23.040] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.50625, thr difference RMS: 1.69388
[12:48:23.040] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 7.7668, thr difference RMS: 1.17819
[12:48:23.040] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.37386, thr difference RMS: 1.27851
[12:48:23.040] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.25747, thr difference RMS: 1.16985
[12:48:23.040] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.31301, thr difference RMS: 1.60079
[12:48:23.041] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.62416, thr difference RMS: 1.42486
[12:48:23.041] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 7.84112, thr difference RMS: 1.26265
[12:48:23.041] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 7.04715, thr difference RMS: 1.18026
[12:48:23.041] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.41817, thr difference RMS: 1.54784
[12:48:23.041] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.10933, thr difference RMS: 1.16123
[12:48:23.042] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.02862, thr difference RMS: 1.20125
[12:48:23.042] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.36409, thr difference RMS: 1.29703
[12:48:23.042] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 6.85156, thr difference RMS: 1.73772
[12:48:23.042] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.09435, thr difference RMS: 1.35404
[12:48:23.042] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.01794, thr difference RMS: 1.28064
[12:48:23.043] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.20475, thr difference RMS: 1.55664
[12:48:23.043] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.64487, thr difference RMS: 1.71909
[12:48:23.043] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 7.80756, thr difference RMS: 1.17019
[12:48:23.043] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.42106, thr difference RMS: 1.26946
[12:48:23.044] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.36443, thr difference RMS: 1.18662
[12:48:23.044] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.27398, thr difference RMS: 1.57929
[12:48:23.044] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.56311, thr difference RMS: 1.44138
[12:48:23.044] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 7.84782, thr difference RMS: 1.25607
[12:48:23.044] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 7.06648, thr difference RMS: 1.17827
[12:48:23.045] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.54781, thr difference RMS: 1.562
[12:48:23.045] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.28493, thr difference RMS: 1.17319
[12:48:23.045] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.02312, thr difference RMS: 1.20531
[12:48:23.045] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.4072, thr difference RMS: 1.29401
[12:48:23.045] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 6.82342, thr difference RMS: 1.72687
[12:48:23.046] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.26426, thr difference RMS: 1.36099
[12:48:23.046] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.06535, thr difference RMS: 1.27982
[12:48:23.147] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[12:48:23.150] <TB0>     INFO: PixTestTrim::doTest() done, duration: 1962 seconds
[12:48:23.150] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[12:48:23.850] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[12:48:23.850] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[12:48:23.854] <TB0>     INFO: ######################################################################
[12:48:23.855] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[12:48:23.855] <TB0>     INFO: ######################################################################
[12:48:23.855] <TB0>     INFO:    ----------------------------------------------------------------------
[12:48:23.855] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[12:48:23.855] <TB0>     INFO:    ----------------------------------------------------------------------
[12:48:23.855] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[12:48:23.865] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[12:48:23.865] <TB0>     INFO:     run 1 of 1
[12:48:23.865] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:48:24.208] <TB0>     INFO: Expecting 59072000 events.
[12:48:53.265] <TB0>     INFO: 1072400 events read in total (28342ms).
[12:49:21.645] <TB0>     INFO: 2141000 events read in total (56722ms).
[12:49:49.965] <TB0>     INFO: 3209200 events read in total (85042ms).
[12:50:18.566] <TB0>     INFO: 4281400 events read in total (113643ms).
[12:50:47.460] <TB0>     INFO: 5349600 events read in total (142537ms).
[12:51:15.859] <TB0>     INFO: 6418400 events read in total (170936ms).
[12:51:44.314] <TB0>     INFO: 7491000 events read in total (199391ms).
[12:52:12.666] <TB0>     INFO: 8559600 events read in total (227743ms).
[12:52:41.155] <TB0>     INFO: 9628000 events read in total (256232ms).
[12:53:09.660] <TB0>     INFO: 10700600 events read in total (284737ms).
[12:53:39.193] <TB0>     INFO: 11769000 events read in total (314270ms).
[12:54:07.558] <TB0>     INFO: 12838000 events read in total (342635ms).
[12:54:36.029] <TB0>     INFO: 13910200 events read in total (371106ms).
[12:55:04.496] <TB0>     INFO: 14978800 events read in total (399573ms).
[12:55:32.967] <TB0>     INFO: 16048600 events read in total (428044ms).
[12:56:01.466] <TB0>     INFO: 17119600 events read in total (456543ms).
[12:56:29.933] <TB0>     INFO: 18188200 events read in total (485010ms).
[12:56:59.227] <TB0>     INFO: 19259800 events read in total (514304ms).
[12:57:27.706] <TB0>     INFO: 20329800 events read in total (542783ms).
[12:57:56.047] <TB0>     INFO: 21398000 events read in total (571124ms).
[12:58:24.486] <TB0>     INFO: 22468400 events read in total (599563ms).
[12:58:53.029] <TB0>     INFO: 23539000 events read in total (628106ms).
[12:59:22.212] <TB0>     INFO: 24608000 events read in total (657289ms).
[12:59:50.648] <TB0>     INFO: 25680200 events read in total (685725ms).
[13:00:19.084] <TB0>     INFO: 26748400 events read in total (714161ms).
[13:00:47.648] <TB0>     INFO: 27816600 events read in total (742725ms).
[13:01:16.085] <TB0>     INFO: 28887400 events read in total (771162ms).
[13:01:45.420] <TB0>     INFO: 29957600 events read in total (800497ms).
[13:02:13.887] <TB0>     INFO: 31025800 events read in total (828964ms).
[13:02:42.448] <TB0>     INFO: 32096400 events read in total (857525ms).
[13:03:10.875] <TB0>     INFO: 33165800 events read in total (885952ms).
[13:03:39.419] <TB0>     INFO: 34234400 events read in total (914496ms).
[13:04:07.945] <TB0>     INFO: 35304800 events read in total (943022ms).
[13:04:37.066] <TB0>     INFO: 36375000 events read in total (972143ms).
[13:05:05.628] <TB0>     INFO: 37443000 events read in total (1000705ms).
[13:05:33.990] <TB0>     INFO: 38512000 events read in total (1029067ms).
[13:06:02.421] <TB0>     INFO: 39583400 events read in total (1057498ms).
[13:06:30.914] <TB0>     INFO: 40651600 events read in total (1085991ms).
[13:06:59.351] <TB0>     INFO: 41720200 events read in total (1114428ms).
[13:07:28.071] <TB0>     INFO: 42792400 events read in total (1143148ms).
[13:07:56.885] <TB0>     INFO: 43860200 events read in total (1171962ms).
[13:08:25.366] <TB0>     INFO: 44928400 events read in total (1200443ms).
[13:08:53.981] <TB0>     INFO: 46000400 events read in total (1229058ms).
[13:09:22.448] <TB0>     INFO: 47069000 events read in total (1257525ms).
[13:09:51.622] <TB0>     INFO: 48137000 events read in total (1286699ms).
[13:10:20.099] <TB0>     INFO: 49206000 events read in total (1315176ms).
[13:10:48.715] <TB0>     INFO: 50276200 events read in total (1343792ms).
[13:11:17.162] <TB0>     INFO: 51344400 events read in total (1372239ms).
[13:11:45.696] <TB0>     INFO: 52413400 events read in total (1400773ms).
[13:12:14.222] <TB0>     INFO: 53484800 events read in total (1429299ms).
[13:12:43.664] <TB0>     INFO: 54552800 events read in total (1458741ms).
[13:13:11.866] <TB0>     INFO: 55620200 events read in total (1486943ms).
[13:13:40.083] <TB0>     INFO: 56689600 events read in total (1515160ms).
[13:14:07.688] <TB0>     INFO: 57760000 events read in total (1542765ms).
[13:14:35.875] <TB0>     INFO: 58828400 events read in total (1570952ms).
[13:14:42.770] <TB0>     INFO: 59072000 events read in total (1577847ms).
[13:14:42.791] <TB0>     INFO: Test took 1578926ms.
[13:14:42.848] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:14:42.979] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:14:42.979] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:14:44.136] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:14:44.136] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:14:45.319] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:14:45.319] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:14:46.470] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:14:46.470] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:14:47.622] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:14:47.622] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:14:48.805] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:14:48.805] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:14:49.958] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:14:49.958] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:14:51.110] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:14:51.111] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:14:52.252] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:14:52.252] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:14:53.398] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:14:53.398] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:14:54.543] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:14:54.543] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:14:55.705] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:14:55.705] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:14:56.861] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:14:56.861] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:14:58.052] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:14:58.052] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:14:59.211] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:14:59.211] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:15:00.358] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:15:00.358] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[13:15:01.520] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 488329216
[13:15:01.550] <TB0>     INFO: PixTestScurves::scurves() done 
[13:15:01.550] <TB0>     INFO: Vcal mean:  35.05  35.10  35.06  35.11  35.01  35.05  35.13  35.16  35.06  35.10  35.02  35.07  35.11  35.05  35.13  35.03 
[13:15:01.550] <TB0>     INFO: Vcal RMS:    0.67   0.71   0.64   0.62   0.67   0.64   0.65   0.61   0.62   0.63   0.65   0.65   0.66   0.56   0.66   0.69 
[13:15:01.550] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[13:15:01.622] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[13:15:01.622] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[13:15:01.622] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[13:15:01.622] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[13:15:01.622] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[13:15:01.622] <TB0>     INFO: ######################################################################
[13:15:01.623] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[13:15:01.623] <TB0>     INFO: ######################################################################
[13:15:01.625] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:15:01.968] <TB0>     INFO: Expecting 41600 events.
[13:15:06.074] <TB0>     INFO: 41600 events read in total (3376ms).
[13:15:06.075] <TB0>     INFO: Test took 4450ms.
[13:15:06.083] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:15:06.083] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:15:06.083] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:15:06.091] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[13:15:06.091] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[13:15:06.091] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[13:15:06.091] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[13:15:06.431] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:15:06.783] <TB0>     INFO: Expecting 41600 events.
[13:15:10.919] <TB0>     INFO: 41600 events read in total (3421ms).
[13:15:10.919] <TB0>     INFO: Test took 4488ms.
[13:15:10.927] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:15:10.927] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[13:15:10.927] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[13:15:10.932] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.753
[13:15:10.932] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 181
[13:15:10.932] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.767
[13:15:10.932] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 184
[13:15:10.932] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.52
[13:15:10.932] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 187
[13:15:10.932] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.511
[13:15:10.932] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,35] phvalue 181
[13:15:10.933] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.218
[13:15:10.933] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 175
[13:15:10.933] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.246
[13:15:10.933] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[13:15:10.933] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.061
[13:15:10.933] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 188
[13:15:10.933] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.558
[13:15:10.933] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 175
[13:15:10.933] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.244
[13:15:10.933] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [16 ,12] phvalue 184
[13:15:10.933] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.879
[13:15:10.933] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 193
[13:15:10.934] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.129
[13:15:10.934] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 189
[13:15:10.934] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.352
[13:15:10.934] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 179
[13:15:10.934] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 195.839
[13:15:10.934] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 195
[13:15:10.934] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.912
[13:15:10.934] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 178
[13:15:10.934] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.971
[13:15:10.934] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,8] phvalue 177
[13:15:10.934] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 196.509
[13:15:10.934] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 196
[13:15:10.934] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[13:15:10.934] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[13:15:10.935] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[13:15:11.022] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:15:11.367] <TB0>     INFO: Expecting 41600 events.
[13:15:15.502] <TB0>     INFO: 41600 events read in total (3420ms).
[13:15:15.503] <TB0>     INFO: Test took 4480ms.
[13:15:15.511] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:15:15.511] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[13:15:15.511] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[13:15:15.515] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[13:15:15.515] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 64minph_roc = 4
[13:15:15.516] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.0003
[13:15:15.516] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 76
[13:15:15.516] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.9362
[13:15:15.516] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 73
[13:15:15.516] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.9141
[13:15:15.516] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,62] phvalue 86
[13:15:15.516] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.4559
[13:15:15.516] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,32] phvalue 76
[13:15:15.516] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.8293
[13:15:15.516] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 67
[13:15:15.516] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.7089
[13:15:15.516] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,67] phvalue 82
[13:15:15.517] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.9753
[13:15:15.517] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 78
[13:15:15.517] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.5244
[13:15:15.517] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 77
[13:15:15.517] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.7486
[13:15:15.517] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 84
[13:15:15.517] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 98.5497
[13:15:15.517] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 99
[13:15:15.517] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.2709
[13:15:15.517] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 82
[13:15:15.517] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.6327
[13:15:15.517] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 73
[13:15:15.517] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 99.422
[13:15:15.517] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,14] phvalue 100
[13:15:15.518] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.6451
[13:15:15.518] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 70
[13:15:15.518] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.3206
[13:15:15.518] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 70
[13:15:15.518] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 96.2241
[13:15:15.518] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 97
[13:15:15.519] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 0 0
[13:15:15.930] <TB0>     INFO: Expecting 2560 events.
[13:15:16.887] <TB0>     INFO: 2560 events read in total (242ms).
[13:15:16.888] <TB0>     INFO: Test took 1369ms.
[13:15:16.888] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:15:16.888] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 1 1
[13:15:17.396] <TB0>     INFO: Expecting 2560 events.
[13:15:18.353] <TB0>     INFO: 2560 events read in total (242ms).
[13:15:18.354] <TB0>     INFO: Test took 1466ms.
[13:15:18.354] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:15:18.354] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 62, 2 2
[13:15:18.862] <TB0>     INFO: Expecting 2560 events.
[13:15:19.820] <TB0>     INFO: 2560 events read in total (243ms).
[13:15:19.820] <TB0>     INFO: Test took 1466ms.
[13:15:19.821] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:15:19.821] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 32, 3 3
[13:15:20.329] <TB0>     INFO: Expecting 2560 events.
[13:15:21.286] <TB0>     INFO: 2560 events read in total (243ms).
[13:15:21.287] <TB0>     INFO: Test took 1466ms.
[13:15:21.287] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:15:21.287] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 4 4
[13:15:21.795] <TB0>     INFO: Expecting 2560 events.
[13:15:22.756] <TB0>     INFO: 2560 events read in total (246ms).
[13:15:22.757] <TB0>     INFO: Test took 1470ms.
[13:15:22.757] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:15:22.757] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 67, 5 5
[13:15:23.266] <TB0>     INFO: Expecting 2560 events.
[13:15:24.223] <TB0>     INFO: 2560 events read in total (242ms).
[13:15:24.224] <TB0>     INFO: Test took 1467ms.
[13:15:24.224] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:15:24.224] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 6 6
[13:15:24.731] <TB0>     INFO: Expecting 2560 events.
[13:15:25.694] <TB0>     INFO: 2560 events read in total (248ms).
[13:15:25.694] <TB0>     INFO: Test took 1470ms.
[13:15:25.694] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:15:25.694] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 7 7
[13:15:26.202] <TB0>     INFO: Expecting 2560 events.
[13:15:27.160] <TB0>     INFO: 2560 events read in total (243ms).
[13:15:27.161] <TB0>     INFO: Test took 1467ms.
[13:15:27.161] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:15:27.161] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 8 8
[13:15:27.669] <TB0>     INFO: Expecting 2560 events.
[13:15:28.629] <TB0>     INFO: 2560 events read in total (245ms).
[13:15:28.630] <TB0>     INFO: Test took 1469ms.
[13:15:28.630] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:15:28.630] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 9 9
[13:15:29.139] <TB0>     INFO: Expecting 2560 events.
[13:15:30.098] <TB0>     INFO: 2560 events read in total (244ms).
[13:15:30.098] <TB0>     INFO: Test took 1468ms.
[13:15:30.099] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:15:30.099] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 10 10
[13:15:30.608] <TB0>     INFO: Expecting 2560 events.
[13:15:31.573] <TB0>     INFO: 2560 events read in total (250ms).
[13:15:31.573] <TB0>     INFO: Test took 1474ms.
[13:15:31.573] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:15:31.573] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 11 11
[13:15:32.081] <TB0>     INFO: Expecting 2560 events.
[13:15:33.039] <TB0>     INFO: 2560 events read in total (243ms).
[13:15:33.040] <TB0>     INFO: Test took 1467ms.
[13:15:33.040] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:15:33.040] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 14, 12 12
[13:15:33.552] <TB0>     INFO: Expecting 2560 events.
[13:15:34.512] <TB0>     INFO: 2560 events read in total (245ms).
[13:15:34.513] <TB0>     INFO: Test took 1473ms.
[13:15:34.513] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:15:34.513] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 13 13
[13:15:35.022] <TB0>     INFO: Expecting 2560 events.
[13:15:35.982] <TB0>     INFO: 2560 events read in total (245ms).
[13:15:35.982] <TB0>     INFO: Test took 1469ms.
[13:15:35.982] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:15:35.982] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 14 14
[13:15:36.491] <TB0>     INFO: Expecting 2560 events.
[13:15:37.449] <TB0>     INFO: 2560 events read in total (243ms).
[13:15:37.449] <TB0>     INFO: Test took 1467ms.
[13:15:37.449] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:15:37.449] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 15 15
[13:15:37.958] <TB0>     INFO: Expecting 2560 events.
[13:15:38.919] <TB0>     INFO: 2560 events read in total (246ms).
[13:15:38.919] <TB0>     INFO: Test took 1470ms.
[13:15:38.919] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:15:38.919] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[13:15:38.919] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[13:15:38.919] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[13:15:38.919] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[13:15:38.919] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[13:15:38.919] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC5
[13:15:38.919] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC6
[13:15:38.919] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[13:15:38.919] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[13:15:38.920] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[13:15:38.920] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[13:15:38.920] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[13:15:38.920] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[13:15:38.920] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[13:15:38.920] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[13:15:38.920] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[13:15:38.925] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:15:39.430] <TB0>     INFO: Expecting 655360 events.
[13:15:51.258] <TB0>     INFO: 655360 events read in total (11113ms).
[13:15:51.269] <TB0>     INFO: Expecting 655360 events.
[13:16:02.920] <TB0>     INFO: 655360 events read in total (11086ms).
[13:16:02.935] <TB0>     INFO: Expecting 655360 events.
[13:16:14.620] <TB0>     INFO: 655360 events read in total (11120ms).
[13:16:14.644] <TB0>     INFO: Expecting 655360 events.
[13:16:26.322] <TB0>     INFO: 655360 events read in total (11127ms).
[13:16:26.345] <TB0>     INFO: Expecting 655360 events.
[13:16:38.028] <TB0>     INFO: 655360 events read in total (11130ms).
[13:16:38.055] <TB0>     INFO: Expecting 655360 events.
[13:16:49.729] <TB0>     INFO: 655360 events read in total (11121ms).
[13:16:49.761] <TB0>     INFO: Expecting 655360 events.
[13:17:01.409] <TB0>     INFO: 655360 events read in total (11099ms).
[13:17:01.446] <TB0>     INFO: Expecting 655360 events.
[13:17:13.115] <TB0>     INFO: 655360 events read in total (11126ms).
[13:17:13.155] <TB0>     INFO: Expecting 655360 events.
[13:17:24.856] <TB0>     INFO: 655360 events read in total (11166ms).
[13:17:24.903] <TB0>     INFO: Expecting 655360 events.
[13:17:36.504] <TB0>     INFO: 655360 events read in total (11068ms).
[13:17:36.553] <TB0>     INFO: Expecting 655360 events.
[13:17:48.307] <TB0>     INFO: 655360 events read in total (11222ms).
[13:17:48.361] <TB0>     INFO: Expecting 655360 events.
[13:18:00.180] <TB0>     INFO: 655360 events read in total (11293ms).
[13:18:00.240] <TB0>     INFO: Expecting 655360 events.
[13:18:12.080] <TB0>     INFO: 655360 events read in total (11313ms).
[13:18:12.142] <TB0>     INFO: Expecting 655360 events.
[13:18:23.985] <TB0>     INFO: 655360 events read in total (11316ms).
[13:18:24.052] <TB0>     INFO: Expecting 655360 events.
[13:18:35.903] <TB0>     INFO: 655360 events read in total (11324ms).
[13:18:35.979] <TB0>     INFO: Expecting 655360 events.
[13:18:47.840] <TB0>     INFO: 655360 events read in total (11335ms).
[13:18:47.914] <TB0>     INFO: Test took 188989ms.
[13:18:48.008] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:18:48.316] <TB0>     INFO: Expecting 655360 events.
[13:19:00.187] <TB0>     INFO: 655360 events read in total (11156ms).
[13:19:00.198] <TB0>     INFO: Expecting 655360 events.
[13:19:11.925] <TB0>     INFO: 655360 events read in total (11159ms).
[13:19:11.943] <TB0>     INFO: Expecting 655360 events.
[13:19:23.744] <TB0>     INFO: 655360 events read in total (11239ms).
[13:19:23.766] <TB0>     INFO: Expecting 655360 events.
[13:19:35.430] <TB0>     INFO: 655360 events read in total (11105ms).
[13:19:35.454] <TB0>     INFO: Expecting 655360 events.
[13:19:47.092] <TB0>     INFO: 655360 events read in total (11085ms).
[13:19:47.120] <TB0>     INFO: Expecting 655360 events.
[13:19:58.746] <TB0>     INFO: 655360 events read in total (11073ms).
[13:19:58.779] <TB0>     INFO: Expecting 655360 events.
[13:20:10.383] <TB0>     INFO: 655360 events read in total (11058ms).
[13:20:10.420] <TB0>     INFO: Expecting 655360 events.
[13:20:22.039] <TB0>     INFO: 655360 events read in total (11074ms).
[13:20:22.080] <TB0>     INFO: Expecting 655360 events.
[13:20:33.789] <TB0>     INFO: 655360 events read in total (11173ms).
[13:20:33.836] <TB0>     INFO: Expecting 655360 events.
[13:20:45.642] <TB0>     INFO: 655360 events read in total (11272ms).
[13:20:45.691] <TB0>     INFO: Expecting 655360 events.
[13:20:57.440] <TB0>     INFO: 655360 events read in total (11217ms).
[13:20:57.496] <TB0>     INFO: Expecting 655360 events.
[13:21:09.228] <TB0>     INFO: 655360 events read in total (11206ms).
[13:21:09.286] <TB0>     INFO: Expecting 655360 events.
[13:21:21.026] <TB0>     INFO: 655360 events read in total (11214ms).
[13:21:21.088] <TB0>     INFO: Expecting 655360 events.
[13:21:32.856] <TB0>     INFO: 655360 events read in total (11241ms).
[13:21:32.921] <TB0>     INFO: Expecting 655360 events.
[13:21:44.692] <TB0>     INFO: 655360 events read in total (11244ms).
[13:21:44.761] <TB0>     INFO: Expecting 655360 events.
[13:21:56.490] <TB0>     INFO: 655360 events read in total (11202ms).
[13:21:56.564] <TB0>     INFO: Test took 188556ms.
[13:21:56.736] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:21:56.737] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[13:21:56.737] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:21:56.737] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[13:21:56.737] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:21:56.738] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[13:21:56.738] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:21:56.738] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[13:21:56.738] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:21:56.738] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[13:21:56.738] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:21:56.739] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[13:21:56.739] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:21:56.739] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[13:21:56.739] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:21:56.740] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[13:21:56.740] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:21:56.740] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[13:21:56.740] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:21:56.741] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[13:21:56.741] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:21:56.741] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[13:21:56.741] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:21:56.742] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[13:21:56.742] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:21:56.742] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[13:21:56.742] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:21:56.742] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[13:21:56.742] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:21:56.743] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[13:21:56.743] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:21:56.743] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[13:21:56.743] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:21:56.751] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:21:56.758] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:21:56.765] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:21:56.772] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:21:56.779] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:21:56.787] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:21:56.795] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[13:21:56.802] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:21:56.809] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[13:21:56.816] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:21:56.823] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:21:56.830] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:21:56.837] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:21:56.844] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:21:56.851] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:21:56.858] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:21:56.866] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[13:21:56.873] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[13:21:56.880] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[13:21:56.887] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[13:21:56.894] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[13:21:56.901] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[13:21:56.908] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:21:56.916] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[13:21:56.952] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C0.dat
[13:21:56.953] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C1.dat
[13:21:56.953] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C2.dat
[13:21:56.953] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C3.dat
[13:21:56.953] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C4.dat
[13:21:56.953] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C5.dat
[13:21:56.953] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C6.dat
[13:21:56.953] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C7.dat
[13:21:56.954] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C8.dat
[13:21:56.954] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C9.dat
[13:21:56.954] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C10.dat
[13:21:56.954] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C11.dat
[13:21:56.954] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C12.dat
[13:21:56.954] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C13.dat
[13:21:56.954] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C14.dat
[13:21:56.954] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//dacParameters35_C15.dat
[13:21:57.303] <TB0>     INFO: Expecting 41600 events.
[13:22:01.160] <TB0>     INFO: 41600 events read in total (3142ms).
[13:22:01.161] <TB0>     INFO: Test took 4203ms.
[13:22:01.806] <TB0>     INFO: Expecting 41600 events.
[13:22:05.652] <TB0>     INFO: 41600 events read in total (3132ms).
[13:22:05.653] <TB0>     INFO: Test took 4189ms.
[13:22:06.299] <TB0>     INFO: Expecting 41600 events.
[13:22:10.157] <TB0>     INFO: 41600 events read in total (3143ms).
[13:22:10.157] <TB0>     INFO: Test took 4200ms.
[13:22:10.460] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:10.592] <TB0>     INFO: Expecting 2560 events.
[13:22:11.553] <TB0>     INFO: 2560 events read in total (246ms).
[13:22:11.554] <TB0>     INFO: Test took 1094ms.
[13:22:11.556] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:12.062] <TB0>     INFO: Expecting 2560 events.
[13:22:13.021] <TB0>     INFO: 2560 events read in total (244ms).
[13:22:13.021] <TB0>     INFO: Test took 1465ms.
[13:22:13.023] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:13.530] <TB0>     INFO: Expecting 2560 events.
[13:22:14.486] <TB0>     INFO: 2560 events read in total (241ms).
[13:22:14.487] <TB0>     INFO: Test took 1464ms.
[13:22:14.489] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:14.997] <TB0>     INFO: Expecting 2560 events.
[13:22:15.952] <TB0>     INFO: 2560 events read in total (241ms).
[13:22:15.953] <TB0>     INFO: Test took 1464ms.
[13:22:15.956] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:16.461] <TB0>     INFO: Expecting 2560 events.
[13:22:17.421] <TB0>     INFO: 2560 events read in total (245ms).
[13:22:17.422] <TB0>     INFO: Test took 1466ms.
[13:22:17.425] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:17.931] <TB0>     INFO: Expecting 2560 events.
[13:22:18.891] <TB0>     INFO: 2560 events read in total (245ms).
[13:22:18.891] <TB0>     INFO: Test took 1466ms.
[13:22:18.893] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:19.400] <TB0>     INFO: Expecting 2560 events.
[13:22:20.359] <TB0>     INFO: 2560 events read in total (244ms).
[13:22:20.360] <TB0>     INFO: Test took 1467ms.
[13:22:20.363] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:20.868] <TB0>     INFO: Expecting 2560 events.
[13:22:21.828] <TB0>     INFO: 2560 events read in total (245ms).
[13:22:21.828] <TB0>     INFO: Test took 1465ms.
[13:22:21.831] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:22.337] <TB0>     INFO: Expecting 2560 events.
[13:22:23.296] <TB0>     INFO: 2560 events read in total (244ms).
[13:22:23.297] <TB0>     INFO: Test took 1466ms.
[13:22:23.299] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:23.805] <TB0>     INFO: Expecting 2560 events.
[13:22:24.764] <TB0>     INFO: 2560 events read in total (244ms).
[13:22:24.765] <TB0>     INFO: Test took 1466ms.
[13:22:24.767] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:25.273] <TB0>     INFO: Expecting 2560 events.
[13:22:26.233] <TB0>     INFO: 2560 events read in total (245ms).
[13:22:26.233] <TB0>     INFO: Test took 1466ms.
[13:22:26.235] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:26.742] <TB0>     INFO: Expecting 2560 events.
[13:22:27.701] <TB0>     INFO: 2560 events read in total (244ms).
[13:22:27.701] <TB0>     INFO: Test took 1466ms.
[13:22:27.703] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:28.210] <TB0>     INFO: Expecting 2560 events.
[13:22:29.170] <TB0>     INFO: 2560 events read in total (243ms).
[13:22:29.171] <TB0>     INFO: Test took 1468ms.
[13:22:29.173] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:29.680] <TB0>     INFO: Expecting 2560 events.
[13:22:30.641] <TB0>     INFO: 2560 events read in total (246ms).
[13:22:30.642] <TB0>     INFO: Test took 1469ms.
[13:22:30.644] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:31.150] <TB0>     INFO: Expecting 2560 events.
[13:22:32.108] <TB0>     INFO: 2560 events read in total (243ms).
[13:22:32.108] <TB0>     INFO: Test took 1464ms.
[13:22:32.110] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:32.617] <TB0>     INFO: Expecting 2560 events.
[13:22:33.577] <TB0>     INFO: 2560 events read in total (246ms).
[13:22:33.577] <TB0>     INFO: Test took 1467ms.
[13:22:33.579] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:34.085] <TB0>     INFO: Expecting 2560 events.
[13:22:35.046] <TB0>     INFO: 2560 events read in total (246ms).
[13:22:35.046] <TB0>     INFO: Test took 1467ms.
[13:22:35.048] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:35.554] <TB0>     INFO: Expecting 2560 events.
[13:22:36.515] <TB0>     INFO: 2560 events read in total (245ms).
[13:22:36.516] <TB0>     INFO: Test took 1468ms.
[13:22:36.518] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:37.024] <TB0>     INFO: Expecting 2560 events.
[13:22:37.984] <TB0>     INFO: 2560 events read in total (245ms).
[13:22:37.984] <TB0>     INFO: Test took 1466ms.
[13:22:37.987] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:38.493] <TB0>     INFO: Expecting 2560 events.
[13:22:39.449] <TB0>     INFO: 2560 events read in total (241ms).
[13:22:39.450] <TB0>     INFO: Test took 1464ms.
[13:22:39.452] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:39.959] <TB0>     INFO: Expecting 2560 events.
[13:22:40.919] <TB0>     INFO: 2560 events read in total (245ms).
[13:22:40.919] <TB0>     INFO: Test took 1467ms.
[13:22:40.921] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:41.428] <TB0>     INFO: Expecting 2560 events.
[13:22:42.389] <TB0>     INFO: 2560 events read in total (247ms).
[13:22:42.390] <TB0>     INFO: Test took 1469ms.
[13:22:42.392] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:42.900] <TB0>     INFO: Expecting 2560 events.
[13:22:43.860] <TB0>     INFO: 2560 events read in total (245ms).
[13:22:43.860] <TB0>     INFO: Test took 1468ms.
[13:22:43.862] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:44.370] <TB0>     INFO: Expecting 2560 events.
[13:22:45.328] <TB0>     INFO: 2560 events read in total (243ms).
[13:22:45.328] <TB0>     INFO: Test took 1466ms.
[13:22:45.332] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:45.837] <TB0>     INFO: Expecting 2560 events.
[13:22:46.797] <TB0>     INFO: 2560 events read in total (245ms).
[13:22:46.798] <TB0>     INFO: Test took 1466ms.
[13:22:46.800] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:47.306] <TB0>     INFO: Expecting 2560 events.
[13:22:48.266] <TB0>     INFO: 2560 events read in total (244ms).
[13:22:48.266] <TB0>     INFO: Test took 1466ms.
[13:22:48.268] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:48.774] <TB0>     INFO: Expecting 2560 events.
[13:22:49.733] <TB0>     INFO: 2560 events read in total (244ms).
[13:22:49.734] <TB0>     INFO: Test took 1466ms.
[13:22:49.736] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:50.244] <TB0>     INFO: Expecting 2560 events.
[13:22:51.204] <TB0>     INFO: 2560 events read in total (245ms).
[13:22:51.205] <TB0>     INFO: Test took 1469ms.
[13:22:51.207] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:51.713] <TB0>     INFO: Expecting 2560 events.
[13:22:52.671] <TB0>     INFO: 2560 events read in total (243ms).
[13:22:52.671] <TB0>     INFO: Test took 1464ms.
[13:22:52.674] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:53.180] <TB0>     INFO: Expecting 2560 events.
[13:22:54.140] <TB0>     INFO: 2560 events read in total (245ms).
[13:22:54.140] <TB0>     INFO: Test took 1466ms.
[13:22:54.144] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:54.649] <TB0>     INFO: Expecting 2560 events.
[13:22:55.607] <TB0>     INFO: 2560 events read in total (243ms).
[13:22:55.607] <TB0>     INFO: Test took 1463ms.
[13:22:55.610] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:22:56.116] <TB0>     INFO: Expecting 2560 events.
[13:22:57.077] <TB0>     INFO: 2560 events read in total (246ms).
[13:22:57.078] <TB0>     INFO: Test took 1469ms.
[13:22:58.106] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 476 seconds
[13:22:58.106] <TB0>     INFO: PH scale (per ROC):    80  80  83  86  82  80  82  79  83  82  90  80  75  91  80  80
[13:22:58.106] <TB0>     INFO: PH offset (per ROC):  172 174 160 167 176 164 170 173 160 149 161 173 155 170 176 154
[13:22:58.278] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[13:22:58.281] <TB0>     INFO: ######################################################################
[13:22:58.281] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[13:22:58.281] <TB0>     INFO: ######################################################################
[13:22:58.281] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[13:22:58.292] <TB0>     INFO: scanning low vcal = 10
[13:22:58.635] <TB0>     INFO: Expecting 41600 events.
[13:23:02.361] <TB0>     INFO: 41600 events read in total (3011ms).
[13:23:02.361] <TB0>     INFO: Test took 4069ms.
[13:23:02.364] <TB0>     INFO: scanning low vcal = 20
[13:23:02.869] <TB0>     INFO: Expecting 41600 events.
[13:23:06.606] <TB0>     INFO: 41600 events read in total (3022ms).
[13:23:06.606] <TB0>     INFO: Test took 4242ms.
[13:23:06.609] <TB0>     INFO: scanning low vcal = 30
[13:23:07.114] <TB0>     INFO: Expecting 41600 events.
[13:23:10.849] <TB0>     INFO: 41600 events read in total (3020ms).
[13:23:10.850] <TB0>     INFO: Test took 4241ms.
[13:23:10.852] <TB0>     INFO: scanning low vcal = 40
[13:23:11.355] <TB0>     INFO: Expecting 41600 events.
[13:23:15.630] <TB0>     INFO: 41600 events read in total (3560ms).
[13:23:15.631] <TB0>     INFO: Test took 4779ms.
[13:23:15.634] <TB0>     INFO: scanning low vcal = 50
[13:23:16.056] <TB0>     INFO: Expecting 41600 events.
[13:23:20.337] <TB0>     INFO: 41600 events read in total (3566ms).
[13:23:20.337] <TB0>     INFO: Test took 4703ms.
[13:23:20.340] <TB0>     INFO: scanning low vcal = 60
[13:23:20.764] <TB0>     INFO: Expecting 41600 events.
[13:23:25.032] <TB0>     INFO: 41600 events read in total (3553ms).
[13:23:25.033] <TB0>     INFO: Test took 4693ms.
[13:23:25.036] <TB0>     INFO: scanning low vcal = 70
[13:23:25.457] <TB0>     INFO: Expecting 41600 events.
[13:23:29.740] <TB0>     INFO: 41600 events read in total (3568ms).
[13:23:29.741] <TB0>     INFO: Test took 4705ms.
[13:23:29.745] <TB0>     INFO: scanning low vcal = 80
[13:23:30.164] <TB0>     INFO: Expecting 41600 events.
[13:23:34.445] <TB0>     INFO: 41600 events read in total (3565ms).
[13:23:34.446] <TB0>     INFO: Test took 4701ms.
[13:23:34.449] <TB0>     INFO: scanning low vcal = 90
[13:23:34.869] <TB0>     INFO: Expecting 41600 events.
[13:23:39.158] <TB0>     INFO: 41600 events read in total (3574ms).
[13:23:39.159] <TB0>     INFO: Test took 4710ms.
[13:23:39.163] <TB0>     INFO: scanning low vcal = 100
[13:23:39.582] <TB0>     INFO: Expecting 41600 events.
[13:23:43.926] <TB0>     INFO: 41600 events read in total (3629ms).
[13:23:43.927] <TB0>     INFO: Test took 4764ms.
[13:23:43.930] <TB0>     INFO: scanning low vcal = 110
[13:23:44.354] <TB0>     INFO: Expecting 41600 events.
[13:23:48.571] <TB0>     INFO: 41600 events read in total (3500ms).
[13:23:48.572] <TB0>     INFO: Test took 4642ms.
[13:23:48.575] <TB0>     INFO: scanning low vcal = 120
[13:23:49.001] <TB0>     INFO: Expecting 41600 events.
[13:23:53.206] <TB0>     INFO: 41600 events read in total (3490ms).
[13:23:53.207] <TB0>     INFO: Test took 4632ms.
[13:23:53.210] <TB0>     INFO: scanning low vcal = 130
[13:23:53.634] <TB0>     INFO: Expecting 41600 events.
[13:23:57.849] <TB0>     INFO: 41600 events read in total (3500ms).
[13:23:57.850] <TB0>     INFO: Test took 4640ms.
[13:23:57.853] <TB0>     INFO: scanning low vcal = 140
[13:23:58.280] <TB0>     INFO: Expecting 41600 events.
[13:24:02.496] <TB0>     INFO: 41600 events read in total (3502ms).
[13:24:02.497] <TB0>     INFO: Test took 4644ms.
[13:24:02.500] <TB0>     INFO: scanning low vcal = 150
[13:24:02.926] <TB0>     INFO: Expecting 41600 events.
[13:24:07.147] <TB0>     INFO: 41600 events read in total (3506ms).
[13:24:07.147] <TB0>     INFO: Test took 4647ms.
[13:24:07.150] <TB0>     INFO: scanning low vcal = 160
[13:24:07.575] <TB0>     INFO: Expecting 41600 events.
[13:24:11.787] <TB0>     INFO: 41600 events read in total (3496ms).
[13:24:11.787] <TB0>     INFO: Test took 4637ms.
[13:24:11.790] <TB0>     INFO: scanning low vcal = 170
[13:24:12.216] <TB0>     INFO: Expecting 41600 events.
[13:24:16.424] <TB0>     INFO: 41600 events read in total (3493ms).
[13:24:16.425] <TB0>     INFO: Test took 4635ms.
[13:24:16.430] <TB0>     INFO: scanning low vcal = 180
[13:24:16.854] <TB0>     INFO: Expecting 41600 events.
[13:24:21.099] <TB0>     INFO: 41600 events read in total (3531ms).
[13:24:21.100] <TB0>     INFO: Test took 4670ms.
[13:24:21.102] <TB0>     INFO: scanning low vcal = 190
[13:24:21.527] <TB0>     INFO: Expecting 41600 events.
[13:24:25.804] <TB0>     INFO: 41600 events read in total (3562ms).
[13:24:25.804] <TB0>     INFO: Test took 4701ms.
[13:24:25.807] <TB0>     INFO: scanning low vcal = 200
[13:24:26.228] <TB0>     INFO: Expecting 41600 events.
[13:24:30.500] <TB0>     INFO: 41600 events read in total (3557ms).
[13:24:30.502] <TB0>     INFO: Test took 4695ms.
[13:24:30.505] <TB0>     INFO: scanning low vcal = 210
[13:24:30.926] <TB0>     INFO: Expecting 41600 events.
[13:24:35.147] <TB0>     INFO: 41600 events read in total (3506ms).
[13:24:35.147] <TB0>     INFO: Test took 4642ms.
[13:24:35.150] <TB0>     INFO: scanning low vcal = 220
[13:24:35.576] <TB0>     INFO: Expecting 41600 events.
[13:24:39.793] <TB0>     INFO: 41600 events read in total (3502ms).
[13:24:39.794] <TB0>     INFO: Test took 4644ms.
[13:24:39.796] <TB0>     INFO: scanning low vcal = 230
[13:24:40.222] <TB0>     INFO: Expecting 41600 events.
[13:24:44.444] <TB0>     INFO: 41600 events read in total (3507ms).
[13:24:44.445] <TB0>     INFO: Test took 4649ms.
[13:24:44.448] <TB0>     INFO: scanning low vcal = 240
[13:24:44.871] <TB0>     INFO: Expecting 41600 events.
[13:24:49.100] <TB0>     INFO: 41600 events read in total (3514ms).
[13:24:49.101] <TB0>     INFO: Test took 4653ms.
[13:24:49.104] <TB0>     INFO: scanning low vcal = 250
[13:24:49.528] <TB0>     INFO: Expecting 41600 events.
[13:24:53.749] <TB0>     INFO: 41600 events read in total (3507ms).
[13:24:53.749] <TB0>     INFO: Test took 4645ms.
[13:24:53.753] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[13:24:54.180] <TB0>     INFO: Expecting 41600 events.
[13:24:58.401] <TB0>     INFO: 41600 events read in total (3506ms).
[13:24:58.405] <TB0>     INFO: Test took 4652ms.
[13:24:58.408] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[13:24:58.828] <TB0>     INFO: Expecting 41600 events.
[13:25:03.049] <TB0>     INFO: 41600 events read in total (3506ms).
[13:25:03.049] <TB0>     INFO: Test took 4641ms.
[13:25:03.056] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[13:25:03.475] <TB0>     INFO: Expecting 41600 events.
[13:25:07.690] <TB0>     INFO: 41600 events read in total (3500ms).
[13:25:07.692] <TB0>     INFO: Test took 4636ms.
[13:25:07.695] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[13:25:08.121] <TB0>     INFO: Expecting 41600 events.
[13:25:12.331] <TB0>     INFO: 41600 events read in total (3495ms).
[13:25:12.332] <TB0>     INFO: Test took 4637ms.
[13:25:12.335] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[13:25:12.760] <TB0>     INFO: Expecting 41600 events.
[13:25:17.047] <TB0>     INFO: 41600 events read in total (3572ms).
[13:25:17.047] <TB0>     INFO: Test took 4712ms.
[13:25:17.589] <TB0>     INFO: PixTestGainPedestal::measure() done 
[13:25:17.592] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[13:25:17.592] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[13:25:17.593] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[13:25:17.593] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[13:25:17.593] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[13:25:17.593] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[13:25:17.593] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[13:25:17.594] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[13:25:17.594] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[13:25:17.594] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[13:25:17.594] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[13:25:17.594] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[13:25:17.595] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[13:25:17.595] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[13:25:17.595] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[13:25:17.595] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[13:25:56.384] <TB0>     INFO: PixTestGainPedestal::fit() done
[13:25:56.384] <TB0>     INFO: non-linearity mean:  0.962 0.967 0.962 0.959 0.961 0.953 0.962 0.957 0.956 0.954 0.966 0.950 0.962 0.953 0.962 0.954
[13:25:56.384] <TB0>     INFO: non-linearity RMS:   0.005 0.006 0.006 0.006 0.005 0.006 0.004 0.005 0.006 0.005 0.004 0.007 0.006 0.006 0.005 0.006
[13:25:56.384] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[13:25:56.407] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[13:25:56.429] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[13:25:56.452] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[13:25:56.474] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[13:25:56.497] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[13:25:56.519] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[13:25:56.542] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[13:25:56.564] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[13:25:56.586] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[13:25:56.609] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[13:25:56.631] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[13:25:56.654] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[13:25:56.676] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[13:25:56.699] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[13:25:56.721] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-3-30_FPIXTest-17C-Nebraska-160519-1202_2016-05-19_12h02m_1463677329//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[13:25:56.743] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[13:25:56.743] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[13:25:56.751] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[13:25:56.751] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[13:25:56.754] <TB0>     INFO: ######################################################################
[13:25:56.754] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[13:25:56.754] <TB0>     INFO: ######################################################################
[13:25:56.756] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[13:25:56.766] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:25:56.766] <TB0>     INFO:     run 1 of 1
[13:25:56.766] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:25:57.109] <TB0>     INFO: Expecting 3120000 events.
[13:26:46.269] <TB0>     INFO: 1287260 events read in total (48445ms).
[13:27:34.211] <TB0>     INFO: 2575325 events read in total (96388ms).
[13:27:54.627] <TB0>     INFO: 3120000 events read in total (116804ms).
[13:27:54.672] <TB0>     INFO: Test took 117907ms.
[13:27:54.753] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:54.877] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:27:56.308] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:27:57.753] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:27:59.118] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:28:00.506] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:28:01.897] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:28:03.349] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:28:04.758] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:28:06.133] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:28:07.552] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:28:08.855] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:28:10.207] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:28:11.553] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:28:12.890] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:28:14.228] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:28:15.588] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:28:16.930] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 403628032
[13:28:16.963] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[13:28:16.963] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.4383, RMS = 1.71947
[13:28:16.963] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[13:28:16.963] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[13:28:16.963] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.0885, RMS = 1.72568
[13:28:16.963] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[13:28:16.964] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[13:28:16.964] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.7239, RMS = 1.66518
[13:28:16.964] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[13:28:16.964] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[13:28:16.964] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.1823, RMS = 1.90242
[13:28:16.964] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[13:28:16.965] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[13:28:16.965] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.9251, RMS = 2.28595
[13:28:16.965] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[13:28:16.965] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[13:28:16.965] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.2204, RMS = 2.30185
[13:28:16.965] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[13:28:16.966] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[13:28:16.966] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.0773, RMS = 1.66837
[13:28:16.966] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[13:28:16.966] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[13:28:16.967] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.7138, RMS = 1.97098
[13:28:16.967] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[13:28:16.968] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[13:28:16.968] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.2331, RMS = 1.51213
[13:28:16.968] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[13:28:16.968] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[13:28:16.968] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.4585, RMS = 1.78673
[13:28:16.968] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[13:28:16.969] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[13:28:16.969] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.5779, RMS = 1.74264
[13:28:16.969] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[13:28:16.969] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[13:28:16.969] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.9106, RMS = 1.56646
[13:28:16.969] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[13:28:16.970] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[13:28:16.970] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.2137, RMS = 1.07087
[13:28:16.970] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[13:28:16.970] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[13:28:16.970] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.042, RMS = 1.42791
[13:28:16.970] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:28:16.971] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[13:28:16.971] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.2017, RMS = 2.11578
[13:28:16.971] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[13:28:16.972] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[13:28:16.972] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.1156, RMS = 1.74849
[13:28:16.972] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 75
[13:28:16.973] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[13:28:16.973] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.4036, RMS = 1.10489
[13:28:16.973] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[13:28:16.973] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[13:28:16.973] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.1739, RMS = 1.08637
[13:28:16.973] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[13:28:16.974] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[13:28:16.974] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.6484, RMS = 1.60206
[13:28:16.974] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 77
[13:28:16.974] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[13:28:16.974] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.3364, RMS = 1.55408
[13:28:16.974] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 77
[13:28:16.975] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[13:28:16.975] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.6933, RMS = 1.59377
[13:28:16.975] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[13:28:16.975] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[13:28:16.975] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.5428, RMS = 1.49914
[13:28:16.975] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[13:28:16.976] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[13:28:16.976] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.8432, RMS = 2.0547
[13:28:16.976] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[13:28:16.976] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[13:28:16.976] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.8553, RMS = 1.73805
[13:28:16.976] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[13:28:16.977] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[13:28:16.977] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.0819, RMS = 1.86128
[13:28:16.977] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[13:28:16.977] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[13:28:16.977] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.9887, RMS = 1.36952
[13:28:16.977] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[13:28:16.979] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[13:28:16.979] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 65.6144, RMS = 1.29708
[13:28:16.979] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 73
[13:28:16.979] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[13:28:16.979] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.3674, RMS = 1.32484
[13:28:16.979] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 74
[13:28:16.980] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[13:28:16.980] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.6285, RMS = 1.86085
[13:28:16.980] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[13:28:16.980] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[13:28:16.980] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.7111, RMS = 1.73127
[13:28:16.980] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:28:16.981] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[13:28:16.981] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.0614, RMS = 1.3912
[13:28:16.981] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[13:28:16.981] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[13:28:16.981] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.6021, RMS = 1.42299
[13:28:16.981] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[13:28:16.984] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 140 seconds
[13:28:16.984] <TB0>     INFO: number of dead bumps (per ROC):     0    0    0    1    0    0    1    0    1    0    0    0    0    1    0    0
[13:28:16.984] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[13:28:17.078] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[13:28:17.078] <TB0>     INFO: enter test to run
[13:28:17.078] <TB0>     INFO:   test:  no parameter change
[13:28:17.079] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 383.5mA
[13:28:17.080] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 462.3mA
[13:28:17.080] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.2 C
[13:28:17.080] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[13:28:17.528] <TB0>    QUIET: Connection to board 133 closed.
[13:28:17.529] <TB0>     INFO: pXar: this is the end, my friend
[13:28:17.529] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
