-- Pieter-Jan Steeman

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_unsigned.ALL;

ENTITY pngen IS
	PORT
	(
		clk     	: IN std_logic;							-- clock signaal
		clk_en  	: IN std_logic;							-- clock enable om clock frequentie te verlagen
		rst			   : IN std_logic;							-- reset om terug naar initiele situatie te gaan		
		pn_ml1   : OUT std_logic;						-- pn code 1
		pn_ml2  	: OUT std_logic;						-- pn code 2
		pn_gold  : OUT std_logic;   		 				-- ml1 XOR ml2
		pn_start : OUT std_logic      					-- registers staan terug op start
	);
END pngen;

ARCHITECTURE behavior OF pngen IS
	SIGNAL pres1, pres2 : std_logic_vector(4 DOWNTO 0) := (OTHERS => '0');	-- huidige pn waarde
	SIGNAL next1, next2 : std_logic_vector(4 DOWNTO 0) := (OTHERS => '0');	-- volgende pn waarde
	CONSTANT preset1  : std_logic_vector(4 DOWNTO 0) := "00010";
	CONSTANT preset2  : std_logic_vector(4 DOWNTO 0) := "00111";
	SIGNAL logica1, logica2 : std_logic := '0';
	SIGNAL start: std_logic := '0';
BEGIN

pn_start <= start;
pn_ml1 <= pres1(0);
pn_ml2 <= pres2(0);
pn_gold <= pres1(0) XOR pres2(0);

next1 <= (pres1(0) XOR pres1(3)) & pres1(4 DOWNTO 1);
next2 <= (((pres2(0) XOR pres2(1)) XOR pres2(3)) XOR pres2(4)) & pres2(4 DOWNTO 1);

syn_pngen : PROCESS (clk)			-- synchroon deel pn generator
BEGIN
	IF (rising_edge(clk) AND clk_en = '1') THEN	
		IF (rst = '1') THEN
			pres1 <= preset1;
			pres2 <= preset2;
			start <= '1';
		ELSE
			pres1 <= next1;
			pres2 <= next2;
	  END IF;
	END IF;
END PROCESS syn_pngen;

com_pngen : PROCESS (pres1, pres2)		-- combinatorisch deel pn generator
BEGIN
	IF pres1 = preset1 THEN
		start <= '1';
	ELSE
		start <= '0';
	END IF;
END PROCESS com_pngen;
END behavior;
