
dvk90can1_test_v2_gcc.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000bc0  00800100  00005ec6  00005f5a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00005ec6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000b  00800cc0  00800cc0  00006b1a  2**0
                  ALLOC
  3 .stab         00000414  00000000  00000000  00006b1c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000071  00000000  00000000  00006f30  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000180  00000000  00000000  00006fa1  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000509  00000000  00000000  00007121  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002abb  00000000  00000000  0000762a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000008f0  00000000  00000000  0000a0e5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000373f  00000000  00000000  0000a9d5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000003d0  00000000  00000000  0000e114  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000000c8  00000000  00000000  0000e4e4  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4a 00 	jmp	0x94	; 0x94 <__ctors_end>
       4:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
       8:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
       c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      10:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      14:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      18:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      1c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      20:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      24:	0c 94 4d 15 	jmp	0x2a9a	; 0x2a9a <__vector_9>
      28:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      2c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      30:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      34:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      38:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      3c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      40:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      44:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      48:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      4c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      50:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      54:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      58:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      5c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      60:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      64:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      68:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      6c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      70:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      74:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      78:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      7c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      80:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      84:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      88:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      8c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      90:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>

00000094 <__ctors_end>:
      94:	11 24       	eor	r1, r1
      96:	1f be       	out	0x3f, r1	; 63
      98:	cf ef       	ldi	r28, 0xFF	; 255
      9a:	d0 e1       	ldi	r29, 0x10	; 16
      9c:	de bf       	out	0x3e, r29	; 62
      9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
      a0:	1c e0       	ldi	r17, 0x0C	; 12
      a2:	a0 e0       	ldi	r26, 0x00	; 0
      a4:	b1 e0       	ldi	r27, 0x01	; 1
      a6:	e6 ec       	ldi	r30, 0xC6	; 198
      a8:	fe e5       	ldi	r31, 0x5E	; 94
      aa:	00 e0       	ldi	r16, 0x00	; 0
      ac:	0b bf       	out	0x3b, r16	; 59
      ae:	02 c0       	rjmp	.+4      	; 0xb4 <__do_copy_data+0x14>
      b0:	07 90       	elpm	r0, Z+
      b2:	0d 92       	st	X+, r0
      b4:	a0 3c       	cpi	r26, 0xC0	; 192
      b6:	b1 07       	cpc	r27, r17
      b8:	d9 f7       	brne	.-10     	; 0xb0 <__do_copy_data+0x10>

000000ba <__do_clear_bss>:
      ba:	1c e0       	ldi	r17, 0x0C	; 12
      bc:	a0 ec       	ldi	r26, 0xC0	; 192
      be:	bc e0       	ldi	r27, 0x0C	; 12
      c0:	01 c0       	rjmp	.+2      	; 0xc4 <.do_clear_bss_start>

000000c2 <.do_clear_bss_loop>:
      c2:	1d 92       	st	X+, r1

000000c4 <.do_clear_bss_start>:
      c4:	ab 3c       	cpi	r26, 0xCB	; 203
      c6:	b1 07       	cpc	r27, r17
      c8:	e1 f7       	brne	.-8      	; 0xc2 <.do_clear_bss_loop>
      ca:	0e 94 6b 00 	call	0xd6	; 0xd6 <main>
      ce:	0c 94 62 2f 	jmp	0x5ec4	; 0x5ec4 <_exit>

000000d2 <__bad_interrupt>:
      d2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d6 <main>:
//! @return Integer 0
//!
//------------------------------------------------------------------------------
int main (void)
{
      d6:	cf 93       	push	r28
      d8:	df 93       	push	r29
      da:	cd b7       	in	r28, 0x3d	; 61
      dc:	de b7       	in	r29, 0x3e	; 62
      de:	c7 59       	subi	r28, 0x97	; 151
      e0:	d0 40       	sbci	r29, 0x00	; 0
      e2:	0f b6       	in	r0, 0x3f	; 63
      e4:	f8 94       	cli
      e6:	de bf       	out	0x3e, r29	; 62
      e8:	0f be       	out	0x3f, r0	; 63
      ea:	cd bf       	out	0x3d, r28	; 61
    //! Variables for test only
    //!-- 32-bit
    U32 temp, lum_value, vin_value;
    //!-- 16-bit
    S16 ii, temp_index;
    U16 temp_value, vin_index;
    //!-- 8-bit
    U8  key_index, lumi_index, temp1, temp2, ch_in, MOb, hyper_term;
    //!-- Boolean
    Bool  mute, run_demo;

    //! Variables for demo only
    //!-- 8-bit
    U8 mode;    // mode==0: spy+echo, mode!=0: only spy
    U8 txt_can_ana_1[]="======= UART-0 in CAN ANALYZER =======";
      ec:	9e 01       	movw	r18, r28
      ee:	2e 5d       	subi	r18, 0xDE	; 222
      f0:	3f 4f       	sbci	r19, 0xFF	; 255
      f2:	c2 57       	subi	r28, 0x72	; 114
      f4:	df 4f       	sbci	r29, 0xFF	; 255
      f6:	39 83       	std	Y+1, r19	; 0x01
      f8:	28 83       	st	Y, r18
      fa:	ce 58       	subi	r28, 0x8E	; 142
      fc:	d0 40       	sbci	r29, 0x00	; 0
      fe:	82 ec       	ldi	r24, 0xC2	; 194
     100:	98 e0       	ldi	r25, 0x08	; 8
     102:	c0 57       	subi	r28, 0x70	; 112
     104:	df 4f       	sbci	r29, 0xFF	; 255
     106:	99 83       	std	Y+1, r25	; 0x01
     108:	88 83       	st	Y, r24
     10a:	c0 59       	subi	r28, 0x90	; 144
     10c:	d0 40       	sbci	r29, 0x00	; 0
     10e:	97 e2       	ldi	r25, 0x27	; 39
     110:	ce 56       	subi	r28, 0x6E	; 110
     112:	df 4f       	sbci	r29, 0xFF	; 255
     114:	98 83       	st	Y, r25
     116:	c2 59       	subi	r28, 0x92	; 146
     118:	d0 40       	sbci	r29, 0x00	; 0
     11a:	c0 57       	subi	r28, 0x70	; 112
     11c:	df 4f       	sbci	r29, 0xFF	; 255
     11e:	e8 81       	ld	r30, Y
     120:	f9 81       	ldd	r31, Y+1	; 0x01
     122:	c0 59       	subi	r28, 0x90	; 144
     124:	d0 40       	sbci	r29, 0x00	; 0
     126:	00 80       	ld	r0, Z
     128:	c0 57       	subi	r28, 0x70	; 112
     12a:	df 4f       	sbci	r29, 0xFF	; 255
     12c:	28 81       	ld	r18, Y
     12e:	39 81       	ldd	r19, Y+1	; 0x01
     130:	c0 59       	subi	r28, 0x90	; 144
     132:	d0 40       	sbci	r29, 0x00	; 0
     134:	2f 5f       	subi	r18, 0xFF	; 255
     136:	3f 4f       	sbci	r19, 0xFF	; 255
     138:	c0 57       	subi	r28, 0x70	; 112
     13a:	df 4f       	sbci	r29, 0xFF	; 255
     13c:	39 83       	std	Y+1, r19	; 0x01
     13e:	28 83       	st	Y, r18
     140:	c0 59       	subi	r28, 0x90	; 144
     142:	d0 40       	sbci	r29, 0x00	; 0
     144:	c2 57       	subi	r28, 0x72	; 114
     146:	df 4f       	sbci	r29, 0xFF	; 255
     148:	e8 81       	ld	r30, Y
     14a:	f9 81       	ldd	r31, Y+1	; 0x01
     14c:	ce 58       	subi	r28, 0x8E	; 142
     14e:	d0 40       	sbci	r29, 0x00	; 0
     150:	00 82       	st	Z, r0
     152:	c2 57       	subi	r28, 0x72	; 114
     154:	df 4f       	sbci	r29, 0xFF	; 255
     156:	28 81       	ld	r18, Y
     158:	39 81       	ldd	r19, Y+1	; 0x01
     15a:	ce 58       	subi	r28, 0x8E	; 142
     15c:	d0 40       	sbci	r29, 0x00	; 0
     15e:	2f 5f       	subi	r18, 0xFF	; 255
     160:	3f 4f       	sbci	r19, 0xFF	; 255
     162:	c2 57       	subi	r28, 0x72	; 114
     164:	df 4f       	sbci	r29, 0xFF	; 255
     166:	39 83       	std	Y+1, r19	; 0x01
     168:	28 83       	st	Y, r18
     16a:	ce 58       	subi	r28, 0x8E	; 142
     16c:	d0 40       	sbci	r29, 0x00	; 0
     16e:	ce 56       	subi	r28, 0x6E	; 110
     170:	df 4f       	sbci	r29, 0xFF	; 255
     172:	38 81       	ld	r19, Y
     174:	c2 59       	subi	r28, 0x92	; 146
     176:	d0 40       	sbci	r29, 0x00	; 0
     178:	31 50       	subi	r19, 0x01	; 1
     17a:	ce 56       	subi	r28, 0x6E	; 110
     17c:	df 4f       	sbci	r29, 0xFF	; 255
     17e:	38 83       	st	Y, r19
     180:	c2 59       	subi	r28, 0x92	; 146
     182:	d0 40       	sbci	r29, 0x00	; 0
     184:	ce 56       	subi	r28, 0x6E	; 110
     186:	df 4f       	sbci	r29, 0xFF	; 255
     188:	88 81       	ld	r24, Y
     18a:	c2 59       	subi	r28, 0x92	; 146
     18c:	d0 40       	sbci	r29, 0x00	; 0
     18e:	88 23       	and	r24, r24
     190:	21 f6       	brne	.-120    	; 0x11a <main+0x44>
    U8 txt_can_ana_2[]="======= Echo + UART-0 in CAN ANALYZER =======";
     192:	ce 01       	movw	r24, r28
     194:	87 5b       	subi	r24, 0xB7	; 183
     196:	9f 4f       	sbci	r25, 0xFF	; 255
     198:	cd 56       	subi	r28, 0x6D	; 109
     19a:	df 4f       	sbci	r29, 0xFF	; 255
     19c:	99 83       	std	Y+1, r25	; 0x01
     19e:	88 83       	st	Y, r24
     1a0:	c3 59       	subi	r28, 0x93	; 147
     1a2:	d0 40       	sbci	r29, 0x00	; 0
     1a4:	e9 ee       	ldi	r30, 0xE9	; 233
     1a6:	f8 e0       	ldi	r31, 0x08	; 8
     1a8:	cb 56       	subi	r28, 0x6B	; 107
     1aa:	df 4f       	sbci	r29, 0xFF	; 255
     1ac:	f9 83       	std	Y+1, r31	; 0x01
     1ae:	e8 83       	st	Y, r30
     1b0:	c5 59       	subi	r28, 0x95	; 149
     1b2:	d0 40       	sbci	r29, 0x00	; 0
     1b4:	fe e2       	ldi	r31, 0x2E	; 46
     1b6:	c9 56       	subi	r28, 0x69	; 105
     1b8:	df 4f       	sbci	r29, 0xFF	; 255
     1ba:	f8 83       	st	Y, r31
     1bc:	c7 59       	subi	r28, 0x97	; 151
     1be:	d0 40       	sbci	r29, 0x00	; 0
     1c0:	cb 56       	subi	r28, 0x6B	; 107
     1c2:	df 4f       	sbci	r29, 0xFF	; 255
     1c4:	e8 81       	ld	r30, Y
     1c6:	f9 81       	ldd	r31, Y+1	; 0x01
     1c8:	c5 59       	subi	r28, 0x95	; 149
     1ca:	d0 40       	sbci	r29, 0x00	; 0
     1cc:	00 80       	ld	r0, Z
     1ce:	cb 56       	subi	r28, 0x6B	; 107
     1d0:	df 4f       	sbci	r29, 0xFF	; 255
     1d2:	28 81       	ld	r18, Y
     1d4:	39 81       	ldd	r19, Y+1	; 0x01
     1d6:	c5 59       	subi	r28, 0x95	; 149
     1d8:	d0 40       	sbci	r29, 0x00	; 0
     1da:	2f 5f       	subi	r18, 0xFF	; 255
     1dc:	3f 4f       	sbci	r19, 0xFF	; 255
     1de:	cb 56       	subi	r28, 0x6B	; 107
     1e0:	df 4f       	sbci	r29, 0xFF	; 255
     1e2:	39 83       	std	Y+1, r19	; 0x01
     1e4:	28 83       	st	Y, r18
     1e6:	c5 59       	subi	r28, 0x95	; 149
     1e8:	d0 40       	sbci	r29, 0x00	; 0
     1ea:	cd 56       	subi	r28, 0x6D	; 109
     1ec:	df 4f       	sbci	r29, 0xFF	; 255
     1ee:	e8 81       	ld	r30, Y
     1f0:	f9 81       	ldd	r31, Y+1	; 0x01
     1f2:	c3 59       	subi	r28, 0x93	; 147
     1f4:	d0 40       	sbci	r29, 0x00	; 0
     1f6:	00 82       	st	Z, r0
     1f8:	cd 56       	subi	r28, 0x6D	; 109
     1fa:	df 4f       	sbci	r29, 0xFF	; 255
     1fc:	28 81       	ld	r18, Y
     1fe:	39 81       	ldd	r19, Y+1	; 0x01
     200:	c3 59       	subi	r28, 0x93	; 147
     202:	d0 40       	sbci	r29, 0x00	; 0
     204:	2f 5f       	subi	r18, 0xFF	; 255
     206:	3f 4f       	sbci	r19, 0xFF	; 255
     208:	cd 56       	subi	r28, 0x6D	; 109
     20a:	df 4f       	sbci	r29, 0xFF	; 255
     20c:	39 83       	std	Y+1, r19	; 0x01
     20e:	28 83       	st	Y, r18
     210:	c3 59       	subi	r28, 0x93	; 147
     212:	d0 40       	sbci	r29, 0x00	; 0
     214:	c9 56       	subi	r28, 0x69	; 105
     216:	df 4f       	sbci	r29, 0xFF	; 255
     218:	38 81       	ld	r19, Y
     21a:	c7 59       	subi	r28, 0x97	; 151
     21c:	d0 40       	sbci	r29, 0x00	; 0
     21e:	31 50       	subi	r19, 0x01	; 1
     220:	c9 56       	subi	r28, 0x69	; 105
     222:	df 4f       	sbci	r29, 0xFF	; 255
     224:	38 83       	st	Y, r19
     226:	c7 59       	subi	r28, 0x97	; 151
     228:	d0 40       	sbci	r29, 0x00	; 0
     22a:	c9 56       	subi	r28, 0x69	; 105
     22c:	df 4f       	sbci	r29, 0xFF	; 255
     22e:	88 81       	ld	r24, Y
     230:	c7 59       	subi	r28, 0x97	; 151
     232:	d0 40       	sbci	r29, 0x00	; 0
     234:	88 23       	and	r24, r24
     236:	21 f6       	brne	.-120    	; 0x1c0 <main+0xea>

    U8 i, u8_temp, led_out;
    U8 buffer[8];
    st_cmd_t message;


   
    //! Clock prescaler Reset
    CLKPR = 0x80;  CLKPR = 0x00;
     238:	e1 e6       	ldi	r30, 0x61	; 97
     23a:	f0 e0       	ldi	r31, 0x00	; 0
     23c:	80 e8       	ldi	r24, 0x80	; 128
     23e:	80 83       	st	Z, r24
     240:	e1 e6       	ldi	r30, 0x61	; 97
     242:	f0 e0       	ldi	r31, 0x00	; 0
     244:	10 82       	st	Z, r1

    //! Test needed ?
    run_demo = ON;
     246:	81 e0       	ldi	r24, 0x01	; 1
     248:	8d 83       	std	Y+5, r24	; 0x05
    if (eeprom_rd_byte(6)  != '9') run_demo = OFF;
     24a:	86 e0       	ldi	r24, 0x06	; 6
     24c:	90 e0       	ldi	r25, 0x00	; 0
     24e:	0e 94 0e 20 	call	0x401c	; 0x401c <eeprom_rd_byte>
     252:	89 33       	cpi	r24, 0x39	; 57
     254:	09 f0       	breq	.+2      	; 0x258 <main+0x182>
     256:	1d 82       	std	Y+5, r1	; 0x05
    if (eeprom_rd_byte(7)  != '0') run_demo = OFF;
     258:	87 e0       	ldi	r24, 0x07	; 7
     25a:	90 e0       	ldi	r25, 0x00	; 0
     25c:	0e 94 0e 20 	call	0x401c	; 0x401c <eeprom_rd_byte>
     260:	80 33       	cpi	r24, 0x30	; 48
     262:	09 f0       	breq	.+2      	; 0x266 <main+0x190>
     264:	1d 82       	std	Y+5, r1	; 0x05
    if (eeprom_rd_byte(30) != '3') run_demo = OFF;
     266:	8e e1       	ldi	r24, 0x1E	; 30
     268:	90 e0       	ldi	r25, 0x00	; 0
     26a:	0e 94 0e 20 	call	0x401c	; 0x401c <eeprom_rd_byte>
     26e:	83 33       	cpi	r24, 0x33	; 51
     270:	09 f0       	breq	.+2      	; 0x274 <main+0x19e>
     272:	1d 82       	std	Y+5, r1	; 0x05
    if (eeprom_rd_byte(32) != '2') run_demo = OFF;
     274:	80 e2       	ldi	r24, 0x20	; 32
     276:	90 e0       	ldi	r25, 0x00	; 0
     278:	0e 94 0e 20 	call	0x401c	; 0x401c <eeprom_rd_byte>
     27c:	82 33       	cpi	r24, 0x32	; 50
     27e:	09 f0       	breq	.+2      	; 0x282 <main+0x1ac>
     280:	1d 82       	std	Y+5, r1	; 0x05
    if (eeprom_rd_byte(33) != '0') run_demo = OFF;
     282:	81 e2       	ldi	r24, 0x21	; 33
     284:	90 e0       	ldi	r25, 0x00	; 0
     286:	0e 94 0e 20 	call	0x401c	; 0x401c <eeprom_rd_byte>
     28a:	80 33       	cpi	r24, 0x30	; 48
     28c:	09 f0       	breq	.+2      	; 0x290 <main+0x1ba>
     28e:	1d 82       	std	Y+5, r1	; 0x05
    if (eeprom_rd_byte(40) !=  0 ) run_demo = OFF;
     290:	88 e2       	ldi	r24, 0x28	; 40
     292:	90 e0       	ldi	r25, 0x00	; 0
     294:	0e 94 0e 20 	call	0x401c	; 0x401c <eeprom_rd_byte>
     298:	88 23       	and	r24, r24
     29a:	09 f0       	breq	.+2      	; 0x29e <main+0x1c8>
     29c:	1d 82       	std	Y+5, r1	; 0x05
    
    if (run_demo == OFF)
     29e:	8d 81       	ldd	r24, Y+5	; 0x05
     2a0:	88 23       	and	r24, r24
     2a2:	11 f0       	breq	.+4      	; 0x2a8 <main+0x1d2>
     2a4:	0c 94 0b 0e 	jmp	0x1c16	; 0x1c16 <__stack+0xb17>
    //! ........................................................................
    //! ....... Test part ......................................................
    //! ........................................................................
    {
        //! Init UART
        uart_init(CONF_8BIT_NOPAR_1STOP,UART_BAUDRATE_TEST);
     2a8:	40 e8       	ldi	r20, 0x80	; 128
     2aa:	55 e2       	ldi	r21, 0x25	; 37
     2ac:	60 e0       	ldi	r22, 0x00	; 0
     2ae:	70 e0       	ldi	r23, 0x00	; 0
     2b0:	83 e0       	ldi	r24, 0x03	; 3
     2b2:	0e 94 d7 16 	call	0x2dae	; 0x2dae <uart_init>
    
        //! Init internal RTC as defined in "config.h" & "dvk90can1_board.h"
        rtc_int_init();
     2b6:	0e 94 c3 14 	call	0x2986	; 0x2986 <rtc_int_init>
        
        //! Send TITLE
        uart_mini_printf ("\r\n\n§ .... DVK90CAN1 Board - Final Tests (v2).... §\r\n");
     2ba:	80 e0       	ldi	r24, 0x00	; 0
     2bc:	91 e0       	ldi	r25, 0x01	; 1
     2be:	9f 93       	push	r25
     2c0:	8f 93       	push	r24
     2c2:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
     2c6:	0f 90       	pop	r0
     2c8:	0f 90       	pop	r0
        uart_mini_printf       ("===============================================\r\n\n");
     2ca:	85 e3       	ldi	r24, 0x35	; 53
     2cc:	91 e0       	ldi	r25, 0x01	; 1
     2ce:	9f 93       	push	r25
     2d0:	8f 93       	push	r24
     2d2:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
     2d6:	0f 90       	pop	r0
     2d8:	0f 90       	pop	r0
    
    //!*************************************************************************
    //! 1st TEST:
    //! ............ Power-on Microcontroller Test
    //! -
    //!*************************************************************************
        led_init();         // LED's = 0x00
     2da:	0e 94 ae 13 	call	0x275c	; 0x275c <led_init>
        toggle_led();       // LED's = 0xFF    
     2de:	0e 94 ef 13 	call	0x27de	; 0x27de <toggle_led>
        uart_mini_printf ("1st TEST - Power-on Test: LED's = 0xFF (Automatic output)\r\n");
     2e2:	88 e6       	ldi	r24, 0x68	; 104
     2e4:	91 e0       	ldi	r25, 0x01	; 1
     2e6:	9f 93       	push	r25
     2e8:	8f 93       	push	r24
     2ea:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
     2ee:	0f 90       	pop	r0
     2f0:	0f 90       	pop	r0
        if (PINA != 0xFF) while(1);
     2f2:	e0 e2       	ldi	r30, 0x20	; 32
     2f4:	f0 e0       	ldi	r31, 0x00	; 0
     2f6:	80 81       	ld	r24, Z
     2f8:	8f 3f       	cpi	r24, 0xFF	; 255
     2fa:	09 f0       	breq	.+2      	; 0x2fe <main+0x228>
     2fc:	ff cf       	rjmp	.-2      	; 0x2fc <main+0x226>
        uart_mini_printf ("         - Test %cseems%c OK\r\n", '"', '"');
     2fe:	82 e2       	ldi	r24, 0x22	; 34
     300:	90 e0       	ldi	r25, 0x00	; 0
     302:	9f 93       	push	r25
     304:	8f 93       	push	r24
     306:	82 e2       	ldi	r24, 0x22	; 34
     308:	90 e0       	ldi	r25, 0x00	; 0
     30a:	9f 93       	push	r25
     30c:	8f 93       	push	r24
     30e:	84 ea       	ldi	r24, 0xA4	; 164
     310:	91 e0       	ldi	r25, 0x01	; 1
     312:	9f 93       	push	r25
     314:	8f 93       	push	r24
     316:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
     31a:	ed b7       	in	r30, 0x3d	; 61
     31c:	fe b7       	in	r31, 0x3e	; 62
     31e:	36 96       	adiw	r30, 0x06	; 6
     320:	0f b6       	in	r0, 0x3f	; 63
     322:	f8 94       	cli
     324:	fe bf       	out	0x3e, r31	; 62
     326:	0f be       	out	0x3f, r0	; 63
     328:	ed bf       	out	0x3d, r30	; 61
        
    
    //!*************************************************************************
    //! 2nd TEST:
    //! ............ UART-0 Test
    //! -
    //!*************************************************************************
        hyper_term = TRUE;
     32a:	81 e0       	ldi	r24, 0x01	; 1
     32c:	8f 83       	std	Y+7, r24	; 0x07
        //! Send test text
        uart_mini_printf ("2nd TEST - UART-0 Test: hit <space> PC-key as test\r\n");
     32e:	83 ec       	ldi	r24, 0xC3	; 195
     330:	91 e0       	ldi	r25, 0x01	; 1
     332:	9f 93       	push	r25
     334:	8f 93       	push	r24
     336:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
     33a:	0f 90       	pop	r0
     33c:	0f 90       	pop	r0
            
        //! Wait for receive UART
        while ((temp1 = uart_test_hit ()) == 0);
     33e:	0e 94 4b 17 	call	0x2e96	; 0x2e96 <uart_test_hit>
     342:	8b 87       	std	Y+11, r24	; 0x0b
     344:	8b 85       	ldd	r24, Y+11	; 0x0b
     346:	88 23       	and	r24, r24
     348:	d1 f3       	breq	.-12     	; 0x33e <main+0x268>
        
        //! Check received character
        temp1 = uart_getchar();
     34a:	0e 94 89 17 	call	0x2f12	; 0x2f12 <uart_getchar>
     34e:	8b 87       	std	Y+11, r24	; 0x0b
        if (temp1 == ' ')
     350:	8b 85       	ldd	r24, Y+11	; 0x0b
     352:	80 32       	cpi	r24, 0x20	; 32
     354:	49 f4       	brne	.+18     	; 0x368 <main+0x292>
        {
                uart_mini_printf ("         - Test OK\r\n");
     356:	88 ef       	ldi	r24, 0xF8	; 248
     358:	91 e0       	ldi	r25, 0x01	; 1
     35a:	9f 93       	push	r25
     35c:	8f 93       	push	r24
     35e:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
     362:	0f 90       	pop	r0
     364:	0f 90       	pop	r0
     366:	01 c0       	rjmp	.+2      	; 0x36a <main+0x294>
        }
        else hyper_term = FALSE;
     368:	1f 82       	std	Y+7, r1	; 0x07
        
        
    //!*************************************************************************
    //! 3rd TEST:
    //! ............ LED's Test
    //! -
    //!*************************************************************************
        uart_mini_printf ("3rd TEST - LED's Test: ");
     36a:	8d e0       	ldi	r24, 0x0D	; 13
     36c:	92 e0       	ldi	r25, 0x02	; 2
     36e:	9f 93       	push	r25
     370:	8f 93       	push	r24
     372:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
     376:	0f 90       	pop	r0
     378:	0f 90       	pop	r0
    
    #ifdef _LED_TEST_
    
        uart_mini_printf ("LED's = 0x00, 0xFF, 0xAA & 0x55 (Automatic output)\r\n");
     37a:	85 e2       	ldi	r24, 0x25	; 37
     37c:	92 e0       	ldi	r25, 0x02	; 2
     37e:	9f 93       	push	r25
     380:	8f 93       	push	r24
     382:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
     386:	0f 90       	pop	r0
     388:	0f 90       	pop	r0
    
        //! Endless if false
        led_init();        wait_for(400); if (PINA != 0x00) while(1); // LEDs = 0x00
     38a:	0e 94 ae 13 	call	0x275c	; 0x275c <led_init>
     38e:	80 e9       	ldi	r24, 0x90	; 144
     390:	91 e0       	ldi	r25, 0x01	; 1
     392:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
     396:	e0 e2       	ldi	r30, 0x20	; 32
     398:	f0 e0       	ldi	r31, 0x00	; 0
     39a:	80 81       	ld	r24, Z
     39c:	88 23       	and	r24, r24
     39e:	09 f0       	breq	.+2      	; 0x3a2 <main+0x2cc>
     3a0:	ff cf       	rjmp	.-2      	; 0x3a0 <main+0x2ca>
        toggle_led();      wait_for(400); if (PINA != 0xFF) while(1); // LEDs = 0xFF
     3a2:	0e 94 ef 13 	call	0x27de	; 0x27de <toggle_led>
     3a6:	80 e9       	ldi	r24, 0x90	; 144
     3a8:	91 e0       	ldi	r25, 0x01	; 1
     3aa:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
     3ae:	e0 e2       	ldi	r30, 0x20	; 32
     3b0:	f0 e0       	ldi	r31, 0x00	; 0
     3b2:	80 81       	ld	r24, Z
     3b4:	8f 3f       	cpi	r24, 0xFF	; 255
     3b6:	09 f0       	breq	.+2      	; 0x3ba <main+0x2e4>
     3b8:	ff cf       	rjmp	.-2      	; 0x3b8 <main+0x2e2>
        write_led(0xAA);   wait_for(400); if (PINA != 0xAA) while(1); // LEDs = 0xAA
     3ba:	8a ea       	ldi	r24, 0xAA	; 170
     3bc:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
     3c0:	80 e9       	ldi	r24, 0x90	; 144
     3c2:	91 e0       	ldi	r25, 0x01	; 1
     3c4:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
     3c8:	e0 e2       	ldi	r30, 0x20	; 32
     3ca:	f0 e0       	ldi	r31, 0x00	; 0
     3cc:	80 81       	ld	r24, Z
     3ce:	8a 3a       	cpi	r24, 0xAA	; 170
     3d0:	09 f0       	breq	.+2      	; 0x3d4 <main+0x2fe>
     3d2:	ff cf       	rjmp	.-2      	; 0x3d2 <main+0x2fc>
        toggle_led();      wait_for(400); if (PINA != 0x55) while(1); // LEDs = 0x55
     3d4:	0e 94 ef 13 	call	0x27de	; 0x27de <toggle_led>
     3d8:	80 e9       	ldi	r24, 0x90	; 144
     3da:	91 e0       	ldi	r25, 0x01	; 1
     3dc:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
     3e0:	e0 e2       	ldi	r30, 0x20	; 32
     3e2:	f0 e0       	ldi	r31, 0x00	; 0
     3e4:	80 81       	ld	r24, Z
     3e6:	85 35       	cpi	r24, 0x55	; 85
     3e8:	09 f0       	breq	.+2      	; 0x3ec <main+0x316>
     3ea:	ff cf       	rjmp	.-2      	; 0x3ea <main+0x314>
    
        uart_mini_printf ("         - Test OK\r\n");
     3ec:	88 ef       	ldi	r24, 0xF8	; 248
     3ee:	91 e0       	ldi	r25, 0x01	; 1
     3f0:	9f 93       	push	r25
     3f2:	8f 93       	push	r24
     3f4:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
     3f8:	0f 90       	pop	r0
     3fa:	0f 90       	pop	r0
    
    #else
        uart_mini_printf ("Skipped !!!\r\n");
    
    #endif  // _LED_TEST_ 
    
    //!*************************************************************************
    //! 4th TEST:
    //! ............ PORT's Test
    //! -
    //!*************************************************************************
    
        uart_mini_printf ("4th TEST - PORT's Self Test: ");
     3fc:	8a e5       	ldi	r24, 0x5A	; 90
     3fe:	92 e0       	ldi	r25, 0x02	; 2
     400:	9f 93       	push	r25
     402:	8f 93       	push	r24
     404:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
     408:	0f 90       	pop	r0
     40a:	0f 90       	pop	r0
    
    #ifdef _PORT_TEST_
    
        uart_mini_printf ("PORT-B, ");
     40c:	88 e7       	ldi	r24, 0x78	; 120
     40e:	92 e0       	ldi	r25, 0x02	; 2
     410:	9f 93       	push	r25
     412:	8f 93       	push	r24
     414:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
     418:	0f 90       	pop	r0
     41a:	0f 90       	pop	r0
        DDRB = temp2 = 0x7F;
     41c:	e4 e2       	ldi	r30, 0x24	; 36
     41e:	f0 e0       	ldi	r31, 0x00	; 0
     420:	8f e7       	ldi	r24, 0x7F	; 127
     422:	8a 87       	std	Y+10, r24	; 0x0a
     424:	8a 85       	ldd	r24, Y+10	; 0x0a
     426:	80 83       	st	Z, r24
        // Endless if false
        PORTB=0x00; for(ii=0;ii<1000;ii++) {temp1=PINB & temp2; if(temp1==0x00) break;} if(ii>=999){write_led(temp1); while(1);} // PORT-B = 0x00
     428:	e5 e2       	ldi	r30, 0x25	; 37
     42a:	f0 e0       	ldi	r31, 0x00	; 0
     42c:	10 82       	st	Z, r1
     42e:	1d 8a       	std	Y+21, r1	; 0x15
     430:	1c 8a       	std	Y+20, r1	; 0x14
     432:	0e c0       	rjmp	.+28     	; 0x450 <main+0x37a>
     434:	e3 e2       	ldi	r30, 0x23	; 35
     436:	f0 e0       	ldi	r31, 0x00	; 0
     438:	90 81       	ld	r25, Z
     43a:	8a 85       	ldd	r24, Y+10	; 0x0a
     43c:	89 23       	and	r24, r25
     43e:	8b 87       	std	Y+11, r24	; 0x0b
     440:	8b 85       	ldd	r24, Y+11	; 0x0b
     442:	88 23       	and	r24, r24
     444:	59 f0       	breq	.+22     	; 0x45c <main+0x386>
     446:	8c 89       	ldd	r24, Y+20	; 0x14
     448:	9d 89       	ldd	r25, Y+21	; 0x15
     44a:	01 96       	adiw	r24, 0x01	; 1
     44c:	9d 8b       	std	Y+21, r25	; 0x15
     44e:	8c 8b       	std	Y+20, r24	; 0x14
     450:	8c 89       	ldd	r24, Y+20	; 0x14
     452:	9d 89       	ldd	r25, Y+21	; 0x15
     454:	f3 e0       	ldi	r31, 0x03	; 3
     456:	88 3e       	cpi	r24, 0xE8	; 232
     458:	9f 07       	cpc	r25, r31
     45a:	64 f3       	brlt	.-40     	; 0x434 <main+0x35e>
     45c:	8c 89       	ldd	r24, Y+20	; 0x14
     45e:	9d 89       	ldd	r25, Y+21	; 0x15
     460:	23 e0       	ldi	r18, 0x03	; 3
     462:	87 3e       	cpi	r24, 0xE7	; 231
     464:	92 07       	cpc	r25, r18
     466:	24 f0       	brlt	.+8      	; 0x470 <main+0x39a>
     468:	8b 85       	ldd	r24, Y+11	; 0x0b
     46a:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
     46e:	ff cf       	rjmp	.-2      	; 0x46e <main+0x398>
        PORTB=0x7F; for(ii=0;ii<1000;ii++) {temp1=PINB & temp2; if(temp1==0x7F) break;} if(ii>=999){write_led(temp1); while(1);} // PORT-B = 0x7F
     470:	e5 e2       	ldi	r30, 0x25	; 37
     472:	f0 e0       	ldi	r31, 0x00	; 0
     474:	8f e7       	ldi	r24, 0x7F	; 127
     476:	80 83       	st	Z, r24
     478:	1d 8a       	std	Y+21, r1	; 0x15
     47a:	1c 8a       	std	Y+20, r1	; 0x14
     47c:	0e c0       	rjmp	.+28     	; 0x49a <main+0x3c4>
     47e:	e3 e2       	ldi	r30, 0x23	; 35
     480:	f0 e0       	ldi	r31, 0x00	; 0
     482:	90 81       	ld	r25, Z
     484:	8a 85       	ldd	r24, Y+10	; 0x0a
     486:	89 23       	and	r24, r25
     488:	8b 87       	std	Y+11, r24	; 0x0b
     48a:	8b 85       	ldd	r24, Y+11	; 0x0b
     48c:	8f 37       	cpi	r24, 0x7F	; 127
     48e:	59 f0       	breq	.+22     	; 0x4a6 <main+0x3d0>
     490:	8c 89       	ldd	r24, Y+20	; 0x14
     492:	9d 89       	ldd	r25, Y+21	; 0x15
     494:	01 96       	adiw	r24, 0x01	; 1
     496:	9d 8b       	std	Y+21, r25	; 0x15
     498:	8c 8b       	std	Y+20, r24	; 0x14
     49a:	8c 89       	ldd	r24, Y+20	; 0x14
     49c:	9d 89       	ldd	r25, Y+21	; 0x15
     49e:	33 e0       	ldi	r19, 0x03	; 3
     4a0:	88 3e       	cpi	r24, 0xE8	; 232
     4a2:	93 07       	cpc	r25, r19
     4a4:	64 f3       	brlt	.-40     	; 0x47e <main+0x3a8>
     4a6:	8c 89       	ldd	r24, Y+20	; 0x14
     4a8:	9d 89       	ldd	r25, Y+21	; 0x15
     4aa:	e3 e0       	ldi	r30, 0x03	; 3
     4ac:	87 3e       	cpi	r24, 0xE7	; 231
     4ae:	9e 07       	cpc	r25, r30
     4b0:	24 f0       	brlt	.+8      	; 0x4ba <main+0x3e4>
     4b2:	8b 85       	ldd	r24, Y+11	; 0x0b
     4b4:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
     4b8:	ff cf       	rjmp	.-2      	; 0x4b8 <main+0x3e2>
        PORTB=0x0F; for(ii=0;ii<1000;ii++) {temp1=PINB & temp2; if(temp1==0x0F) break;} if(ii>=999){write_led(temp1); while(1);} // PORT-B = 0x0F
     4ba:	e5 e2       	ldi	r30, 0x25	; 37
     4bc:	f0 e0       	ldi	r31, 0x00	; 0
     4be:	8f e0       	ldi	r24, 0x0F	; 15
     4c0:	80 83       	st	Z, r24
     4c2:	1d 8a       	std	Y+21, r1	; 0x15
     4c4:	1c 8a       	std	Y+20, r1	; 0x14
     4c6:	0e c0       	rjmp	.+28     	; 0x4e4 <main+0x40e>
     4c8:	e3 e2       	ldi	r30, 0x23	; 35
     4ca:	f0 e0       	ldi	r31, 0x00	; 0
     4cc:	90 81       	ld	r25, Z
     4ce:	8a 85       	ldd	r24, Y+10	; 0x0a
     4d0:	89 23       	and	r24, r25
     4d2:	8b 87       	std	Y+11, r24	; 0x0b
     4d4:	8b 85       	ldd	r24, Y+11	; 0x0b
     4d6:	8f 30       	cpi	r24, 0x0F	; 15
     4d8:	59 f0       	breq	.+22     	; 0x4f0 <main+0x41a>
     4da:	8c 89       	ldd	r24, Y+20	; 0x14
     4dc:	9d 89       	ldd	r25, Y+21	; 0x15
     4de:	01 96       	adiw	r24, 0x01	; 1
     4e0:	9d 8b       	std	Y+21, r25	; 0x15
     4e2:	8c 8b       	std	Y+20, r24	; 0x14
     4e4:	8c 89       	ldd	r24, Y+20	; 0x14
     4e6:	9d 89       	ldd	r25, Y+21	; 0x15
     4e8:	f3 e0       	ldi	r31, 0x03	; 3
     4ea:	88 3e       	cpi	r24, 0xE8	; 232
     4ec:	9f 07       	cpc	r25, r31
     4ee:	64 f3       	brlt	.-40     	; 0x4c8 <main+0x3f2>
     4f0:	8c 89       	ldd	r24, Y+20	; 0x14
     4f2:	9d 89       	ldd	r25, Y+21	; 0x15
     4f4:	23 e0       	ldi	r18, 0x03	; 3
     4f6:	87 3e       	cpi	r24, 0xE7	; 231
     4f8:	92 07       	cpc	r25, r18
     4fa:	24 f0       	brlt	.+8      	; 0x504 <main+0x42e>
     4fc:	8b 85       	ldd	r24, Y+11	; 0x0b
     4fe:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
     502:	ff cf       	rjmp	.-2      	; 0x502 <main+0x42c>
        PORTB=0x70; for(ii=0;ii<1000;ii++) {temp1=PINB & temp2; if(temp1==0x70) break;} if(ii>=999){write_led(temp1); while(1);} // PORT-B = 0x70
     504:	e5 e2       	ldi	r30, 0x25	; 37
     506:	f0 e0       	ldi	r31, 0x00	; 0
     508:	80 e7       	ldi	r24, 0x70	; 112
     50a:	80 83       	st	Z, r24
     50c:	1d 8a       	std	Y+21, r1	; 0x15
     50e:	1c 8a       	std	Y+20, r1	; 0x14
     510:	0e c0       	rjmp	.+28     	; 0x52e <main+0x458>
     512:	e3 e2       	ldi	r30, 0x23	; 35
     514:	f0 e0       	ldi	r31, 0x00	; 0
     516:	90 81       	ld	r25, Z
     518:	8a 85       	ldd	r24, Y+10	; 0x0a
     51a:	89 23       	and	r24, r25
     51c:	8b 87       	std	Y+11, r24	; 0x0b
     51e:	8b 85       	ldd	r24, Y+11	; 0x0b
     520:	80 37       	cpi	r24, 0x70	; 112
     522:	59 f0       	breq	.+22     	; 0x53a <main+0x464>
     524:	8c 89       	ldd	r24, Y+20	; 0x14
     526:	9d 89       	ldd	r25, Y+21	; 0x15
     528:	01 96       	adiw	r24, 0x01	; 1
     52a:	9d 8b       	std	Y+21, r25	; 0x15
     52c:	8c 8b       	std	Y+20, r24	; 0x14
     52e:	8c 89       	ldd	r24, Y+20	; 0x14
     530:	9d 89       	ldd	r25, Y+21	; 0x15
     532:	33 e0       	ldi	r19, 0x03	; 3
     534:	88 3e       	cpi	r24, 0xE8	; 232
     536:	93 07       	cpc	r25, r19
     538:	64 f3       	brlt	.-40     	; 0x512 <main+0x43c>
     53a:	8c 89       	ldd	r24, Y+20	; 0x14
     53c:	9d 89       	ldd	r25, Y+21	; 0x15
     53e:	e3 e0       	ldi	r30, 0x03	; 3
     540:	87 3e       	cpi	r24, 0xE7	; 231
     542:	9e 07       	cpc	r25, r30
     544:	24 f0       	brlt	.+8      	; 0x54e <main+0x478>
     546:	8b 85       	ldd	r24, Y+11	; 0x0b
     548:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
     54c:	ff cf       	rjmp	.-2      	; 0x54c <main+0x476>
        PORTB=0x55; for(ii=0;ii<1000;ii++) {temp1=PINB & temp2; if(temp1==0x55) break;} if(ii>=999){write_led(temp1); while(1);} // PORT-B = 0x55
     54e:	e5 e2       	ldi	r30, 0x25	; 37
     550:	f0 e0       	ldi	r31, 0x00	; 0
     552:	85 e5       	ldi	r24, 0x55	; 85
     554:	80 83       	st	Z, r24
     556:	1d 8a       	std	Y+21, r1	; 0x15
     558:	1c 8a       	std	Y+20, r1	; 0x14
     55a:	0e c0       	rjmp	.+28     	; 0x578 <main+0x4a2>
     55c:	e3 e2       	ldi	r30, 0x23	; 35
     55e:	f0 e0       	ldi	r31, 0x00	; 0
     560:	90 81       	ld	r25, Z
     562:	8a 85       	ldd	r24, Y+10	; 0x0a
     564:	89 23       	and	r24, r25
     566:	8b 87       	std	Y+11, r24	; 0x0b
     568:	8b 85       	ldd	r24, Y+11	; 0x0b
     56a:	85 35       	cpi	r24, 0x55	; 85
     56c:	59 f0       	breq	.+22     	; 0x584 <main+0x4ae>
     56e:	8c 89       	ldd	r24, Y+20	; 0x14
     570:	9d 89       	ldd	r25, Y+21	; 0x15
     572:	01 96       	adiw	r24, 0x01	; 1
     574:	9d 8b       	std	Y+21, r25	; 0x15
     576:	8c 8b       	std	Y+20, r24	; 0x14
     578:	8c 89       	ldd	r24, Y+20	; 0x14
     57a:	9d 89       	ldd	r25, Y+21	; 0x15
     57c:	f3 e0       	ldi	r31, 0x03	; 3
     57e:	88 3e       	cpi	r24, 0xE8	; 232
     580:	9f 07       	cpc	r25, r31
     582:	64 f3       	brlt	.-40     	; 0x55c <main+0x486>
     584:	8c 89       	ldd	r24, Y+20	; 0x14
     586:	9d 89       	ldd	r25, Y+21	; 0x15
     588:	23 e0       	ldi	r18, 0x03	; 3
     58a:	87 3e       	cpi	r24, 0xE7	; 231
     58c:	92 07       	cpc	r25, r18
     58e:	24 f0       	brlt	.+8      	; 0x598 <main+0x4c2>
     590:	8b 85       	ldd	r24, Y+11	; 0x0b
     592:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
     596:	ff cf       	rjmp	.-2      	; 0x596 <main+0x4c0>
        PORTB=0x2A; for(ii=0;ii<1000;ii++) {temp1=PINB & temp2; if(temp1==0x2A) break;} if(ii>=999){write_led(temp1); while(1);} // PORT-B = 0x2A
     598:	e5 e2       	ldi	r30, 0x25	; 37
     59a:	f0 e0       	ldi	r31, 0x00	; 0
     59c:	8a e2       	ldi	r24, 0x2A	; 42
     59e:	80 83       	st	Z, r24
     5a0:	1d 8a       	std	Y+21, r1	; 0x15
     5a2:	1c 8a       	std	Y+20, r1	; 0x14
     5a4:	0e c0       	rjmp	.+28     	; 0x5c2 <main+0x4ec>
     5a6:	e3 e2       	ldi	r30, 0x23	; 35
     5a8:	f0 e0       	ldi	r31, 0x00	; 0
     5aa:	90 81       	ld	r25, Z
     5ac:	8a 85       	ldd	r24, Y+10	; 0x0a
     5ae:	89 23       	and	r24, r25
     5b0:	8b 87       	std	Y+11, r24	; 0x0b
     5b2:	8b 85       	ldd	r24, Y+11	; 0x0b
     5b4:	8a 32       	cpi	r24, 0x2A	; 42
     5b6:	59 f0       	breq	.+22     	; 0x5ce <main+0x4f8>
     5b8:	8c 89       	ldd	r24, Y+20	; 0x14
     5ba:	9d 89       	ldd	r25, Y+21	; 0x15
     5bc:	01 96       	adiw	r24, 0x01	; 1
     5be:	9d 8b       	std	Y+21, r25	; 0x15
     5c0:	8c 8b       	std	Y+20, r24	; 0x14
     5c2:	8c 89       	ldd	r24, Y+20	; 0x14
     5c4:	9d 89       	ldd	r25, Y+21	; 0x15
     5c6:	33 e0       	ldi	r19, 0x03	; 3
     5c8:	88 3e       	cpi	r24, 0xE8	; 232
     5ca:	93 07       	cpc	r25, r19
     5cc:	64 f3       	brlt	.-40     	; 0x5a6 <main+0x4d0>
     5ce:	8c 89       	ldd	r24, Y+20	; 0x14
     5d0:	9d 89       	ldd	r25, Y+21	; 0x15
     5d2:	e3 e0       	ldi	r30, 0x03	; 3
     5d4:	87 3e       	cpi	r24, 0xE7	; 231
     5d6:	9e 07       	cpc	r25, r30
     5d8:	24 f0       	brlt	.+8      	; 0x5e2 <main+0x50c>
     5da:	8b 85       	ldd	r24, Y+11	; 0x0b
     5dc:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
     5e0:	ff cf       	rjmp	.-2      	; 0x5e0 <main+0x50a>
        PORTB = DDRB = 0x00;
     5e2:	a5 e2       	ldi	r26, 0x25	; 37
     5e4:	b0 e0       	ldi	r27, 0x00	; 0
     5e6:	e4 e2       	ldi	r30, 0x24	; 36
     5e8:	f0 e0       	ldi	r31, 0x00	; 0
     5ea:	10 82       	st	Z, r1
     5ec:	80 81       	ld	r24, Z
     5ee:	8c 93       	st	X, r24
    
        uart_mini_printf ("C, ");
     5f0:	81 e8       	ldi	r24, 0x81	; 129
     5f2:	92 e0       	ldi	r25, 0x02	; 2
     5f4:	9f 93       	push	r25
     5f6:	8f 93       	push	r24
     5f8:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
     5fc:	0f 90       	pop	r0
     5fe:	0f 90       	pop	r0
        DDRC = temp2 = 0xFF;
     600:	e7 e2       	ldi	r30, 0x27	; 39
     602:	f0 e0       	ldi	r31, 0x00	; 0
     604:	8f ef       	ldi	r24, 0xFF	; 255
     606:	8a 87       	std	Y+10, r24	; 0x0a
     608:	8a 85       	ldd	r24, Y+10	; 0x0a
     60a:	80 83       	st	Z, r24
        // Endless if false
        PORTC=0x00; for(ii=0;ii<1000;ii++) {temp1=PINC & temp2; if(temp1==0x00) break;} if(ii>=999){write_led(temp1); while(1);} // PORT-C = 0x00
     60c:	e8 e2       	ldi	r30, 0x28	; 40
     60e:	f0 e0       	ldi	r31, 0x00	; 0
     610:	10 82       	st	Z, r1
     612:	1d 8a       	std	Y+21, r1	; 0x15
     614:	1c 8a       	std	Y+20, r1	; 0x14
     616:	0e c0       	rjmp	.+28     	; 0x634 <main+0x55e>
     618:	e6 e2       	ldi	r30, 0x26	; 38
     61a:	f0 e0       	ldi	r31, 0x00	; 0
     61c:	90 81       	ld	r25, Z
     61e:	8a 85       	ldd	r24, Y+10	; 0x0a
     620:	89 23       	and	r24, r25
     622:	8b 87       	std	Y+11, r24	; 0x0b
     624:	8b 85       	ldd	r24, Y+11	; 0x0b
     626:	88 23       	and	r24, r24
     628:	59 f0       	breq	.+22     	; 0x640 <main+0x56a>
     62a:	8c 89       	ldd	r24, Y+20	; 0x14
     62c:	9d 89       	ldd	r25, Y+21	; 0x15
     62e:	01 96       	adiw	r24, 0x01	; 1
     630:	9d 8b       	std	Y+21, r25	; 0x15
     632:	8c 8b       	std	Y+20, r24	; 0x14
     634:	8c 89       	ldd	r24, Y+20	; 0x14
     636:	9d 89       	ldd	r25, Y+21	; 0x15
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	88 3e       	cpi	r24, 0xE8	; 232
     63c:	9f 07       	cpc	r25, r31
     63e:	64 f3       	brlt	.-40     	; 0x618 <main+0x542>
     640:	8c 89       	ldd	r24, Y+20	; 0x14
     642:	9d 89       	ldd	r25, Y+21	; 0x15
     644:	23 e0       	ldi	r18, 0x03	; 3
     646:	87 3e       	cpi	r24, 0xE7	; 231
     648:	92 07       	cpc	r25, r18
     64a:	24 f0       	brlt	.+8      	; 0x654 <main+0x57e>
     64c:	8b 85       	ldd	r24, Y+11	; 0x0b
     64e:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
     652:	ff cf       	rjmp	.-2      	; 0x652 <main+0x57c>
        PORTC=0xFF; for(ii=0;ii<1000;ii++) {temp1=PINC & temp2; if(temp1==0xFF) break;} if(ii>=999){write_led(temp1); while(1);} // PORT-C = 0xFF
     654:	e8 e2       	ldi	r30, 0x28	; 40
     656:	f0 e0       	ldi	r31, 0x00	; 0
     658:	8f ef       	ldi	r24, 0xFF	; 255
     65a:	80 83       	st	Z, r24
     65c:	1d 8a       	std	Y+21, r1	; 0x15
     65e:	1c 8a       	std	Y+20, r1	; 0x14
     660:	0e c0       	rjmp	.+28     	; 0x67e <main+0x5a8>
     662:	e6 e2       	ldi	r30, 0x26	; 38
     664:	f0 e0       	ldi	r31, 0x00	; 0
     666:	90 81       	ld	r25, Z
     668:	8a 85       	ldd	r24, Y+10	; 0x0a
     66a:	89 23       	and	r24, r25
     66c:	8b 87       	std	Y+11, r24	; 0x0b
     66e:	8b 85       	ldd	r24, Y+11	; 0x0b
     670:	8f 3f       	cpi	r24, 0xFF	; 255
     672:	59 f0       	breq	.+22     	; 0x68a <main+0x5b4>
     674:	8c 89       	ldd	r24, Y+20	; 0x14
     676:	9d 89       	ldd	r25, Y+21	; 0x15
     678:	01 96       	adiw	r24, 0x01	; 1
     67a:	9d 8b       	std	Y+21, r25	; 0x15
     67c:	8c 8b       	std	Y+20, r24	; 0x14
     67e:	8c 89       	ldd	r24, Y+20	; 0x14
     680:	9d 89       	ldd	r25, Y+21	; 0x15
     682:	33 e0       	ldi	r19, 0x03	; 3
     684:	88 3e       	cpi	r24, 0xE8	; 232
     686:	93 07       	cpc	r25, r19
     688:	64 f3       	brlt	.-40     	; 0x662 <main+0x58c>
     68a:	8c 89       	ldd	r24, Y+20	; 0x14
     68c:	9d 89       	ldd	r25, Y+21	; 0x15
     68e:	e3 e0       	ldi	r30, 0x03	; 3
     690:	87 3e       	cpi	r24, 0xE7	; 231
     692:	9e 07       	cpc	r25, r30
     694:	24 f0       	brlt	.+8      	; 0x69e <main+0x5c8>
     696:	8b 85       	ldd	r24, Y+11	; 0x0b
     698:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
     69c:	ff cf       	rjmp	.-2      	; 0x69c <main+0x5c6>
        PORTC=0x0F; for(ii=0;ii<1000;ii++) {temp1=PINC & temp2; if(temp1==0x0F) break;} if(ii>=999){write_led(temp1); while(1);} // PORT-C = 0x0F
     69e:	e8 e2       	ldi	r30, 0x28	; 40
     6a0:	f0 e0       	ldi	r31, 0x00	; 0
     6a2:	8f e0       	ldi	r24, 0x0F	; 15
     6a4:	80 83       	st	Z, r24
     6a6:	1d 8a       	std	Y+21, r1	; 0x15
     6a8:	1c 8a       	std	Y+20, r1	; 0x14
     6aa:	0e c0       	rjmp	.+28     	; 0x6c8 <main+0x5f2>
     6ac:	e6 e2       	ldi	r30, 0x26	; 38
     6ae:	f0 e0       	ldi	r31, 0x00	; 0
     6b0:	90 81       	ld	r25, Z
     6b2:	8a 85       	ldd	r24, Y+10	; 0x0a
     6b4:	89 23       	and	r24, r25
     6b6:	8b 87       	std	Y+11, r24	; 0x0b
     6b8:	8b 85       	ldd	r24, Y+11	; 0x0b
     6ba:	8f 30       	cpi	r24, 0x0F	; 15
     6bc:	59 f0       	breq	.+22     	; 0x6d4 <main+0x5fe>
     6be:	8c 89       	ldd	r24, Y+20	; 0x14
     6c0:	9d 89       	ldd	r25, Y+21	; 0x15
     6c2:	01 96       	adiw	r24, 0x01	; 1
     6c4:	9d 8b       	std	Y+21, r25	; 0x15
     6c6:	8c 8b       	std	Y+20, r24	; 0x14
     6c8:	8c 89       	ldd	r24, Y+20	; 0x14
     6ca:	9d 89       	ldd	r25, Y+21	; 0x15
     6cc:	f3 e0       	ldi	r31, 0x03	; 3
     6ce:	88 3e       	cpi	r24, 0xE8	; 232
     6d0:	9f 07       	cpc	r25, r31
     6d2:	64 f3       	brlt	.-40     	; 0x6ac <main+0x5d6>
     6d4:	8c 89       	ldd	r24, Y+20	; 0x14
     6d6:	9d 89       	ldd	r25, Y+21	; 0x15
     6d8:	23 e0       	ldi	r18, 0x03	; 3
     6da:	87 3e       	cpi	r24, 0xE7	; 231
     6dc:	92 07       	cpc	r25, r18
     6de:	24 f0       	brlt	.+8      	; 0x6e8 <main+0x612>
     6e0:	8b 85       	ldd	r24, Y+11	; 0x0b
     6e2:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
     6e6:	ff cf       	rjmp	.-2      	; 0x6e6 <main+0x610>
        PORTC=0xF0; for(ii=0;ii<1000;ii++) {temp1=PINC & temp2; if(temp1==0xF0) break;} if(ii>=999){write_led(temp1); while(1);} // PORT-C = 0xF0
     6e8:	e8 e2       	ldi	r30, 0x28	; 40
     6ea:	f0 e0       	ldi	r31, 0x00	; 0
     6ec:	80 ef       	ldi	r24, 0xF0	; 240
     6ee:	80 83       	st	Z, r24
     6f0:	1d 8a       	std	Y+21, r1	; 0x15
     6f2:	1c 8a       	std	Y+20, r1	; 0x14
     6f4:	0e c0       	rjmp	.+28     	; 0x712 <main+0x63c>
     6f6:	e6 e2       	ldi	r30, 0x26	; 38
     6f8:	f0 e0       	ldi	r31, 0x00	; 0
     6fa:	90 81       	ld	r25, Z
     6fc:	8a 85       	ldd	r24, Y+10	; 0x0a
     6fe:	89 23       	and	r24, r25
     700:	8b 87       	std	Y+11, r24	; 0x0b
     702:	8b 85       	ldd	r24, Y+11	; 0x0b
     704:	80 3f       	cpi	r24, 0xF0	; 240
     706:	59 f0       	breq	.+22     	; 0x71e <main+0x648>
     708:	8c 89       	ldd	r24, Y+20	; 0x14
     70a:	9d 89       	ldd	r25, Y+21	; 0x15
     70c:	01 96       	adiw	r24, 0x01	; 1
     70e:	9d 8b       	std	Y+21, r25	; 0x15
     710:	8c 8b       	std	Y+20, r24	; 0x14
     712:	8c 89       	ldd	r24, Y+20	; 0x14
     714:	9d 89       	ldd	r25, Y+21	; 0x15
     716:	33 e0       	ldi	r19, 0x03	; 3
     718:	88 3e       	cpi	r24, 0xE8	; 232
     71a:	93 07       	cpc	r25, r19
     71c:	64 f3       	brlt	.-40     	; 0x6f6 <main+0x620>
     71e:	8c 89       	ldd	r24, Y+20	; 0x14
     720:	9d 89       	ldd	r25, Y+21	; 0x15
     722:	e3 e0       	ldi	r30, 0x03	; 3
     724:	87 3e       	cpi	r24, 0xE7	; 231
     726:	9e 07       	cpc	r25, r30
     728:	24 f0       	brlt	.+8      	; 0x732 <main+0x65c>
     72a:	8b 85       	ldd	r24, Y+11	; 0x0b
     72c:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
     730:	ff cf       	rjmp	.-2      	; 0x730 <main+0x65a>
        PORTC=0x55; for(ii=0;ii<1000;ii++) {temp1=PINC & temp2; if(temp1==0x55) break;} if(ii>=999){write_led(temp1); while(1);} // PORT-C = 0x55
     732:	e8 e2       	ldi	r30, 0x28	; 40
     734:	f0 e0       	ldi	r31, 0x00	; 0
     736:	85 e5       	ldi	r24, 0x55	; 85
     738:	80 83       	st	Z, r24
     73a:	1d 8a       	std	Y+21, r1	; 0x15
     73c:	1c 8a       	std	Y+20, r1	; 0x14
     73e:	0e c0       	rjmp	.+28     	; 0x75c <main+0x686>
     740:	e6 e2       	ldi	r30, 0x26	; 38
     742:	f0 e0       	ldi	r31, 0x00	; 0
     744:	90 81       	ld	r25, Z
     746:	8a 85       	ldd	r24, Y+10	; 0x0a
     748:	89 23       	and	r24, r25
     74a:	8b 87       	std	Y+11, r24	; 0x0b
     74c:	8b 85       	ldd	r24, Y+11	; 0x0b
     74e:	85 35       	cpi	r24, 0x55	; 85
     750:	59 f0       	breq	.+22     	; 0x768 <main+0x692>
     752:	8c 89       	ldd	r24, Y+20	; 0x14
     754:	9d 89       	ldd	r25, Y+21	; 0x15
     756:	01 96       	adiw	r24, 0x01	; 1
     758:	9d 8b       	std	Y+21, r25	; 0x15
     75a:	8c 8b       	std	Y+20, r24	; 0x14
     75c:	8c 89       	ldd	r24, Y+20	; 0x14
     75e:	9d 89       	ldd	r25, Y+21	; 0x15
     760:	f3 e0       	ldi	r31, 0x03	; 3
     762:	88 3e       	cpi	r24, 0xE8	; 232
     764:	9f 07       	cpc	r25, r31
     766:	64 f3       	brlt	.-40     	; 0x740 <main+0x66a>
     768:	8c 89       	ldd	r24, Y+20	; 0x14
     76a:	9d 89       	ldd	r25, Y+21	; 0x15
     76c:	23 e0       	ldi	r18, 0x03	; 3
     76e:	87 3e       	cpi	r24, 0xE7	; 231
     770:	92 07       	cpc	r25, r18
     772:	24 f0       	brlt	.+8      	; 0x77c <main+0x6a6>
     774:	8b 85       	ldd	r24, Y+11	; 0x0b
     776:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
     77a:	ff cf       	rjmp	.-2      	; 0x77a <main+0x6a4>
        PORTC=0xAA; for(ii=0;ii<1000;ii++) {temp1=PINC & temp2; if(temp1==0xAA) break;} if(ii>=999){write_led(temp1); while(1);} // PORT-C = 0xAA
     77c:	e8 e2       	ldi	r30, 0x28	; 40
     77e:	f0 e0       	ldi	r31, 0x00	; 0
     780:	8a ea       	ldi	r24, 0xAA	; 170
     782:	80 83       	st	Z, r24
     784:	1d 8a       	std	Y+21, r1	; 0x15
     786:	1c 8a       	std	Y+20, r1	; 0x14
     788:	0e c0       	rjmp	.+28     	; 0x7a6 <main+0x6d0>
     78a:	e6 e2       	ldi	r30, 0x26	; 38
     78c:	f0 e0       	ldi	r31, 0x00	; 0
     78e:	90 81       	ld	r25, Z
     790:	8a 85       	ldd	r24, Y+10	; 0x0a
     792:	89 23       	and	r24, r25
     794:	8b 87       	std	Y+11, r24	; 0x0b
     796:	8b 85       	ldd	r24, Y+11	; 0x0b
     798:	8a 3a       	cpi	r24, 0xAA	; 170
     79a:	59 f0       	breq	.+22     	; 0x7b2 <main+0x6dc>
     79c:	8c 89       	ldd	r24, Y+20	; 0x14
     79e:	9d 89       	ldd	r25, Y+21	; 0x15
     7a0:	01 96       	adiw	r24, 0x01	; 1
     7a2:	9d 8b       	std	Y+21, r25	; 0x15
     7a4:	8c 8b       	std	Y+20, r24	; 0x14
     7a6:	8c 89       	ldd	r24, Y+20	; 0x14
     7a8:	9d 89       	ldd	r25, Y+21	; 0x15
     7aa:	33 e0       	ldi	r19, 0x03	; 3
     7ac:	88 3e       	cpi	r24, 0xE8	; 232
     7ae:	93 07       	cpc	r25, r19
     7b0:	64 f3       	brlt	.-40     	; 0x78a <main+0x6b4>
     7b2:	8c 89       	ldd	r24, Y+20	; 0x14
     7b4:	9d 89       	ldd	r25, Y+21	; 0x15
     7b6:	e3 e0       	ldi	r30, 0x03	; 3
     7b8:	87 3e       	cpi	r24, 0xE7	; 231
     7ba:	9e 07       	cpc	r25, r30
     7bc:	24 f0       	brlt	.+8      	; 0x7c6 <main+0x6f0>
     7be:	8b 85       	ldd	r24, Y+11	; 0x0b
     7c0:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
     7c4:	ff cf       	rjmp	.-2      	; 0x7c4 <main+0x6ee>
        PORTC = DDRC = 0x00;
     7c6:	a8 e2       	ldi	r26, 0x28	; 40
     7c8:	b0 e0       	ldi	r27, 0x00	; 0
     7ca:	e7 e2       	ldi	r30, 0x27	; 39
     7cc:	f0 e0       	ldi	r31, 0x00	; 0
     7ce:	10 82       	st	Z, r1
     7d0:	80 81       	ld	r24, Z
     7d2:	8c 93       	st	X, r24
    
        uart_mini_printf ("D, ");
     7d4:	85 e8       	ldi	r24, 0x85	; 133
     7d6:	92 e0       	ldi	r25, 0x02	; 2
     7d8:	9f 93       	push	r25
     7da:	8f 93       	push	r24
     7dc:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
     7e0:	0f 90       	pop	r0
     7e2:	0f 90       	pop	r0
        DDRD = temp2 = 0x9A;
     7e4:	ea e2       	ldi	r30, 0x2A	; 42
     7e6:	f0 e0       	ldi	r31, 0x00	; 0
     7e8:	8a e9       	ldi	r24, 0x9A	; 154
     7ea:	8a 87       	std	Y+10, r24	; 0x0a
     7ec:	8a 85       	ldd	r24, Y+10	; 0x0a
     7ee:	80 83       	st	Z, r24
        // Endless if false
        PORTD=0x00; for(ii=0;ii<1000;ii++) {temp1=PIND & temp2; if(temp1==0x00) break;} if(ii>=999){write_led(temp1); while(1);} // PORT-D = 0x00
     7f0:	eb e2       	ldi	r30, 0x2B	; 43
     7f2:	f0 e0       	ldi	r31, 0x00	; 0
     7f4:	10 82       	st	Z, r1
     7f6:	1d 8a       	std	Y+21, r1	; 0x15
     7f8:	1c 8a       	std	Y+20, r1	; 0x14
     7fa:	0e c0       	rjmp	.+28     	; 0x818 <main+0x742>
     7fc:	e9 e2       	ldi	r30, 0x29	; 41
     7fe:	f0 e0       	ldi	r31, 0x00	; 0
     800:	90 81       	ld	r25, Z
     802:	8a 85       	ldd	r24, Y+10	; 0x0a
     804:	89 23       	and	r24, r25
     806:	8b 87       	std	Y+11, r24	; 0x0b
     808:	8b 85       	ldd	r24, Y+11	; 0x0b
     80a:	88 23       	and	r24, r24
     80c:	59 f0       	breq	.+22     	; 0x824 <main+0x74e>
     80e:	8c 89       	ldd	r24, Y+20	; 0x14
     810:	9d 89       	ldd	r25, Y+21	; 0x15
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	9d 8b       	std	Y+21, r25	; 0x15
     816:	8c 8b       	std	Y+20, r24	; 0x14
     818:	8c 89       	ldd	r24, Y+20	; 0x14
     81a:	9d 89       	ldd	r25, Y+21	; 0x15
     81c:	f3 e0       	ldi	r31, 0x03	; 3
     81e:	88 3e       	cpi	r24, 0xE8	; 232
     820:	9f 07       	cpc	r25, r31
     822:	64 f3       	brlt	.-40     	; 0x7fc <main+0x726>
     824:	8c 89       	ldd	r24, Y+20	; 0x14
     826:	9d 89       	ldd	r25, Y+21	; 0x15
     828:	23 e0       	ldi	r18, 0x03	; 3
     82a:	87 3e       	cpi	r24, 0xE7	; 231
     82c:	92 07       	cpc	r25, r18
     82e:	24 f0       	brlt	.+8      	; 0x838 <main+0x762>
     830:	8b 85       	ldd	r24, Y+11	; 0x0b
     832:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
     836:	ff cf       	rjmp	.-2      	; 0x836 <main+0x760>
        PORTD=0x9A; for(ii=0;ii<1000;ii++) {temp1=PIND & temp2; if(temp1==0x9A) break;} if(ii>=999){write_led(temp1); while(1);} // PORT-D = 0x9A
     838:	eb e2       	ldi	r30, 0x2B	; 43
     83a:	f0 e0       	ldi	r31, 0x00	; 0
     83c:	8a e9       	ldi	r24, 0x9A	; 154
     83e:	80 83       	st	Z, r24
     840:	1d 8a       	std	Y+21, r1	; 0x15
     842:	1c 8a       	std	Y+20, r1	; 0x14
     844:	0e c0       	rjmp	.+28     	; 0x862 <main+0x78c>
     846:	e9 e2       	ldi	r30, 0x29	; 41
     848:	f0 e0       	ldi	r31, 0x00	; 0
     84a:	90 81       	ld	r25, Z
     84c:	8a 85       	ldd	r24, Y+10	; 0x0a
     84e:	89 23       	and	r24, r25
     850:	8b 87       	std	Y+11, r24	; 0x0b
     852:	8b 85       	ldd	r24, Y+11	; 0x0b
     854:	8a 39       	cpi	r24, 0x9A	; 154
     856:	59 f0       	breq	.+22     	; 0x86e <main+0x798>
     858:	8c 89       	ldd	r24, Y+20	; 0x14
     85a:	9d 89       	ldd	r25, Y+21	; 0x15
     85c:	01 96       	adiw	r24, 0x01	; 1
     85e:	9d 8b       	std	Y+21, r25	; 0x15
     860:	8c 8b       	std	Y+20, r24	; 0x14
     862:	8c 89       	ldd	r24, Y+20	; 0x14
     864:	9d 89       	ldd	r25, Y+21	; 0x15
     866:	33 e0       	ldi	r19, 0x03	; 3
     868:	88 3e       	cpi	r24, 0xE8	; 232
     86a:	93 07       	cpc	r25, r19
     86c:	64 f3       	brlt	.-40     	; 0x846 <main+0x770>
     86e:	8c 89       	ldd	r24, Y+20	; 0x14
     870:	9d 89       	ldd	r25, Y+21	; 0x15
     872:	e3 e0       	ldi	r30, 0x03	; 3
     874:	87 3e       	cpi	r24, 0xE7	; 231
     876:	9e 07       	cpc	r25, r30
     878:	24 f0       	brlt	.+8      	; 0x882 <main+0x7ac>
     87a:	8b 85       	ldd	r24, Y+11	; 0x0b
     87c:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
     880:	ff cf       	rjmp	.-2      	; 0x880 <main+0x7aa>
        PORTD=0x0A; for(ii=0;ii<1000;ii++) {temp1=PIND & temp2; if(temp1==0x0A) break;} if(ii>=999){write_led(temp1); while(1);} // PORT-D = 0x0C
     882:	eb e2       	ldi	r30, 0x2B	; 43
     884:	f0 e0       	ldi	r31, 0x00	; 0
     886:	8a e0       	ldi	r24, 0x0A	; 10
     888:	80 83       	st	Z, r24
     88a:	1d 8a       	std	Y+21, r1	; 0x15
     88c:	1c 8a       	std	Y+20, r1	; 0x14
     88e:	0e c0       	rjmp	.+28     	; 0x8ac <main+0x7d6>
     890:	e9 e2       	ldi	r30, 0x29	; 41
     892:	f0 e0       	ldi	r31, 0x00	; 0
     894:	90 81       	ld	r25, Z
     896:	8a 85       	ldd	r24, Y+10	; 0x0a
     898:	89 23       	and	r24, r25
     89a:	8b 87       	std	Y+11, r24	; 0x0b
     89c:	8b 85       	ldd	r24, Y+11	; 0x0b
     89e:	8a 30       	cpi	r24, 0x0A	; 10
     8a0:	59 f0       	breq	.+22     	; 0x8b8 <main+0x7e2>
     8a2:	8c 89       	ldd	r24, Y+20	; 0x14
     8a4:	9d 89       	ldd	r25, Y+21	; 0x15
     8a6:	01 96       	adiw	r24, 0x01	; 1
     8a8:	9d 8b       	std	Y+21, r25	; 0x15
     8aa:	8c 8b       	std	Y+20, r24	; 0x14
     8ac:	8c 89       	ldd	r24, Y+20	; 0x14
     8ae:	9d 89       	ldd	r25, Y+21	; 0x15
     8b0:	f3 e0       	ldi	r31, 0x03	; 3
     8b2:	88 3e       	cpi	r24, 0xE8	; 232
     8b4:	9f 07       	cpc	r25, r31
     8b6:	64 f3       	brlt	.-40     	; 0x890 <main+0x7ba>
     8b8:	8c 89       	ldd	r24, Y+20	; 0x14
     8ba:	9d 89       	ldd	r25, Y+21	; 0x15
     8bc:	23 e0       	ldi	r18, 0x03	; 3
     8be:	87 3e       	cpi	r24, 0xE7	; 231
     8c0:	92 07       	cpc	r25, r18
     8c2:	24 f0       	brlt	.+8      	; 0x8cc <main+0x7f6>
     8c4:	8b 85       	ldd	r24, Y+11	; 0x0b
     8c6:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
     8ca:	ff cf       	rjmp	.-2      	; 0x8ca <main+0x7f4>
        PORTD=0x90; for(ii=0;ii<1000;ii++) {temp1=PIND & temp2; if(temp1==0x90) break;} if(ii>=999){write_led(temp1); while(1);} // PORT-D = 0x90
     8cc:	eb e2       	ldi	r30, 0x2B	; 43
     8ce:	f0 e0       	ldi	r31, 0x00	; 0
     8d0:	80 e9       	ldi	r24, 0x90	; 144
     8d2:	80 83       	st	Z, r24
     8d4:	1d 8a       	std	Y+21, r1	; 0x15
     8d6:	1c 8a       	std	Y+20, r1	; 0x14
     8d8:	0e c0       	rjmp	.+28     	; 0x8f6 <main+0x820>
     8da:	e9 e2       	ldi	r30, 0x29	; 41
     8dc:	f0 e0       	ldi	r31, 0x00	; 0
     8de:	90 81       	ld	r25, Z
     8e0:	8a 85       	ldd	r24, Y+10	; 0x0a
     8e2:	89 23       	and	r24, r25
     8e4:	8b 87       	std	Y+11, r24	; 0x0b
     8e6:	8b 85       	ldd	r24, Y+11	; 0x0b
     8e8:	80 39       	cpi	r24, 0x90	; 144
     8ea:	59 f0       	breq	.+22     	; 0x902 <main+0x82c>
     8ec:	8c 89       	ldd	r24, Y+20	; 0x14
     8ee:	9d 89       	ldd	r25, Y+21	; 0x15
     8f0:	01 96       	adiw	r24, 0x01	; 1
     8f2:	9d 8b       	std	Y+21, r25	; 0x15
     8f4:	8c 8b       	std	Y+20, r24	; 0x14
     8f6:	8c 89       	ldd	r24, Y+20	; 0x14
     8f8:	9d 89       	ldd	r25, Y+21	; 0x15
     8fa:	33 e0       	ldi	r19, 0x03	; 3
     8fc:	88 3e       	cpi	r24, 0xE8	; 232
     8fe:	93 07       	cpc	r25, r19
     900:	64 f3       	brlt	.-40     	; 0x8da <main+0x804>
     902:	8c 89       	ldd	r24, Y+20	; 0x14
     904:	9d 89       	ldd	r25, Y+21	; 0x15
     906:	e3 e0       	ldi	r30, 0x03	; 3
     908:	87 3e       	cpi	r24, 0xE7	; 231
     90a:	9e 07       	cpc	r25, r30
     90c:	24 f0       	brlt	.+8      	; 0x916 <main+0x840>
     90e:	8b 85       	ldd	r24, Y+11	; 0x0b
     910:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
     914:	ff cf       	rjmp	.-2      	; 0x914 <main+0x83e>
        PORTD=0x18; for(ii=0;ii<1000;ii++) {temp1=PIND & temp2; if(temp1==0x18) break;} if(ii>=999){write_led(temp1); while(1);} // PORT-D = 0x18
     916:	eb e2       	ldi	r30, 0x2B	; 43
     918:	f0 e0       	ldi	r31, 0x00	; 0
     91a:	88 e1       	ldi	r24, 0x18	; 24
     91c:	80 83       	st	Z, r24
     91e:	1d 8a       	std	Y+21, r1	; 0x15
     920:	1c 8a       	std	Y+20, r1	; 0x14
     922:	0e c0       	rjmp	.+28     	; 0x940 <main+0x86a>
     924:	e9 e2       	ldi	r30, 0x29	; 41
     926:	f0 e0       	ldi	r31, 0x00	; 0
     928:	90 81       	ld	r25, Z
     92a:	8a 85       	ldd	r24, Y+10	; 0x0a
     92c:	89 23       	and	r24, r25
     92e:	8b 87       	std	Y+11, r24	; 0x0b
     930:	8b 85       	ldd	r24, Y+11	; 0x0b
     932:	88 31       	cpi	r24, 0x18	; 24
     934:	59 f0       	breq	.+22     	; 0x94c <main+0x876>
     936:	8c 89       	ldd	r24, Y+20	; 0x14
     938:	9d 89       	ldd	r25, Y+21	; 0x15
     93a:	01 96       	adiw	r24, 0x01	; 1
     93c:	9d 8b       	std	Y+21, r25	; 0x15
     93e:	8c 8b       	std	Y+20, r24	; 0x14
     940:	8c 89       	ldd	r24, Y+20	; 0x14
     942:	9d 89       	ldd	r25, Y+21	; 0x15
     944:	f3 e0       	ldi	r31, 0x03	; 3
     946:	88 3e       	cpi	r24, 0xE8	; 232
     948:	9f 07       	cpc	r25, r31
     94a:	64 f3       	brlt	.-40     	; 0x924 <main+0x84e>
     94c:	8c 89       	ldd	r24, Y+20	; 0x14
     94e:	9d 89       	ldd	r25, Y+21	; 0x15
     950:	23 e0       	ldi	r18, 0x03	; 3
     952:	87 3e       	cpi	r24, 0xE7	; 231
     954:	92 07       	cpc	r25, r18
     956:	24 f0       	brlt	.+8      	; 0x960 <main+0x88a>
     958:	8b 85       	ldd	r24, Y+11	; 0x0b
     95a:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
     95e:	ff cf       	rjmp	.-2      	; 0x95e <main+0x888>
        PORTD=0x8A; for(ii=0;ii<1000;ii++) {temp1=PIND & temp2; if(temp1==0x8A) break;} if(ii>=999){write_led(temp1); while(1);} // PORT-D = 0x8A
     960:	eb e2       	ldi	r30, 0x2B	; 43
     962:	f0 e0       	ldi	r31, 0x00	; 0
     964:	8a e8       	ldi	r24, 0x8A	; 138
     966:	80 83       	st	Z, r24
     968:	1d 8a       	std	Y+21, r1	; 0x15
     96a:	1c 8a       	std	Y+20, r1	; 0x14
     96c:	0e c0       	rjmp	.+28     	; 0x98a <main+0x8b4>
     96e:	e9 e2       	ldi	r30, 0x29	; 41
     970:	f0 e0       	ldi	r31, 0x00	; 0
     972:	90 81       	ld	r25, Z
     974:	8a 85       	ldd	r24, Y+10	; 0x0a
     976:	89 23       	and	r24, r25
     978:	8b 87       	std	Y+11, r24	; 0x0b
     97a:	8b 85       	ldd	r24, Y+11	; 0x0b
     97c:	8a 38       	cpi	r24, 0x8A	; 138
     97e:	59 f0       	breq	.+22     	; 0x996 <main+0x8c0>
     980:	8c 89       	ldd	r24, Y+20	; 0x14
     982:	9d 89       	ldd	r25, Y+21	; 0x15
     984:	01 96       	adiw	r24, 0x01	; 1
     986:	9d 8b       	std	Y+21, r25	; 0x15
     988:	8c 8b       	std	Y+20, r24	; 0x14
     98a:	8c 89       	ldd	r24, Y+20	; 0x14
     98c:	9d 89       	ldd	r25, Y+21	; 0x15
     98e:	33 e0       	ldi	r19, 0x03	; 3
     990:	88 3e       	cpi	r24, 0xE8	; 232
     992:	93 07       	cpc	r25, r19
     994:	64 f3       	brlt	.-40     	; 0x96e <main+0x898>
     996:	8c 89       	ldd	r24, Y+20	; 0x14
     998:	9d 89       	ldd	r25, Y+21	; 0x15
     99a:	e3 e0       	ldi	r30, 0x03	; 3
     99c:	87 3e       	cpi	r24, 0xE7	; 231
     99e:	9e 07       	cpc	r25, r30
     9a0:	24 f0       	brlt	.+8      	; 0x9aa <main+0x8d4>
     9a2:	8b 85       	ldd	r24, Y+11	; 0x0b
     9a4:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
     9a8:	ff cf       	rjmp	.-2      	; 0x9a8 <main+0x8d2>
        PORTD = DDRD = 0x00;
     9aa:	ab e2       	ldi	r26, 0x2B	; 43
     9ac:	b0 e0       	ldi	r27, 0x00	; 0
     9ae:	ea e2       	ldi	r30, 0x2A	; 42
     9b0:	f0 e0       	ldi	r31, 0x00	; 0
     9b2:	10 82       	st	Z, r1
     9b4:	80 81       	ld	r24, Z
     9b6:	8c 93       	st	X, r24
    
        uart_mini_printf ("E, ");
     9b8:	89 e8       	ldi	r24, 0x89	; 137
     9ba:	92 e0       	ldi	r25, 0x02	; 2
     9bc:	9f 93       	push	r25
     9be:	8f 93       	push	r24
     9c0:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
     9c4:	0f 90       	pop	r0
     9c6:	0f 90       	pop	r0
        DDRE = temp2 = 0xFC;
     9c8:	ed e2       	ldi	r30, 0x2D	; 45
     9ca:	f0 e0       	ldi	r31, 0x00	; 0
     9cc:	8c ef       	ldi	r24, 0xFC	; 252
     9ce:	8a 87       	std	Y+10, r24	; 0x0a
     9d0:	8a 85       	ldd	r24, Y+10	; 0x0a
     9d2:	80 83       	st	Z, r24
        // Endless if false
        PORTE=0x00; for(ii=0;ii<1000;ii++) {temp1=PINE & temp2; if(temp1==0x00) break;} if(ii>=999){write_led(temp1); while(1);} // PORT-E = 0x00
     9d4:	ee e2       	ldi	r30, 0x2E	; 46
     9d6:	f0 e0       	ldi	r31, 0x00	; 0
     9d8:	10 82       	st	Z, r1
     9da:	1d 8a       	std	Y+21, r1	; 0x15
     9dc:	1c 8a       	std	Y+20, r1	; 0x14
     9de:	0e c0       	rjmp	.+28     	; 0x9fc <main+0x926>
     9e0:	ec e2       	ldi	r30, 0x2C	; 44
     9e2:	f0 e0       	ldi	r31, 0x00	; 0
     9e4:	90 81       	ld	r25, Z
     9e6:	8a 85       	ldd	r24, Y+10	; 0x0a
     9e8:	89 23       	and	r24, r25
     9ea:	8b 87       	std	Y+11, r24	; 0x0b
     9ec:	8b 85       	ldd	r24, Y+11	; 0x0b
     9ee:	88 23       	and	r24, r24
     9f0:	59 f0       	breq	.+22     	; 0xa08 <main+0x932>
     9f2:	8c 89       	ldd	r24, Y+20	; 0x14
     9f4:	9d 89       	ldd	r25, Y+21	; 0x15
     9f6:	01 96       	adiw	r24, 0x01	; 1
     9f8:	9d 8b       	std	Y+21, r25	; 0x15
     9fa:	8c 8b       	std	Y+20, r24	; 0x14
     9fc:	8c 89       	ldd	r24, Y+20	; 0x14
     9fe:	9d 89       	ldd	r25, Y+21	; 0x15
     a00:	f3 e0       	ldi	r31, 0x03	; 3
     a02:	88 3e       	cpi	r24, 0xE8	; 232
     a04:	9f 07       	cpc	r25, r31
     a06:	64 f3       	brlt	.-40     	; 0x9e0 <main+0x90a>
     a08:	8c 89       	ldd	r24, Y+20	; 0x14
     a0a:	9d 89       	ldd	r25, Y+21	; 0x15
     a0c:	23 e0       	ldi	r18, 0x03	; 3
     a0e:	87 3e       	cpi	r24, 0xE7	; 231
     a10:	92 07       	cpc	r25, r18
     a12:	24 f0       	brlt	.+8      	; 0xa1c <main+0x946>
     a14:	8b 85       	ldd	r24, Y+11	; 0x0b
     a16:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
     a1a:	ff cf       	rjmp	.-2      	; 0xa1a <main+0x944>
        PORTE=0xFC; for(ii=0;ii<1000;ii++) {temp1=PINE & temp2; if(temp1==0xFC) break;} if(ii>=999){write_led(temp1); while(1);} // PORT-E = 0xFC
     a1c:	ee e2       	ldi	r30, 0x2E	; 46
     a1e:	f0 e0       	ldi	r31, 0x00	; 0
     a20:	8c ef       	ldi	r24, 0xFC	; 252
     a22:	80 83       	st	Z, r24
     a24:	1d 8a       	std	Y+21, r1	; 0x15
     a26:	1c 8a       	std	Y+20, r1	; 0x14
     a28:	0e c0       	rjmp	.+28     	; 0xa46 <main+0x970>
     a2a:	ec e2       	ldi	r30, 0x2C	; 44
     a2c:	f0 e0       	ldi	r31, 0x00	; 0
     a2e:	90 81       	ld	r25, Z
     a30:	8a 85       	ldd	r24, Y+10	; 0x0a
     a32:	89 23       	and	r24, r25
     a34:	8b 87       	std	Y+11, r24	; 0x0b
     a36:	8b 85       	ldd	r24, Y+11	; 0x0b
     a38:	8c 3f       	cpi	r24, 0xFC	; 252
     a3a:	59 f0       	breq	.+22     	; 0xa52 <main+0x97c>
     a3c:	8c 89       	ldd	r24, Y+20	; 0x14
     a3e:	9d 89       	ldd	r25, Y+21	; 0x15
     a40:	01 96       	adiw	r24, 0x01	; 1
     a42:	9d 8b       	std	Y+21, r25	; 0x15
     a44:	8c 8b       	std	Y+20, r24	; 0x14
     a46:	8c 89       	ldd	r24, Y+20	; 0x14
     a48:	9d 89       	ldd	r25, Y+21	; 0x15
     a4a:	33 e0       	ldi	r19, 0x03	; 3
     a4c:	88 3e       	cpi	r24, 0xE8	; 232
     a4e:	93 07       	cpc	r25, r19
     a50:	64 f3       	brlt	.-40     	; 0xa2a <main+0x954>
     a52:	8c 89       	ldd	r24, Y+20	; 0x14
     a54:	9d 89       	ldd	r25, Y+21	; 0x15
     a56:	e3 e0       	ldi	r30, 0x03	; 3
     a58:	87 3e       	cpi	r24, 0xE7	; 231
     a5a:	9e 07       	cpc	r25, r30
     a5c:	24 f0       	brlt	.+8      	; 0xa66 <main+0x990>
     a5e:	8b 85       	ldd	r24, Y+11	; 0x0b
     a60:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
     a64:	ff cf       	rjmp	.-2      	; 0xa64 <main+0x98e>
        PORTE=0x0C; for(ii=0;ii<1000;ii++) {temp1=PINE & temp2; if(temp1==0x0C) break;} if(ii>=999){write_led(temp1); while(1);} // PORT-E = 0x0C
     a66:	ee e2       	ldi	r30, 0x2E	; 46
     a68:	f0 e0       	ldi	r31, 0x00	; 0
     a6a:	8c e0       	ldi	r24, 0x0C	; 12
     a6c:	80 83       	st	Z, r24
     a6e:	1d 8a       	std	Y+21, r1	; 0x15
     a70:	1c 8a       	std	Y+20, r1	; 0x14
     a72:	0e c0       	rjmp	.+28     	; 0xa90 <main+0x9ba>
     a74:	ec e2       	ldi	r30, 0x2C	; 44
     a76:	f0 e0       	ldi	r31, 0x00	; 0
     a78:	90 81       	ld	r25, Z
     a7a:	8a 85       	ldd	r24, Y+10	; 0x0a
     a7c:	89 23       	and	r24, r25
     a7e:	8b 87       	std	Y+11, r24	; 0x0b
     a80:	8b 85       	ldd	r24, Y+11	; 0x0b
     a82:	8c 30       	cpi	r24, 0x0C	; 12
     a84:	59 f0       	breq	.+22     	; 0xa9c <main+0x9c6>
     a86:	8c 89       	ldd	r24, Y+20	; 0x14
     a88:	9d 89       	ldd	r25, Y+21	; 0x15
     a8a:	01 96       	adiw	r24, 0x01	; 1
     a8c:	9d 8b       	std	Y+21, r25	; 0x15
     a8e:	8c 8b       	std	Y+20, r24	; 0x14
     a90:	8c 89       	ldd	r24, Y+20	; 0x14
     a92:	9d 89       	ldd	r25, Y+21	; 0x15
     a94:	f3 e0       	ldi	r31, 0x03	; 3
     a96:	88 3e       	cpi	r24, 0xE8	; 232
     a98:	9f 07       	cpc	r25, r31
     a9a:	64 f3       	brlt	.-40     	; 0xa74 <main+0x99e>
     a9c:	8c 89       	ldd	r24, Y+20	; 0x14
     a9e:	9d 89       	ldd	r25, Y+21	; 0x15
     aa0:	23 e0       	ldi	r18, 0x03	; 3
     aa2:	87 3e       	cpi	r24, 0xE7	; 231
     aa4:	92 07       	cpc	r25, r18
     aa6:	24 f0       	brlt	.+8      	; 0xab0 <main+0x9da>
     aa8:	8b 85       	ldd	r24, Y+11	; 0x0b
     aaa:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
     aae:	ff cf       	rjmp	.-2      	; 0xaae <main+0x9d8>
        PORTE=0xF0; for(ii=0;ii<1000;ii++) {temp1=PINE & temp2; if(temp1==0xF0) break;} if(ii>=999){write_led(temp1); while(1);} // PORT-E = 0xF0
     ab0:	ee e2       	ldi	r30, 0x2E	; 46
     ab2:	f0 e0       	ldi	r31, 0x00	; 0
     ab4:	80 ef       	ldi	r24, 0xF0	; 240
     ab6:	80 83       	st	Z, r24
     ab8:	1d 8a       	std	Y+21, r1	; 0x15
     aba:	1c 8a       	std	Y+20, r1	; 0x14
     abc:	0e c0       	rjmp	.+28     	; 0xada <main+0xa04>
     abe:	ec e2       	ldi	r30, 0x2C	; 44
     ac0:	f0 e0       	ldi	r31, 0x00	; 0
     ac2:	90 81       	ld	r25, Z
     ac4:	8a 85       	ldd	r24, Y+10	; 0x0a
     ac6:	89 23       	and	r24, r25
     ac8:	8b 87       	std	Y+11, r24	; 0x0b
     aca:	8b 85       	ldd	r24, Y+11	; 0x0b
     acc:	80 3f       	cpi	r24, 0xF0	; 240
     ace:	59 f0       	breq	.+22     	; 0xae6 <main+0xa10>
     ad0:	8c 89       	ldd	r24, Y+20	; 0x14
     ad2:	9d 89       	ldd	r25, Y+21	; 0x15
     ad4:	01 96       	adiw	r24, 0x01	; 1
     ad6:	9d 8b       	std	Y+21, r25	; 0x15
     ad8:	8c 8b       	std	Y+20, r24	; 0x14
     ada:	8c 89       	ldd	r24, Y+20	; 0x14
     adc:	9d 89       	ldd	r25, Y+21	; 0x15
     ade:	33 e0       	ldi	r19, 0x03	; 3
     ae0:	88 3e       	cpi	r24, 0xE8	; 232
     ae2:	93 07       	cpc	r25, r19
     ae4:	64 f3       	brlt	.-40     	; 0xabe <main+0x9e8>
     ae6:	8c 89       	ldd	r24, Y+20	; 0x14
     ae8:	9d 89       	ldd	r25, Y+21	; 0x15
     aea:	e3 e0       	ldi	r30, 0x03	; 3
     aec:	87 3e       	cpi	r24, 0xE7	; 231
     aee:	9e 07       	cpc	r25, r30
     af0:	24 f0       	brlt	.+8      	; 0xafa <main+0xa24>
     af2:	8b 85       	ldd	r24, Y+11	; 0x0b
     af4:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
     af8:	ff cf       	rjmp	.-2      	; 0xaf8 <main+0xa22>
        PORTE=0x54; for(ii=0;ii<1000;ii++) {temp1=PINE & temp2; if(temp1==0x54) break;} if(ii>=999){write_led(temp1); while(1);} // PORT-E = 0x54
     afa:	ee e2       	ldi	r30, 0x2E	; 46
     afc:	f0 e0       	ldi	r31, 0x00	; 0
     afe:	84 e5       	ldi	r24, 0x54	; 84
     b00:	80 83       	st	Z, r24
     b02:	1d 8a       	std	Y+21, r1	; 0x15
     b04:	1c 8a       	std	Y+20, r1	; 0x14
     b06:	0e c0       	rjmp	.+28     	; 0xb24 <main+0xa4e>
     b08:	ec e2       	ldi	r30, 0x2C	; 44
     b0a:	f0 e0       	ldi	r31, 0x00	; 0
     b0c:	90 81       	ld	r25, Z
     b0e:	8a 85       	ldd	r24, Y+10	; 0x0a
     b10:	89 23       	and	r24, r25
     b12:	8b 87       	std	Y+11, r24	; 0x0b
     b14:	8b 85       	ldd	r24, Y+11	; 0x0b
     b16:	84 35       	cpi	r24, 0x54	; 84
     b18:	59 f0       	breq	.+22     	; 0xb30 <main+0xa5a>
     b1a:	8c 89       	ldd	r24, Y+20	; 0x14
     b1c:	9d 89       	ldd	r25, Y+21	; 0x15
     b1e:	01 96       	adiw	r24, 0x01	; 1
     b20:	9d 8b       	std	Y+21, r25	; 0x15
     b22:	8c 8b       	std	Y+20, r24	; 0x14
     b24:	8c 89       	ldd	r24, Y+20	; 0x14
     b26:	9d 89       	ldd	r25, Y+21	; 0x15
     b28:	f3 e0       	ldi	r31, 0x03	; 3
     b2a:	88 3e       	cpi	r24, 0xE8	; 232
     b2c:	9f 07       	cpc	r25, r31
     b2e:	64 f3       	brlt	.-40     	; 0xb08 <main+0xa32>
     b30:	8c 89       	ldd	r24, Y+20	; 0x14
     b32:	9d 89       	ldd	r25, Y+21	; 0x15
     b34:	23 e0       	ldi	r18, 0x03	; 3
     b36:	87 3e       	cpi	r24, 0xE7	; 231
     b38:	92 07       	cpc	r25, r18
     b3a:	24 f0       	brlt	.+8      	; 0xb44 <main+0xa6e>
     b3c:	8b 85       	ldd	r24, Y+11	; 0x0b
     b3e:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
     b42:	ff cf       	rjmp	.-2      	; 0xb42 <main+0xa6c>
        PORTE=0xA8; for(ii=0;ii<1000;ii++) {temp1=PINE & temp2; if(temp1==0xA8) break;} if(ii>=999){write_led(temp1); while(1);} // PORT-E = 0xA8
     b44:	ee e2       	ldi	r30, 0x2E	; 46
     b46:	f0 e0       	ldi	r31, 0x00	; 0
     b48:	88 ea       	ldi	r24, 0xA8	; 168
     b4a:	80 83       	st	Z, r24
     b4c:	1d 8a       	std	Y+21, r1	; 0x15
     b4e:	1c 8a       	std	Y+20, r1	; 0x14
     b50:	0e c0       	rjmp	.+28     	; 0xb6e <main+0xa98>
     b52:	ec e2       	ldi	r30, 0x2C	; 44
     b54:	f0 e0       	ldi	r31, 0x00	; 0
     b56:	90 81       	ld	r25, Z
     b58:	8a 85       	ldd	r24, Y+10	; 0x0a
     b5a:	89 23       	and	r24, r25
     b5c:	8b 87       	std	Y+11, r24	; 0x0b
     b5e:	8b 85       	ldd	r24, Y+11	; 0x0b
     b60:	88 3a       	cpi	r24, 0xA8	; 168
     b62:	59 f0       	breq	.+22     	; 0xb7a <main+0xaa4>
     b64:	8c 89       	ldd	r24, Y+20	; 0x14
     b66:	9d 89       	ldd	r25, Y+21	; 0x15
     b68:	01 96       	adiw	r24, 0x01	; 1
     b6a:	9d 8b       	std	Y+21, r25	; 0x15
     b6c:	8c 8b       	std	Y+20, r24	; 0x14
     b6e:	8c 89       	ldd	r24, Y+20	; 0x14
     b70:	9d 89       	ldd	r25, Y+21	; 0x15
     b72:	33 e0       	ldi	r19, 0x03	; 3
     b74:	88 3e       	cpi	r24, 0xE8	; 232
     b76:	93 07       	cpc	r25, r19
     b78:	64 f3       	brlt	.-40     	; 0xb52 <main+0xa7c>
     b7a:	8c 89       	ldd	r24, Y+20	; 0x14
     b7c:	9d 89       	ldd	r25, Y+21	; 0x15
     b7e:	e3 e0       	ldi	r30, 0x03	; 3
     b80:	87 3e       	cpi	r24, 0xE7	; 231
     b82:	9e 07       	cpc	r25, r30
     b84:	24 f0       	brlt	.+8      	; 0xb8e <main+0xab8>
     b86:	8b 85       	ldd	r24, Y+11	; 0x0b
     b88:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
     b8c:	ff cf       	rjmp	.-2      	; 0xb8c <main+0xab6>
        PORTE = DDRE = 0x00;
     b8e:	ae e2       	ldi	r26, 0x2E	; 46
     b90:	b0 e0       	ldi	r27, 0x00	; 0
     b92:	ed e2       	ldi	r30, 0x2D	; 45
     b94:	f0 e0       	ldi	r31, 0x00	; 0
     b96:	10 82       	st	Z, r1
     b98:	80 81       	ld	r24, Z
     b9a:	8c 93       	st	X, r24
        
        uart_mini_printf ("F and ");
     b9c:	8d e8       	ldi	r24, 0x8D	; 141
     b9e:	92 e0       	ldi	r25, 0x02	; 2
     ba0:	9f 93       	push	r25
     ba2:	8f 93       	push	r24
     ba4:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
     ba8:	0f 90       	pop	r0
     baa:	0f 90       	pop	r0
        DDRF = temp2 = 0x08;
     bac:	e0 e3       	ldi	r30, 0x30	; 48
     bae:	f0 e0       	ldi	r31, 0x00	; 0
     bb0:	88 e0       	ldi	r24, 0x08	; 8
     bb2:	8a 87       	std	Y+10, r24	; 0x0a
     bb4:	8a 85       	ldd	r24, Y+10	; 0x0a
     bb6:	80 83       	st	Z, r24
        // Endless if false
        PORTF=0x00; for(ii=0;ii<1000;ii++) {temp1=PINF & temp2; if(temp1==0x00) break;} if(ii>=999){write_led(temp1); while(1);} // PORT-F = 0x00
     bb8:	e1 e3       	ldi	r30, 0x31	; 49
     bba:	f0 e0       	ldi	r31, 0x00	; 0
     bbc:	10 82       	st	Z, r1
     bbe:	1d 8a       	std	Y+21, r1	; 0x15
     bc0:	1c 8a       	std	Y+20, r1	; 0x14
     bc2:	0e c0       	rjmp	.+28     	; 0xbe0 <main+0xb0a>
     bc4:	ef e2       	ldi	r30, 0x2F	; 47
     bc6:	f0 e0       	ldi	r31, 0x00	; 0
     bc8:	90 81       	ld	r25, Z
     bca:	8a 85       	ldd	r24, Y+10	; 0x0a
     bcc:	89 23       	and	r24, r25
     bce:	8b 87       	std	Y+11, r24	; 0x0b
     bd0:	8b 85       	ldd	r24, Y+11	; 0x0b
     bd2:	88 23       	and	r24, r24
     bd4:	59 f0       	breq	.+22     	; 0xbec <main+0xb16>
     bd6:	8c 89       	ldd	r24, Y+20	; 0x14
     bd8:	9d 89       	ldd	r25, Y+21	; 0x15
     bda:	01 96       	adiw	r24, 0x01	; 1
     bdc:	9d 8b       	std	Y+21, r25	; 0x15
     bde:	8c 8b       	std	Y+20, r24	; 0x14
     be0:	8c 89       	ldd	r24, Y+20	; 0x14
     be2:	9d 89       	ldd	r25, Y+21	; 0x15
     be4:	f3 e0       	ldi	r31, 0x03	; 3
     be6:	88 3e       	cpi	r24, 0xE8	; 232
     be8:	9f 07       	cpc	r25, r31
     bea:	64 f3       	brlt	.-40     	; 0xbc4 <main+0xaee>
     bec:	8c 89       	ldd	r24, Y+20	; 0x14
     bee:	9d 89       	ldd	r25, Y+21	; 0x15
     bf0:	23 e0       	ldi	r18, 0x03	; 3
     bf2:	87 3e       	cpi	r24, 0xE7	; 231
     bf4:	92 07       	cpc	r25, r18
     bf6:	24 f0       	brlt	.+8      	; 0xc00 <main+0xb2a>
     bf8:	8b 85       	ldd	r24, Y+11	; 0x0b
     bfa:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
     bfe:	ff cf       	rjmp	.-2      	; 0xbfe <main+0xb28>
        PORTF=0x08; for(ii=0;ii<1000;ii++) {temp1=PINF & temp2; if(temp1==0x08) break;} if(ii>=999){write_led(temp1); while(1);} // PORT-F = 0x08
     c00:	e1 e3       	ldi	r30, 0x31	; 49
     c02:	f0 e0       	ldi	r31, 0x00	; 0
     c04:	88 e0       	ldi	r24, 0x08	; 8
     c06:	80 83       	st	Z, r24
     c08:	1d 8a       	std	Y+21, r1	; 0x15
     c0a:	1c 8a       	std	Y+20, r1	; 0x14
     c0c:	0e c0       	rjmp	.+28     	; 0xc2a <main+0xb54>
     c0e:	ef e2       	ldi	r30, 0x2F	; 47
     c10:	f0 e0       	ldi	r31, 0x00	; 0
     c12:	90 81       	ld	r25, Z
     c14:	8a 85       	ldd	r24, Y+10	; 0x0a
     c16:	89 23       	and	r24, r25
     c18:	8b 87       	std	Y+11, r24	; 0x0b
     c1a:	8b 85       	ldd	r24, Y+11	; 0x0b
     c1c:	88 30       	cpi	r24, 0x08	; 8
     c1e:	59 f0       	breq	.+22     	; 0xc36 <main+0xb60>
     c20:	8c 89       	ldd	r24, Y+20	; 0x14
     c22:	9d 89       	ldd	r25, Y+21	; 0x15
     c24:	01 96       	adiw	r24, 0x01	; 1
     c26:	9d 8b       	std	Y+21, r25	; 0x15
     c28:	8c 8b       	std	Y+20, r24	; 0x14
     c2a:	8c 89       	ldd	r24, Y+20	; 0x14
     c2c:	9d 89       	ldd	r25, Y+21	; 0x15
     c2e:	33 e0       	ldi	r19, 0x03	; 3
     c30:	88 3e       	cpi	r24, 0xE8	; 232
     c32:	93 07       	cpc	r25, r19
     c34:	64 f3       	brlt	.-40     	; 0xc0e <main+0xb38>
     c36:	8c 89       	ldd	r24, Y+20	; 0x14
     c38:	9d 89       	ldd	r25, Y+21	; 0x15
     c3a:	e3 e0       	ldi	r30, 0x03	; 3
     c3c:	87 3e       	cpi	r24, 0xE7	; 231
     c3e:	9e 07       	cpc	r25, r30
     c40:	24 f0       	brlt	.+8      	; 0xc4a <main+0xb74>
     c42:	8b 85       	ldd	r24, Y+11	; 0x0b
     c44:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
     c48:	ff cf       	rjmp	.-2      	; 0xc48 <main+0xb72>
        PORTF=DDRF = 0x00;
     c4a:	a1 e3       	ldi	r26, 0x31	; 49
     c4c:	b0 e0       	ldi	r27, 0x00	; 0
     c4e:	e0 e3       	ldi	r30, 0x30	; 48
     c50:	f0 e0       	ldi	r31, 0x00	; 0
     c52:	10 82       	st	Z, r1
     c54:	80 81       	ld	r24, Z
     c56:	8c 93       	st	X, r24
        
        uart_mini_printf ("G (Automatic output)\r\n");
     c58:	84 e9       	ldi	r24, 0x94	; 148
     c5a:	92 e0       	ldi	r25, 0x02	; 2
     c5c:	9f 93       	push	r25
     c5e:	8f 93       	push	r24
     c60:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
     c64:	0f 90       	pop	r0
     c66:	0f 90       	pop	r0
        DDRG = temp2 = 0x07;
     c68:	e3 e3       	ldi	r30, 0x33	; 51
     c6a:	f0 e0       	ldi	r31, 0x00	; 0
     c6c:	87 e0       	ldi	r24, 0x07	; 7
     c6e:	8a 87       	std	Y+10, r24	; 0x0a
     c70:	8a 85       	ldd	r24, Y+10	; 0x0a
     c72:	80 83       	st	Z, r24
        // Endless if false
        PORTG=0x00; for(ii=0;ii<1000;ii++) {temp1=PING & temp2; if(temp1==0x00) break;} if(ii>=999){write_led(temp1); while(1);} // PORT-G = 0x00
     c74:	e4 e3       	ldi	r30, 0x34	; 52
     c76:	f0 e0       	ldi	r31, 0x00	; 0
     c78:	10 82       	st	Z, r1
     c7a:	1d 8a       	std	Y+21, r1	; 0x15
     c7c:	1c 8a       	std	Y+20, r1	; 0x14
     c7e:	0e c0       	rjmp	.+28     	; 0xc9c <main+0xbc6>
     c80:	e2 e3       	ldi	r30, 0x32	; 50
     c82:	f0 e0       	ldi	r31, 0x00	; 0
     c84:	90 81       	ld	r25, Z
     c86:	8a 85       	ldd	r24, Y+10	; 0x0a
     c88:	89 23       	and	r24, r25
     c8a:	8b 87       	std	Y+11, r24	; 0x0b
     c8c:	8b 85       	ldd	r24, Y+11	; 0x0b
     c8e:	88 23       	and	r24, r24
     c90:	59 f0       	breq	.+22     	; 0xca8 <main+0xbd2>
     c92:	8c 89       	ldd	r24, Y+20	; 0x14
     c94:	9d 89       	ldd	r25, Y+21	; 0x15
     c96:	01 96       	adiw	r24, 0x01	; 1
     c98:	9d 8b       	std	Y+21, r25	; 0x15
     c9a:	8c 8b       	std	Y+20, r24	; 0x14
     c9c:	8c 89       	ldd	r24, Y+20	; 0x14
     c9e:	9d 89       	ldd	r25, Y+21	; 0x15
     ca0:	f3 e0       	ldi	r31, 0x03	; 3
     ca2:	88 3e       	cpi	r24, 0xE8	; 232
     ca4:	9f 07       	cpc	r25, r31
     ca6:	64 f3       	brlt	.-40     	; 0xc80 <main+0xbaa>
     ca8:	8c 89       	ldd	r24, Y+20	; 0x14
     caa:	9d 89       	ldd	r25, Y+21	; 0x15
     cac:	23 e0       	ldi	r18, 0x03	; 3
     cae:	87 3e       	cpi	r24, 0xE7	; 231
     cb0:	92 07       	cpc	r25, r18
     cb2:	24 f0       	brlt	.+8      	; 0xcbc <main+0xbe6>
     cb4:	8b 85       	ldd	r24, Y+11	; 0x0b
     cb6:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
     cba:	ff cf       	rjmp	.-2      	; 0xcba <main+0xbe4>
        PORTG=0x07; for(ii=0;ii<1000;ii++) {temp1=PING & temp2; if(temp1==0x07) break;} if(ii>=999){write_led(temp1); while(1);} // PORT-G = 0x07
     cbc:	e4 e3       	ldi	r30, 0x34	; 52
     cbe:	f0 e0       	ldi	r31, 0x00	; 0
     cc0:	87 e0       	ldi	r24, 0x07	; 7
     cc2:	80 83       	st	Z, r24
     cc4:	1d 8a       	std	Y+21, r1	; 0x15
     cc6:	1c 8a       	std	Y+20, r1	; 0x14
     cc8:	0e c0       	rjmp	.+28     	; 0xce6 <main+0xc10>
     cca:	e2 e3       	ldi	r30, 0x32	; 50
     ccc:	f0 e0       	ldi	r31, 0x00	; 0
     cce:	90 81       	ld	r25, Z
     cd0:	8a 85       	ldd	r24, Y+10	; 0x0a
     cd2:	89 23       	and	r24, r25
     cd4:	8b 87       	std	Y+11, r24	; 0x0b
     cd6:	8b 85       	ldd	r24, Y+11	; 0x0b
     cd8:	87 30       	cpi	r24, 0x07	; 7
     cda:	59 f0       	breq	.+22     	; 0xcf2 <main+0xc1c>
     cdc:	8c 89       	ldd	r24, Y+20	; 0x14
     cde:	9d 89       	ldd	r25, Y+21	; 0x15
     ce0:	01 96       	adiw	r24, 0x01	; 1
     ce2:	9d 8b       	std	Y+21, r25	; 0x15
     ce4:	8c 8b       	std	Y+20, r24	; 0x14
     ce6:	8c 89       	ldd	r24, Y+20	; 0x14
     ce8:	9d 89       	ldd	r25, Y+21	; 0x15
     cea:	33 e0       	ldi	r19, 0x03	; 3
     cec:	88 3e       	cpi	r24, 0xE8	; 232
     cee:	93 07       	cpc	r25, r19
     cf0:	64 f3       	brlt	.-40     	; 0xcca <main+0xbf4>
     cf2:	8c 89       	ldd	r24, Y+20	; 0x14
     cf4:	9d 89       	ldd	r25, Y+21	; 0x15
     cf6:	e3 e0       	ldi	r30, 0x03	; 3
     cf8:	87 3e       	cpi	r24, 0xE7	; 231
     cfa:	9e 07       	cpc	r25, r30
     cfc:	24 f0       	brlt	.+8      	; 0xd06 <main+0xc30>
     cfe:	8b 85       	ldd	r24, Y+11	; 0x0b
     d00:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
     d04:	ff cf       	rjmp	.-2      	; 0xd04 <main+0xc2e>
        PORTG=0x05; for(ii=0;ii<1000;ii++) {temp1=PING & temp2; if(temp1==0x05) break;} if(ii>=999){write_led(temp1); while(1);} // PORT-G = 0x05
     d06:	e4 e3       	ldi	r30, 0x34	; 52
     d08:	f0 e0       	ldi	r31, 0x00	; 0
     d0a:	85 e0       	ldi	r24, 0x05	; 5
     d0c:	80 83       	st	Z, r24
     d0e:	1d 8a       	std	Y+21, r1	; 0x15
     d10:	1c 8a       	std	Y+20, r1	; 0x14
     d12:	0e c0       	rjmp	.+28     	; 0xd30 <main+0xc5a>
     d14:	e2 e3       	ldi	r30, 0x32	; 50
     d16:	f0 e0       	ldi	r31, 0x00	; 0
     d18:	90 81       	ld	r25, Z
     d1a:	8a 85       	ldd	r24, Y+10	; 0x0a
     d1c:	89 23       	and	r24, r25
     d1e:	8b 87       	std	Y+11, r24	; 0x0b
     d20:	8b 85       	ldd	r24, Y+11	; 0x0b
     d22:	85 30       	cpi	r24, 0x05	; 5
     d24:	59 f0       	breq	.+22     	; 0xd3c <main+0xc66>
     d26:	8c 89       	ldd	r24, Y+20	; 0x14
     d28:	9d 89       	ldd	r25, Y+21	; 0x15
     d2a:	01 96       	adiw	r24, 0x01	; 1
     d2c:	9d 8b       	std	Y+21, r25	; 0x15
     d2e:	8c 8b       	std	Y+20, r24	; 0x14
     d30:	8c 89       	ldd	r24, Y+20	; 0x14
     d32:	9d 89       	ldd	r25, Y+21	; 0x15
     d34:	f3 e0       	ldi	r31, 0x03	; 3
     d36:	88 3e       	cpi	r24, 0xE8	; 232
     d38:	9f 07       	cpc	r25, r31
     d3a:	64 f3       	brlt	.-40     	; 0xd14 <main+0xc3e>
     d3c:	8c 89       	ldd	r24, Y+20	; 0x14
     d3e:	9d 89       	ldd	r25, Y+21	; 0x15
     d40:	23 e0       	ldi	r18, 0x03	; 3
     d42:	87 3e       	cpi	r24, 0xE7	; 231
     d44:	92 07       	cpc	r25, r18
     d46:	24 f0       	brlt	.+8      	; 0xd50 <main+0xc7a>
     d48:	8b 85       	ldd	r24, Y+11	; 0x0b
     d4a:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
     d4e:	ff cf       	rjmp	.-2      	; 0xd4e <main+0xc78>
        PORTG=0x02; for(ii=0;ii<1000;ii++) {temp1=PING & temp2; if(temp1==0x02) break;} if(ii>=999){write_led(temp1); while(1);} // PORT-G = 0x02
     d50:	e4 e3       	ldi	r30, 0x34	; 52
     d52:	f0 e0       	ldi	r31, 0x00	; 0
     d54:	82 e0       	ldi	r24, 0x02	; 2
     d56:	80 83       	st	Z, r24
     d58:	1d 8a       	std	Y+21, r1	; 0x15
     d5a:	1c 8a       	std	Y+20, r1	; 0x14
     d5c:	0e c0       	rjmp	.+28     	; 0xd7a <main+0xca4>
     d5e:	e2 e3       	ldi	r30, 0x32	; 50
     d60:	f0 e0       	ldi	r31, 0x00	; 0
     d62:	90 81       	ld	r25, Z
     d64:	8a 85       	ldd	r24, Y+10	; 0x0a
     d66:	89 23       	and	r24, r25
     d68:	8b 87       	std	Y+11, r24	; 0x0b
     d6a:	8b 85       	ldd	r24, Y+11	; 0x0b
     d6c:	82 30       	cpi	r24, 0x02	; 2
     d6e:	59 f0       	breq	.+22     	; 0xd86 <main+0xcb0>
     d70:	8c 89       	ldd	r24, Y+20	; 0x14
     d72:	9d 89       	ldd	r25, Y+21	; 0x15
     d74:	01 96       	adiw	r24, 0x01	; 1
     d76:	9d 8b       	std	Y+21, r25	; 0x15
     d78:	8c 8b       	std	Y+20, r24	; 0x14
     d7a:	8c 89       	ldd	r24, Y+20	; 0x14
     d7c:	9d 89       	ldd	r25, Y+21	; 0x15
     d7e:	33 e0       	ldi	r19, 0x03	; 3
     d80:	88 3e       	cpi	r24, 0xE8	; 232
     d82:	93 07       	cpc	r25, r19
     d84:	64 f3       	brlt	.-40     	; 0xd5e <main+0xc88>
     d86:	8c 89       	ldd	r24, Y+20	; 0x14
     d88:	9d 89       	ldd	r25, Y+21	; 0x15
     d8a:	e3 e0       	ldi	r30, 0x03	; 3
     d8c:	87 3e       	cpi	r24, 0xE7	; 231
     d8e:	9e 07       	cpc	r25, r30
     d90:	24 f0       	brlt	.+8      	; 0xd9a <main+0xcc4>
     d92:	8b 85       	ldd	r24, Y+11	; 0x0b
     d94:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
     d98:	ff cf       	rjmp	.-2      	; 0xd98 <main+0xcc2>
        PORTG = DDRG = 0x00;
     d9a:	a4 e3       	ldi	r26, 0x34	; 52
     d9c:	b0 e0       	ldi	r27, 0x00	; 0
     d9e:	e3 e3       	ldi	r30, 0x33	; 51
     da0:	f0 e0       	ldi	r31, 0x00	; 0
     da2:	10 82       	st	Z, r1
     da4:	80 81       	ld	r24, Z
     da6:	8c 93       	st	X, r24
        
        uart_mini_printf ("         - Test OK\r\n");
     da8:	88 ef       	ldi	r24, 0xF8	; 248
     daa:	91 e0       	ldi	r25, 0x01	; 1
     dac:	9f 93       	push	r25
     dae:	8f 93       	push	r24
     db0:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
     db4:	0f 90       	pop	r0
     db6:	0f 90       	pop	r0
        
    #else
        uart_mini_printf ("Skipped !!!\r\n");
    
    #endif  // _PORT_TEST_
    
    
    //!*************************************************************************
    //! 5th TEST:
    //! ............ KEY's Test
    //! -
    //!*************************************************************************
        uart_mini_printf ("5th TEST - KEY's Test: ");
     db8:	8b ea       	ldi	r24, 0xAB	; 171
     dba:	92 e0       	ldi	r25, 0x02	; 2
     dbc:	9f 93       	push	r25
     dbe:	8f 93       	push	r24
     dc0:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
     dc4:	0f 90       	pop	r0
     dc6:	0f 90       	pop	r0
    
    #ifdef _KEY_TEST_
    
        uart_mini_printf ("Push-on all keys of keyboard and INT key\r\n");
     dc8:	83 ec       	ldi	r24, 0xC3	; 195
     dca:	92 e0       	ldi	r25, 0x02	; 2
     dcc:	9f 93       	push	r25
     dce:	8f 93       	push	r24
     dd0:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
     dd4:	0f 90       	pop	r0
     dd6:	0f 90       	pop	r0
    
        led_init(); key_init();
     dd8:	0e 94 ae 13 	call	0x275c	; 0x275c <led_init>
     ddc:	0e 94 73 12 	call	0x24e6	; 0x24e6 <key_init>
        DDRD = 0; PORTD = 0x01;  // Pull-up on PORTD.0
     de0:	ea e2       	ldi	r30, 0x2A	; 42
     de2:	f0 e0       	ldi	r31, 0x00	; 0
     de4:	10 82       	st	Z, r1
     de6:	eb e2       	ldi	r30, 0x2B	; 43
     de8:	f0 e0       	ldi	r31, 0x00	; 0
     dea:	81 e0       	ldi	r24, 0x01	; 1
     dec:	80 83       	st	Z, r24
        temp1 = NO_BUTTON;
     dee:	1b 86       	std	Y+11, r1	; 0x0b
        key_index = 0x00;
     df0:	1d 86       	std	Y+13, r1	; 0x0d
        
        uart_mini_printf ("           KEY's =");
     df2:	8e ee       	ldi	r24, 0xEE	; 238
     df4:	92 e0       	ldi	r25, 0x02	; 2
     df6:	9f 93       	push	r25
     df8:	8f 93       	push	r24
     dfa:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
     dfe:	0f 90       	pop	r0
     e00:	0f 90       	pop	r0
        while (temp1!=(ALL_BUTTONS | (1<<PORTD0)))
     e02:	e0 c0       	rjmp	.+448    	; 0xfc4 <main+0xeee>
        {
            temp2 = ((~PIND) & (1<<PORTD0)); temp1 |= temp2;
     e04:	e9 e2       	ldi	r30, 0x29	; 41
     e06:	f0 e0       	ldi	r31, 0x00	; 0
     e08:	80 81       	ld	r24, Z
     e0a:	80 95       	com	r24
     e0c:	81 70       	andi	r24, 0x01	; 1
     e0e:	8a 87       	std	Y+10, r24	; 0x0a
     e10:	9b 85       	ldd	r25, Y+11	; 0x0b
     e12:	8a 85       	ldd	r24, Y+10	; 0x0a
     e14:	89 2b       	or	r24, r25
     e16:	8b 87       	std	Y+11, r24	; 0x0b
            if (temp2 == (1<<PORTD0))             // INT key
     e18:	8a 85       	ldd	r24, Y+10	; 0x0a
     e1a:	81 30       	cpi	r24, 0x01	; 1
     e1c:	01 f5       	brne	.+64     	; 0xe5e <main+0xd88>
            {
                if ((key_index & 0x01) != 0x01)
     e1e:	8d 85       	ldd	r24, Y+13	; 0x0d
     e20:	99 27       	eor	r25, r25
     e22:	81 70       	andi	r24, 0x01	; 1
     e24:	90 70       	andi	r25, 0x00	; 0
     e26:	00 97       	sbiw	r24, 0x00	; 0
     e28:	99 f4       	brne	.+38     	; 0xe50 <main+0xd7a>
                {
                    if (key_index != 0) uart_mini_printf (" ,");
     e2a:	8d 85       	ldd	r24, Y+13	; 0x0d
     e2c:	88 23       	and	r24, r24
     e2e:	41 f0       	breq	.+16     	; 0xe40 <main+0xd6a>
     e30:	81 e0       	ldi	r24, 0x01	; 1
     e32:	93 e0       	ldi	r25, 0x03	; 3
     e34:	9f 93       	push	r25
     e36:	8f 93       	push	r24
     e38:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
     e3c:	0f 90       	pop	r0
     e3e:	0f 90       	pop	r0
                    uart_mini_printf (" INT.0");
     e40:	84 e0       	ldi	r24, 0x04	; 4
     e42:	93 e0       	ldi	r25, 0x03	; 3
     e44:	9f 93       	push	r25
     e46:	8f 93       	push	r24
     e48:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
     e4c:	0f 90       	pop	r0
     e4e:	0f 90       	pop	r0
                }
                key_index |= 0x01; Set_led(0);    // LED number 0 "ON"
     e50:	8d 85       	ldd	r24, Y+13	; 0x0d
     e52:	81 60       	ori	r24, 0x01	; 1
     e54:	8d 87       	std	Y+13, r24	; 0x0d
     e56:	61 e0       	ldi	r22, 0x01	; 1
     e58:	80 e0       	ldi	r24, 0x00	; 0
     e5a:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <write_led_number>
            }
            temp2 = get_key(); temp1 |= temp2;
     e5e:	0e 94 c1 12 	call	0x2582	; 0x2582 <get_key>
     e62:	8a 87       	std	Y+10, r24	; 0x0a
     e64:	9b 85       	ldd	r25, Y+11	; 0x0b
     e66:	8a 85       	ldd	r24, Y+10	; 0x0a
     e68:	89 2b       	or	r24, r25
     e6a:	8b 87       	std	Y+11, r24	; 0x0b
            if (temp2 == BUTTON_N)
     e6c:	8a 85       	ldd	r24, Y+10	; 0x0a
     e6e:	80 31       	cpi	r24, 0x10	; 16
     e70:	01 f5       	brne	.+64     	; 0xeb2 <main+0xddc>
            {
                if ((key_index & 0x10) != 0x10)
     e72:	8d 85       	ldd	r24, Y+13	; 0x0d
     e74:	99 27       	eor	r25, r25
     e76:	80 71       	andi	r24, 0x10	; 16
     e78:	90 70       	andi	r25, 0x00	; 0
     e7a:	00 97       	sbiw	r24, 0x00	; 0
     e7c:	99 f4       	brne	.+38     	; 0xea4 <main+0xdce>
                {
                    if (key_index != 0) uart_mini_printf (" ,");
     e7e:	8d 85       	ldd	r24, Y+13	; 0x0d
     e80:	88 23       	and	r24, r24
     e82:	41 f0       	breq	.+16     	; 0xe94 <main+0xdbe>
     e84:	81 e0       	ldi	r24, 0x01	; 1
     e86:	93 e0       	ldi	r25, 0x03	; 3
     e88:	9f 93       	push	r25
     e8a:	8f 93       	push	r24
     e8c:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
     e90:	0f 90       	pop	r0
     e92:	0f 90       	pop	r0
                    uart_mini_printf (" North");
     e94:	8b e0       	ldi	r24, 0x0B	; 11
     e96:	93 e0       	ldi	r25, 0x03	; 3
     e98:	9f 93       	push	r25
     e9a:	8f 93       	push	r24
     e9c:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
     ea0:	0f 90       	pop	r0
     ea2:	0f 90       	pop	r0
                }
                key_index |= 0x10; Set_led(4);    // LED number 4 "ON"
     ea4:	8d 85       	ldd	r24, Y+13	; 0x0d
     ea6:	80 61       	ori	r24, 0x10	; 16
     ea8:	8d 87       	std	Y+13, r24	; 0x0d
     eaa:	61 e0       	ldi	r22, 0x01	; 1
     eac:	84 e0       	ldi	r24, 0x04	; 4
     eae:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <write_led_number>
            }
            if (temp2 == BUTTON_S)
     eb2:	8a 85       	ldd	r24, Y+10	; 0x0a
     eb4:	80 38       	cpi	r24, 0x80	; 128
     eb6:	e9 f4       	brne	.+58     	; 0xef2 <main+0xe1c>
            {
                if ((key_index & 0x80) != 0x80)
     eb8:	8d 85       	ldd	r24, Y+13	; 0x0d
     eba:	88 23       	and	r24, r24
     ebc:	9c f0       	brlt	.+38     	; 0xee4 <main+0xe0e>
                {
                    if (key_index != 0) uart_mini_printf (" ,");
     ebe:	8d 85       	ldd	r24, Y+13	; 0x0d
     ec0:	88 23       	and	r24, r24
     ec2:	41 f0       	breq	.+16     	; 0xed4 <main+0xdfe>
     ec4:	81 e0       	ldi	r24, 0x01	; 1
     ec6:	93 e0       	ldi	r25, 0x03	; 3
     ec8:	9f 93       	push	r25
     eca:	8f 93       	push	r24
     ecc:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
     ed0:	0f 90       	pop	r0
     ed2:	0f 90       	pop	r0
                    uart_mini_printf (" South");
     ed4:	82 e1       	ldi	r24, 0x12	; 18
     ed6:	93 e0       	ldi	r25, 0x03	; 3
     ed8:	9f 93       	push	r25
     eda:	8f 93       	push	r24
     edc:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
     ee0:	0f 90       	pop	r0
     ee2:	0f 90       	pop	r0
                }
                key_index |= 0x80; Set_led(7);    // LED number 7 "ON"
     ee4:	8d 85       	ldd	r24, Y+13	; 0x0d
     ee6:	80 68       	ori	r24, 0x80	; 128
     ee8:	8d 87       	std	Y+13, r24	; 0x0d
     eea:	61 e0       	ldi	r22, 0x01	; 1
     eec:	87 e0       	ldi	r24, 0x07	; 7
     eee:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <write_led_number>
            }
            if (temp2 == BUTTON_W)
     ef2:	8a 85       	ldd	r24, Y+10	; 0x0a
     ef4:	80 34       	cpi	r24, 0x40	; 64
     ef6:	01 f5       	brne	.+64     	; 0xf38 <main+0xe62>
            {
                if ((key_index & 0x40) != 0x40)
     ef8:	8d 85       	ldd	r24, Y+13	; 0x0d
     efa:	99 27       	eor	r25, r25
     efc:	80 74       	andi	r24, 0x40	; 64
     efe:	90 70       	andi	r25, 0x00	; 0
     f00:	00 97       	sbiw	r24, 0x00	; 0
     f02:	99 f4       	brne	.+38     	; 0xf2a <main+0xe54>
                {
                    if (key_index != 0) uart_mini_printf (" ,");
     f04:	8d 85       	ldd	r24, Y+13	; 0x0d
     f06:	88 23       	and	r24, r24
     f08:	41 f0       	breq	.+16     	; 0xf1a <main+0xe44>
     f0a:	81 e0       	ldi	r24, 0x01	; 1
     f0c:	93 e0       	ldi	r25, 0x03	; 3
     f0e:	9f 93       	push	r25
     f10:	8f 93       	push	r24
     f12:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
     f16:	0f 90       	pop	r0
     f18:	0f 90       	pop	r0
                    uart_mini_printf (" West");
     f1a:	89 e1       	ldi	r24, 0x19	; 25
     f1c:	93 e0       	ldi	r25, 0x03	; 3
     f1e:	9f 93       	push	r25
     f20:	8f 93       	push	r24
     f22:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
     f26:	0f 90       	pop	r0
     f28:	0f 90       	pop	r0
                }
                key_index |= 0x40; Set_led(6);    // LED number 6 "ON"
     f2a:	8d 85       	ldd	r24, Y+13	; 0x0d
     f2c:	80 64       	ori	r24, 0x40	; 64
     f2e:	8d 87       	std	Y+13, r24	; 0x0d
     f30:	61 e0       	ldi	r22, 0x01	; 1
     f32:	86 e0       	ldi	r24, 0x06	; 6
     f34:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <write_led_number>
            }
            if (temp2 == BUTTON_E)
     f38:	8a 85       	ldd	r24, Y+10	; 0x0a
     f3a:	80 32       	cpi	r24, 0x20	; 32
     f3c:	01 f5       	brne	.+64     	; 0xf7e <main+0xea8>
            {
                if ((key_index & 0x20) != 0x20)
     f3e:	8d 85       	ldd	r24, Y+13	; 0x0d
     f40:	99 27       	eor	r25, r25
     f42:	80 72       	andi	r24, 0x20	; 32
     f44:	90 70       	andi	r25, 0x00	; 0
     f46:	00 97       	sbiw	r24, 0x00	; 0
     f48:	99 f4       	brne	.+38     	; 0xf70 <main+0xe9a>
                {
                    if (key_index != 0) uart_mini_printf (" ,");
     f4a:	8d 85       	ldd	r24, Y+13	; 0x0d
     f4c:	88 23       	and	r24, r24
     f4e:	41 f0       	breq	.+16     	; 0xf60 <main+0xe8a>
     f50:	81 e0       	ldi	r24, 0x01	; 1
     f52:	93 e0       	ldi	r25, 0x03	; 3
     f54:	9f 93       	push	r25
     f56:	8f 93       	push	r24
     f58:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
     f5c:	0f 90       	pop	r0
     f5e:	0f 90       	pop	r0
                    uart_mini_printf (" East");
     f60:	8f e1       	ldi	r24, 0x1F	; 31
     f62:	93 e0       	ldi	r25, 0x03	; 3
     f64:	9f 93       	push	r25
     f66:	8f 93       	push	r24
     f68:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
     f6c:	0f 90       	pop	r0
     f6e:	0f 90       	pop	r0
                }
                key_index |= 0x20; Set_led(5);    // LED number 5 "ON"
     f70:	8d 85       	ldd	r24, Y+13	; 0x0d
     f72:	80 62       	ori	r24, 0x20	; 32
     f74:	8d 87       	std	Y+13, r24	; 0x0d
     f76:	61 e0       	ldi	r22, 0x01	; 1
     f78:	85 e0       	ldi	r24, 0x05	; 5
     f7a:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <write_led_number>
            }
            if (temp2 == BUTTON_C)
     f7e:	8a 85       	ldd	r24, Y+10	; 0x0a
     f80:	84 30       	cpi	r24, 0x04	; 4
     f82:	01 f5       	brne	.+64     	; 0xfc4 <main+0xeee>
            {
                if ((key_index & 0x04) != 0x04)
     f84:	8d 85       	ldd	r24, Y+13	; 0x0d
     f86:	99 27       	eor	r25, r25
     f88:	84 70       	andi	r24, 0x04	; 4
     f8a:	90 70       	andi	r25, 0x00	; 0
     f8c:	00 97       	sbiw	r24, 0x00	; 0
     f8e:	99 f4       	brne	.+38     	; 0xfb6 <main+0xee0>
                {
                    if (key_index != 0) uart_mini_printf (" ,");
     f90:	8d 85       	ldd	r24, Y+13	; 0x0d
     f92:	88 23       	and	r24, r24
     f94:	41 f0       	breq	.+16     	; 0xfa6 <main+0xed0>
     f96:	81 e0       	ldi	r24, 0x01	; 1
     f98:	93 e0       	ldi	r25, 0x03	; 3
     f9a:	9f 93       	push	r25
     f9c:	8f 93       	push	r24
     f9e:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
     fa2:	0f 90       	pop	r0
     fa4:	0f 90       	pop	r0
                    uart_mini_printf (" Center");
     fa6:	85 e2       	ldi	r24, 0x25	; 37
     fa8:	93 e0       	ldi	r25, 0x03	; 3
     faa:	9f 93       	push	r25
     fac:	8f 93       	push	r24
     fae:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
     fb2:	0f 90       	pop	r0
     fb4:	0f 90       	pop	r0
                }
                key_index |= 0x04; Set_led(2);    // LED number 2 "ON"
     fb6:	8d 85       	ldd	r24, Y+13	; 0x0d
     fb8:	84 60       	ori	r24, 0x04	; 4
     fba:	8d 87       	std	Y+13, r24	; 0x0d
     fbc:	61 e0       	ldi	r22, 0x01	; 1
     fbe:	82 e0       	ldi	r24, 0x02	; 2
     fc0:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <write_led_number>
     fc4:	8b 85       	ldd	r24, Y+11	; 0x0b
     fc6:	85 3f       	cpi	r24, 0xF5	; 245
     fc8:	09 f0       	breq	.+2      	; 0xfcc <main+0xef6>
     fca:	1c cf       	rjmp	.-456    	; 0xe04 <main+0xd2e>
            }
        }
        uart_mini_printf ("\r\n");
     fcc:	8d e2       	ldi	r24, 0x2D	; 45
     fce:	93 e0       	ldi	r25, 0x03	; 3
     fd0:	9f 93       	push	r25
     fd2:	8f 93       	push	r24
     fd4:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
     fd8:	0f 90       	pop	r0
     fda:	0f 90       	pop	r0
        
        uart_mini_printf ("         - Test OK\r\n");
     fdc:	88 ef       	ldi	r24, 0xF8	; 248
     fde:	91 e0       	ldi	r25, 0x01	; 1
     fe0:	9f 93       	push	r25
     fe2:	8f 93       	push	r24
     fe4:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
     fe8:	0f 90       	pop	r0
     fea:	0f 90       	pop	r0
        wait_for(100); while (get_key() != 0); wait_for(100);
     fec:	84 e6       	ldi	r24, 0x64	; 100
     fee:	90 e0       	ldi	r25, 0x00	; 0
     ff0:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
     ff4:	0e 94 c1 12 	call	0x2582	; 0x2582 <get_key>
     ff8:	88 23       	and	r24, r24
     ffa:	e1 f7       	brne	.-8      	; 0xff4 <main+0xf1e>
     ffc:	84 e6       	ldi	r24, 0x64	; 100
     ffe:	90 e0       	ldi	r25, 0x00	; 0
    1000:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
        
    #else
        uart_mini_printf ("Skipped !!!\r\n");
    
    #endif  // _KEY_TEST_
    
    
    //!*************************************************************************
    //! 6th TEST:
    //! ............ Sensor Tests
    //! -
    //!*************************************************************************
        uart_mini_printf ("6th TEST - Sensor Tests:\r\n");
    1004:	80 e3       	ldi	r24, 0x30	; 48
    1006:	93 e0       	ldi	r25, 0x03	; 3
    1008:	9f 93       	push	r25
    100a:	8f 93       	push	r24
    100c:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    1010:	0f 90       	pop	r0
    1012:	0f 90       	pop	r0
    
    
    //!*************************************************************************
    //! ........................ Get Temperature Test
    //! -
    #ifdef _GET_TEMP_TEST_
    
        uart_mini_printf ("           . Get Temperature Test: (hit PC-key to output)\r\n");
    1014:	8b e4       	ldi	r24, 0x4B	; 75
    1016:	93 e0       	ldi	r25, 0x03	; 3
    1018:	9f 93       	push	r25
    101a:	8f 93       	push	r24
    101c:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    1020:	0f 90       	pop	r0
    1022:	0f 90       	pop	r0
    
        led_init(); key_init();
    1024:	0e 94 ae 13 	call	0x275c	; 0x275c <led_init>
    1028:	0e 94 73 12 	call	0x24e6	; 0x24e6 <key_init>
    
        while(1)
        {
            // Get temperature sensor
            temp_index = get_temperature ();
    102c:	0e 94 b5 15 	call	0x2b6a	; 0x2b6a <get_temperature>
    1030:	99 27       	eor	r25, r25
    1032:	87 fd       	sbrc	r24, 7
    1034:	90 95       	com	r25
    1036:	9b 8b       	std	Y+19, r25	; 0x13
    1038:	8a 8b       	std	Y+18, r24	; 0x12
            uart_mini_printf ("             = ");
    103a:	87 e8       	ldi	r24, 0x87	; 135
    103c:	93 e0       	ldi	r25, 0x03	; 3
    103e:	9f 93       	push	r25
    1040:	8f 93       	push	r24
    1042:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    1046:	0f 90       	pop	r0
    1048:	0f 90       	pop	r0
    
            if (temp_index < 0)                 // Negative
    104a:	8a 89       	ldd	r24, Y+18	; 0x12
    104c:	9b 89       	ldd	r25, Y+19	; 0x13
    104e:	99 23       	and	r25, r25
    1050:	4c f4       	brge	.+18     	; 0x1064 <main+0xf8e>
            {
                //uart_mini_printf ("-");
                temp_index = ~temp_index;
    1052:	8a 89       	ldd	r24, Y+18	; 0x12
    1054:	9b 89       	ldd	r25, Y+19	; 0x13
    1056:	80 95       	com	r24
    1058:	90 95       	com	r25
    105a:	9b 8b       	std	Y+19, r25	; 0x13
    105c:	8a 8b       	std	Y+18, r24	; 0x12
                temp1=0x80;
    105e:	80 e8       	ldi	r24, 0x80	; 128
    1060:	8b 87       	std	Y+11, r24	; 0x0b
    1062:	01 c0       	rjmp	.+2      	; 0x1066 <main+0xf90>
            }
            else                                // Positive
            {
                //uart_mini_printf ("+");
                temp1=0x00;
    1064:	1b 86       	std	Y+11, r1	; 0x0b
            }
            temp_value = (U16)(hex_to_deci_ascii(temp_index));    
    1066:	8a 89       	ldd	r24, Y+18	; 0x12
    1068:	9b 89       	ldd	r25, Y+19	; 0x13
    106a:	0e 94 8b 10 	call	0x2116	; 0x2116 <hex_to_deci_ascii>
    106e:	dc 01       	movw	r26, r24
    1070:	cb 01       	movw	r24, r22
    1072:	99 8b       	std	Y+17, r25	; 0x11
    1074:	88 8b       	std	Y+16, r24	; 0x10
            write_led( temp1 | ((U8)((temp_value>>4) & 0xF0)|(temp_value & 0x0F)));
    1076:	88 89       	ldd	r24, Y+16	; 0x10
    1078:	99 89       	ldd	r25, Y+17	; 0x11
    107a:	92 95       	swap	r25
    107c:	82 95       	swap	r24
    107e:	8f 70       	andi	r24, 0x0F	; 15
    1080:	89 27       	eor	r24, r25
    1082:	9f 70       	andi	r25, 0x0F	; 15
    1084:	89 27       	eor	r24, r25
    1086:	98 2f       	mov	r25, r24
    1088:	90 7f       	andi	r25, 0xF0	; 240
    108a:	88 89       	ldd	r24, Y+16	; 0x10
    108c:	8f 70       	andi	r24, 0x0F	; 15
    108e:	98 2b       	or	r25, r24
    1090:	8b 85       	ldd	r24, Y+11	; 0x0b
    1092:	89 2b       	or	r24, r25
    1094:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
        
            uart_mini_printf ("%01d °C    \r", temp_index);
    1098:	8a 89       	ldd	r24, Y+18	; 0x12
    109a:	9b 89       	ldd	r25, Y+19	; 0x13
    109c:	9f 93       	push	r25
    109e:	8f 93       	push	r24
    10a0:	87 e9       	ldi	r24, 0x97	; 151
    10a2:	93 e0       	ldi	r25, 0x03	; 3
    10a4:	9f 93       	push	r25
    10a6:	8f 93       	push	r24
    10a8:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    10ac:	0f 90       	pop	r0
    10ae:	0f 90       	pop	r0
    10b0:	0f 90       	pop	r0
    10b2:	0f 90       	pop	r0
        
            if (hyper_term == TRUE)
    10b4:	8f 81       	ldd	r24, Y+7	; 0x07
    10b6:	81 30       	cpi	r24, 0x01	; 1
    10b8:	41 f4       	brne	.+16     	; 0x10ca <main+0xff4>
            {
                if (uart_test_hit() != 0) 
    10ba:	0e 94 4b 17 	call	0x2e96	; 0x2e96 <uart_test_hit>
    10be:	88 23       	and	r24, r24
    10c0:	21 f0       	breq	.+8      	; 0x10ca <main+0xff4>
                {
                    temp1 = uart_getchar();
    10c2:	0e 94 89 17 	call	0x2f12	; 0x2f12 <uart_getchar>
    10c6:	8b 87       	std	Y+11, r24	; 0x0b
                    break;
    10c8:	05 c0       	rjmp	.+10     	; 0x10d4 <main+0xffe>
                }
            }
            if (get_key() != 0) break;
    10ca:	0e 94 c1 12 	call	0x2582	; 0x2582 <get_key>
    10ce:	88 23       	and	r24, r24
    10d0:	09 f4       	brne	.+2      	; 0x10d4 <main+0xffe>
        }
    10d2:	ac cf       	rjmp	.-168    	; 0x102c <main+0xf56>
        wait_for(100); while (get_key() != 0); wait_for(100);
    10d4:	84 e6       	ldi	r24, 0x64	; 100
    10d6:	90 e0       	ldi	r25, 0x00	; 0
    10d8:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
    10dc:	0e 94 c1 12 	call	0x2582	; 0x2582 <get_key>
    10e0:	88 23       	and	r24, r24
    10e2:	e1 f7       	brne	.-8      	; 0x10dc <main+0x1006>
    10e4:	84 e6       	ldi	r24, 0x64	; 100
    10e6:	90 e0       	ldi	r25, 0x00	; 0
    10e8:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
    
        uart_mini_printf ("\r\n");
    10ec:	8d e2       	ldi	r24, 0x2D	; 45
    10ee:	93 e0       	ldi	r25, 0x03	; 3
    10f0:	9f 93       	push	r25
    10f2:	8f 93       	push	r24
    10f4:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    10f8:	0f 90       	pop	r0
    10fa:	0f 90       	pop	r0
        
    #else
        uart_mini_printf ("           . Get Temperature Test: Skipped !!!\r\n");
    
    #endif  // _GET_TEMP_TEST_
    
    
    //!*************************************************************************
    //! ........................ Get Luminosity Test
    //! -
    #ifdef _GET_LUM_TEST_
    
        uart_mini_printf ("           . Get Luminosity  Test: (hit PC-key to output)\r\n");
    10fc:	84 ea       	ldi	r24, 0xA4	; 164
    10fe:	93 e0       	ldi	r25, 0x03	; 3
    1100:	9f 93       	push	r25
    1102:	8f 93       	push	r24
    1104:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    1108:	0f 90       	pop	r0
    110a:	0f 90       	pop	r0
        led_init(); key_init();
    110c:	0e 94 ae 13 	call	0x275c	; 0x275c <led_init>
    1110:	0e 94 73 12 	call	0x24e6	; 0x24e6 <key_init>
    
        while(1)
        {
            // Get luminosity sensor
            lumi_index = get_luminosity ();
    1114:	0e 94 35 16 	call	0x2c6a	; 0x2c6a <get_luminosity>
    1118:	8c 87       	std	Y+12, r24	; 0x0c
            uart_mini_printf ("             = ");
    111a:	87 e8       	ldi	r24, 0x87	; 135
    111c:	93 e0       	ldi	r25, 0x03	; 3
    111e:	9f 93       	push	r25
    1120:	8f 93       	push	r24
    1122:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    1126:	0f 90       	pop	r0
    1128:	0f 90       	pop	r0
            
            lum_value =hex_to_deci_ascii(lumi_index);
    112a:	8c 85       	ldd	r24, Y+12	; 0x0c
    112c:	99 27       	eor	r25, r25
    112e:	0e 94 8b 10 	call	0x2116	; 0x2116 <hex_to_deci_ascii>
    1132:	dc 01       	movw	r26, r24
    1134:	cb 01       	movw	r24, r22
    1136:	8a 8f       	std	Y+26, r24	; 0x1a
    1138:	9b 8f       	std	Y+27, r25	; 0x1b
    113a:	ac 8f       	std	Y+28, r26	; 0x1c
    113c:	bd 8f       	std	Y+29, r27	; 0x1d
            write_led( temp1 | ((U8)((lum_value>>4) & 0xF0)|(lum_value & 0x0F)));
    113e:	8a 8d       	ldd	r24, Y+26	; 0x1a
    1140:	9b 8d       	ldd	r25, Y+27	; 0x1b
    1142:	ac 8d       	ldd	r26, Y+28	; 0x1c
    1144:	bd 8d       	ldd	r27, Y+29	; 0x1d
    1146:	68 94       	set
    1148:	13 f8       	bld	r1, 3
    114a:	b6 95       	lsr	r27
    114c:	a7 95       	ror	r26
    114e:	97 95       	ror	r25
    1150:	87 95       	ror	r24
    1152:	16 94       	lsr	r1
    1154:	d1 f7       	brne	.-12     	; 0x114a <__stack+0x4b>
    1156:	98 2f       	mov	r25, r24
    1158:	90 7f       	andi	r25, 0xF0	; 240
    115a:	8a 8d       	ldd	r24, Y+26	; 0x1a
    115c:	8f 70       	andi	r24, 0x0F	; 15
    115e:	98 2b       	or	r25, r24
    1160:	8b 85       	ldd	r24, Y+11	; 0x0b
    1162:	89 2b       	or	r24, r25
    1164:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
            
            uart_mini_printf ("%01d Lux     \r", lumi_index);
    1168:	8c 85       	ldd	r24, Y+12	; 0x0c
    116a:	99 27       	eor	r25, r25
    116c:	9f 93       	push	r25
    116e:	8f 93       	push	r24
    1170:	80 ee       	ldi	r24, 0xE0	; 224
    1172:	93 e0       	ldi	r25, 0x03	; 3
    1174:	9f 93       	push	r25
    1176:	8f 93       	push	r24
    1178:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    117c:	0f 90       	pop	r0
    117e:	0f 90       	pop	r0
    1180:	0f 90       	pop	r0
    1182:	0f 90       	pop	r0
        
            if (hyper_term == TRUE)
    1184:	8f 81       	ldd	r24, Y+7	; 0x07
    1186:	81 30       	cpi	r24, 0x01	; 1
    1188:	41 f4       	brne	.+16     	; 0x119a <__stack+0x9b>
            {
                if (uart_test_hit() != 0) 
    118a:	0e 94 4b 17 	call	0x2e96	; 0x2e96 <uart_test_hit>
    118e:	88 23       	and	r24, r24
    1190:	21 f0       	breq	.+8      	; 0x119a <__stack+0x9b>
                {
                    temp1 = uart_getchar();
    1192:	0e 94 89 17 	call	0x2f12	; 0x2f12 <uart_getchar>
    1196:	8b 87       	std	Y+11, r24	; 0x0b
                    break;
    1198:	05 c0       	rjmp	.+10     	; 0x11a4 <__stack+0xa5>
                }
            }
            if (get_key() != 0) break;
    119a:	0e 94 c1 12 	call	0x2582	; 0x2582 <get_key>
    119e:	88 23       	and	r24, r24
    11a0:	09 f4       	brne	.+2      	; 0x11a4 <__stack+0xa5>
        }
    11a2:	b8 cf       	rjmp	.-144    	; 0x1114 <__stack+0x15>
        wait_for(100); while (get_key() != 0); wait_for(100);
    11a4:	84 e6       	ldi	r24, 0x64	; 100
    11a6:	90 e0       	ldi	r25, 0x00	; 0
    11a8:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
    11ac:	0e 94 c1 12 	call	0x2582	; 0x2582 <get_key>
    11b0:	88 23       	and	r24, r24
    11b2:	e1 f7       	brne	.-8      	; 0x11ac <__stack+0xad>
    11b4:	84 e6       	ldi	r24, 0x64	; 100
    11b6:	90 e0       	ldi	r25, 0x00	; 0
    11b8:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
    
        uart_mini_printf ("\r\n");
    11bc:	8d e2       	ldi	r24, 0x2D	; 45
    11be:	93 e0       	ldi	r25, 0x03	; 3
    11c0:	9f 93       	push	r25
    11c2:	8f 93       	push	r24
    11c4:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    11c8:	0f 90       	pop	r0
    11ca:	0f 90       	pop	r0
        
    #else
        uart_mini_printf ("           . Get Luminosity  Test: Skipped !!!\r\n");
    
    #endif  // _GET_LUM_TEST_
    
    //!*************************************************************************
    //! ........................ Get Vcc-In Test
    //! -
    #ifdef _GET_LUM_TEST_
    
        uart_mini_printf ("           . Get   Vcc-In    Test: (hit PC-key to output)\r\n");
    11cc:	8f ee       	ldi	r24, 0xEF	; 239
    11ce:	93 e0       	ldi	r25, 0x03	; 3
    11d0:	9f 93       	push	r25
    11d2:	8f 93       	push	r24
    11d4:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    11d8:	0f 90       	pop	r0
    11da:	0f 90       	pop	r0
    
        led_init(); key_init();
    11dc:	0e 94 ae 13 	call	0x275c	; 0x275c <led_init>
    11e0:	0e 94 73 12 	call	0x24e6	; 0x24e6 <key_init>
    
        while(1)
        {
            // Get Vin
            vin_index = get_vin ();
    11e4:	0e 94 92 16 	call	0x2d24	; 0x2d24 <get_vin>
    11e8:	9f 87       	std	Y+15, r25	; 0x0f
    11ea:	8e 87       	std	Y+14, r24	; 0x0e
            uart_mini_printf ("             = ");
    11ec:	87 e8       	ldi	r24, 0x87	; 135
    11ee:	93 e0       	ldi	r25, 0x03	; 3
    11f0:	9f 93       	push	r25
    11f2:	8f 93       	push	r24
    11f4:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    11f8:	0f 90       	pop	r0
    11fa:	0f 90       	pop	r0
    
            vin_value = hex_to_deci_ascii(vin_index);
    11fc:	8e 85       	ldd	r24, Y+14	; 0x0e
    11fe:	9f 85       	ldd	r25, Y+15	; 0x0f
    1200:	0e 94 8b 10 	call	0x2116	; 0x2116 <hex_to_deci_ascii>
    1204:	dc 01       	movw	r26, r24
    1206:	cb 01       	movw	r24, r22
    1208:	8e 8b       	std	Y+22, r24	; 0x16
    120a:	9f 8b       	std	Y+23, r25	; 0x17
    120c:	a8 8f       	std	Y+24, r26	; 0x18
    120e:	b9 8f       	std	Y+25, r27	; 0x19
            write_led((U8)(((vin_value>>12) & 0xF0) | ((vin_value>>8) & 0x0F)));
    1210:	8e 89       	ldd	r24, Y+22	; 0x16
    1212:	9f 89       	ldd	r25, Y+23	; 0x17
    1214:	a8 8d       	ldd	r26, Y+24	; 0x18
    1216:	b9 8d       	ldd	r27, Y+25	; 0x19
    1218:	07 2e       	mov	r0, r23
    121a:	7c e0       	ldi	r23, 0x0C	; 12
    121c:	b6 95       	lsr	r27
    121e:	a7 95       	ror	r26
    1220:	97 95       	ror	r25
    1222:	87 95       	ror	r24
    1224:	7a 95       	dec	r23
    1226:	d1 f7       	brne	.-12     	; 0x121c <__stack+0x11d>
    1228:	70 2d       	mov	r23, r0
    122a:	28 2f       	mov	r18, r24
    122c:	20 7f       	andi	r18, 0xF0	; 240
    122e:	8e 89       	ldd	r24, Y+22	; 0x16
    1230:	9f 89       	ldd	r25, Y+23	; 0x17
    1232:	a8 8d       	ldd	r26, Y+24	; 0x18
    1234:	b9 8d       	ldd	r27, Y+25	; 0x19
    1236:	89 2f       	mov	r24, r25
    1238:	9a 2f       	mov	r25, r26
    123a:	ab 2f       	mov	r26, r27
    123c:	bb 27       	eor	r27, r27
    123e:	8f 70       	andi	r24, 0x0F	; 15
    1240:	82 2b       	or	r24, r18
    1242:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
            
            uart_putchar ((U8)(vin_value>>24));
    1246:	8e 89       	ldd	r24, Y+22	; 0x16
    1248:	9f 89       	ldd	r25, Y+23	; 0x17
    124a:	a8 8d       	ldd	r26, Y+24	; 0x18
    124c:	b9 8d       	ldd	r27, Y+25	; 0x19
    124e:	8b 2f       	mov	r24, r27
    1250:	99 27       	eor	r25, r25
    1252:	aa 27       	eor	r26, r26
    1254:	bb 27       	eor	r27, r27
    1256:	0e 94 5d 17 	call	0x2eba	; 0x2eba <uart_putchar>
            uart_putchar ((U8)(vin_value>>16));
    125a:	8e 89       	ldd	r24, Y+22	; 0x16
    125c:	9f 89       	ldd	r25, Y+23	; 0x17
    125e:	a8 8d       	ldd	r26, Y+24	; 0x18
    1260:	b9 8d       	ldd	r27, Y+25	; 0x19
    1262:	cd 01       	movw	r24, r26
    1264:	aa 27       	eor	r26, r26
    1266:	bb 27       	eor	r27, r27
    1268:	0e 94 5d 17 	call	0x2eba	; 0x2eba <uart_putchar>
            uart_putchar ('.');
    126c:	8e e2       	ldi	r24, 0x2E	; 46
    126e:	0e 94 5d 17 	call	0x2eba	; 0x2eba <uart_putchar>
            uart_putchar ((U8)(vin_value>>8 ));
    1272:	8e 89       	ldd	r24, Y+22	; 0x16
    1274:	9f 89       	ldd	r25, Y+23	; 0x17
    1276:	a8 8d       	ldd	r26, Y+24	; 0x18
    1278:	b9 8d       	ldd	r27, Y+25	; 0x19
    127a:	89 2f       	mov	r24, r25
    127c:	9a 2f       	mov	r25, r26
    127e:	ab 2f       	mov	r26, r27
    1280:	bb 27       	eor	r27, r27
    1282:	0e 94 5d 17 	call	0x2eba	; 0x2eba <uart_putchar>
            uart_putchar ((U8)(vin_value    ));
    1286:	8e 89       	ldd	r24, Y+22	; 0x16
    1288:	0e 94 5d 17 	call	0x2eba	; 0x2eba <uart_putchar>
            uart_mini_printf (" V     \r");;
    128c:	8b e2       	ldi	r24, 0x2B	; 43
    128e:	94 e0       	ldi	r25, 0x04	; 4
    1290:	9f 93       	push	r25
    1292:	8f 93       	push	r24
    1294:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    1298:	0f 90       	pop	r0
    129a:	0f 90       	pop	r0
           
            if (hyper_term == TRUE)
    129c:	8f 81       	ldd	r24, Y+7	; 0x07
    129e:	81 30       	cpi	r24, 0x01	; 1
    12a0:	41 f4       	brne	.+16     	; 0x12b2 <__stack+0x1b3>
            {
                if (uart_test_hit() != 0) 
    12a2:	0e 94 4b 17 	call	0x2e96	; 0x2e96 <uart_test_hit>
    12a6:	88 23       	and	r24, r24
    12a8:	21 f0       	breq	.+8      	; 0x12b2 <__stack+0x1b3>
                {
                    temp1 = uart_getchar();
    12aa:	0e 94 89 17 	call	0x2f12	; 0x2f12 <uart_getchar>
    12ae:	8b 87       	std	Y+11, r24	; 0x0b
                    break;
    12b0:	05 c0       	rjmp	.+10     	; 0x12bc <__stack+0x1bd>
                }
            }
            if (get_key() != 0) break;
    12b2:	0e 94 c1 12 	call	0x2582	; 0x2582 <get_key>
    12b6:	88 23       	and	r24, r24
    12b8:	09 f4       	brne	.+2      	; 0x12bc <__stack+0x1bd>
        }
    12ba:	94 cf       	rjmp	.-216    	; 0x11e4 <__stack+0xe5>
        wait_for(100); while (get_key() != 0); wait_for(100);
    12bc:	84 e6       	ldi	r24, 0x64	; 100
    12be:	90 e0       	ldi	r25, 0x00	; 0
    12c0:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
    12c4:	0e 94 c1 12 	call	0x2582	; 0x2582 <get_key>
    12c8:	88 23       	and	r24, r24
    12ca:	e1 f7       	brne	.-8      	; 0x12c4 <__stack+0x1c5>
    12cc:	84 e6       	ldi	r24, 0x64	; 100
    12ce:	90 e0       	ldi	r25, 0x00	; 0
    12d0:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
    
        uart_mini_printf ("\r\n");
    12d4:	8d e2       	ldi	r24, 0x2D	; 45
    12d6:	93 e0       	ldi	r25, 0x03	; 3
    12d8:	9f 93       	push	r25
    12da:	8f 93       	push	r24
    12dc:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    12e0:	0f 90       	pop	r0
    12e2:	0f 90       	pop	r0
        
    #else
        uart_mini_printf ("           . Get   Vcc-In    Test: Skipped !!!\r\n");
    
    #endif  // _GET_VIN_TEST_
    
    #ifdef _GET_TEMP_TEST_
     #ifdef _GET_TEMP_TEST_
      #ifdef _GET_TEMP_TEST_
        uart_mini_printf ("         - Tests %cseem%c OK\r\n", '"', '"');
    12e4:	82 e2       	ldi	r24, 0x22	; 34
    12e6:	90 e0       	ldi	r25, 0x00	; 0
    12e8:	9f 93       	push	r25
    12ea:	8f 93       	push	r24
    12ec:	82 e2       	ldi	r24, 0x22	; 34
    12ee:	90 e0       	ldi	r25, 0x00	; 0
    12f0:	9f 93       	push	r25
    12f2:	8f 93       	push	r24
    12f4:	84 e3       	ldi	r24, 0x34	; 52
    12f6:	94 e0       	ldi	r25, 0x04	; 4
    12f8:	9f 93       	push	r25
    12fa:	8f 93       	push	r24
    12fc:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    1300:	2d b7       	in	r18, 0x3d	; 61
    1302:	3e b7       	in	r19, 0x3e	; 62
    1304:	2a 5f       	subi	r18, 0xFA	; 250
    1306:	3f 4f       	sbci	r19, 0xFF	; 255
    1308:	0f b6       	in	r0, 0x3f	; 63
    130a:	f8 94       	cli
    130c:	3e bf       	out	0x3e, r19	; 62
    130e:	0f be       	out	0x3f, r0	; 63
    1310:	2d bf       	out	0x3d, r18	; 61
      #endif
     #endif
    #endif
    
        
    //!*************************************************************************
    //! 7th TEST:
    //! ............ Audio Test
    //! -
    //!*************************************************************************
        uart_mini_printf ("7th TEST - Audio Test: ");
    1312:	83 e5       	ldi	r24, 0x53	; 83
    1314:	94 e0       	ldi	r25, 0x04	; 4
    1316:	9f 93       	push	r25
    1318:	8f 93       	push	r24
    131a:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    131e:	0f 90       	pop	r0
    1320:	0f 90       	pop	r0
    
    #ifdef _AUDIO_TEST_
    
        uart_mini_printf ("(hit <space> PC-key to output)\r\n");
    1322:	8b e6       	ldi	r24, 0x6B	; 107
    1324:	94 e0       	ldi	r25, 0x04	; 4
    1326:	9f 93       	push	r25
    1328:	8f 93       	push	r24
    132a:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    132e:	0f 90       	pop	r0
    1330:	0f 90       	pop	r0
        uart_mini_printf ("           Location of tones on PC keyboard:\r\n\n");
    1332:	8c e8       	ldi	r24, 0x8C	; 140
    1334:	94 e0       	ldi	r25, 0x04	; 4
    1336:	9f 93       	push	r25
    1338:	8f 93       	push	r24
    133a:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    133e:	0f 90       	pop	r0
    1340:	0f 90       	pop	r0
        uart_mini_printf ("           .----.----.    .----.----.    .----.----.----.    .----.----.\r\n");
    1342:	8c eb       	ldi	r24, 0xBC	; 188
    1344:	94 e0       	ldi	r25, 0x04	; 4
    1346:	9f 93       	push	r25
    1348:	8f 93       	push	r24
    134a:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    134e:	0f 90       	pop	r0
    1350:	0f 90       	pop	r0
        uart_mini_printf ("           |SOL#| LA#|    | DO#| RE#|    | FA#|SOL#| LA#|    | DO#| RE#|\r\n");
    1352:	87 e0       	ldi	r24, 0x07	; 7
    1354:	95 e0       	ldi	r25, 0x05	; 5
    1356:	9f 93       	push	r25
    1358:	8f 93       	push	r24
    135a:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    135e:	0f 90       	pop	r0
    1360:	0f 90       	pop	r0
        uart_mini_printf ("           |::::|::::|    |::::|::::|    |::::|::::|::::|    |::::|::::|\r\n");
    1362:	82 e5       	ldi	r24, 0x52	; 82
    1364:	95 e0       	ldi	r25, 0x05	; 5
    1366:	9f 93       	push	r25
    1368:	8f 93       	push	r24
    136a:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    136e:	0f 90       	pop	r0
    1370:	0f 90       	pop	r0
        uart_mini_printf ("           | a  | z  |    | r  | t  |    | u  | i  | o  |    | ^  | $  |\r\n");
    1372:	8d e9       	ldi	r24, 0x9D	; 157
    1374:	95 e0       	ldi	r25, 0x05	; 5
    1376:	9f 93       	push	r25
    1378:	8f 93       	push	r24
    137a:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    137e:	0f 90       	pop	r0
    1380:	0f 90       	pop	r0
        uart_mini_printf ("           '-.--'-.--'-.--'-.--'-.--'-.--'-.--'-.--'-.--'-.--'-.--'-.--'\r\n");
    1382:	88 ee       	ldi	r24, 0xE8	; 232
    1384:	95 e0       	ldi	r25, 0x05	; 5
    1386:	9f 93       	push	r25
    1388:	8f 93       	push	r24
    138a:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    138e:	0f 90       	pop	r0
    1390:	0f 90       	pop	r0
        uart_mini_printf ("             | q  | s  | d  | f  | g  | h  | j  | k  | l  | m  | ù  |\r\n");
    1392:	83 e3       	ldi	r24, 0x33	; 51
    1394:	96 e0       	ldi	r25, 0x06	; 6
    1396:	9f 93       	push	r25
    1398:	8f 93       	push	r24
    139a:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    139e:	0f 90       	pop	r0
    13a0:	0f 90       	pop	r0
        uart_mini_printf ("             |    |    |    |    | .. |    |    |    |    |    |    |\r\n");
    13a2:	8b e7       	ldi	r24, 0x7B	; 123
    13a4:	96 e0       	ldi	r25, 0x06	; 6
    13a6:	9f 93       	push	r25
    13a8:	8f 93       	push	r24
    13aa:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    13ae:	0f 90       	pop	r0
    13b0:	0f 90       	pop	r0
        uart_mini_printf ("             | LA | SI | DO | RE | MI | FA |SOL | LA | SI | DO | RE |\r\n");
    13b2:	83 ec       	ldi	r24, 0xC3	; 195
    13b4:	96 e0       	ldi	r25, 0x06	; 6
    13b6:	9f 93       	push	r25
    13b8:	8f 93       	push	r24
    13ba:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    13be:	0f 90       	pop	r0
    13c0:	0f 90       	pop	r0
        uart_mini_printf ("             '----'----'----'----'----'----'----'----'----'----'----'\r\n");
    13c2:	8b e0       	ldi	r24, 0x0B	; 11
    13c4:	97 e0       	ldi	r25, 0x07	; 7
    13c6:	9f 93       	push	r25
    13c8:	8f 93       	push	r24
    13ca:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    13ce:	0f 90       	pop	r0
    13d0:	0f 90       	pop	r0
    
    
        led_init();  write_led(0x0F);
    13d2:	0e 94 ae 13 	call	0x275c	; 0x275c <led_init>
    13d6:	8f e0       	ldi	r24, 0x0F	; 15
    13d8:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
        key_init();
    13dc:	0e 94 73 12 	call	0x24e6	; 0x24e6 <key_init>
        audio_init();
    13e0:	0e 94 5c 11 	call	0x22b8	; 0x22b8 <audio_init>
    
        temp1=TRUE;
    13e4:	81 e0       	ldi	r24, 0x01	; 1
    13e6:	8b 87       	std	Y+11, r24	; 0x0b
        mute=OFF;   // Mute="OFF" after init
    13e8:	1e 82       	std	Y+6, r1	; 0x06
        
        while  (temp1)
    13ea:	78 c2       	rjmp	.+1264   	; 0x18dc <__stack+0x7dd>
        {
            if (mute == OFF)
    13ec:	8e 81       	ldd	r24, Y+6	; 0x06
    13ee:	88 23       	and	r24, r24
    13f0:	61 f4       	brne	.+24     	; 0x140a <__stack+0x30b>
            {
                write_led(0x0F);
    13f2:	8f e0       	ldi	r24, 0x0F	; 15
    13f4:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
                uart_mini_printf ("         ... Mute (!) = OFF    \r");
    13f8:	83 e5       	ldi	r24, 0x53	; 83
    13fa:	97 e0       	ldi	r25, 0x07	; 7
    13fc:	9f 93       	push	r25
    13fe:	8f 93       	push	r24
    1400:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    1404:	0f 90       	pop	r0
    1406:	0f 90       	pop	r0
    1408:	0b c0       	rjmp	.+22     	; 0x1420 <__stack+0x321>
            }
            else
            {
                write_led(0x0A);
    140a:	8a e0       	ldi	r24, 0x0A	; 10
    140c:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
                uart_mini_printf ("         ... Mute (!) = ON     \r");
    1410:	84 e7       	ldi	r24, 0x74	; 116
    1412:	97 e0       	ldi	r25, 0x07	; 7
    1414:	9f 93       	push	r25
    1416:	8f 93       	push	r24
    1418:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    141c:	0f 90       	pop	r0
    141e:	0f 90       	pop	r0
            }
    
            ch_in = 0x00;
    1420:	19 86       	std	Y+9, r1	; 0x09
            if (hyper_term == TRUE) ch_in=uart_test_hit();
    1422:	8f 81       	ldd	r24, Y+7	; 0x07
    1424:	81 30       	cpi	r24, 0x01	; 1
    1426:	19 f4       	brne	.+6      	; 0x142e <__stack+0x32f>
    1428:	0e 94 4b 17 	call	0x2e96	; 0x2e96 <uart_test_hit>
    142c:	89 87       	std	Y+9, r24	; 0x09
            if (ch_in==0x00)
    142e:	89 85       	ldd	r24, Y+9	; 0x09
    1430:	88 23       	and	r24, r24
    1432:	61 f4       	brne	.+24     	; 0x144c <__stack+0x34d>
            {
                ch_in = get_key();
    1434:	0e 94 c1 12 	call	0x2582	; 0x2582 <get_key>
    1438:	89 87       	std	Y+9, r24	; 0x09
                ch_in = ((ch_in>>4) | (ch_in & 0x0F));
    143a:	89 85       	ldd	r24, Y+9	; 0x09
    143c:	82 95       	swap	r24
    143e:	8f 70       	andi	r24, 0x0F	; 15
    1440:	98 2f       	mov	r25, r24
    1442:	89 85       	ldd	r24, Y+9	; 0x09
    1444:	8f 70       	andi	r24, 0x0F	; 15
    1446:	89 2b       	or	r24, r25
    1448:	89 87       	std	Y+9, r24	; 0x09
    144a:	03 c0       	rjmp	.+6      	; 0x1452 <__stack+0x353>
            }
            else ch_in = uart_getchar();
    144c:	0e 94 89 17 	call	0x2f12	; 0x2f12 <uart_getchar>
    1450:	89 87       	std	Y+9, r24	; 0x09
            
            switch (ch_in)
    1452:	89 85       	ldd	r24, Y+9	; 0x09
    1454:	e8 2f       	mov	r30, r24
    1456:	ff 27       	eor	r31, r31
    1458:	c4 57       	subi	r28, 0x74	; 116
    145a:	df 4f       	sbci	r29, 0xFF	; 255
    145c:	f9 83       	std	Y+1, r31	; 0x01
    145e:	e8 83       	st	Y, r30
    1460:	cc 58       	subi	r28, 0x8C	; 140
    1462:	d0 40       	sbci	r29, 0x00	; 0
    1464:	c4 57       	subi	r28, 0x74	; 116
    1466:	df 4f       	sbci	r29, 0xFF	; 255
    1468:	28 81       	ld	r18, Y
    146a:	39 81       	ldd	r19, Y+1	; 0x01
    146c:	cc 58       	subi	r28, 0x8C	; 140
    146e:	d0 40       	sbci	r29, 0x00	; 0
    1470:	28 36       	cpi	r18, 0x68	; 104
    1472:	31 05       	cpc	r19, r1
    1474:	09 f4       	brne	.+2      	; 0x1478 <__stack+0x379>
    1476:	a4 c1       	rjmp	.+840    	; 0x17c0 <__stack+0x6c1>
    1478:	c4 57       	subi	r28, 0x74	; 116
    147a:	df 4f       	sbci	r29, 0xFF	; 255
    147c:	88 81       	ld	r24, Y
    147e:	99 81       	ldd	r25, Y+1	; 0x01
    1480:	cc 58       	subi	r28, 0x8C	; 140
    1482:	d0 40       	sbci	r29, 0x00	; 0
    1484:	89 36       	cpi	r24, 0x69	; 105
    1486:	91 05       	cpc	r25, r1
    1488:	0c f0       	brlt	.+2      	; 0x148c <__stack+0x38d>
    148a:	97 c0       	rjmp	.+302    	; 0x15ba <__stack+0x4bb>
    148c:	c4 57       	subi	r28, 0x74	; 116
    148e:	df 4f       	sbci	r29, 0xFF	; 255
    1490:	e8 81       	ld	r30, Y
    1492:	f9 81       	ldd	r31, Y+1	; 0x01
    1494:	cc 58       	subi	r28, 0x8C	; 140
    1496:	d0 40       	sbci	r29, 0x00	; 0
    1498:	e1 32       	cpi	r30, 0x21	; 33
    149a:	f1 05       	cpc	r31, r1
    149c:	09 f4       	brne	.+2      	; 0x14a0 <__stack+0x3a1>
    149e:	fc c1       	rjmp	.+1016   	; 0x1898 <__stack+0x799>
    14a0:	c4 57       	subi	r28, 0x74	; 116
    14a2:	df 4f       	sbci	r29, 0xFF	; 255
    14a4:	28 81       	ld	r18, Y
    14a6:	39 81       	ldd	r19, Y+1	; 0x01
    14a8:	cc 58       	subi	r28, 0x8C	; 140
    14aa:	d0 40       	sbci	r29, 0x00	; 0
    14ac:	22 32       	cpi	r18, 0x22	; 34
    14ae:	31 05       	cpc	r19, r1
    14b0:	ec f5       	brge	.+122    	; 0x152c <__stack+0x42d>
    14b2:	c4 57       	subi	r28, 0x74	; 116
    14b4:	df 4f       	sbci	r29, 0xFF	; 255
    14b6:	88 81       	ld	r24, Y
    14b8:	99 81       	ldd	r25, Y+1	; 0x01
    14ba:	cc 58       	subi	r28, 0x8C	; 140
    14bc:	d0 40       	sbci	r29, 0x00	; 0
    14be:	84 30       	cpi	r24, 0x04	; 4
    14c0:	91 05       	cpc	r25, r1
    14c2:	09 f4       	brne	.+2      	; 0x14c6 <__stack+0x3c7>
    14c4:	1f c1       	rjmp	.+574    	; 0x1704 <__stack+0x605>
    14c6:	c4 57       	subi	r28, 0x74	; 116
    14c8:	df 4f       	sbci	r29, 0xFF	; 255
    14ca:	e8 81       	ld	r30, Y
    14cc:	f9 81       	ldd	r31, Y+1	; 0x01
    14ce:	cc 58       	subi	r28, 0x8C	; 140
    14d0:	d0 40       	sbci	r29, 0x00	; 0
    14d2:	e5 30       	cpi	r30, 0x05	; 5
    14d4:	f1 05       	cpc	r31, r1
    14d6:	ac f4       	brge	.+42     	; 0x1502 <__stack+0x403>
    14d8:	c4 57       	subi	r28, 0x74	; 116
    14da:	df 4f       	sbci	r29, 0xFF	; 255
    14dc:	28 81       	ld	r18, Y
    14de:	39 81       	ldd	r19, Y+1	; 0x01
    14e0:	cc 58       	subi	r28, 0x8C	; 140
    14e2:	d0 40       	sbci	r29, 0x00	; 0
    14e4:	21 30       	cpi	r18, 0x01	; 1
    14e6:	31 05       	cpc	r19, r1
    14e8:	09 f4       	brne	.+2      	; 0x14ec <__stack+0x3ed>
    14ea:	cd c1       	rjmp	.+922    	; 0x1886 <__stack+0x787>
    14ec:	c4 57       	subi	r28, 0x74	; 116
    14ee:	df 4f       	sbci	r29, 0xFF	; 255
    14f0:	88 81       	ld	r24, Y
    14f2:	99 81       	ldd	r25, Y+1	; 0x01
    14f4:	cc 58       	subi	r28, 0x8C	; 140
    14f6:	d0 40       	sbci	r29, 0x00	; 0
    14f8:	82 30       	cpi	r24, 0x02	; 2
    14fa:	91 05       	cpc	r25, r1
    14fc:	09 f4       	brne	.+2      	; 0x1500 <__stack+0x401>
    14fe:	db c1       	rjmp	.+950    	; 0x18b6 <__stack+0x7b7>
    1500:	e9 c1       	rjmp	.+978    	; 0x18d4 <__stack+0x7d5>
    1502:	c4 57       	subi	r28, 0x74	; 116
    1504:	df 4f       	sbci	r29, 0xFF	; 255
    1506:	e8 81       	ld	r30, Y
    1508:	f9 81       	ldd	r31, Y+1	; 0x01
    150a:	cc 58       	subi	r28, 0x8C	; 140
    150c:	d0 40       	sbci	r29, 0x00	; 0
    150e:	e8 30       	cpi	r30, 0x08	; 8
    1510:	f1 05       	cpc	r31, r1
    1512:	09 f4       	brne	.+2      	; 0x1516 <__stack+0x417>
    1514:	04 c1       	rjmp	.+520    	; 0x171e <__stack+0x61f>
    1516:	c4 57       	subi	r28, 0x74	; 116
    1518:	df 4f       	sbci	r29, 0xFF	; 255
    151a:	28 81       	ld	r18, Y
    151c:	39 81       	ldd	r19, Y+1	; 0x01
    151e:	cc 58       	subi	r28, 0x8C	; 140
    1520:	d0 40       	sbci	r29, 0x00	; 0
    1522:	20 32       	cpi	r18, 0x20	; 32
    1524:	31 05       	cpc	r19, r1
    1526:	09 f4       	brne	.+2      	; 0x152a <__stack+0x42b>
    1528:	e9 c0       	rjmp	.+466    	; 0x16fc <__stack+0x5fd>
    152a:	d4 c1       	rjmp	.+936    	; 0x18d4 <__stack+0x7d5>
    152c:	c4 57       	subi	r28, 0x74	; 116
    152e:	df 4f       	sbci	r29, 0xFF	; 255
    1530:	88 81       	ld	r24, Y
    1532:	99 81       	ldd	r25, Y+1	; 0x01
    1534:	cc 58       	subi	r28, 0x8C	; 140
    1536:	d0 40       	sbci	r29, 0x00	; 0
    1538:	81 36       	cpi	r24, 0x61	; 97
    153a:	91 05       	cpc	r25, r1
    153c:	09 f4       	brne	.+2      	; 0x1540 <__stack+0x441>
    153e:	e6 c0       	rjmp	.+460    	; 0x170c <__stack+0x60d>
    1540:	c4 57       	subi	r28, 0x74	; 116
    1542:	df 4f       	sbci	r29, 0xFF	; 255
    1544:	e8 81       	ld	r30, Y
    1546:	f9 81       	ldd	r31, Y+1	; 0x01
    1548:	cc 58       	subi	r28, 0x8C	; 140
    154a:	d0 40       	sbci	r29, 0x00	; 0
    154c:	e2 36       	cpi	r30, 0x62	; 98
    154e:	f1 05       	cpc	r31, r1
    1550:	ac f4       	brge	.+42     	; 0x157c <__stack+0x47d>
    1552:	c4 57       	subi	r28, 0x74	; 116
    1554:	df 4f       	sbci	r29, 0xFF	; 255
    1556:	28 81       	ld	r18, Y
    1558:	39 81       	ldd	r19, Y+1	; 0x01
    155a:	cc 58       	subi	r28, 0x8C	; 140
    155c:	d0 40       	sbci	r29, 0x00	; 0
    155e:	24 32       	cpi	r18, 0x24	; 36
    1560:	31 05       	cpc	r19, r1
    1562:	09 f4       	brne	.+2      	; 0x1566 <__stack+0x467>
    1564:	87 c1       	rjmp	.+782    	; 0x1874 <__stack+0x775>
    1566:	c4 57       	subi	r28, 0x74	; 116
    1568:	df 4f       	sbci	r29, 0xFF	; 255
    156a:	88 81       	ld	r24, Y
    156c:	99 81       	ldd	r25, Y+1	; 0x01
    156e:	cc 58       	subi	r28, 0x8C	; 140
    1570:	d0 40       	sbci	r29, 0x00	; 0
    1572:	8e 35       	cpi	r24, 0x5E	; 94
    1574:	91 05       	cpc	r25, r1
    1576:	09 f4       	brne	.+2      	; 0x157a <__stack+0x47b>
    1578:	6b c1       	rjmp	.+726    	; 0x1850 <__stack+0x751>
    157a:	ac c1       	rjmp	.+856    	; 0x18d4 <__stack+0x7d5>
    157c:	c4 57       	subi	r28, 0x74	; 116
    157e:	df 4f       	sbci	r29, 0xFF	; 255
    1580:	e8 81       	ld	r30, Y
    1582:	f9 81       	ldd	r31, Y+1	; 0x01
    1584:	cc 58       	subi	r28, 0x8C	; 140
    1586:	d0 40       	sbci	r29, 0x00	; 0
    1588:	e6 36       	cpi	r30, 0x66	; 102
    158a:	f1 05       	cpc	r31, r1
    158c:	09 f4       	brne	.+2      	; 0x1590 <__stack+0x491>
    158e:	fd c0       	rjmp	.+506    	; 0x178a <__stack+0x68b>
    1590:	c4 57       	subi	r28, 0x74	; 116
    1592:	df 4f       	sbci	r29, 0xFF	; 255
    1594:	28 81       	ld	r18, Y
    1596:	39 81       	ldd	r19, Y+1	; 0x01
    1598:	cc 58       	subi	r28, 0x8C	; 140
    159a:	d0 40       	sbci	r29, 0x00	; 0
    159c:	27 36       	cpi	r18, 0x67	; 103
    159e:	31 05       	cpc	r19, r1
    15a0:	0c f0       	brlt	.+2      	; 0x15a4 <__stack+0x4a5>
    15a2:	05 c1       	rjmp	.+522    	; 0x17ae <__stack+0x6af>
    15a4:	c4 57       	subi	r28, 0x74	; 116
    15a6:	df 4f       	sbci	r29, 0xFF	; 255
    15a8:	88 81       	ld	r24, Y
    15aa:	99 81       	ldd	r25, Y+1	; 0x01
    15ac:	cc 58       	subi	r28, 0x8C	; 140
    15ae:	d0 40       	sbci	r29, 0x00	; 0
    15b0:	84 36       	cpi	r24, 0x64	; 100
    15b2:	91 05       	cpc	r25, r1
    15b4:	09 f4       	brne	.+2      	; 0x15b8 <__stack+0x4b9>
    15b6:	d7 c0       	rjmp	.+430    	; 0x1766 <__stack+0x667>
    15b8:	8d c1       	rjmp	.+794    	; 0x18d4 <__stack+0x7d5>
    15ba:	c4 57       	subi	r28, 0x74	; 116
    15bc:	df 4f       	sbci	r29, 0xFF	; 255
    15be:	e8 81       	ld	r30, Y
    15c0:	f9 81       	ldd	r31, Y+1	; 0x01
    15c2:	cc 58       	subi	r28, 0x8C	; 140
    15c4:	d0 40       	sbci	r29, 0x00	; 0
    15c6:	e1 37       	cpi	r30, 0x71	; 113
    15c8:	f1 05       	cpc	r31, r1
    15ca:	09 f4       	brne	.+2      	; 0x15ce <__stack+0x4cf>
    15cc:	b1 c0       	rjmp	.+354    	; 0x1730 <__stack+0x631>
    15ce:	c4 57       	subi	r28, 0x74	; 116
    15d0:	df 4f       	sbci	r29, 0xFF	; 255
    15d2:	28 81       	ld	r18, Y
    15d4:	39 81       	ldd	r19, Y+1	; 0x01
    15d6:	cc 58       	subi	r28, 0x8C	; 140
    15d8:	d0 40       	sbci	r29, 0x00	; 0
    15da:	22 37       	cpi	r18, 0x72	; 114
    15dc:	31 05       	cpc	r19, r1
    15de:	0c f0       	brlt	.+2      	; 0x15e2 <__stack+0x4e3>
    15e0:	47 c0       	rjmp	.+142    	; 0x1670 <__stack+0x571>
    15e2:	c4 57       	subi	r28, 0x74	; 116
    15e4:	df 4f       	sbci	r29, 0xFF	; 255
    15e6:	88 81       	ld	r24, Y
    15e8:	99 81       	ldd	r25, Y+1	; 0x01
    15ea:	cc 58       	subi	r28, 0x8C	; 140
    15ec:	d0 40       	sbci	r29, 0x00	; 0
    15ee:	8b 36       	cpi	r24, 0x6B	; 107
    15f0:	91 05       	cpc	r25, r1
    15f2:	09 f4       	brne	.+2      	; 0x15f6 <__stack+0x4f7>
    15f4:	09 c1       	rjmp	.+530    	; 0x1808 <__stack+0x709>
    15f6:	c4 57       	subi	r28, 0x74	; 116
    15f8:	df 4f       	sbci	r29, 0xFF	; 255
    15fa:	e8 81       	ld	r30, Y
    15fc:	f9 81       	ldd	r31, Y+1	; 0x01
    15fe:	cc 58       	subi	r28, 0x8C	; 140
    1600:	d0 40       	sbci	r29, 0x00	; 0
    1602:	ec 36       	cpi	r30, 0x6C	; 108
    1604:	f1 05       	cpc	r31, r1
    1606:	ac f4       	brge	.+42     	; 0x1632 <__stack+0x533>
    1608:	c4 57       	subi	r28, 0x74	; 116
    160a:	df 4f       	sbci	r29, 0xFF	; 255
    160c:	28 81       	ld	r18, Y
    160e:	39 81       	ldd	r19, Y+1	; 0x01
    1610:	cc 58       	subi	r28, 0x8C	; 140
    1612:	d0 40       	sbci	r29, 0x00	; 0
    1614:	29 36       	cpi	r18, 0x69	; 105
    1616:	31 05       	cpc	r19, r1
    1618:	09 f4       	brne	.+2      	; 0x161c <__stack+0x51d>
    161a:	ed c0       	rjmp	.+474    	; 0x17f6 <__stack+0x6f7>
    161c:	c4 57       	subi	r28, 0x74	; 116
    161e:	df 4f       	sbci	r29, 0xFF	; 255
    1620:	88 81       	ld	r24, Y
    1622:	99 81       	ldd	r25, Y+1	; 0x01
    1624:	cc 58       	subi	r28, 0x8C	; 140
    1626:	d0 40       	sbci	r29, 0x00	; 0
    1628:	8a 36       	cpi	r24, 0x6A	; 106
    162a:	91 05       	cpc	r25, r1
    162c:	09 f4       	brne	.+2      	; 0x1630 <__stack+0x531>
    162e:	da c0       	rjmp	.+436    	; 0x17e4 <__stack+0x6e5>
    1630:	51 c1       	rjmp	.+674    	; 0x18d4 <__stack+0x7d5>
    1632:	c4 57       	subi	r28, 0x74	; 116
    1634:	df 4f       	sbci	r29, 0xFF	; 255
    1636:	e8 81       	ld	r30, Y
    1638:	f9 81       	ldd	r31, Y+1	; 0x01
    163a:	cc 58       	subi	r28, 0x8C	; 140
    163c:	d0 40       	sbci	r29, 0x00	; 0
    163e:	ed 36       	cpi	r30, 0x6D	; 109
    1640:	f1 05       	cpc	r31, r1
    1642:	09 f4       	brne	.+2      	; 0x1646 <__stack+0x547>
    1644:	fc c0       	rjmp	.+504    	; 0x183e <__stack+0x73f>
    1646:	c4 57       	subi	r28, 0x74	; 116
    1648:	df 4f       	sbci	r29, 0xFF	; 255
    164a:	28 81       	ld	r18, Y
    164c:	39 81       	ldd	r19, Y+1	; 0x01
    164e:	cc 58       	subi	r28, 0x8C	; 140
    1650:	d0 40       	sbci	r29, 0x00	; 0
    1652:	2d 36       	cpi	r18, 0x6D	; 109
    1654:	31 05       	cpc	r19, r1
    1656:	0c f4       	brge	.+2      	; 0x165a <__stack+0x55b>
    1658:	e9 c0       	rjmp	.+466    	; 0x182c <__stack+0x72d>
    165a:	c4 57       	subi	r28, 0x74	; 116
    165c:	df 4f       	sbci	r29, 0xFF	; 255
    165e:	88 81       	ld	r24, Y
    1660:	99 81       	ldd	r25, Y+1	; 0x01
    1662:	cc 58       	subi	r28, 0x8C	; 140
    1664:	d0 40       	sbci	r29, 0x00	; 0
    1666:	8f 36       	cpi	r24, 0x6F	; 111
    1668:	91 05       	cpc	r25, r1
    166a:	09 f4       	brne	.+2      	; 0x166e <__stack+0x56f>
    166c:	d6 c0       	rjmp	.+428    	; 0x181a <__stack+0x71b>
    166e:	32 c1       	rjmp	.+612    	; 0x18d4 <__stack+0x7d5>
    1670:	c4 57       	subi	r28, 0x74	; 116
    1672:	df 4f       	sbci	r29, 0xFF	; 255
    1674:	e8 81       	ld	r30, Y
    1676:	f9 81       	ldd	r31, Y+1	; 0x01
    1678:	cc 58       	subi	r28, 0x8C	; 140
    167a:	d0 40       	sbci	r29, 0x00	; 0
    167c:	e4 37       	cpi	r30, 0x74	; 116
    167e:	f1 05       	cpc	r31, r1
    1680:	09 f4       	brne	.+2      	; 0x1684 <__stack+0x585>
    1682:	8c c0       	rjmp	.+280    	; 0x179c <__stack+0x69d>
    1684:	c4 57       	subi	r28, 0x74	; 116
    1686:	df 4f       	sbci	r29, 0xFF	; 255
    1688:	28 81       	ld	r18, Y
    168a:	39 81       	ldd	r19, Y+1	; 0x01
    168c:	cc 58       	subi	r28, 0x8C	; 140
    168e:	d0 40       	sbci	r29, 0x00	; 0
    1690:	25 37       	cpi	r18, 0x75	; 117
    1692:	31 05       	cpc	r19, r1
    1694:	ac f4       	brge	.+42     	; 0x16c0 <__stack+0x5c1>
    1696:	c4 57       	subi	r28, 0x74	; 116
    1698:	df 4f       	sbci	r29, 0xFF	; 255
    169a:	88 81       	ld	r24, Y
    169c:	99 81       	ldd	r25, Y+1	; 0x01
    169e:	cc 58       	subi	r28, 0x8C	; 140
    16a0:	d0 40       	sbci	r29, 0x00	; 0
    16a2:	82 37       	cpi	r24, 0x72	; 114
    16a4:	91 05       	cpc	r25, r1
    16a6:	09 f4       	brne	.+2      	; 0x16aa <__stack+0x5ab>
    16a8:	67 c0       	rjmp	.+206    	; 0x1778 <__stack+0x679>
    16aa:	c4 57       	subi	r28, 0x74	; 116
    16ac:	df 4f       	sbci	r29, 0xFF	; 255
    16ae:	e8 81       	ld	r30, Y
    16b0:	f9 81       	ldd	r31, Y+1	; 0x01
    16b2:	cc 58       	subi	r28, 0x8C	; 140
    16b4:	d0 40       	sbci	r29, 0x00	; 0
    16b6:	e3 37       	cpi	r30, 0x73	; 115
    16b8:	f1 05       	cpc	r31, r1
    16ba:	09 f4       	brne	.+2      	; 0x16be <__stack+0x5bf>
    16bc:	4b c0       	rjmp	.+150    	; 0x1754 <__stack+0x655>
    16be:	0a c1       	rjmp	.+532    	; 0x18d4 <__stack+0x7d5>
    16c0:	c4 57       	subi	r28, 0x74	; 116
    16c2:	df 4f       	sbci	r29, 0xFF	; 255
    16c4:	28 81       	ld	r18, Y
    16c6:	39 81       	ldd	r19, Y+1	; 0x01
    16c8:	cc 58       	subi	r28, 0x8C	; 140
    16ca:	d0 40       	sbci	r29, 0x00	; 0
    16cc:	2a 37       	cpi	r18, 0x7A	; 122
    16ce:	31 05       	cpc	r19, r1
    16d0:	c1 f1       	breq	.+112    	; 0x1742 <__stack+0x643>
    16d2:	c4 57       	subi	r28, 0x74	; 116
    16d4:	df 4f       	sbci	r29, 0xFF	; 255
    16d6:	88 81       	ld	r24, Y
    16d8:	99 81       	ldd	r25, Y+1	; 0x01
    16da:	cc 58       	subi	r28, 0x8C	; 140
    16dc:	d0 40       	sbci	r29, 0x00	; 0
    16de:	89 3f       	cpi	r24, 0xF9	; 249
    16e0:	91 05       	cpc	r25, r1
    16e2:	09 f4       	brne	.+2      	; 0x16e6 <__stack+0x5e7>
    16e4:	be c0       	rjmp	.+380    	; 0x1862 <__stack+0x763>
    16e6:	c4 57       	subi	r28, 0x74	; 116
    16e8:	df 4f       	sbci	r29, 0xFF	; 255
    16ea:	e8 81       	ld	r30, Y
    16ec:	f9 81       	ldd	r31, Y+1	; 0x01
    16ee:	cc 58       	subi	r28, 0x8C	; 140
    16f0:	d0 40       	sbci	r29, 0x00	; 0
    16f2:	e5 37       	cpi	r30, 0x75	; 117
    16f4:	f1 05       	cpc	r31, r1
    16f6:	09 f4       	brne	.+2      	; 0x16fa <__stack+0x5fb>
    16f8:	6c c0       	rjmp	.+216    	; 0x17d2 <__stack+0x6d3>
    16fa:	ec c0       	rjmp	.+472    	; 0x18d4 <__stack+0x7d5>
            {
                case 0x20:  // space
                    temp1=FALSE;
    16fc:	1b 86       	std	Y+11, r1	; 0x0b
                    audio_stop();
    16fe:	0e 94 29 12 	call	0x2452	; 0x2452 <audio_stop>
                    break;
    1702:	ec c0       	rjmp	.+472    	; 0x18dc <__stack+0x7dd>
                case 0x04:  // Center key = East or Right key
                    temp1=FALSE;
    1704:	1b 86       	std	Y+11, r1	; 0x0b
                    audio_stop();
    1706:	0e 94 29 12 	call	0x2452	; 0x2452 <audio_stop>
                    break;
    170a:	e8 c0       	rjmp	.+464    	; 0x18dc <__stack+0x7dd>
                case 'a':   // Tone G4X (French Sol#  )
                    audio_play(G4X); wait_for(150);
    170c:	83 eb       	ldi	r24, 0xB3	; 179
    170e:	94 e0       	ldi	r25, 0x04	; 4
    1710:	0e 94 bd 11 	call	0x237a	; 0x237a <audio_play>
    1714:	86 e9       	ldi	r24, 0x96	; 150
    1716:	90 e0       	ldi	r25, 0x00	; 0
    1718:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
                    break;
    171c:	df c0       	rjmp	.+446    	; 0x18dc <__stack+0x7dd>
                case 0x08:   // Tone A5 on South key or Down key
                    audio_play(A5); wait_for(150);
    171e:	80 e7       	ldi	r24, 0x70	; 112
    1720:	94 e0       	ldi	r25, 0x04	; 4
    1722:	0e 94 bd 11 	call	0x237a	; 0x237a <audio_play>
    1726:	86 e9       	ldi	r24, 0x96	; 150
    1728:	90 e0       	ldi	r25, 0x00	; 0
    172a:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
                    break;
    172e:	d6 c0       	rjmp	.+428    	; 0x18dc <__stack+0x7dd>
                case 'q':   // Tone A5  (French La  )
                    audio_play(A5); wait_for(150);
    1730:	80 e7       	ldi	r24, 0x70	; 112
    1732:	94 e0       	ldi	r25, 0x04	; 4
    1734:	0e 94 bd 11 	call	0x237a	; 0x237a <audio_play>
    1738:	86 e9       	ldi	r24, 0x96	; 150
    173a:	90 e0       	ldi	r25, 0x00	; 0
    173c:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
                    break;
    1740:	cd c0       	rjmp	.+410    	; 0x18dc <__stack+0x7dd>
                case 'z':   // Tone A5X (French La# )
                    audio_play(A5X); wait_for(150);
    1742:	80 e3       	ldi	r24, 0x30	; 48
    1744:	94 e0       	ldi	r25, 0x04	; 4
    1746:	0e 94 bd 11 	call	0x237a	; 0x237a <audio_play>
    174a:	86 e9       	ldi	r24, 0x96	; 150
    174c:	90 e0       	ldi	r25, 0x00	; 0
    174e:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
                    break;
    1752:	c4 c0       	rjmp	.+392    	; 0x18dc <__stack+0x7dd>
                case 's':   // Tone B5  (French Si  )
                    audio_play(B5); wait_for(150);
    1754:	84 ef       	ldi	r24, 0xF4	; 244
    1756:	93 e0       	ldi	r25, 0x03	; 3
    1758:	0e 94 bd 11 	call	0x237a	; 0x237a <audio_play>
    175c:	86 e9       	ldi	r24, 0x96	; 150
    175e:	90 e0       	ldi	r25, 0x00	; 0
    1760:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
                    break;
    1764:	bb c0       	rjmp	.+374    	; 0x18dc <__stack+0x7dd>
                case 'd':   // Tone C5  (French Do  )
                    audio_play(C5); wait_for(150);
    1766:	8b eb       	ldi	r24, 0xBB	; 187
    1768:	93 e0       	ldi	r25, 0x03	; 3
    176a:	0e 94 bd 11 	call	0x237a	; 0x237a <audio_play>
    176e:	86 e9       	ldi	r24, 0x96	; 150
    1770:	90 e0       	ldi	r25, 0x00	; 0
    1772:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
                    break;
    1776:	b2 c0       	rjmp	.+356    	; 0x18dc <__stack+0x7dd>
                case 'r':   // Tone C5X (French Do#  )
                    audio_play(C5X); wait_for(150);
    1778:	85 e8       	ldi	r24, 0x85	; 133
    177a:	93 e0       	ldi	r25, 0x03	; 3
    177c:	0e 94 bd 11 	call	0x237a	; 0x237a <audio_play>
    1780:	86 e9       	ldi	r24, 0x96	; 150
    1782:	90 e0       	ldi	r25, 0x00	; 0
    1784:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
                    break;
    1788:	a9 c0       	rjmp	.+338    	; 0x18dc <__stack+0x7dd>
                case 'f':   // Tone D5  (French Ré  )
                    audio_play(D5); wait_for(150);
    178a:	83 e5       	ldi	r24, 0x53	; 83
    178c:	93 e0       	ldi	r25, 0x03	; 3
    178e:	0e 94 bd 11 	call	0x237a	; 0x237a <audio_play>
    1792:	86 e9       	ldi	r24, 0x96	; 150
    1794:	90 e0       	ldi	r25, 0x00	; 0
    1796:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
                    break;
    179a:	a0 c0       	rjmp	.+320    	; 0x18dc <__stack+0x7dd>
                case 't':   // Tone D5X (French Ré# )
                    audio_play(D5X); wait_for(150);
    179c:	83 e2       	ldi	r24, 0x23	; 35
    179e:	93 e0       	ldi	r25, 0x03	; 3
    17a0:	0e 94 bd 11 	call	0x237a	; 0x237a <audio_play>
    17a4:	86 e9       	ldi	r24, 0x96	; 150
    17a6:	90 e0       	ldi	r25, 0x00	; 0
    17a8:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
                    break;
    17ac:	97 c0       	rjmp	.+302    	; 0x18dc <__stack+0x7dd>
                case 'g':   // Tone E5  (French Mi  )
                    audio_play(E5); wait_for(150);
    17ae:	86 ef       	ldi	r24, 0xF6	; 246
    17b0:	92 e0       	ldi	r25, 0x02	; 2
    17b2:	0e 94 bd 11 	call	0x237a	; 0x237a <audio_play>
    17b6:	86 e9       	ldi	r24, 0x96	; 150
    17b8:	90 e0       	ldi	r25, 0x00	; 0
    17ba:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
                    break;
    17be:	8e c0       	rjmp	.+284    	; 0x18dc <__stack+0x7dd>
                case 'h':   // Tone F5  (French Fa  )
                    audio_play(F5); wait_for(150);
    17c0:	8b ec       	ldi	r24, 0xCB	; 203
    17c2:	92 e0       	ldi	r25, 0x02	; 2
    17c4:	0e 94 bd 11 	call	0x237a	; 0x237a <audio_play>
    17c8:	86 e9       	ldi	r24, 0x96	; 150
    17ca:	90 e0       	ldi	r25, 0x00	; 0
    17cc:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
                    break;
    17d0:	85 c0       	rjmp	.+266    	; 0x18dc <__stack+0x7dd>
                case 'u':   // Tone F5X (French Fa# )
                    audio_play(F5X); wait_for(150);
    17d2:	83 ea       	ldi	r24, 0xA3	; 163
    17d4:	92 e0       	ldi	r25, 0x02	; 2
    17d6:	0e 94 bd 11 	call	0x237a	; 0x237a <audio_play>
    17da:	86 e9       	ldi	r24, 0x96	; 150
    17dc:	90 e0       	ldi	r25, 0x00	; 0
    17de:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
                    break;
    17e2:	7c c0       	rjmp	.+248    	; 0x18dc <__stack+0x7dd>
                case 'j':   // Tone G5  (French Sol )
                    audio_play(G5); wait_for(150);
    17e4:	8d e7       	ldi	r24, 0x7D	; 125
    17e6:	92 e0       	ldi	r25, 0x02	; 2
    17e8:	0e 94 bd 11 	call	0x237a	; 0x237a <audio_play>
    17ec:	86 e9       	ldi	r24, 0x96	; 150
    17ee:	90 e0       	ldi	r25, 0x00	; 0
    17f0:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
                    break;
    17f4:	73 c0       	rjmp	.+230    	; 0x18dc <__stack+0x7dd>
                case 'i':   // Tone G5X (French Sol#)
                    audio_play(G5X); wait_for(150);
    17f6:	89 e5       	ldi	r24, 0x59	; 89
    17f8:	92 e0       	ldi	r25, 0x02	; 2
    17fa:	0e 94 bd 11 	call	0x237a	; 0x237a <audio_play>
    17fe:	86 e9       	ldi	r24, 0x96	; 150
    1800:	90 e0       	ldi	r25, 0x00	; 0
    1802:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
                    break;
    1806:	6a c0       	rjmp	.+212    	; 0x18dc <__stack+0x7dd>
                case 'k':   // Tone A6  (French La  )
                    audio_play(A6); wait_for(150);
    1808:	88 e3       	ldi	r24, 0x38	; 56
    180a:	92 e0       	ldi	r25, 0x02	; 2
    180c:	0e 94 bd 11 	call	0x237a	; 0x237a <audio_play>
    1810:	86 e9       	ldi	r24, 0x96	; 150
    1812:	90 e0       	ldi	r25, 0x00	; 0
    1814:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
                    break;
    1818:	61 c0       	rjmp	.+194    	; 0x18dc <__stack+0x7dd>
                case 'o':   // Tone A6X (French La# )
                    audio_play(A6X); wait_for(150);
    181a:	88 e1       	ldi	r24, 0x18	; 24
    181c:	92 e0       	ldi	r25, 0x02	; 2
    181e:	0e 94 bd 11 	call	0x237a	; 0x237a <audio_play>
    1822:	86 e9       	ldi	r24, 0x96	; 150
    1824:	90 e0       	ldi	r25, 0x00	; 0
    1826:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
                    break;
    182a:	58 c0       	rjmp	.+176    	; 0x18dc <__stack+0x7dd>
                case 'l':   // Tone B6  (French Si  )
                    audio_play(B6); wait_for(150);
    182c:	8a ef       	ldi	r24, 0xFA	; 250
    182e:	91 e0       	ldi	r25, 0x01	; 1
    1830:	0e 94 bd 11 	call	0x237a	; 0x237a <audio_play>
    1834:	86 e9       	ldi	r24, 0x96	; 150
    1836:	90 e0       	ldi	r25, 0x00	; 0
    1838:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
                    break;
    183c:	4f c0       	rjmp	.+158    	; 0x18dc <__stack+0x7dd>
                case 'm':   // Tone C6  (French Do  )
                    audio_play(C6); wait_for(150);
    183e:	8d ed       	ldi	r24, 0xDD	; 221
    1840:	91 e0       	ldi	r25, 0x01	; 1
    1842:	0e 94 bd 11 	call	0x237a	; 0x237a <audio_play>
    1846:	86 e9       	ldi	r24, 0x96	; 150
    1848:	90 e0       	ldi	r25, 0x00	; 0
    184a:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
                    break;
    184e:	46 c0       	rjmp	.+140    	; 0x18dc <__stack+0x7dd>
                case '^':   // Tone C6X (French Do# )
                    audio_play(C6X); wait_for(150);
    1850:	82 ec       	ldi	r24, 0xC2	; 194
    1852:	91 e0       	ldi	r25, 0x01	; 1
    1854:	0e 94 bd 11 	call	0x237a	; 0x237a <audio_play>
    1858:	86 e9       	ldi	r24, 0x96	; 150
    185a:	90 e0       	ldi	r25, 0x00	; 0
    185c:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
                    break;
    1860:	3d c0       	rjmp	.+122    	; 0x18dc <__stack+0x7dd>
                case 'ù':   // Tone D6  (French Ré  )
                    audio_play(D6); wait_for(150);
    1862:	89 ea       	ldi	r24, 0xA9	; 169
    1864:	91 e0       	ldi	r25, 0x01	; 1
    1866:	0e 94 bd 11 	call	0x237a	; 0x237a <audio_play>
    186a:	86 e9       	ldi	r24, 0x96	; 150
    186c:	90 e0       	ldi	r25, 0x00	; 0
    186e:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
                    break;
    1872:	34 c0       	rjmp	.+104    	; 0x18dc <__stack+0x7dd>
                case '$':   // Tone D6X (French Ré# )
                    audio_play(D6X); wait_for(150);
    1874:	81 e9       	ldi	r24, 0x91	; 145
    1876:	91 e0       	ldi	r25, 0x01	; 1
    1878:	0e 94 bd 11 	call	0x237a	; 0x237a <audio_play>
    187c:	86 e9       	ldi	r24, 0x96	; 150
    187e:	90 e0       	ldi	r25, 0x00	; 0
    1880:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
                    break;
    1884:	2b c0       	rjmp	.+86     	; 0x18dc <__stack+0x7dd>
                case 0x01:   // Tone D6X on North key or Up key
                    audio_play(D6X); wait_for(150);
    1886:	81 e9       	ldi	r24, 0x91	; 145
    1888:	91 e0       	ldi	r25, 0x01	; 1
    188a:	0e 94 bd 11 	call	0x237a	; 0x237a <audio_play>
    188e:	86 e9       	ldi	r24, 0x96	; 150
    1890:	90 e0       	ldi	r25, 0x00	; 0
    1892:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
                    break;
    1896:	22 c0       	rjmp	.+68     	; 0x18dc <__stack+0x7dd>
                // End of tones
                case '!':   // Mute control
                    if (mute == OFF) mute=ON;
    1898:	8e 81       	ldd	r24, Y+6	; 0x06
    189a:	88 23       	and	r24, r24
    189c:	19 f4       	brne	.+6      	; 0x18a4 <__stack+0x7a5>
    189e:	81 e0       	ldi	r24, 0x01	; 1
    18a0:	8e 83       	std	Y+6, r24	; 0x06
    18a2:	01 c0       	rjmp	.+2      	; 0x18a6 <__stack+0x7a7>
                        else mute=OFF;
    18a4:	1e 82       	std	Y+6, r1	; 0x06
                    mute_control(mute);
    18a6:	8e 81       	ldd	r24, Y+6	; 0x06
    18a8:	0e 94 4d 12 	call	0x249a	; 0x249a <mute_control>
                    wait_for(100);
    18ac:	84 e6       	ldi	r24, 0x64	; 100
    18ae:	90 e0       	ldi	r25, 0x00	; 0
    18b0:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
                    break;
    18b4:	13 c0       	rjmp	.+38     	; 0x18dc <__stack+0x7dd>
                case 0x02:   // Mute control on East key or Left key
                    if (mute == OFF) mute=ON;
    18b6:	8e 81       	ldd	r24, Y+6	; 0x06
    18b8:	88 23       	and	r24, r24
    18ba:	19 f4       	brne	.+6      	; 0x18c2 <__stack+0x7c3>
    18bc:	81 e0       	ldi	r24, 0x01	; 1
    18be:	8e 83       	std	Y+6, r24	; 0x06
    18c0:	01 c0       	rjmp	.+2      	; 0x18c4 <__stack+0x7c5>
                        else mute=OFF;
    18c2:	1e 82       	std	Y+6, r1	; 0x06
                    mute_control(mute);
    18c4:	8e 81       	ldd	r24, Y+6	; 0x06
    18c6:	0e 94 4d 12 	call	0x249a	; 0x249a <mute_control>
                    wait_for(200);
    18ca:	88 ec       	ldi	r24, 0xC8	; 200
    18cc:	90 e0       	ldi	r25, 0x00	; 0
    18ce:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
                    break;
    18d2:	04 c0       	rjmp	.+8      	; 0x18dc <__stack+0x7dd>
                default:
                    audio_play(PAUSE);
    18d4:	81 e0       	ldi	r24, 0x01	; 1
    18d6:	90 e0       	ldi	r25, 0x00	; 0
    18d8:	0e 94 bd 11 	call	0x237a	; 0x237a <audio_play>
    18dc:	8b 85       	ldd	r24, Y+11	; 0x0b
    18de:	88 23       	and	r24, r24
    18e0:	09 f0       	breq	.+2      	; 0x18e4 <__stack+0x7e5>
    18e2:	84 cd       	rjmp	.-1272   	; 0x13ec <__stack+0x2ed>
                    break;
            }
        }
        wait_for(100); while (get_key() != 0); wait_for(100);
    18e4:	84 e6       	ldi	r24, 0x64	; 100
    18e6:	90 e0       	ldi	r25, 0x00	; 0
    18e8:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
    18ec:	0e 94 c1 12 	call	0x2582	; 0x2582 <get_key>
    18f0:	88 23       	and	r24, r24
    18f2:	e1 f7       	brne	.-8      	; 0x18ec <__stack+0x7ed>
    18f4:	84 e6       	ldi	r24, 0x64	; 100
    18f6:	90 e0       	ldi	r25, 0x00	; 0
    18f8:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
    
        uart_mini_printf ("\r\n         - Test %cseems%c OK\r\n", '"', '"');
    18fc:	82 e2       	ldi	r24, 0x22	; 34
    18fe:	90 e0       	ldi	r25, 0x00	; 0
    1900:	9f 93       	push	r25
    1902:	8f 93       	push	r24
    1904:	82 e2       	ldi	r24, 0x22	; 34
    1906:	90 e0       	ldi	r25, 0x00	; 0
    1908:	9f 93       	push	r25
    190a:	8f 93       	push	r24
    190c:	85 e9       	ldi	r24, 0x95	; 149
    190e:	97 e0       	ldi	r25, 0x07	; 7
    1910:	9f 93       	push	r25
    1912:	8f 93       	push	r24
    1914:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    1918:	2d b7       	in	r18, 0x3d	; 61
    191a:	3e b7       	in	r19, 0x3e	; 62
    191c:	2a 5f       	subi	r18, 0xFA	; 250
    191e:	3f 4f       	sbci	r19, 0xFF	; 255
    1920:	0f b6       	in	r0, 0x3f	; 63
    1922:	f8 94       	cli
    1924:	3e bf       	out	0x3e, r19	; 62
    1926:	0f be       	out	0x3f, r0	; 63
    1928:	2d bf       	out	0x3d, r18	; 61
    
    #else
        uart_mini_printf ("Skipped !!!\r\n");
    
    #endif  // _AUDIO_TEST_
    
    
    //!*************************************************************************
    //! 8th TEST:
    //! ............ RTC Test
    //! -
    //!*************************************************************************
        uart_mini_printf ("8th TEST - RTC Test: ");
    192a:	86 eb       	ldi	r24, 0xB6	; 182
    192c:	97 e0       	ldi	r25, 0x07	; 7
    192e:	9f 93       	push	r25
    1930:	8f 93       	push	r24
    1932:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    1936:	0f 90       	pop	r0
    1938:	0f 90       	pop	r0
    
    #ifdef _RTC_TEST_
    
        uart_mini_printf ("(hit PC-key to output)\r\n");
    193a:	8c ec       	ldi	r24, 0xCC	; 204
    193c:	97 e0       	ldi	r25, 0x07	; 7
    193e:	9f 93       	push	r25
    1940:	8f 93       	push	r24
    1942:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    1946:	0f 90       	pop	r0
    1948:	0f 90       	pop	r0
    
        led_init(); key_init();
    194a:	0e 94 ae 13 	call	0x275c	; 0x275c <led_init>
    194e:	0e 94 73 12 	call	0x24e6	; 0x24e6 <key_init>
    
        temp1=TRUE;
    1952:	81 e0       	ldi	r24, 0x01	; 1
    1954:	8b 87       	std	Y+11, r24	; 0x0b
        temp_value=0;
    1956:	19 8a       	std	Y+17, r1	; 0x11
    1958:	18 8a       	std	Y+16, r1	; 0x10
    
    
        while(1)
        {
            temp =hex_to_deci_ascii(temp_value);
    195a:	88 89       	ldd	r24, Y+16	; 0x10
    195c:	99 89       	ldd	r25, Y+17	; 0x11
    195e:	0e 94 8b 10 	call	0x2116	; 0x2116 <hex_to_deci_ascii>
    1962:	dc 01       	movw	r26, r24
    1964:	cb 01       	movw	r24, r22
    1966:	8e 8f       	std	Y+30, r24	; 0x1e
    1968:	9f 8f       	std	Y+31, r25	; 0x1f
    196a:	a8 a3       	std	Y+32, r26	; 0x20
    196c:	b9 a3       	std	Y+33, r27	; 0x21
            uart_mini_printf ("           Time = %01d s     \r", temp_value);
    196e:	88 89       	ldd	r24, Y+16	; 0x10
    1970:	99 89       	ldd	r25, Y+17	; 0x11
    1972:	9f 93       	push	r25
    1974:	8f 93       	push	r24
    1976:	85 ee       	ldi	r24, 0xE5	; 229
    1978:	97 e0       	ldi	r25, 0x07	; 7
    197a:	9f 93       	push	r25
    197c:	8f 93       	push	r24
    197e:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    1982:	0f 90       	pop	r0
    1984:	0f 90       	pop	r0
    1986:	0f 90       	pop	r0
    1988:	0f 90       	pop	r0
    
            write_led((U8)(temp_value+1)); // Count sends to LEDs every 1 seconde
    198a:	88 89       	ldd	r24, Y+16	; 0x10
    198c:	8f 5f       	subi	r24, 0xFF	; 255
    198e:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
            
            temp2 = 0;
    1992:	1a 86       	std	Y+10, r1	; 0x0a
            // Count divided in 10 to be able to get a break
            for(temp1=0; temp1<10; temp1++)
    1994:	1b 86       	std	Y+11, r1	; 0x0b
    1996:	19 c0       	rjmp	.+50     	; 0x19ca <__stack+0x8cb>
            {
                wait_for(100);          // Call for RTC
    1998:	84 e6       	ldi	r24, 0x64	; 100
    199a:	90 e0       	ldi	r25, 0x00	; 0
    199c:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
                if (hyper_term == TRUE)
    19a0:	8f 81       	ldd	r24, Y+7	; 0x07
    19a2:	81 30       	cpi	r24, 0x01	; 1
    19a4:	49 f4       	brne	.+18     	; 0x19b8 <__stack+0x8b9>
                {
                    if (uart_test_hit() != 0)
    19a6:	0e 94 4b 17 	call	0x2e96	; 0x2e96 <uart_test_hit>
    19aa:	88 23       	and	r24, r24
    19ac:	29 f0       	breq	.+10     	; 0x19b8 <__stack+0x8b9>
                    {
                        ch_in = uart_getchar();
    19ae:	0e 94 89 17 	call	0x2f12	; 0x2f12 <uart_getchar>
    19b2:	89 87       	std	Y+9, r24	; 0x09
                        temp2=1;
    19b4:	81 e0       	ldi	r24, 0x01	; 1
    19b6:	8a 87       	std	Y+10, r24	; 0x0a
                    }
                }
                if (get_key() != 0) temp2=1;
    19b8:	0e 94 c1 12 	call	0x2582	; 0x2582 <get_key>
    19bc:	88 23       	and	r24, r24
    19be:	11 f0       	breq	.+4      	; 0x19c4 <__stack+0x8c5>
    19c0:	81 e0       	ldi	r24, 0x01	; 1
    19c2:	8a 87       	std	Y+10, r24	; 0x0a
    19c4:	8b 85       	ldd	r24, Y+11	; 0x0b
    19c6:	8f 5f       	subi	r24, 0xFF	; 255
    19c8:	8b 87       	std	Y+11, r24	; 0x0b
    19ca:	8b 85       	ldd	r24, Y+11	; 0x0b
    19cc:	8a 30       	cpi	r24, 0x0A	; 10
    19ce:	20 f3       	brcs	.-56     	; 0x1998 <__stack+0x899>
            }
            if (temp2 == 1) break;
    19d0:	8a 85       	ldd	r24, Y+10	; 0x0a
    19d2:	81 30       	cpi	r24, 0x01	; 1
    19d4:	31 f0       	breq	.+12     	; 0x19e2 <__stack+0x8e3>
            temp_value++;
    19d6:	88 89       	ldd	r24, Y+16	; 0x10
    19d8:	99 89       	ldd	r25, Y+17	; 0x11
    19da:	01 96       	adiw	r24, 0x01	; 1
    19dc:	99 8b       	std	Y+17, r25	; 0x11
    19de:	88 8b       	std	Y+16, r24	; 0x10
        }
    19e0:	bc cf       	rjmp	.-136    	; 0x195a <__stack+0x85b>
        wait_for(100); while (get_key() != 0); wait_for(100);
    19e2:	84 e6       	ldi	r24, 0x64	; 100
    19e4:	90 e0       	ldi	r25, 0x00	; 0
    19e6:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
    19ea:	0e 94 c1 12 	call	0x2582	; 0x2582 <get_key>
    19ee:	88 23       	and	r24, r24
    19f0:	e1 f7       	brne	.-8      	; 0x19ea <__stack+0x8eb>
    19f2:	84 e6       	ldi	r24, 0x64	; 100
    19f4:	90 e0       	ldi	r25, 0x00	; 0
    19f6:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
        uart_mini_printf ("\r\n         - Test %cseems%c OK\r\n", '"', '"');
    19fa:	82 e2       	ldi	r24, 0x22	; 34
    19fc:	90 e0       	ldi	r25, 0x00	; 0
    19fe:	9f 93       	push	r25
    1a00:	8f 93       	push	r24
    1a02:	82 e2       	ldi	r24, 0x22	; 34
    1a04:	90 e0       	ldi	r25, 0x00	; 0
    1a06:	9f 93       	push	r25
    1a08:	8f 93       	push	r24
    1a0a:	85 e9       	ldi	r24, 0x95	; 149
    1a0c:	97 e0       	ldi	r25, 0x07	; 7
    1a0e:	9f 93       	push	r25
    1a10:	8f 93       	push	r24
    1a12:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    1a16:	8d b7       	in	r24, 0x3d	; 61
    1a18:	9e b7       	in	r25, 0x3e	; 62
    1a1a:	06 96       	adiw	r24, 0x06	; 6
    1a1c:	0f b6       	in	r0, 0x3f	; 63
    1a1e:	f8 94       	cli
    1a20:	9e bf       	out	0x3e, r25	; 62
    1a22:	0f be       	out	0x3f, r0	; 63
    1a24:	8d bf       	out	0x3d, r24	; 61
    
    #else
        uart_mini_printf ("Skipped !!!\r\n");
    
    #endif  // _RTC_TEST_
    
    
    //!*************************************************************************
    //! 9th TEST:
    //! ............ CAN Test
    //! -
    //!*************************************************************************
        uart_mini_printf ("9th TEST - CAN Test: ");
    1a26:	84 e0       	ldi	r24, 0x04	; 4
    1a28:	98 e0       	ldi	r25, 0x08	; 8
    1a2a:	9f 93       	push	r25
    1a2c:	8f 93       	push	r24
    1a2e:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    1a32:	0f 90       	pop	r0
    1a34:	0f 90       	pop	r0
    
    #ifdef _CAN_TEST_
    
        uart_mini_printf ("(Automatic output)\r\n");
    1a36:	8a e1       	ldi	r24, 0x1A	; 26
    1a38:	98 e0       	ldi	r25, 0x08	; 8
    1a3a:	9f 93       	push	r25
    1a3c:	8f 93       	push	r24
    1a3e:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    1a42:	0f 90       	pop	r0
    1a44:	0f 90       	pop	r0
    
        led_init(); key_init();
    1a46:	0e 94 ae 13 	call	0x275c	; 0x275c <led_init>
    1a4a:	0e 94 73 12 	call	0x24e6	; 0x24e6 <key_init>
    
        // Reset de CAN controller
        CANGCON = 0x01;
    1a4e:	e8 ed       	ldi	r30, 0xD8	; 216
    1a50:	f0 e0       	ldi	r31, 0x00	; 0
    1a52:	81 e0       	ldi	r24, 0x01	; 1
    1a54:	80 83       	st	Z, r24
        
        // Init Bit Timing: 1 MBs at 8MHz
        CANBT1 = 0x00;
    1a56:	e2 ee       	ldi	r30, 0xE2	; 226
    1a58:	f0 e0       	ldi	r31, 0x00	; 0
    1a5a:	10 82       	st	Z, r1
        CANBT2 = 0x04;
    1a5c:	e3 ee       	ldi	r30, 0xE3	; 227
    1a5e:	f0 e0       	ldi	r31, 0x00	; 0
    1a60:	84 e0       	ldi	r24, 0x04	; 4
    1a62:	80 83       	st	Z, r24
        CANBT3 = 0x12;
    1a64:	e4 ee       	ldi	r30, 0xE4	; 228
    1a66:	f0 e0       	ldi	r31, 0x00	; 0
    1a68:	82 e1       	ldi	r24, 0x12	; 18
    1a6a:	80 83       	st	Z, r24
        
        // Reset DPRAM of the CAN controller
        for (MOb=0; MOb <15; MOb++)
    1a6c:	18 86       	std	Y+8, r1	; 0x08
    1a6e:	32 c0       	rjmp	.+100    	; 0x1ad4 <__stack+0x9d5>
        {
            CANPAGE  = (MOb << 4); // Select the message object
    1a70:	ed ee       	ldi	r30, 0xED	; 237
    1a72:	f0 e0       	ldi	r31, 0x00	; 0
    1a74:	88 85       	ldd	r24, Y+8	; 0x08
    1a76:	82 95       	swap	r24
    1a78:	80 7f       	andi	r24, 0xF0	; 240
    1a7a:	80 83       	st	Z, r24
            CANCDMOB = 0x00;
    1a7c:	ef ee       	ldi	r30, 0xEF	; 239
    1a7e:	f0 e0       	ldi	r31, 0x00	; 0
    1a80:	10 82       	st	Z, r1
            CANSTMOB = 0x00;
    1a82:	ee ee       	ldi	r30, 0xEE	; 238
    1a84:	f0 e0       	ldi	r31, 0x00	; 0
    1a86:	10 82       	st	Z, r1
            CANIDT1  = 0x00;
    1a88:	e3 ef       	ldi	r30, 0xF3	; 243
    1a8a:	f0 e0       	ldi	r31, 0x00	; 0
    1a8c:	10 82       	st	Z, r1
            CANIDT2  = 0x00;
    1a8e:	e2 ef       	ldi	r30, 0xF2	; 242
    1a90:	f0 e0       	ldi	r31, 0x00	; 0
    1a92:	10 82       	st	Z, r1
            CANIDT3  = 0x00;
    1a94:	e1 ef       	ldi	r30, 0xF1	; 241
    1a96:	f0 e0       	ldi	r31, 0x00	; 0
    1a98:	10 82       	st	Z, r1
            CANIDT4  = 0x00;
    1a9a:	e0 ef       	ldi	r30, 0xF0	; 240
    1a9c:	f0 e0       	ldi	r31, 0x00	; 0
    1a9e:	10 82       	st	Z, r1
            CANIDM1  = 0x00;
    1aa0:	e7 ef       	ldi	r30, 0xF7	; 247
    1aa2:	f0 e0       	ldi	r31, 0x00	; 0
    1aa4:	10 82       	st	Z, r1
            CANIDM2  = 0x00;
    1aa6:	e6 ef       	ldi	r30, 0xF6	; 246
    1aa8:	f0 e0       	ldi	r31, 0x00	; 0
    1aaa:	10 82       	st	Z, r1
            CANIDM3  = 0x00;
    1aac:	e5 ef       	ldi	r30, 0xF5	; 245
    1aae:	f0 e0       	ldi	r31, 0x00	; 0
    1ab0:	10 82       	st	Z, r1
            CANIDM4  = 0x00;
    1ab2:	e4 ef       	ldi	r30, 0xF4	; 244
    1ab4:	f0 e0       	ldi	r31, 0x00	; 0
    1ab6:	10 82       	st	Z, r1
            for (temp1 = 0; temp1 <8; temp1++)
    1ab8:	1b 86       	std	Y+11, r1	; 0x0b
    1aba:	06 c0       	rjmp	.+12     	; 0x1ac8 <__stack+0x9c9>
            {
                CANMSG = 0x00; // This register is auto_incremented
    1abc:	ea ef       	ldi	r30, 0xFA	; 250
    1abe:	f0 e0       	ldi	r31, 0x00	; 0
    1ac0:	10 82       	st	Z, r1
    1ac2:	8b 85       	ldd	r24, Y+11	; 0x0b
    1ac4:	8f 5f       	subi	r24, 0xFF	; 255
    1ac6:	8b 87       	std	Y+11, r24	; 0x0b
    1ac8:	8b 85       	ldd	r24, Y+11	; 0x0b
    1aca:	88 30       	cpi	r24, 0x08	; 8
    1acc:	b8 f3       	brcs	.-18     	; 0x1abc <__stack+0x9bd>
    1ace:	88 85       	ldd	r24, Y+8	; 0x08
    1ad0:	8f 5f       	subi	r24, 0xFF	; 255
    1ad2:	88 87       	std	Y+8, r24	; 0x08
    1ad4:	88 85       	ldd	r24, Y+8	; 0x08
    1ad6:	8f 30       	cpi	r24, 0x0F	; 15
    1ad8:	58 f2       	brcs	.-106    	; 0x1a70 <__stack+0x971>
            }
        }
        MOb = 3; CANPAGE = (MOb << 4);    // Select the message object nb3
    1ada:	83 e0       	ldi	r24, 0x03	; 3
    1adc:	88 87       	std	Y+8, r24	; 0x08
    1ade:	ed ee       	ldi	r30, 0xED	; 237
    1ae0:	f0 e0       	ldi	r31, 0x00	; 0
    1ae2:	88 85       	ldd	r24, Y+8	; 0x08
    1ae4:	82 95       	swap	r24
    1ae6:	80 7f       	andi	r24, 0xF0	; 240
    1ae8:	80 83       	st	Z, r24
        CANCDMOB = 0x41;                  // Tx MOb, CAN2A, 1 byte
    1aea:	ef ee       	ldi	r30, 0xEF	; 239
    1aec:	f0 e0       	ldi	r31, 0x00	; 0
    1aee:	81 e4       	ldi	r24, 0x41	; 65
    1af0:	80 83       	st	Z, r24
        CANIDT1 = 0x22; CANIDT2 = 0x20;   // ID=0x111
    1af2:	e3 ef       	ldi	r30, 0xF3	; 243
    1af4:	f0 e0       	ldi	r31, 0x00	; 0
    1af6:	82 e2       	ldi	r24, 0x22	; 34
    1af8:	80 83       	st	Z, r24
    1afa:	e2 ef       	ldi	r30, 0xF2	; 242
    1afc:	f0 e0       	ldi	r31, 0x00	; 0
    1afe:	80 e2       	ldi	r24, 0x20	; 32
    1b00:	80 83       	st	Z, r24
        CANGCON = 0x02;                   // Enable CAN macro
    1b02:	e8 ed       	ldi	r30, 0xD8	; 216
    1b04:	f0 e0       	ldi	r31, 0x00	; 0
    1b06:	82 e0       	ldi	r24, 0x02	; 2
    1b08:	80 83       	st	Z, r24
        CANEN2 = MOb;                     // Enable Tx on MOB 3
    1b0a:	ec ed       	ldi	r30, 0xDC	; 220
    1b0c:	f0 e0       	ldi	r31, 0x00	; 0
    1b0e:	88 85       	ldd	r24, Y+8	; 0x08
    1b10:	80 83       	st	Z, r24
        
        while (CANSTMOB != 0x01) // Wait for ACK error
    1b12:	0e c0       	rjmp	.+28     	; 0x1b30 <__stack+0xa31>
        {
            write_led(0x18); wait_for(100);
    1b14:	88 e1       	ldi	r24, 0x18	; 24
    1b16:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
    1b1a:	84 e6       	ldi	r24, 0x64	; 100
    1b1c:	90 e0       	ldi	r25, 0x00	; 0
    1b1e:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
            write_led(0x24); wait_for(100);
    1b22:	84 e2       	ldi	r24, 0x24	; 36
    1b24:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
    1b28:	84 e6       	ldi	r24, 0x64	; 100
    1b2a:	90 e0       	ldi	r25, 0x00	; 0
    1b2c:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
    1b30:	ee ee       	ldi	r30, 0xEE	; 238
    1b32:	f0 e0       	ldi	r31, 0x00	; 0
    1b34:	80 81       	ld	r24, Z
    1b36:	81 30       	cpi	r24, 0x01	; 1
    1b38:	69 f7       	brne	.-38     	; 0x1b14 <__stack+0xa15>
        }
        
        // CAN controller Reset
        CANGCON = 0x01;
    1b3a:	e8 ed       	ldi	r30, 0xD8	; 216
    1b3c:	f0 e0       	ldi	r31, 0x00	; 0
    1b3e:	81 e0       	ldi	r24, 0x01	; 1
    1b40:	80 83       	st	Z, r24
    
        uart_mini_printf ("         - Test OK\r\n");
    1b42:	88 ef       	ldi	r24, 0xF8	; 248
    1b44:	91 e0       	ldi	r25, 0x01	; 1
    1b46:	9f 93       	push	r25
    1b48:	8f 93       	push	r24
    1b4a:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    1b4e:	0f 90       	pop	r0
    1b50:	0f 90       	pop	r0
        
    #else
        uart_mini_printf ("Skipped !!!\r\n");
    
    #endif  // _CAN_TEST_
    
            
    //!*************************************************************************
    //! End of Tests:
    //! ............ Exit
    //! -
    //!*************************************************************************
        if (hyper_term == TRUE)
    1b52:	8f 81       	ldd	r24, Y+7	; 0x07
    1b54:	81 30       	cpi	r24, 0x01	; 1
    1b56:	61 f4       	brne	.+24     	; 0x1b70 <__stack+0xa71>
        {
            write_led(0xED);    // LEDs = 0xED like "EnD" if Hyper-Terminal
    1b58:	8d ee       	ldi	r24, 0xED	; 237
    1b5a:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
    
            //! Send test text
            uart_mini_printf ("\nEnd of Tests - If RST key is hit, the tests will restart.\r\n");
    1b5e:	8f e2       	ldi	r24, 0x2F	; 47
    1b60:	98 e0       	ldi	r25, 0x08	; 8
    1b62:	9f 93       	push	r25
    1b64:	8f 93       	push	r24
    1b66:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    1b6a:	0f 90       	pop	r0
    1b6c:	0f 90       	pop	r0
            while (1);
    1b6e:	ff cf       	rjmp	.-2      	; 0x1b6e <__stack+0xa6f>
        }
        else
        {
            eeprom_wr_block(txt_small_logo_atmel, 0, 41);
    1b70:	87 e9       	ldi	r24, 0x97	; 151
    1b72:	9c e0       	ldi	r25, 0x0C	; 12
    1b74:	49 e2       	ldi	r20, 0x29	; 41
    1b76:	50 e0       	ldi	r21, 0x00	; 0
    1b78:	60 e0       	ldi	r22, 0x00	; 0
    1b7a:	70 e0       	ldi	r23, 0x00	; 0
    1b7c:	0e 94 90 20 	call	0x4120	; 0x4120 <eeprom_wr_block>
			 
            led_init();
    1b80:	0e 94 ae 13 	call	0x275c	; 0x275c <led_init>
            while(1)    // LEDs = Ledchaser if NO Hyper-Terminal
            {
				// Ledchaser 0=>7 with LED functions
                for (temp2=0; temp2<8;temp2++)      // Endless if false
    1b84:	1a 86       	std	Y+10, r1	; 0x0a
    1b86:	0f c0       	rjmp	.+30     	; 0x1ba6 <__stack+0xaa7>
                {
                    write_led_number(temp2,1);
    1b88:	61 e0       	ldi	r22, 0x01	; 1
    1b8a:	8a 85       	ldd	r24, Y+10	; 0x0a
    1b8c:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <write_led_number>
                    wait_for(40);
    1b90:	88 e2       	ldi	r24, 0x28	; 40
    1b92:	90 e0       	ldi	r25, 0x00	; 0
    1b94:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
                    write_led_number(temp2,0);
    1b98:	60 e0       	ldi	r22, 0x00	; 0
    1b9a:	8a 85       	ldd	r24, Y+10	; 0x0a
    1b9c:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <write_led_number>
    1ba0:	8a 85       	ldd	r24, Y+10	; 0x0a
    1ba2:	8f 5f       	subi	r24, 0xFF	; 255
    1ba4:	8a 87       	std	Y+10, r24	; 0x0a
    1ba6:	8a 85       	ldd	r24, Y+10	; 0x0a
    1ba8:	88 30       	cpi	r24, 0x08	; 8
    1baa:	70 f3       	brcs	.-36     	; 0x1b88 <__stack+0xa89>
                }
				// Ledchaser 7=>0 with LED macros
				wait_for(40);
    1bac:	88 e2       	ldi	r24, 0x28	; 40
    1bae:	90 e0       	ldi	r25, 0x00	; 0
    1bb0:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
//				Set_led(7); wait_for(40); Clr_led(7);
				Set_led(6); wait_for(40); Clr_led(6);
    1bb4:	61 e0       	ldi	r22, 0x01	; 1
    1bb6:	86 e0       	ldi	r24, 0x06	; 6
    1bb8:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <write_led_number>
    1bbc:	88 e2       	ldi	r24, 0x28	; 40
    1bbe:	90 e0       	ldi	r25, 0x00	; 0
    1bc0:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
    1bc4:	60 e0       	ldi	r22, 0x00	; 0
    1bc6:	86 e0       	ldi	r24, 0x06	; 6
    1bc8:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <write_led_number>
//				Set_led(5); wait_for(40); Clr_led(5);
				Set_led(4); wait_for(40); Clr_led(4);
    1bcc:	61 e0       	ldi	r22, 0x01	; 1
    1bce:	84 e0       	ldi	r24, 0x04	; 4
    1bd0:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <write_led_number>
    1bd4:	88 e2       	ldi	r24, 0x28	; 40
    1bd6:	90 e0       	ldi	r25, 0x00	; 0
    1bd8:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
    1bdc:	60 e0       	ldi	r22, 0x00	; 0
    1bde:	84 e0       	ldi	r24, 0x04	; 4
    1be0:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <write_led_number>
//				Set_led(3); wait_for(40); Clr_led(3);
				Set_led(2); wait_for(40); Clr_led(2);
    1be4:	61 e0       	ldi	r22, 0x01	; 1
    1be6:	82 e0       	ldi	r24, 0x02	; 2
    1be8:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <write_led_number>
    1bec:	88 e2       	ldi	r24, 0x28	; 40
    1bee:	90 e0       	ldi	r25, 0x00	; 0
    1bf0:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
    1bf4:	60 e0       	ldi	r22, 0x00	; 0
    1bf6:	82 e0       	ldi	r24, 0x02	; 2
    1bf8:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <write_led_number>
//				Set_led(1); wait_for(40); Clr_led(1);
				Set_led(0); wait_for(40); Clr_led(0); 
    1bfc:	61 e0       	ldi	r22, 0x01	; 1
    1bfe:	80 e0       	ldi	r24, 0x00	; 0
    1c00:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <write_led_number>
    1c04:	88 e2       	ldi	r24, 0x28	; 40
    1c06:	90 e0       	ldi	r25, 0x00	; 0
    1c08:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
    1c0c:	60 e0       	ldi	r22, 0x00	; 0
    1c0e:	80 e0       	ldi	r24, 0x00	; 0
    1c10:	0e 94 fa 13 	call	0x27f4	; 0x27f4 <write_led_number>

            }
    1c14:	b7 cf       	rjmp	.-146    	; 0x1b84 <__stack+0xa85>
        }

    } //! ....... End of test part .............................................
    
    else
     //! ........................................................................
    //! ....... Demo part ......................................................
    //! ........................................................................
   {

        //!--- I N I T
        //! Clock prescaler Reset
        CLKPR = 0x80;  CLKPR = 0x00;
    1c16:	e1 e6       	ldi	r30, 0x61	; 97
    1c18:	f0 e0       	ldi	r31, 0x00	; 0
    1c1a:	80 e8       	ldi	r24, 0x80	; 128
    1c1c:	80 83       	st	Z, r24
    1c1e:	e1 e6       	ldi	r30, 0x61	; 97
    1c20:	f0 e0       	ldi	r31, 0x00	; 0
    1c22:	10 82       	st	Z, r1
        DDRA =0xFF;
    1c24:	e1 e2       	ldi	r30, 0x21	; 33
    1c26:	f0 e0       	ldi	r31, 0x00	; 0
    1c28:	8f ef       	ldi	r24, 0xFF	; 255
    1c2a:	80 83       	st	Z, r24
        
        //! Pull-up on TxCAN & RxCAN one by one to use bit-addressing
        CAN_PORT_DIR &= ~(1<<CAN_INPUT_PIN );
    1c2c:	aa e2       	ldi	r26, 0x2A	; 42
    1c2e:	b0 e0       	ldi	r27, 0x00	; 0
    1c30:	ea e2       	ldi	r30, 0x2A	; 42
    1c32:	f0 e0       	ldi	r31, 0x00	; 0
    1c34:	80 81       	ld	r24, Z
    1c36:	8f 7b       	andi	r24, 0xBF	; 191
    1c38:	8c 93       	st	X, r24
        CAN_PORT_DIR &= ~(1<<CAN_OUTPUT_PIN);
    1c3a:	aa e2       	ldi	r26, 0x2A	; 42
    1c3c:	b0 e0       	ldi	r27, 0x00	; 0
    1c3e:	ea e2       	ldi	r30, 0x2A	; 42
    1c40:	f0 e0       	ldi	r31, 0x00	; 0
    1c42:	80 81       	ld	r24, Z
    1c44:	8f 7d       	andi	r24, 0xDF	; 223
    1c46:	8c 93       	st	X, r24
        CAN_PORT_OUT |=  (1<<CAN_INPUT_PIN );
    1c48:	ab e2       	ldi	r26, 0x2B	; 43
    1c4a:	b0 e0       	ldi	r27, 0x00	; 0
    1c4c:	eb e2       	ldi	r30, 0x2B	; 43
    1c4e:	f0 e0       	ldi	r31, 0x00	; 0
    1c50:	80 81       	ld	r24, Z
    1c52:	80 64       	ori	r24, 0x40	; 64
    1c54:	8c 93       	st	X, r24
        CAN_PORT_OUT |=  (1<<CAN_OUTPUT_PIN);
    1c56:	ab e2       	ldi	r26, 0x2B	; 43
    1c58:	b0 e0       	ldi	r27, 0x00	; 0
    1c5a:	eb e2       	ldi	r30, 0x2B	; 43
    1c5c:	f0 e0       	ldi	r31, 0x00	; 0
    1c5e:	80 81       	ld	r24, Z
    1c60:	80 62       	ori	r24, 0x20	; 32
    1c62:	8c 93       	st	X, r24
        
        //! --- Init an get Keys configuration:
        key_init(); mode = get_key();
    1c64:	0e 94 73 12 	call	0x24e6	; 0x24e6 <key_init>
    1c68:	0e 94 c1 12 	call	0x2582	; 0x2582 <get_key>
    1c6c:	8c 83       	std	Y+4, r24	; 0x04
        
        //! --- Init LED's configuration:
        led_out = 0;
    1c6e:	19 82       	std	Y+1, r1	; 0x01
        led_init(); write_led(led_out);
    1c70:	0e 94 ae 13 	call	0x275c	; 0x275c <led_init>
    1c74:	89 81       	ldd	r24, Y+1	; 0x01
    1c76:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
        
        //! Init UART-0 at 38400 bauds
        uart_init(CONF_8BIT_NOPAR_1STOP,UART_BAUDRATE_DEMO);
    1c7a:	40 e0       	ldi	r20, 0x00	; 0
    1c7c:	56 e9       	ldi	r21, 0x96	; 150
    1c7e:	60 e0       	ldi	r22, 0x00	; 0
    1c80:	70 e0       	ldi	r23, 0x00	; 0
    1c82:	83 e0       	ldi	r24, 0x03	; 3
    1c84:	0e 94 d7 16 	call	0x2dae	; 0x2dae <uart_init>
            
        uart_mini_printf ("\r\n\n======= CAN SPY ECHO EXAMPLE =======\r\n");
    1c88:	8c e6       	ldi	r24, 0x6C	; 108
    1c8a:	98 e0       	ldi	r25, 0x08	; 8
    1c8c:	9f 93       	push	r25
    1c8e:	8f 93       	push	r24
    1c90:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    1c94:	0f 90       	pop	r0
    1c96:	0f 90       	pop	r0
        uart_mini_printf ("%s",txt_logo_atmel);
    1c98:	87 ee       	ldi	r24, 0xE7	; 231
    1c9a:	9a e0       	ldi	r25, 0x0A	; 10
    1c9c:	9f 93       	push	r25
    1c9e:	8f 93       	push	r24
    1ca0:	86 e9       	ldi	r24, 0x96	; 150
    1ca2:	98 e0       	ldi	r25, 0x08	; 8
    1ca4:	9f 93       	push	r25
    1ca6:	8f 93       	push	r24
    1ca8:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    1cac:	0f 90       	pop	r0
    1cae:	0f 90       	pop	r0
    1cb0:	0f 90       	pop	r0
    1cb2:	0f 90       	pop	r0
        if(mode==0) uart_mini_printf ("%s\r\n\n",txt_can_ana_2);
    1cb4:	8c 81       	ldd	r24, Y+4	; 0x04
    1cb6:	88 23       	and	r24, r24
    1cb8:	81 f4       	brne	.+32     	; 0x1cda <__stack+0xbdb>
    1cba:	ce 01       	movw	r24, r28
    1cbc:	87 5b       	subi	r24, 0xB7	; 183
    1cbe:	9f 4f       	sbci	r25, 0xFF	; 255
    1cc0:	9f 93       	push	r25
    1cc2:	8f 93       	push	r24
    1cc4:	89 e9       	ldi	r24, 0x99	; 153
    1cc6:	98 e0       	ldi	r25, 0x08	; 8
    1cc8:	9f 93       	push	r25
    1cca:	8f 93       	push	r24
    1ccc:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    1cd0:	0f 90       	pop	r0
    1cd2:	0f 90       	pop	r0
    1cd4:	0f 90       	pop	r0
    1cd6:	0f 90       	pop	r0
    1cd8:	0e c0       	rjmp	.+28     	; 0x1cf6 <__stack+0xbf7>
        else uart_mini_printf ("%s\r\n\n",txt_can_ana_1);
    1cda:	ce 01       	movw	r24, r28
    1cdc:	82 96       	adiw	r24, 0x22	; 34
    1cde:	9f 93       	push	r25
    1ce0:	8f 93       	push	r24
    1ce2:	89 e9       	ldi	r24, 0x99	; 153
    1ce4:	98 e0       	ldi	r25, 0x08	; 8
    1ce6:	9f 93       	push	r25
    1ce8:	8f 93       	push	r24
    1cea:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    1cee:	0f 90       	pop	r0
    1cf0:	0f 90       	pop	r0
    1cf2:	0f 90       	pop	r0
    1cf4:	0f 90       	pop	r0
        uart_mini_printf (" ... No Activity on CAN Bus ! ...\r");
    1cf6:	8f e9       	ldi	r24, 0x9F	; 159
    1cf8:	98 e0       	ldi	r25, 0x08	; 8
    1cfa:	9f 93       	push	r25
    1cfc:	8f 93       	push	r24
    1cfe:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    1d02:	0f 90       	pop	r0
    1d04:	0f 90       	pop	r0
               
        //! --- Init CAN (special AUTOBAUD)  
            //- Wait until activity on RxCAN
        while ((CAN_PORT_IN & (1<<CAN_INPUT_PIN)) != 0);
    1d06:	e9 e2       	ldi	r30, 0x29	; 41
    1d08:	f0 e0       	ldi	r31, 0x00	; 0
    1d0a:	80 81       	ld	r24, Z
    1d0c:	99 27       	eor	r25, r25
    1d0e:	80 74       	andi	r24, 0x40	; 64
    1d10:	90 70       	andi	r25, 0x00	; 0
    1d12:	00 97       	sbiw	r24, 0x00	; 0
    1d14:	c1 f7       	brne	.-16     	; 0x1d06 <__stack+0xc07>
            //- Reset CAN peripheral
        Can_reset();
    1d16:	e8 ed       	ldi	r30, 0xD8	; 216
    1d18:	f0 e0       	ldi	r31, 0x00	; 0
    1d1a:	81 e0       	ldi	r24, 0x01	; 1
    1d1c:	80 83       	st	Z, r24
            //- Set CAN Bit-timming
        can_init((U16)CAN_BAUDRATE);        // c.f. macro in "can_drv.h"
    1d1e:	80 e0       	ldi	r24, 0x00	; 0
    1d20:	0e 94 f1 20 	call	0x41e2	; 0x41e2 <can_init>
            //- Set CAN Timer Prescaler
        CANTCON = CANBT1;                   // Why not !
    1d24:	a5 ee       	ldi	r26, 0xE5	; 229
    1d26:	b0 e0       	ldi	r27, 0x00	; 0
    1d28:	e2 ee       	ldi	r30, 0xE2	; 226
    1d2a:	f0 e0       	ldi	r31, 0x00	; 0
    1d2c:	80 81       	ld	r24, Z
    1d2e:	8c 93       	st	X, r24
    1d30:	00 c0       	rjmp	.+0      	; 0x1d32 <__stack+0xc33>
        
        //! --- C O R E   O F   C A N - E C H O
        while(1)
        {
        //! CAN ECHO: WAIT FOR RECEIVED
            //! --- Init Rx data
            message.pt_data = &buffer[0];
    1d32:	fe 01       	movw	r30, r28
    1d34:	e1 58       	subi	r30, 0x81	; 129
    1d36:	ff 4f       	sbci	r31, 0xFF	; 255
    1d38:	ce 01       	movw	r24, r28
    1d3a:	89 58       	subi	r24, 0x89	; 137
    1d3c:	9f 4f       	sbci	r25, 0xFF	; 255
    1d3e:	91 87       	std	Z+9, r25	; 0x09
    1d40:	80 87       	std	Z+8, r24	; 0x08
            for(i=0; i<8; i++) buffer[i]=0;
    1d42:	1b 82       	std	Y+3, r1	; 0x03
    1d44:	0d c0       	rjmp	.+26     	; 0x1d60 <__stack+0xc61>
    1d46:	8b 81       	ldd	r24, Y+3	; 0x03
    1d48:	28 2f       	mov	r18, r24
    1d4a:	33 27       	eor	r19, r19
    1d4c:	ce 01       	movw	r24, r28
    1d4e:	89 58       	subi	r24, 0x89	; 137
    1d50:	9f 4f       	sbci	r25, 0xFF	; 255
    1d52:	fc 01       	movw	r30, r24
    1d54:	e2 0f       	add	r30, r18
    1d56:	f3 1f       	adc	r31, r19
    1d58:	10 82       	st	Z, r1
    1d5a:	8b 81       	ldd	r24, Y+3	; 0x03
    1d5c:	8f 5f       	subi	r24, 0xFF	; 255
    1d5e:	8b 83       	std	Y+3, r24	; 0x03
    1d60:	8b 81       	ldd	r24, Y+3	; 0x03
    1d62:	88 30       	cpi	r24, 0x08	; 8
    1d64:	80 f3       	brcs	.-32     	; 0x1d46 <__stack+0xc47>
        
            //! --- Rx Command
            message.cmd = CMD_RX;
    1d66:	fe 01       	movw	r30, r28
    1d68:	e1 58       	subi	r30, 0x81	; 129
    1d6a:	ff 4f       	sbci	r31, 0xFF	; 255
    1d6c:	84 e0       	ldi	r24, 0x04	; 4
    1d6e:	90 e0       	ldi	r25, 0x00	; 0
    1d70:	92 83       	std	Z+2, r25	; 0x02
    1d72:	81 83       	std	Z+1, r24	; 0x01
            
            //! --- Enable Rx
            while(can_cmd(&message) != CAN_CMD_ACCEPTED);
    1d74:	ce 01       	movw	r24, r28
    1d76:	81 58       	subi	r24, 0x81	; 129
    1d78:	9f 4f       	sbci	r25, 0xFF	; 255
    1d7a:	0e 94 1c 21 	call	0x4238	; 0x4238 <can_cmd>
    1d7e:	88 23       	and	r24, r24
    1d80:	c9 f7       	brne	.-14     	; 0x1d74 <__stack+0xc75>
            //! --- Wait for Rx completed
            while(1)
            {
                u8_temp = can_get_status(&message);
    1d82:	ce 01       	movw	r24, r28
    1d84:	81 58       	subi	r24, 0x81	; 129
    1d86:	9f 4f       	sbci	r25, 0xFF	; 255
    1d88:	0e 94 66 2a 	call	0x54cc	; 0x54cc <can_get_status>
    1d8c:	8a 83       	std	Y+2, r24	; 0x02
                if (u8_temp != CAN_STATUS_NOT_COMPLETED) break; // Out of while
    1d8e:	8a 81       	ldd	r24, Y+2	; 0x02
    1d90:	81 30       	cpi	r24, 0x01	; 1
    1d92:	09 f4       	brne	.+2      	; 0x1d96 <__stack+0xc97>
            }
    1d94:	f6 cf       	rjmp	.-20     	; 0x1d82 <__stack+0xc83>
            if (u8_temp == CAN_STATUS_ERROR) break; // Out of the function
    1d96:	8a 81       	ldd	r24, Y+2	; 0x02
    1d98:	82 30       	cpi	r24, 0x02	; 2
    1d9a:	09 f4       	brne	.+2      	; 0x1d9e <__stack+0xc9f>
    1d9c:	6c c0       	rjmp	.+216    	; 0x1e76 <__stack+0xd77>
        
        //! CAN ECHO: PRINT-UART OF CAN FRAME RECEIVED
            write_led(led_out); led_out++;
    1d9e:	89 81       	ldd	r24, Y+1	; 0x01
    1da0:	0e 94 bc 13 	call	0x2778	; 0x2778 <write_led>
    1da4:	89 81       	ldd	r24, Y+1	; 0x01
    1da6:	8f 5f       	subi	r24, 0xFF	; 255
    1da8:	89 83       	std	Y+1, r24	; 0x01
            spy_printing(RXCAN, &message);
    1daa:	ce 01       	movw	r24, r28
    1dac:	81 58       	subi	r24, 0x81	; 129
    1dae:	9f 4f       	sbci	r25, 0xFF	; 255
    1db0:	bc 01       	movw	r22, r24
    1db2:	82 e5       	ldi	r24, 0x52	; 82
    1db4:	0e 94 49 0f 	call	0x1e92	; 0x1e92 <spy_printing>
        
            //! ---- Exit if CAN ID == 0
            if (message.id.ext == 0) break; // Out of function (CAN ERROR simulation)
    1db8:	fe 01       	movw	r30, r28
    1dba:	e1 58       	subi	r30, 0x81	; 129
    1dbc:	ff 4f       	sbci	r31, 0xFF	; 255
    1dbe:	83 81       	ldd	r24, Z+3	; 0x03
    1dc0:	94 81       	ldd	r25, Z+4	; 0x04
    1dc2:	a5 81       	ldd	r26, Z+5	; 0x05
    1dc4:	b6 81       	ldd	r27, Z+6	; 0x06
    1dc6:	00 97       	sbiw	r24, 0x00	; 0
    1dc8:	a1 05       	cpc	r26, r1
    1dca:	b1 05       	cpc	r27, r1
    1dcc:	09 f4       	brne	.+2      	; 0x1dd0 <__stack+0xcd1>
    1dce:	53 c0       	rjmp	.+166    	; 0x1e76 <__stack+0xd77>
            if (message.id.std == 0) break; // Out of function (CAN ERROR simulation)
    1dd0:	fe 01       	movw	r30, r28
    1dd2:	e1 58       	subi	r30, 0x81	; 129
    1dd4:	ff 4f       	sbci	r31, 0xFF	; 255
    1dd6:	83 81       	ldd	r24, Z+3	; 0x03
    1dd8:	94 81       	ldd	r25, Z+4	; 0x04
    1dda:	00 97       	sbiw	r24, 0x00	; 0
    1ddc:	09 f4       	brne	.+2      	; 0x1de0 <__stack+0xce1>
    1dde:	4b c0       	rjmp	.+150    	; 0x1e76 <__stack+0xd77>
            
            
        //! CAN ECHO: RESPONSE
            
            if(mode==0)
    1de0:	8c 81       	ldd	r24, Y+4	; 0x04
    1de2:	88 23       	and	r24, r24
    1de4:	09 f0       	breq	.+2      	; 0x1de8 <__stack+0xce9>
    1de6:	a5 cf       	rjmp	.-182    	; 0x1d32 <__stack+0xc33>
            {
                //! --- Init Tx data
                buffer[6] = CANSTMH;
    1de8:	e9 ef       	ldi	r30, 0xF9	; 249
    1dea:	f0 e0       	ldi	r31, 0x00	; 0
    1dec:	80 81       	ld	r24, Z
    1dee:	fe 01       	movw	r30, r28
    1df0:	e9 58       	subi	r30, 0x89	; 137
    1df2:	ff 4f       	sbci	r31, 0xFF	; 255
    1df4:	86 83       	std	Z+6, r24	; 0x06
                buffer[7] = CANSTML;
    1df6:	e8 ef       	ldi	r30, 0xF8	; 248
    1df8:	f0 e0       	ldi	r31, 0x00	; 0
    1dfa:	80 81       	ld	r24, Z
    1dfc:	fe 01       	movw	r30, r28
    1dfe:	e9 58       	subi	r30, 0x89	; 137
    1e00:	ff 4f       	sbci	r31, 0xFF	; 255
    1e02:	87 83       	std	Z+7, r24	; 0x07
                
                //! --- Tx Command
                message.id.ext++;   // Incrementation of ID to revome possible clashes
    1e04:	fe 01       	movw	r30, r28
    1e06:	e1 58       	subi	r30, 0x81	; 129
    1e08:	ff 4f       	sbci	r31, 0xFF	; 255
    1e0a:	83 81       	ldd	r24, Z+3	; 0x03
    1e0c:	94 81       	ldd	r25, Z+4	; 0x04
    1e0e:	a5 81       	ldd	r26, Z+5	; 0x05
    1e10:	b6 81       	ldd	r27, Z+6	; 0x06
    1e12:	01 96       	adiw	r24, 0x01	; 1
    1e14:	a1 1d       	adc	r26, r1
    1e16:	b1 1d       	adc	r27, r1
    1e18:	fe 01       	movw	r30, r28
    1e1a:	e1 58       	subi	r30, 0x81	; 129
    1e1c:	ff 4f       	sbci	r31, 0xFF	; 255
    1e1e:	83 83       	std	Z+3, r24	; 0x03
    1e20:	94 83       	std	Z+4, r25	; 0x04
    1e22:	a5 83       	std	Z+5, r26	; 0x05
    1e24:	b6 83       	std	Z+6, r27	; 0x06
                message.dlc = 8;
    1e26:	fe 01       	movw	r30, r28
    1e28:	e1 58       	subi	r30, 0x81	; 129
    1e2a:	ff 4f       	sbci	r31, 0xFF	; 255
    1e2c:	88 e0       	ldi	r24, 0x08	; 8
    1e2e:	87 83       	std	Z+7, r24	; 0x07
                message.cmd = CMD_TX_DATA;
    1e30:	fe 01       	movw	r30, r28
    1e32:	e1 58       	subi	r30, 0x81	; 129
    1e34:	ff 4f       	sbci	r31, 0xFF	; 255
    1e36:	82 e0       	ldi	r24, 0x02	; 2
    1e38:	90 e0       	ldi	r25, 0x00	; 0
    1e3a:	92 83       	std	Z+2, r25	; 0x02
    1e3c:	81 83       	std	Z+1, r24	; 0x01
                
                //! --- Enable Tx
                while(can_cmd(&message) != CAN_CMD_ACCEPTED);
    1e3e:	ce 01       	movw	r24, r28
    1e40:	81 58       	subi	r24, 0x81	; 129
    1e42:	9f 4f       	sbci	r25, 0xFF	; 255
    1e44:	0e 94 1c 21 	call	0x4238	; 0x4238 <can_cmd>
    1e48:	88 23       	and	r24, r24
    1e4a:	c9 f7       	brne	.-14     	; 0x1e3e <__stack+0xd3f>
                //! --- Wait for Tx completed        
                while(1)
                {
                    u8_temp = can_get_status(&message);
    1e4c:	ce 01       	movw	r24, r28
    1e4e:	81 58       	subi	r24, 0x81	; 129
    1e50:	9f 4f       	sbci	r25, 0xFF	; 255
    1e52:	0e 94 66 2a 	call	0x54cc	; 0x54cc <can_get_status>
    1e56:	8a 83       	std	Y+2, r24	; 0x02
                    if (u8_temp != CAN_STATUS_NOT_COMPLETED) break; // Out of while
    1e58:	8a 81       	ldd	r24, Y+2	; 0x02
    1e5a:	81 30       	cpi	r24, 0x01	; 1
    1e5c:	09 f4       	brne	.+2      	; 0x1e60 <__stack+0xd61>
                }
    1e5e:	f6 cf       	rjmp	.-20     	; 0x1e4c <__stack+0xd4d>
                //! CAN ECHO: PRINT-UART OF CAN FRAME TRANSMITTED
                spy_printing(TXCAN, &message);
    1e60:	ce 01       	movw	r24, r28
    1e62:	81 58       	subi	r24, 0x81	; 129
    1e64:	9f 4f       	sbci	r25, 0xFF	; 255
    1e66:	bc 01       	movw	r22, r24
    1e68:	84 e5       	ldi	r24, 0x54	; 84
    1e6a:	0e 94 49 0f 	call	0x1e92	; 0x1e92 <spy_printing>
        
                            //! ---- Exit if CAN error(s)
                if (u8_temp == CAN_STATUS_ERROR) break; // Out of function
    1e6e:	8a 81       	ldd	r24, Y+2	; 0x02
    1e70:	82 30       	cpi	r24, 0x02	; 2
    1e72:	09 f0       	breq	.+2      	; 0x1e76 <__stack+0xd77>
            }
        }
    1e74:	5e cf       	rjmp	.-324    	; 0x1d32 <__stack+0xc33>
        can_error_mode();
    1e76:	0e 94 21 10 	call	0x2042	; 0x2042 <can_error_mode>
    }
    return 0;
    1e7a:	80 e0       	ldi	r24, 0x00	; 0
    1e7c:	90 e0       	ldi	r25, 0x00	; 0
    1e7e:	c9 56       	subi	r28, 0x69	; 105
    1e80:	df 4f       	sbci	r29, 0xFF	; 255
    1e82:	0f b6       	in	r0, 0x3f	; 63
    1e84:	f8 94       	cli
    1e86:	de bf       	out	0x3e, r29	; 62
    1e88:	0f be       	out	0x3f, r0	; 63
    1e8a:	cd bf       	out	0x3d, r28	; 61
    1e8c:	df 91       	pop	r29
    1e8e:	cf 91       	pop	r28
    1e90:	08 95       	ret

00001e92 <spy_printing>:
}



//_____ F U N C T I O N S ______________________________________________________


//------------------------------------------------------------------------------
//  @fn spy_printing
//!
//! CAN communications are resumed on UART_0 and UART_1 (The UART number is at
//!   the end & at the beginning of each generated
//!
//! Note: If some key is pushed while RESET, only Spy mode is enabled.
//!
//! @warning UART's at 38400 bauds
//!
//! @param  - 'R' for receive frame, 'T' for transmit frame.
//!         - CAN message 
//!
//! @return  none
//!
//------------------------------------------------------------------------------
void spy_printing(U8 rxtx, st_cmd_t* msg)
{
    1e92:	0f 93       	push	r16
    1e94:	1f 93       	push	r17
    1e96:	cf 93       	push	r28
    1e98:	df 93       	push	r29
    1e9a:	cd b7       	in	r28, 0x3d	; 61
    1e9c:	de b7       	in	r29, 0x3e	; 62
    1e9e:	24 97       	sbiw	r28, 0x04	; 4
    1ea0:	0f b6       	in	r0, 0x3f	; 63
    1ea2:	f8 94       	cli
    1ea4:	de bf       	out	0x3e, r29	; 62
    1ea6:	0f be       	out	0x3f, r0	; 63
    1ea8:	cd bf       	out	0x3d, r28	; 61
    1eaa:	8a 83       	std	Y+2, r24	; 0x02
    1eac:	7c 83       	std	Y+4, r23	; 0x04
    1eae:	6b 83       	std	Y+3, r22	; 0x03
    U8 indx;

    if (msg->ctrl.ide) 
    1eb0:	eb 81       	ldd	r30, Y+3	; 0x03
    1eb2:	fc 81       	ldd	r31, Y+4	; 0x04
    1eb4:	84 85       	ldd	r24, Z+12	; 0x0c
    1eb6:	88 23       	and	r24, r24
    1eb8:	91 f1       	breq	.+100    	; 0x1f1e <spy_printing+0x8c>
    {
        uart_mini_printf ("%cxCAN @ %02X%02X: 0x%08lX(Ext.), L=%d, ", rxtx, CANSTMH, CANSTML, msg->id.ext, msg->dlc);
    1eba:	eb 81       	ldd	r30, Y+3	; 0x03
    1ebc:	fc 81       	ldd	r31, Y+4	; 0x04
    1ebe:	87 81       	ldd	r24, Z+7	; 0x07
    1ec0:	08 2f       	mov	r16, r24
    1ec2:	11 27       	eor	r17, r17
    1ec4:	eb 81       	ldd	r30, Y+3	; 0x03
    1ec6:	fc 81       	ldd	r31, Y+4	; 0x04
    1ec8:	23 81       	ldd	r18, Z+3	; 0x03
    1eca:	34 81       	ldd	r19, Z+4	; 0x04
    1ecc:	45 81       	ldd	r20, Z+5	; 0x05
    1ece:	56 81       	ldd	r21, Z+6	; 0x06
    1ed0:	e8 ef       	ldi	r30, 0xF8	; 248
    1ed2:	f0 e0       	ldi	r31, 0x00	; 0
    1ed4:	80 81       	ld	r24, Z
    1ed6:	a8 2f       	mov	r26, r24
    1ed8:	bb 27       	eor	r27, r27
    1eda:	e9 ef       	ldi	r30, 0xF9	; 249
    1edc:	f0 e0       	ldi	r31, 0x00	; 0
    1ede:	80 81       	ld	r24, Z
    1ee0:	68 2f       	mov	r22, r24
    1ee2:	77 27       	eor	r23, r23
    1ee4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ee6:	99 27       	eor	r25, r25
    1ee8:	1f 93       	push	r17
    1eea:	0f 93       	push	r16
    1eec:	5f 93       	push	r21
    1eee:	4f 93       	push	r20
    1ef0:	3f 93       	push	r19
    1ef2:	2f 93       	push	r18
    1ef4:	bf 93       	push	r27
    1ef6:	af 93       	push	r26
    1ef8:	7f 93       	push	r23
    1efa:	6f 93       	push	r22
    1efc:	9f 93       	push	r25
    1efe:	8f 93       	push	r24
    1f00:	87 e1       	ldi	r24, 0x17	; 23
    1f02:	99 e0       	ldi	r25, 0x09	; 9
    1f04:	9f 93       	push	r25
    1f06:	8f 93       	push	r24
    1f08:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    1f0c:	8d b7       	in	r24, 0x3d	; 61
    1f0e:	9e b7       	in	r25, 0x3e	; 62
    1f10:	0e 96       	adiw	r24, 0x0e	; 14
    1f12:	0f b6       	in	r0, 0x3f	; 63
    1f14:	f8 94       	cli
    1f16:	9e bf       	out	0x3e, r25	; 62
    1f18:	0f be       	out	0x3f, r0	; 63
    1f1a:	8d bf       	out	0x3d, r24	; 61
    1f1c:	2d c0       	rjmp	.+90     	; 0x1f78 <spy_printing+0xe6>
    }
    else
    {
        uart_mini_printf ("%cxCAN @ %02X%02X:      0x%03X(Std.), L=%d, ", rxtx, CANSTMH, CANSTML, msg->id.std, msg->dlc);
    1f1e:	eb 81       	ldd	r30, Y+3	; 0x03
    1f20:	fc 81       	ldd	r31, Y+4	; 0x04
    1f22:	87 81       	ldd	r24, Z+7	; 0x07
    1f24:	a8 2f       	mov	r26, r24
    1f26:	bb 27       	eor	r27, r27
    1f28:	eb 81       	ldd	r30, Y+3	; 0x03
    1f2a:	fc 81       	ldd	r31, Y+4	; 0x04
    1f2c:	43 81       	ldd	r20, Z+3	; 0x03
    1f2e:	54 81       	ldd	r21, Z+4	; 0x04
    1f30:	e8 ef       	ldi	r30, 0xF8	; 248
    1f32:	f0 e0       	ldi	r31, 0x00	; 0
    1f34:	80 81       	ld	r24, Z
    1f36:	68 2f       	mov	r22, r24
    1f38:	77 27       	eor	r23, r23
    1f3a:	e9 ef       	ldi	r30, 0xF9	; 249
    1f3c:	f0 e0       	ldi	r31, 0x00	; 0
    1f3e:	80 81       	ld	r24, Z
    1f40:	28 2f       	mov	r18, r24
    1f42:	33 27       	eor	r19, r19
    1f44:	8a 81       	ldd	r24, Y+2	; 0x02
    1f46:	99 27       	eor	r25, r25
    1f48:	bf 93       	push	r27
    1f4a:	af 93       	push	r26
    1f4c:	5f 93       	push	r21
    1f4e:	4f 93       	push	r20
    1f50:	7f 93       	push	r23
    1f52:	6f 93       	push	r22
    1f54:	3f 93       	push	r19
    1f56:	2f 93       	push	r18
    1f58:	9f 93       	push	r25
    1f5a:	8f 93       	push	r24
    1f5c:	80 e4       	ldi	r24, 0x40	; 64
    1f5e:	99 e0       	ldi	r25, 0x09	; 9
    1f60:	9f 93       	push	r25
    1f62:	8f 93       	push	r24
    1f64:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    1f68:	8d b7       	in	r24, 0x3d	; 61
    1f6a:	9e b7       	in	r25, 0x3e	; 62
    1f6c:	0c 96       	adiw	r24, 0x0c	; 12
    1f6e:	0f b6       	in	r0, 0x3f	; 63
    1f70:	f8 94       	cli
    1f72:	9e bf       	out	0x3e, r25	; 62
    1f74:	0f be       	out	0x3f, r0	; 63
    1f76:	8d bf       	out	0x3d, r24	; 61
    }
    if (msg->ctrl.rtr)
    1f78:	eb 81       	ldd	r30, Y+3	; 0x03
    1f7a:	fc 81       	ldd	r31, Y+4	; 0x04
    1f7c:	83 85       	ldd	r24, Z+11	; 0x0b
    1f7e:	88 23       	and	r24, r24
    1f80:	49 f0       	breq	.+18     	; 0x1f94 <spy_printing+0x102>
    {
        uart_mini_printf ("Remote\r\n"); 
    1f82:	8d e6       	ldi	r24, 0x6D	; 109
    1f84:	99 e0       	ldi	r25, 0x09	; 9
    1f86:	9f 93       	push	r25
    1f88:	8f 93       	push	r24
    1f8a:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    1f8e:	0f 90       	pop	r0
    1f90:	0f 90       	pop	r0
    1f92:	4c c0       	rjmp	.+152    	; 0x202c <spy_printing+0x19a>
    } 
    else
    {
        if (msg->dlc == 0)
    1f94:	eb 81       	ldd	r30, Y+3	; 0x03
    1f96:	fc 81       	ldd	r31, Y+4	; 0x04
    1f98:	87 81       	ldd	r24, Z+7	; 0x07
    1f9a:	88 23       	and	r24, r24
    1f9c:	49 f4       	brne	.+18     	; 0x1fb0 <spy_printing+0x11e>
        {
            uart_mini_printf ("No data\r\n");
    1f9e:	86 e7       	ldi	r24, 0x76	; 118
    1fa0:	99 e0       	ldi	r25, 0x09	; 9
    1fa2:	9f 93       	push	r25
    1fa4:	8f 93       	push	r24
    1fa6:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    1faa:	0f 90       	pop	r0
    1fac:	0f 90       	pop	r0
    1fae:	3e c0       	rjmp	.+124    	; 0x202c <spy_printing+0x19a>
        }
        else
        {
            for(indx=0; indx< (msg->dlc - 1); indx++)
    1fb0:	19 82       	std	Y+1, r1	; 0x01
    1fb2:	1a c0       	rjmp	.+52     	; 0x1fe8 <spy_printing+0x156>
            {
                uart_mini_printf ("%02X-", *(msg->pt_data + indx)); 
    1fb4:	eb 81       	ldd	r30, Y+3	; 0x03
    1fb6:	fc 81       	ldd	r31, Y+4	; 0x04
    1fb8:	20 85       	ldd	r18, Z+8	; 0x08
    1fba:	31 85       	ldd	r19, Z+9	; 0x09
    1fbc:	89 81       	ldd	r24, Y+1	; 0x01
    1fbe:	99 27       	eor	r25, r25
    1fc0:	f9 01       	movw	r30, r18
    1fc2:	e8 0f       	add	r30, r24
    1fc4:	f9 1f       	adc	r31, r25
    1fc6:	80 81       	ld	r24, Z
    1fc8:	99 27       	eor	r25, r25
    1fca:	9f 93       	push	r25
    1fcc:	8f 93       	push	r24
    1fce:	80 e8       	ldi	r24, 0x80	; 128
    1fd0:	99 e0       	ldi	r25, 0x09	; 9
    1fd2:	9f 93       	push	r25
    1fd4:	8f 93       	push	r24
    1fd6:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    1fda:	0f 90       	pop	r0
    1fdc:	0f 90       	pop	r0
    1fde:	0f 90       	pop	r0
    1fe0:	0f 90       	pop	r0
    1fe2:	89 81       	ldd	r24, Y+1	; 0x01
    1fe4:	8f 5f       	subi	r24, 0xFF	; 255
    1fe6:	89 83       	std	Y+1, r24	; 0x01
    1fe8:	89 81       	ldd	r24, Y+1	; 0x01
    1fea:	28 2f       	mov	r18, r24
    1fec:	33 27       	eor	r19, r19
    1fee:	eb 81       	ldd	r30, Y+3	; 0x03
    1ff0:	fc 81       	ldd	r31, Y+4	; 0x04
    1ff2:	87 81       	ldd	r24, Z+7	; 0x07
    1ff4:	99 27       	eor	r25, r25
    1ff6:	01 97       	sbiw	r24, 0x01	; 1
    1ff8:	28 17       	cp	r18, r24
    1ffa:	39 07       	cpc	r19, r25
    1ffc:	dc f2       	brlt	.-74     	; 0x1fb4 <spy_printing+0x122>
            }
            uart_mini_printf ("%02X\r\n", *(msg->pt_data + indx));
    1ffe:	eb 81       	ldd	r30, Y+3	; 0x03
    2000:	fc 81       	ldd	r31, Y+4	; 0x04
    2002:	20 85       	ldd	r18, Z+8	; 0x08
    2004:	31 85       	ldd	r19, Z+9	; 0x09
    2006:	89 81       	ldd	r24, Y+1	; 0x01
    2008:	99 27       	eor	r25, r25
    200a:	f9 01       	movw	r30, r18
    200c:	e8 0f       	add	r30, r24
    200e:	f9 1f       	adc	r31, r25
    2010:	80 81       	ld	r24, Z
    2012:	99 27       	eor	r25, r25
    2014:	9f 93       	push	r25
    2016:	8f 93       	push	r24
    2018:	86 e8       	ldi	r24, 0x86	; 134
    201a:	99 e0       	ldi	r25, 0x09	; 9
    201c:	9f 93       	push	r25
    201e:	8f 93       	push	r24
    2020:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    2024:	0f 90       	pop	r0
    2026:	0f 90       	pop	r0
    2028:	0f 90       	pop	r0
    202a:	0f 90       	pop	r0
    202c:	24 96       	adiw	r28, 0x04	; 4
    202e:	0f b6       	in	r0, 0x3f	; 63
    2030:	f8 94       	cli
    2032:	de bf       	out	0x3e, r29	; 62
    2034:	0f be       	out	0x3f, r0	; 63
    2036:	cd bf       	out	0x3d, r28	; 61
    2038:	df 91       	pop	r29
    203a:	cf 91       	pop	r28
    203c:	1f 91       	pop	r17
    203e:	0f 91       	pop	r16
    2040:	08 95       	ret

00002042 <can_error_mode>:
        }
    }                  

}

//------------------------------------------------------------------------------
//  @fn can_error_mode
//!
//! Exit in UART ECHO MODE if CAN ID == 0 as CAN error simulation.
//!
//! @warning UART's at 38400 bauds
//!
//! @param  none.
//!
//! @return  none
//!
//------------------------------------------------------------------------------
void can_error_mode(void)
{
    2042:	cf 93       	push	r28
    2044:	df 93       	push	r29
    2046:	cd b7       	in	r28, 0x3d	; 61
    2048:	de b7       	in	r29, 0x3e	; 62
    204a:	a8 97       	sbiw	r28, 0x28	; 40
    204c:	0f b6       	in	r0, 0x3f	; 63
    204e:	f8 94       	cli
    2050:	de bf       	out	0x3e, r29	; 62
    2052:	0f be       	out	0x3f, r0	; 63
    2054:	cd bf       	out	0x3d, r28	; 61
    U8 i;
    U8 txt_ech_mod[]="======= UART in ECHO MODE =======";
    2056:	ce 01       	movw	r24, r28
    2058:	02 96       	adiw	r24, 0x02	; 2
    205a:	9d a3       	std	Y+37, r25	; 0x25
    205c:	8c a3       	std	Y+36, r24	; 0x24
    205e:	ed ec       	ldi	r30, 0xCD	; 205
    2060:	f9 e0       	ldi	r31, 0x09	; 9
    2062:	ff a3       	std	Y+39, r31	; 0x27
    2064:	ee a3       	std	Y+38, r30	; 0x26
    2066:	f2 e2       	ldi	r31, 0x22	; 34
    2068:	f8 a7       	std	Y+40, r31	; 0x28
    206a:	ee a1       	ldd	r30, Y+38	; 0x26
    206c:	ff a1       	ldd	r31, Y+39	; 0x27
    206e:	00 80       	ld	r0, Z
    2070:	8e a1       	ldd	r24, Y+38	; 0x26
    2072:	9f a1       	ldd	r25, Y+39	; 0x27
    2074:	01 96       	adiw	r24, 0x01	; 1
    2076:	9f a3       	std	Y+39, r25	; 0x27
    2078:	8e a3       	std	Y+38, r24	; 0x26
    207a:	ec a1       	ldd	r30, Y+36	; 0x24
    207c:	fd a1       	ldd	r31, Y+37	; 0x25
    207e:	00 82       	st	Z, r0
    2080:	8c a1       	ldd	r24, Y+36	; 0x24
    2082:	9d a1       	ldd	r25, Y+37	; 0x25
    2084:	01 96       	adiw	r24, 0x01	; 1
    2086:	9d a3       	std	Y+37, r25	; 0x25
    2088:	8c a3       	std	Y+36, r24	; 0x24
    208a:	98 a5       	ldd	r25, Y+40	; 0x28
    208c:	91 50       	subi	r25, 0x01	; 1
    208e:	98 a7       	std	Y+40, r25	; 0x28
    2090:	e8 a5       	ldd	r30, Y+40	; 0x28
    2092:	ee 23       	and	r30, r30
    2094:	51 f7       	brne	.-44     	; 0x206a <can_error_mode+0x28>

    uart_mini_printf ("\r\n======= CAN LINE ERROR ");
    2096:	8d e8       	ldi	r24, 0x8D	; 141
    2098:	99 e0       	ldi	r25, 0x09	; 9
    209a:	9f 93       	push	r25
    209c:	8f 93       	push	r24
    209e:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    20a2:	0f 90       	pop	r0
    20a4:	0f 90       	pop	r0
    
    for(i=0; i<6; i++)
    20a6:	19 82       	std	Y+1, r1	; 0x01
    20a8:	0f c0       	rjmp	.+30     	; 0x20c8 <can_error_mode+0x86>
    {
        wait_for(1000); //- Wait for 1000 milli-seconds (1 s)
    20aa:	88 ee       	ldi	r24, 0xE8	; 232
    20ac:	93 e0       	ldi	r25, 0x03	; 3
    20ae:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
        uart_mini_printf ("*");
    20b2:	87 ea       	ldi	r24, 0xA7	; 167
    20b4:	99 e0       	ldi	r25, 0x09	; 9
    20b6:	9f 93       	push	r25
    20b8:	8f 93       	push	r24
    20ba:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    20be:	0f 90       	pop	r0
    20c0:	0f 90       	pop	r0
    20c2:	89 81       	ldd	r24, Y+1	; 0x01
    20c4:	8f 5f       	subi	r24, 0xFF	; 255
    20c6:	89 83       	std	Y+1, r24	; 0x01
    20c8:	89 81       	ldd	r24, Y+1	; 0x01
    20ca:	86 30       	cpi	r24, 0x06	; 6
    20cc:	70 f3       	brcs	.-36     	; 0x20aa <can_error_mode+0x68>
    }

    wait_for(1000); //- Wait for 1000 milli seconds
    20ce:	88 ee       	ldi	r24, 0xE8	; 232
    20d0:	93 e0       	ldi	r25, 0x03	; 3
    20d2:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>

    uart_mini_printf (" Exit From Program! =======\r\n\n");
    20d6:	89 ea       	ldi	r24, 0xA9	; 169
    20d8:	99 e0       	ldi	r25, 0x09	; 9
    20da:	9f 93       	push	r25
    20dc:	8f 93       	push	r24
    20de:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    20e2:	0f 90       	pop	r0
    20e4:	0f 90       	pop	r0
    
//- UART ECHO
    uart_mini_printf ("%s\r\n",txt_ech_mod);
    20e6:	ce 01       	movw	r24, r28
    20e8:	02 96       	adiw	r24, 0x02	; 2
    20ea:	9f 93       	push	r25
    20ec:	8f 93       	push	r24
    20ee:	88 ec       	ldi	r24, 0xC8	; 200
    20f0:	99 e0       	ldi	r25, 0x09	; 9
    20f2:	9f 93       	push	r25
    20f4:	8f 93       	push	r24
    20f6:	0e 94 d4 17 	call	0x2fa8	; 0x2fa8 <uart_mini_printf>
    20fa:	0f 90       	pop	r0
    20fc:	0f 90       	pop	r0
    20fe:	0f 90       	pop	r0
    2100:	0f 90       	pop	r0
    2102:	00 c0       	rjmp	.+0      	; 0x2104 <can_error_mode+0xc2>
    while(1)
    {
        if (uart_test_hit())
    2104:	0e 94 4b 17 	call	0x2e96	; 0x2e96 <uart_test_hit>
    2108:	88 23       	and	r24, r24
    210a:	e1 f3       	breq	.-8      	; 0x2104 <can_error_mode+0xc2>
        {
            uart_putchar(uart_getchar());   // Echo on UART-0
    210c:	0e 94 89 17 	call	0x2f12	; 0x2f12 <uart_getchar>
    2110:	0e 94 5d 17 	call	0x2eba	; 0x2eba <uart_putchar>
        }
    }
    2114:	f7 cf       	rjmp	.-18     	; 0x2104 <can_error_mode+0xc2>

00002116 <hex_to_deci_ascii>:
}

//------------------------------------------------------------------------------
//  @fn hex_to_deci_ascii
//!
//! Convert an hexadecimal U16 to x4 ASCII characters in an U32.
//!
//! @warning Maximum value of input paramater = 0x270F or 9999.
//!
//! @param hex_to_conv   hexa U16 to convert (up to 0x270F)
//!
//! @return x4 ASCII characters in an U32.
//!          Ex: 0x008A will be convert in 0x30313338 = '0138'
//!              0x1A5D will be convert in 0x36373439 = '6749'
//!
//------------------------------------------------------------------------------
U32 hex_to_deci_ascii(U16 hex_to_conv)
{
    2116:	cf 93       	push	r28
    2118:	df 93       	push	r29
    211a:	cd b7       	in	r28, 0x3d	; 61
    211c:	de b7       	in	r29, 0x3e	; 62
    211e:	62 97       	sbiw	r28, 0x12	; 18
    2120:	0f b6       	in	r0, 0x3f	; 63
    2122:	f8 94       	cli
    2124:	de bf       	out	0x3e, r29	; 62
    2126:	0f be       	out	0x3f, r0	; 63
    2128:	cd bf       	out	0x3d, r28	; 61
    212a:	9a 8b       	std	Y+18, r25	; 0x12
    212c:	89 8b       	std	Y+17, r24	; 0x11
    U32 ascii_result = 0x30303030;
    212e:	80 e3       	ldi	r24, 0x30	; 48
    2130:	90 e3       	ldi	r25, 0x30	; 48
    2132:	a0 e3       	ldi	r26, 0x30	; 48
    2134:	b0 e3       	ldi	r27, 0x30	; 48
    2136:	8d 87       	std	Y+13, r24	; 0x0d
    2138:	9e 87       	std	Y+14, r25	; 0x0e
    213a:	af 87       	std	Y+15, r26	; 0x0f
    213c:	b8 8b       	std	Y+16, r27	; 0x10
    U32 temp_a=0;
    213e:	19 86       	std	Y+9, r1	; 0x09
    2140:	1a 86       	std	Y+10, r1	; 0x0a
    2142:	1b 86       	std	Y+11, r1	; 0x0b
    2144:	1c 86       	std	Y+12, r1	; 0x0c
    U32 temp_b=0;
    2146:	1d 82       	std	Y+5, r1	; 0x05
    2148:	1e 82       	std	Y+6, r1	; 0x06
    214a:	1f 82       	std	Y+7, r1	; 0x07
    214c:	18 86       	std	Y+8, r1	; 0x08
    U32 temp_c=0;
    214e:	19 82       	std	Y+1, r1	; 0x01
    2150:	1a 82       	std	Y+2, r1	; 0x02
    2152:	1b 82       	std	Y+3, r1	; 0x03
    2154:	1c 82       	std	Y+4, r1	; 0x04

    while (hex_to_conv > 9)
    2156:	10 c0       	rjmp	.+32     	; 0x2178 <hex_to_deci_ascii+0x62>
        {
        temp_a ++;
    2158:	89 85       	ldd	r24, Y+9	; 0x09
    215a:	9a 85       	ldd	r25, Y+10	; 0x0a
    215c:	ab 85       	ldd	r26, Y+11	; 0x0b
    215e:	bc 85       	ldd	r27, Y+12	; 0x0c
    2160:	01 96       	adiw	r24, 0x01	; 1
    2162:	a1 1d       	adc	r26, r1
    2164:	b1 1d       	adc	r27, r1
    2166:	89 87       	std	Y+9, r24	; 0x09
    2168:	9a 87       	std	Y+10, r25	; 0x0a
    216a:	ab 87       	std	Y+11, r26	; 0x0b
    216c:	bc 87       	std	Y+12, r27	; 0x0c
        hex_to_conv -= 10;
    216e:	89 89       	ldd	r24, Y+17	; 0x11
    2170:	9a 89       	ldd	r25, Y+18	; 0x12
    2172:	0a 97       	sbiw	r24, 0x0a	; 10
    2174:	9a 8b       	std	Y+18, r25	; 0x12
    2176:	89 8b       	std	Y+17, r24	; 0x11
    2178:	89 89       	ldd	r24, Y+17	; 0x11
    217a:	9a 89       	ldd	r25, Y+18	; 0x12
    217c:	8a 30       	cpi	r24, 0x0A	; 10
    217e:	91 05       	cpc	r25, r1
    2180:	58 f7       	brcc	.-42     	; 0x2158 <hex_to_deci_ascii+0x42>
        }
    while (temp_a > 9)
    2182:	16 c0       	rjmp	.+44     	; 0x21b0 <hex_to_deci_ascii+0x9a>
        {
        temp_b ++;
    2184:	8d 81       	ldd	r24, Y+5	; 0x05
    2186:	9e 81       	ldd	r25, Y+6	; 0x06
    2188:	af 81       	ldd	r26, Y+7	; 0x07
    218a:	b8 85       	ldd	r27, Y+8	; 0x08
    218c:	01 96       	adiw	r24, 0x01	; 1
    218e:	a1 1d       	adc	r26, r1
    2190:	b1 1d       	adc	r27, r1
    2192:	8d 83       	std	Y+5, r24	; 0x05
    2194:	9e 83       	std	Y+6, r25	; 0x06
    2196:	af 83       	std	Y+7, r26	; 0x07
    2198:	b8 87       	std	Y+8, r27	; 0x08
        temp_a -= 10;
    219a:	89 85       	ldd	r24, Y+9	; 0x09
    219c:	9a 85       	ldd	r25, Y+10	; 0x0a
    219e:	ab 85       	ldd	r26, Y+11	; 0x0b
    21a0:	bc 85       	ldd	r27, Y+12	; 0x0c
    21a2:	0a 97       	sbiw	r24, 0x0a	; 10
    21a4:	a1 09       	sbc	r26, r1
    21a6:	b1 09       	sbc	r27, r1
    21a8:	89 87       	std	Y+9, r24	; 0x09
    21aa:	9a 87       	std	Y+10, r25	; 0x0a
    21ac:	ab 87       	std	Y+11, r26	; 0x0b
    21ae:	bc 87       	std	Y+12, r27	; 0x0c
    21b0:	89 85       	ldd	r24, Y+9	; 0x09
    21b2:	9a 85       	ldd	r25, Y+10	; 0x0a
    21b4:	ab 85       	ldd	r26, Y+11	; 0x0b
    21b6:	bc 85       	ldd	r27, Y+12	; 0x0c
    21b8:	8a 30       	cpi	r24, 0x0A	; 10
    21ba:	91 05       	cpc	r25, r1
    21bc:	a1 05       	cpc	r26, r1
    21be:	b1 05       	cpc	r27, r1
    21c0:	08 f7       	brcc	.-62     	; 0x2184 <hex_to_deci_ascii+0x6e>
        }
    while (temp_b > 9)
    21c2:	16 c0       	rjmp	.+44     	; 0x21f0 <hex_to_deci_ascii+0xda>
        {
        temp_c ++;
    21c4:	89 81       	ldd	r24, Y+1	; 0x01
    21c6:	9a 81       	ldd	r25, Y+2	; 0x02
    21c8:	ab 81       	ldd	r26, Y+3	; 0x03
    21ca:	bc 81       	ldd	r27, Y+4	; 0x04
    21cc:	01 96       	adiw	r24, 0x01	; 1
    21ce:	a1 1d       	adc	r26, r1
    21d0:	b1 1d       	adc	r27, r1
    21d2:	89 83       	std	Y+1, r24	; 0x01
    21d4:	9a 83       	std	Y+2, r25	; 0x02
    21d6:	ab 83       	std	Y+3, r26	; 0x03
    21d8:	bc 83       	std	Y+4, r27	; 0x04
        temp_b -= 10;
    21da:	8d 81       	ldd	r24, Y+5	; 0x05
    21dc:	9e 81       	ldd	r25, Y+6	; 0x06
    21de:	af 81       	ldd	r26, Y+7	; 0x07
    21e0:	b8 85       	ldd	r27, Y+8	; 0x08
    21e2:	0a 97       	sbiw	r24, 0x0a	; 10
    21e4:	a1 09       	sbc	r26, r1
    21e6:	b1 09       	sbc	r27, r1
    21e8:	8d 83       	std	Y+5, r24	; 0x05
    21ea:	9e 83       	std	Y+6, r25	; 0x06
    21ec:	af 83       	std	Y+7, r26	; 0x07
    21ee:	b8 87       	std	Y+8, r27	; 0x08
    21f0:	8d 81       	ldd	r24, Y+5	; 0x05
    21f2:	9e 81       	ldd	r25, Y+6	; 0x06
    21f4:	af 81       	ldd	r26, Y+7	; 0x07
    21f6:	b8 85       	ldd	r27, Y+8	; 0x08
    21f8:	8a 30       	cpi	r24, 0x0A	; 10
    21fa:	91 05       	cpc	r25, r1
    21fc:	a1 05       	cpc	r26, r1
    21fe:	b1 05       	cpc	r27, r1
    2200:	08 f7       	brcc	.-62     	; 0x21c4 <hex_to_deci_ascii+0xae>
        }
    ascii_result |= temp_c <<24;
    2202:	89 81       	ldd	r24, Y+1	; 0x01
    2204:	9a 81       	ldd	r25, Y+2	; 0x02
    2206:	ab 81       	ldd	r26, Y+3	; 0x03
    2208:	bc 81       	ldd	r27, Y+4	; 0x04
    220a:	58 2f       	mov	r21, r24
    220c:	44 27       	eor	r20, r20
    220e:	33 27       	eor	r19, r19
    2210:	22 27       	eor	r18, r18
    2212:	8d 85       	ldd	r24, Y+13	; 0x0d
    2214:	9e 85       	ldd	r25, Y+14	; 0x0e
    2216:	af 85       	ldd	r26, Y+15	; 0x0f
    2218:	b8 89       	ldd	r27, Y+16	; 0x10
    221a:	82 2b       	or	r24, r18
    221c:	93 2b       	or	r25, r19
    221e:	a4 2b       	or	r26, r20
    2220:	b5 2b       	or	r27, r21
    2222:	8d 87       	std	Y+13, r24	; 0x0d
    2224:	9e 87       	std	Y+14, r25	; 0x0e
    2226:	af 87       	std	Y+15, r26	; 0x0f
    2228:	b8 8b       	std	Y+16, r27	; 0x10
    ascii_result |= temp_b <<16;
    222a:	8d 81       	ldd	r24, Y+5	; 0x05
    222c:	9e 81       	ldd	r25, Y+6	; 0x06
    222e:	af 81       	ldd	r26, Y+7	; 0x07
    2230:	b8 85       	ldd	r27, Y+8	; 0x08
    2232:	ac 01       	movw	r20, r24
    2234:	33 27       	eor	r19, r19
    2236:	22 27       	eor	r18, r18
    2238:	8d 85       	ldd	r24, Y+13	; 0x0d
    223a:	9e 85       	ldd	r25, Y+14	; 0x0e
    223c:	af 85       	ldd	r26, Y+15	; 0x0f
    223e:	b8 89       	ldd	r27, Y+16	; 0x10
    2240:	82 2b       	or	r24, r18
    2242:	93 2b       	or	r25, r19
    2244:	a4 2b       	or	r26, r20
    2246:	b5 2b       	or	r27, r21
    2248:	8d 87       	std	Y+13, r24	; 0x0d
    224a:	9e 87       	std	Y+14, r25	; 0x0e
    224c:	af 87       	std	Y+15, r26	; 0x0f
    224e:	b8 8b       	std	Y+16, r27	; 0x10
    ascii_result |= temp_a << 8;
    2250:	89 85       	ldd	r24, Y+9	; 0x09
    2252:	9a 85       	ldd	r25, Y+10	; 0x0a
    2254:	ab 85       	ldd	r26, Y+11	; 0x0b
    2256:	bc 85       	ldd	r27, Y+12	; 0x0c
    2258:	22 27       	eor	r18, r18
    225a:	38 2f       	mov	r19, r24
    225c:	49 2f       	mov	r20, r25
    225e:	5a 2f       	mov	r21, r26
    2260:	8d 85       	ldd	r24, Y+13	; 0x0d
    2262:	9e 85       	ldd	r25, Y+14	; 0x0e
    2264:	af 85       	ldd	r26, Y+15	; 0x0f
    2266:	b8 89       	ldd	r27, Y+16	; 0x10
    2268:	82 2b       	or	r24, r18
    226a:	93 2b       	or	r25, r19
    226c:	a4 2b       	or	r26, r20
    226e:	b5 2b       	or	r27, r21
    2270:	8d 87       	std	Y+13, r24	; 0x0d
    2272:	9e 87       	std	Y+14, r25	; 0x0e
    2274:	af 87       	std	Y+15, r26	; 0x0f
    2276:	b8 8b       	std	Y+16, r27	; 0x10
    ascii_result |= hex_to_conv;
    2278:	89 89       	ldd	r24, Y+17	; 0x11
    227a:	9a 89       	ldd	r25, Y+18	; 0x12
    227c:	9c 01       	movw	r18, r24
    227e:	44 27       	eor	r20, r20
    2280:	55 27       	eor	r21, r21
    2282:	8d 85       	ldd	r24, Y+13	; 0x0d
    2284:	9e 85       	ldd	r25, Y+14	; 0x0e
    2286:	af 85       	ldd	r26, Y+15	; 0x0f
    2288:	b8 89       	ldd	r27, Y+16	; 0x10
    228a:	82 2b       	or	r24, r18
    228c:	93 2b       	or	r25, r19
    228e:	a4 2b       	or	r26, r20
    2290:	b5 2b       	or	r27, r21
    2292:	8d 87       	std	Y+13, r24	; 0x0d
    2294:	9e 87       	std	Y+14, r25	; 0x0e
    2296:	af 87       	std	Y+15, r26	; 0x0f
    2298:	b8 8b       	std	Y+16, r27	; 0x10

    return ascii_result;
    229a:	8d 85       	ldd	r24, Y+13	; 0x0d
    229c:	9e 85       	ldd	r25, Y+14	; 0x0e
    229e:	af 85       	ldd	r26, Y+15	; 0x0f
    22a0:	b8 89       	ldd	r27, Y+16	; 0x10
}
    22a2:	bc 01       	movw	r22, r24
    22a4:	cd 01       	movw	r24, r26
    22a6:	62 96       	adiw	r28, 0x12	; 18
    22a8:	0f b6       	in	r0, 0x3f	; 63
    22aa:	f8 94       	cli
    22ac:	de bf       	out	0x3e, r29	; 62
    22ae:	0f be       	out	0x3f, r0	; 63
    22b0:	cd bf       	out	0x3d, r28	; 61
    22b2:	df 91       	pop	r29
    22b4:	cf 91       	pop	r28
    22b6:	08 95       	ret

000022b8 <audio_init>:
//!
//------------------------------------------------------------------------------
void  audio_init (void)

{
    22b8:	cf 93       	push	r28
    22ba:	df 93       	push	r29
    22bc:	cd b7       	in	r28, 0x3d	; 61
    22be:	de b7       	in	r29, 0x3e	; 62
#if (MUTE_ON_AUDIO_OUT == ON)
    // TIMER 0 FOR MUTE
    //=================
    // Timer 0 initialized "OFF"  
    Timer0_off();               // Must be reset first to stop timer
    22c0:	e4 e4       	ldi	r30, 0x44	; 68
    22c2:	f0 e0       	ldi	r31, 0x00	; 0
    22c4:	10 82       	st	Z, r1
    OCR0A  = 0x01;              // highest frequency for tune 
    22c6:	e7 e4       	ldi	r30, 0x47	; 71
    22c8:	f0 e0       	ldi	r31, 0x00	; 0
    22ca:	81 e0       	ldi	r24, 0x01	; 1
    22cc:	80 83       	st	Z, r24
        
    Timer0a_oc0a_disa();               // OC0A of Timer 0 "OFF"
    22ce:	a4 e4       	ldi	r26, 0x44	; 68
    22d0:	b0 e0       	ldi	r27, 0x00	; 0
    22d2:	e4 e4       	ldi	r30, 0x44	; 68
    22d4:	f0 e0       	ldi	r31, 0x00	; 0
    22d6:	80 81       	ld	r24, Z
    22d8:	8f 7c       	andi	r24, 0xCF	; 207
    22da:	8c 93       	st	X, r24
    TCCR0A |= (1<<WGM01)|(0<<WGM00 );  // Mode 2: CTC on top=OCR, toggle OC0A
    22dc:	a4 e4       	ldi	r26, 0x44	; 68
    22de:	b0 e0       	ldi	r27, 0x00	; 0
    22e0:	e4 e4       	ldi	r30, 0x44	; 68
    22e2:	f0 e0       	ldi	r31, 0x00	; 0
    22e4:	80 81       	ld	r24, Z
    22e6:	88 60       	ori	r24, 0x08	; 8
    22e8:	8c 93       	st	X, r24
    TCCR0A |= 0x01;                    // Prescaler to max frequency
    22ea:	a4 e4       	ldi	r26, 0x44	; 68
    22ec:	b0 e0       	ldi	r27, 0x00	; 0
    22ee:	e4 e4       	ldi	r30, 0x44	; 68
    22f0:	f0 e0       	ldi	r31, 0x00	; 0
    22f2:	80 81       	ld	r24, Z
    22f4:	81 60       	ori	r24, 0x01	; 1
    22f6:	8c 93       	st	X, r24
    Set_oc0a_or_oc1a();                // Set logic OR OC0A/OC1C0
    22f8:	a5 e2       	ldi	r26, 0x25	; 37
    22fa:	b0 e0       	ldi	r27, 0x00	; 0
    22fc:	e5 e2       	ldi	r30, 0x25	; 37
    22fe:	f0 e0       	ldi	r31, 0x00	; 0
    2300:	80 81       	ld	r24, Z
    2302:	80 68       	ori	r24, 0x80	; 128
    2304:	8c 93       	st	X, r24
#endif // MUTE INITIALIZATION
        
    // TIMER 1 FOR SOUND
    //==================
    // Timer/counter1 stopped & reset
    // WARNING: KEEP THE ORDER & DIFFERENTIATION FOR REGISTER SETTING (H before L)
    TCCR1B = 0x00;                            // Must be reset first to stop timer
    2306:	e1 e8       	ldi	r30, 0x81	; 129
    2308:	f0 e0       	ldi	r31, 0x00	; 0
    230a:	10 82       	st	Z, r1
    Timer1_off();
    230c:	e0 e8       	ldi	r30, 0x80	; 128
    230e:	f0 e0       	ldi	r31, 0x00	; 0
    2310:	10 82       	st	Z, r1
    TCCR1C = 0x00;
    2312:	e2 e8       	ldi	r30, 0x82	; 130
    2314:	f0 e0       	ldi	r31, 0x00	; 0
    2316:	10 82       	st	Z, r1
    OCR1AL = OCR1AH = 0x00;      // This will stay null
    2318:	a8 e8       	ldi	r26, 0x88	; 136
    231a:	b0 e0       	ldi	r27, 0x00	; 0
    231c:	e9 e8       	ldi	r30, 0x89	; 137
    231e:	f0 e0       	ldi	r31, 0x00	; 0
    2320:	10 82       	st	Z, r1
    2322:	80 81       	ld	r24, Z
    2324:	8c 93       	st	X, r24
    ICR1L  = ICR1H  = 0x00;      // This will contain the tone period
    2326:	a6 e8       	ldi	r26, 0x86	; 134
    2328:	b0 e0       	ldi	r27, 0x00	; 0
    232a:	e7 e8       	ldi	r30, 0x87	; 135
    232c:	f0 e0       	ldi	r31, 0x00	; 0
    232e:	10 82       	st	Z, r1
    2330:	80 81       	ld	r24, Z
    2332:	8c 93       	st	X, r24

    Timer1_toogle_mode();              // Channel initialization, non-PWM
    2334:	a0 e8       	ldi	r26, 0x80	; 128
    2336:	b0 e0       	ldi	r27, 0x00	; 0
    2338:	e0 e8       	ldi	r30, 0x80	; 128
    233a:	f0 e0       	ldi	r31, 0x00	; 0
    233c:	80 81       	ld	r24, Z
    233e:	84 60       	ori	r24, 0x04	; 4
    2340:	8c 93       	st	X, r24
    TCCR1A &= ~(1<<WGM11)|(1<<WGM10 ); // Mode 12: CTC on top=ICR, toggle OC1x
    2342:	a0 e8       	ldi	r26, 0x80	; 128
    2344:	b0 e0       	ldi	r27, 0x00	; 0
    2346:	e0 e8       	ldi	r30, 0x80	; 128
    2348:	f0 e0       	ldi	r31, 0x00	; 0
    234a:	80 81       	ld	r24, Z
    234c:	8d 7f       	andi	r24, 0xFD	; 253
    234e:	8c 93       	st	X, r24
    TCCR1B  =  (1<<WGM13)|(1<<WGM12 );
    2350:	e1 e8       	ldi	r30, 0x81	; 129
    2352:	f0 e0       	ldi	r31, 0x00	; 0
    2354:	88 e1       	ldi	r24, 0x18	; 24
    2356:	80 83       	st	Z, r24
    TCCR1B |=  TIMER1_PRESCALER;       // Timer1 "ON"
    2358:	a1 e8       	ldi	r26, 0x81	; 129
    235a:	b0 e0       	ldi	r27, 0x00	; 0
    235c:	e1 e8       	ldi	r30, 0x81	; 129
    235e:	f0 e0       	ldi	r31, 0x00	; 0
    2360:	80 81       	ld	r24, Z
    2362:	82 60       	ori	r24, 0x02	; 2
    2364:	8c 93       	st	X, r24
    Audio_output_pin_as_out();         // Set AUDIO_OUTPUT_PIN as output
    2366:	a4 e2       	ldi	r26, 0x24	; 36
    2368:	b0 e0       	ldi	r27, 0x00	; 0
    236a:	e4 e2       	ldi	r30, 0x24	; 36
    236c:	f0 e0       	ldi	r31, 0x00	; 0
    236e:	80 81       	ld	r24, Z
    2370:	80 68       	ori	r24, 0x80	; 128
    2372:	8c 93       	st	X, r24
    2374:	df 91       	pop	r29
    2376:	cf 91       	pop	r28
    2378:	08 95       	ret

0000237a <audio_play>:
}
    
//------------------------------------------------------------------------------
//  @fn audio_play
//!
//! Playing one tone with volume controlled on DVK90CAN1 board.
//!
//! @warning See piezo audio transducer section in hardware user's manual
//!
//! @param  tone_value (see 'audio_drv.h' definitions)
//!
//! @return  none
//!
//------------------------------------------------------------------------------
void  audio_play (U16 tone_value)

{
    237a:	cf 93       	push	r28
    237c:	df 93       	push	r29
    237e:	cd b7       	in	r28, 0x3d	; 61
    2380:	de b7       	in	r29, 0x3e	; 62
    2382:	22 97       	sbiw	r28, 0x02	; 2
    2384:	0f b6       	in	r0, 0x3f	; 63
    2386:	f8 94       	cli
    2388:	de bf       	out	0x3e, r29	; 62
    238a:	0f be       	out	0x3f, r0	; 63
    238c:	cd bf       	out	0x3d, r28	; 61
    238e:	9a 83       	std	Y+2, r25	; 0x02
    2390:	89 83       	std	Y+1, r24	; 0x01
    // WARNING: KEEP THE ORDER & DIFFERENTIATION FOR REGISTER SETTING (H before L)
    ICR1H = (U8)(tone_value>>8);
    2392:	e7 e8       	ldi	r30, 0x87	; 135
    2394:	f0 e0       	ldi	r31, 0x00	; 0
    2396:	89 81       	ldd	r24, Y+1	; 0x01
    2398:	9a 81       	ldd	r25, Y+2	; 0x02
    239a:	89 2f       	mov	r24, r25
    239c:	99 27       	eor	r25, r25
    239e:	80 83       	st	Z, r24
    ICR1L = (U8)(tone_value);
    23a0:	e6 e8       	ldi	r30, 0x86	; 134
    23a2:	f0 e0       	ldi	r31, 0x00	; 0
    23a4:	89 81       	ldd	r24, Y+1	; 0x01
    23a6:	80 83       	st	Z, r24
    23a8:	22 96       	adiw	r28, 0x02	; 2
    23aa:	0f b6       	in	r0, 0x3f	; 63
    23ac:	f8 94       	cli
    23ae:	de bf       	out	0x3e, r29	; 62
    23b0:	0f be       	out	0x3f, r0	; 63
    23b2:	cd bf       	out	0x3d, r28	; 61
    23b4:	df 91       	pop	r29
    23b6:	cf 91       	pop	r28
    23b8:	08 95       	ret

000023ba <audio_play_song>:
}

//------------------------------------------------------------------------------
//  @fn audio_play_song
//!
//! Playing a song using audio_play with volume controlled on DVK90CAN1 board.
//!
//!----- Music(s)
//! Source= RTTTL description
//! Example:
//!     exorcist:d=4,o=6,b=160:8e, 8a, 8e, 8b, 8e, 8g, 8a, 8e, 8c7, 8a, 8d7,
//!     8e, 8b, 8c7, 8e, 8b, 8e, 8a, 8e, 8b, 8g, 8a, 8e, 8c7, 8e, 8d7, 8e, 8b,
//!     8c7, 8e, 8b, 8e, 8a, 8e, 8b, 8e, 8g, 2a
//! Note on Tempo:
//!     Tempo=160 => (60*1000)/160 = 375. In fact 375 representes 288 ms !!
//! The source is transformed as this.
//! U16 exorcist[] = 
//!        {
//!        288,
//!        144,E6, 144,A6, 144,E6, 144,B6, 144,E6, 144,G6, 144,A6, 144,E6,
//!        144,C7, 144,A6, 144,D7, 144,E6, 144,B6, 144,C7, 144,E6, 144,B6,
//!        144,E6, 144,A6, 144,E6, 144,B6, 144,G6, 144,A6, 144,E6, 144,C7,
//!        144,E6, 144,D7, 144,E6, 144,B6, 144,C7, 144,E6, 144,B6, 144,E6,
//!        144,A6, 144,E6, 144,B6, 144,E6, 144,G6, 576,A6,
//!        0
//!        };
//! The first data is unused but means the tempo. Then there is a couple of
//! data. The first element of the couple is the tone duration, the second
//! is the coding of the tone (refer to "audio_drv.h"). The end of file is
//! noted with a tone duration=0 (as in a string for "printf()").
//!-----
//!
//! @warning - See piezo audio transducer section in hardware user's manual.
//!          - This function needs "wait_for()", "see rtc_drv.h" definitions.
//!            and #define RTC_TIMER 2 (in "dvk90can1_board.h") is largely
//!            recommended.
//!
//! @param  Pointer on U16 song_string
//!
//! @return  none
//!
//------------------------------------------------------------------------------
void audio_play_song(U16 *song_string)
{
    23ba:	cf 93       	push	r28
    23bc:	df 93       	push	r29
    23be:	cd b7       	in	r28, 0x3d	; 61
    23c0:	de b7       	in	r29, 0x3e	; 62
    23c2:	25 97       	sbiw	r28, 0x05	; 5
    23c4:	0f b6       	in	r0, 0x3f	; 63
    23c6:	f8 94       	cli
    23c8:	de bf       	out	0x3e, r29	; 62
    23ca:	0f be       	out	0x3f, r0	; 63
    23cc:	cd bf       	out	0x3d, r28	; 61
    23ce:	9c 83       	std	Y+4, r25	; 0x04
    23d0:	8b 83       	std	Y+3, r24	; 0x03
U16 tone_duration;

    audio_init(); 
    23d2:	0e 94 5c 11 	call	0x22b8	; 0x22b8 <audio_init>
    song_string ++;
    23d6:	8b 81       	ldd	r24, Y+3	; 0x03
    23d8:	9c 81       	ldd	r25, Y+4	; 0x04
    23da:	02 96       	adiw	r24, 0x02	; 2
    23dc:	9c 83       	std	Y+4, r25	; 0x04
    23de:	8b 83       	std	Y+3, r24	; 0x03

    while ((tone_duration=(*song_string++))!=0)
    23e0:	18 c0       	rjmp	.+48     	; 0x2412 <audio_play_song+0x58>
    {
        audio_play(*song_string++);
    23e2:	eb 81       	ldd	r30, Y+3	; 0x03
    23e4:	fc 81       	ldd	r31, Y+4	; 0x04
    23e6:	20 81       	ld	r18, Z
    23e8:	31 81       	ldd	r19, Z+1	; 0x01
    23ea:	8b 81       	ldd	r24, Y+3	; 0x03
    23ec:	9c 81       	ldd	r25, Y+4	; 0x04
    23ee:	02 96       	adiw	r24, 0x02	; 2
    23f0:	9c 83       	std	Y+4, r25	; 0x04
    23f2:	8b 83       	std	Y+3, r24	; 0x03
    23f4:	c9 01       	movw	r24, r18
    23f6:	0e 94 bd 11 	call	0x237a	; 0x237a <audio_play>
        wait_for(tone_duration);    // Play note
    23fa:	89 81       	ldd	r24, Y+1	; 0x01
    23fc:	9a 81       	ldd	r25, Y+2	; 0x02
    23fe:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
        audio_play(0); wait_for(2); // Play end of note
    2402:	80 e0       	ldi	r24, 0x00	; 0
    2404:	90 e0       	ldi	r25, 0x00	; 0
    2406:	0e 94 bd 11 	call	0x237a	; 0x237a <audio_play>
    240a:	82 e0       	ldi	r24, 0x02	; 2
    240c:	90 e0       	ldi	r25, 0x00	; 0
    240e:	0e 94 45 14 	call	0x288a	; 0x288a <wait_for>
    2412:	eb 81       	ldd	r30, Y+3	; 0x03
    2414:	fc 81       	ldd	r31, Y+4	; 0x04
    2416:	80 81       	ld	r24, Z
    2418:	91 81       	ldd	r25, Z+1	; 0x01
    241a:	9a 83       	std	Y+2, r25	; 0x02
    241c:	89 83       	std	Y+1, r24	; 0x01
    241e:	1d 82       	std	Y+5, r1	; 0x05
    2420:	89 81       	ldd	r24, Y+1	; 0x01
    2422:	9a 81       	ldd	r25, Y+2	; 0x02
    2424:	00 97       	sbiw	r24, 0x00	; 0
    2426:	11 f0       	breq	.+4      	; 0x242c <audio_play_song+0x72>
    2428:	81 e0       	ldi	r24, 0x01	; 1
    242a:	8d 83       	std	Y+5, r24	; 0x05
    242c:	8b 81       	ldd	r24, Y+3	; 0x03
    242e:	9c 81       	ldd	r25, Y+4	; 0x04
    2430:	02 96       	adiw	r24, 0x02	; 2
    2432:	9c 83       	std	Y+4, r25	; 0x04
    2434:	8b 83       	std	Y+3, r24	; 0x03
    2436:	8d 81       	ldd	r24, Y+5	; 0x05
    2438:	88 23       	and	r24, r24
    243a:	99 f6       	brne	.-90     	; 0x23e2 <audio_play_song+0x28>
    }
    audio_stop ();     
    243c:	0e 94 29 12 	call	0x2452	; 0x2452 <audio_stop>
    2440:	25 96       	adiw	r28, 0x05	; 5
    2442:	0f b6       	in	r0, 0x3f	; 63
    2444:	f8 94       	cli
    2446:	de bf       	out	0x3e, r29	; 62
    2448:	0f be       	out	0x3f, r0	; 63
    244a:	cd bf       	out	0x3d, r28	; 61
    244c:	df 91       	pop	r29
    244e:	cf 91       	pop	r28
    2450:	08 95       	ret

00002452 <audio_stop>:
}
//------------------------------------------------------------------------------
//  @fn audio_stop
//!
//! Shut down the audio transducer on DVK90CAN1 board.
//!
//! @warning See piezo audio transducer section in hardware user's manual
//!
//! @param  none
//!
//! @return  none
//!
//------------------------------------------------------------------------------
void  audio_stop (void)

{
    2452:	cf 93       	push	r28
    2454:	df 93       	push	r29
    2456:	cd b7       	in	r28, 0x3d	; 61
    2458:	de b7       	in	r29, 0x3e	; 62
// WARNING: KEEP THE ORDER & DIFFERENTIATION FOR REGISTER SETTING (H before L)
    Timer1_off();
    245a:	e0 e8       	ldi	r30, 0x80	; 128
    245c:	f0 e0       	ldi	r31, 0x00	; 0
    245e:	10 82       	st	Z, r1
    ICR1L = ICR1H = 0x00;
    2460:	a6 e8       	ldi	r26, 0x86	; 134
    2462:	b0 e0       	ldi	r27, 0x00	; 0
    2464:	e7 e8       	ldi	r30, 0x87	; 135
    2466:	f0 e0       	ldi	r31, 0x00	; 0
    2468:	10 82       	st	Z, r1
    246a:	80 81       	ld	r24, Z
    246c:	8c 93       	st	X, r24

#if (MUTE_ON_AUDIO_OUT == ON)
    Timer0_off();
    246e:	e4 e4       	ldi	r30, 0x44	; 68
    2470:	f0 e0       	ldi	r31, 0x00	; 0
    2472:	10 82       	st	Z, r1
#endif // MUTE OFF
    
    AUDIO_PORT_DIR &= ~(1<<AUDIO_OUTPUT_PIN);   // Set AUDIO_OUTPUT_PIN as input
    2474:	a4 e2       	ldi	r26, 0x24	; 36
    2476:	b0 e0       	ldi	r27, 0x00	; 0
    2478:	e4 e2       	ldi	r30, 0x24	; 36
    247a:	f0 e0       	ldi	r31, 0x00	; 0
    247c:	90 81       	ld	r25, Z
    247e:	8f e7       	ldi	r24, 0x7F	; 127
    2480:	89 23       	and	r24, r25
    2482:	8c 93       	st	X, r24
    AUDIO_PORT_OUT &= ~(1<<AUDIO_OUTPUT_PIN);   // Set AUDIO_OUTPUT_PIN as input
    2484:	a5 e2       	ldi	r26, 0x25	; 37
    2486:	b0 e0       	ldi	r27, 0x00	; 0
    2488:	e5 e2       	ldi	r30, 0x25	; 37
    248a:	f0 e0       	ldi	r31, 0x00	; 0
    248c:	90 81       	ld	r25, Z
    248e:	8f e7       	ldi	r24, 0x7F	; 127
    2490:	89 23       	and	r24, r25
    2492:	8c 93       	st	X, r24
    2494:	df 91       	pop	r29
    2496:	cf 91       	pop	r28
    2498:	08 95       	ret

0000249a <mute_control>:
}

//------------------------------------------------------------------------------
//  @fn mute_control
//!
//! Enable or disable mute system on DVK90CAN1 board.
//!
//! @warning See piezo audio transducer section in hardware user's manual
//!
//! @param  none
//!
//! @return  none
//!
//------------------------------------------------------------------------------
void  mute_control (Bool mute)

{
    249a:	cf 93       	push	r28
    249c:	df 93       	push	r29
    249e:	cd b7       	in	r28, 0x3d	; 61
    24a0:	de b7       	in	r29, 0x3e	; 62
    24a2:	21 97       	sbiw	r28, 0x01	; 1
    24a4:	0f b6       	in	r0, 0x3f	; 63
    24a6:	f8 94       	cli
    24a8:	de bf       	out	0x3e, r29	; 62
    24aa:	0f be       	out	0x3f, r0	; 63
    24ac:	cd bf       	out	0x3d, r28	; 61
    24ae:	89 83       	std	Y+1, r24	; 0x01
#if (MUTE_ON_AUDIO_OUT == ON)       
    if (mute == ON)
    24b0:	89 81       	ldd	r24, Y+1	; 0x01
    24b2:	81 30       	cpi	r24, 0x01	; 1
    24b4:	41 f4       	brne	.+16     	; 0x24c6 <mute_control+0x2c>
    {
        Timer0a_toogle_mode();  // Mute "ON"
    24b6:	a4 e4       	ldi	r26, 0x44	; 68
    24b8:	b0 e0       	ldi	r27, 0x00	; 0
    24ba:	e4 e4       	ldi	r30, 0x44	; 68
    24bc:	f0 e0       	ldi	r31, 0x00	; 0
    24be:	80 81       	ld	r24, Z
    24c0:	80 61       	ori	r24, 0x10	; 16
    24c2:	8c 93       	st	X, r24
    24c4:	07 c0       	rjmp	.+14     	; 0x24d4 <mute_control+0x3a>
    }
    else
    {
        Timer0a_oc0a_disa();    // Mute "OFF"
    24c6:	a4 e4       	ldi	r26, 0x44	; 68
    24c8:	b0 e0       	ldi	r27, 0x00	; 0
    24ca:	e4 e4       	ldi	r30, 0x44	; 68
    24cc:	f0 e0       	ldi	r31, 0x00	; 0
    24ce:	80 81       	ld	r24, Z
    24d0:	8f 7c       	andi	r24, 0xCF	; 207
    24d2:	8c 93       	st	X, r24
    24d4:	21 96       	adiw	r28, 0x01	; 1
    24d6:	0f b6       	in	r0, 0x3f	; 63
    24d8:	f8 94       	cli
    24da:	de bf       	out	0x3e, r29	; 62
    24dc:	0f be       	out	0x3f, r0	; 63
    24de:	cd bf       	out	0x3d, r28	; 61
    24e0:	df 91       	pop	r29
    24e2:	cf 91       	pop	r28
    24e4:	08 95       	ret

000024e6 <key_init>:
//! @return  none
//!
//------------------------------------------------------------------------------
void key_init(void)
{
    24e6:	cf 93       	push	r28
    24e8:	df 93       	push	r29
    24ea:	cd b7       	in	r28, 0x3d	; 61
    24ec:	de b7       	in	r29, 0x3e	; 62
    //-- Init port pins
    KEY_PORT_DIR &= ~(1<<KEY_NORTH);
    24ee:	ad e2       	ldi	r26, 0x2D	; 45
    24f0:	b0 e0       	ldi	r27, 0x00	; 0
    24f2:	ed e2       	ldi	r30, 0x2D	; 45
    24f4:	f0 e0       	ldi	r31, 0x00	; 0
    24f6:	80 81       	ld	r24, Z
    24f8:	8f 7e       	andi	r24, 0xEF	; 239
    24fa:	8c 93       	st	X, r24
    KEY_PORT_DIR &= ~(1<<KEY_SOUTH);
    24fc:	ad e2       	ldi	r26, 0x2D	; 45
    24fe:	b0 e0       	ldi	r27, 0x00	; 0
    2500:	ed e2       	ldi	r30, 0x2D	; 45
    2502:	f0 e0       	ldi	r31, 0x00	; 0
    2504:	90 81       	ld	r25, Z
    2506:	8f e7       	ldi	r24, 0x7F	; 127
    2508:	89 23       	and	r24, r25
    250a:	8c 93       	st	X, r24
    KEY_PORT_DIR &= ~(1<<KEY_WEST);
    250c:	ad e2       	ldi	r26, 0x2D	; 45
    250e:	b0 e0       	ldi	r27, 0x00	; 0
    2510:	ed e2       	ldi	r30, 0x2D	; 45
    2512:	f0 e0       	ldi	r31, 0x00	; 0
    2514:	80 81       	ld	r24, Z
    2516:	8f 7b       	andi	r24, 0xBF	; 191
    2518:	8c 93       	st	X, r24
    KEY_PORT_DIR &= ~(1<<KEY_EAST);
    251a:	ad e2       	ldi	r26, 0x2D	; 45
    251c:	b0 e0       	ldi	r27, 0x00	; 0
    251e:	ed e2       	ldi	r30, 0x2D	; 45
    2520:	f0 e0       	ldi	r31, 0x00	; 0
    2522:	80 81       	ld	r24, Z
    2524:	8f 7d       	andi	r24, 0xDF	; 223
    2526:	8c 93       	st	X, r24
#ifdef KEY_CENTER_PORT_DIR
    KEY_CENTER_PORT_DIR &= ~(1<<KEY_CENTER_IN);
#else   
    KEY_PORT_DIR &= ~(1<<KEY_CENTER);
    2528:	ad e2       	ldi	r26, 0x2D	; 45
    252a:	b0 e0       	ldi	r27, 0x00	; 0
    252c:	ed e2       	ldi	r30, 0x2D	; 45
    252e:	f0 e0       	ldi	r31, 0x00	; 0
    2530:	80 81       	ld	r24, Z
    2532:	8b 7f       	andi	r24, 0xFB	; 251
    2534:	8c 93       	st	X, r24
#endif
    //-- Pull_up on pins
    KEY_PORT_OUT |= (1<<KEY_NORTH);
    2536:	ae e2       	ldi	r26, 0x2E	; 46
    2538:	b0 e0       	ldi	r27, 0x00	; 0
    253a:	ee e2       	ldi	r30, 0x2E	; 46
    253c:	f0 e0       	ldi	r31, 0x00	; 0
    253e:	80 81       	ld	r24, Z
    2540:	80 61       	ori	r24, 0x10	; 16
    2542:	8c 93       	st	X, r24
    KEY_PORT_OUT |= (1<<KEY_SOUTH);
    2544:	ae e2       	ldi	r26, 0x2E	; 46
    2546:	b0 e0       	ldi	r27, 0x00	; 0
    2548:	ee e2       	ldi	r30, 0x2E	; 46
    254a:	f0 e0       	ldi	r31, 0x00	; 0
    254c:	80 81       	ld	r24, Z
    254e:	80 68       	ori	r24, 0x80	; 128
    2550:	8c 93       	st	X, r24
    KEY_PORT_OUT |= (1<<KEY_WEST);
    2552:	ae e2       	ldi	r26, 0x2E	; 46
    2554:	b0 e0       	ldi	r27, 0x00	; 0
    2556:	ee e2       	ldi	r30, 0x2E	; 46
    2558:	f0 e0       	ldi	r31, 0x00	; 0
    255a:	80 81       	ld	r24, Z
    255c:	80 64       	ori	r24, 0x40	; 64
    255e:	8c 93       	st	X, r24
    KEY_PORT_OUT |= (1<<KEY_EAST);
    2560:	ae e2       	ldi	r26, 0x2E	; 46
    2562:	b0 e0       	ldi	r27, 0x00	; 0
    2564:	ee e2       	ldi	r30, 0x2E	; 46
    2566:	f0 e0       	ldi	r31, 0x00	; 0
    2568:	80 81       	ld	r24, Z
    256a:	80 62       	ori	r24, 0x20	; 32
    256c:	8c 93       	st	X, r24
#ifdef KEY_CENTER_PORT_OUT
    KEY_CENTER_PORT_OUT |= (1<<KEY_CENTER_IN);
#else   
    KEY_PORT_OUT |= (1<<KEY_CENTER);
    256e:	ae e2       	ldi	r26, 0x2E	; 46
    2570:	b0 e0       	ldi	r27, 0x00	; 0
    2572:	ee e2       	ldi	r30, 0x2E	; 46
    2574:	f0 e0       	ldi	r31, 0x00	; 0
    2576:	80 81       	ld	r24, Z
    2578:	84 60       	ori	r24, 0x04	; 4
    257a:	8c 93       	st	X, r24
    257c:	df 91       	pop	r29
    257e:	cf 91       	pop	r28
    2580:	08 95       	ret

00002582 <get_key>:
#endif
}

//------------------------------------------------------------------------------
//  @fn get_key
//!
//! Get on-board keyboard value. Refer to key_drv.h and board.h.
//!
//! @warning Set correct definition for KEY_CENTER.
//!
//! @param  none
//!
//! @return  keyboard value
//!
//------------------------------------------------------------------------------
U8 get_key(void)
{
    2582:	cf 93       	push	r28
    2584:	df 93       	push	r29
    2586:	cd b7       	in	r28, 0x3d	; 61
    2588:	de b7       	in	r29, 0x3e	; 62
    258a:	22 97       	sbiw	r28, 0x02	; 2
    258c:	0f b6       	in	r0, 0x3f	; 63
    258e:	f8 94       	cli
    2590:	de bf       	out	0x3e, r29	; 62
    2592:	0f be       	out	0x3f, r0	; 63
    2594:	cd bf       	out	0x3d, r28	; 61
    //-- See "board.h" for keys (push-buttons) definition:
    U8 key_0;
    U8 key_1;
    
    //-- Read 3 times to remove overshoots
    key_0 = KEY_MASK & ((~KEY_PORT_IN) & (~KEY_PORT_IN) & (~KEY_PORT_IN));
    2596:	ec e2       	ldi	r30, 0x2C	; 44
    2598:	f0 e0       	ldi	r31, 0x00	; 0
    259a:	90 81       	ld	r25, Z
    259c:	ec e2       	ldi	r30, 0x2C	; 44
    259e:	f0 e0       	ldi	r31, 0x00	; 0
    25a0:	80 81       	ld	r24, Z
    25a2:	89 2b       	or	r24, r25
    25a4:	98 2f       	mov	r25, r24
    25a6:	ec e2       	ldi	r30, 0x2C	; 44
    25a8:	f0 e0       	ldi	r31, 0x00	; 0
    25aa:	80 81       	ld	r24, Z
    25ac:	89 2b       	or	r24, r25
    25ae:	80 95       	com	r24
    25b0:	98 2f       	mov	r25, r24
    25b2:	84 ef       	ldi	r24, 0xF4	; 244
    25b4:	89 23       	and	r24, r25
    25b6:	8a 83       	std	Y+2, r24	; 0x02
    key_1 = 0;
    25b8:	19 82       	std	Y+1, r1	; 0x01

#if (KEY_CENTER_PORT_IN && KEY_CENTER_IN)
    //-- Remove KEY_CENTER bit
    key_0 &= ~(1<<KEY_CENTER);
    //-- Read 3 times to remove overshoots and mask
    key_1 = KEY_CENTER_IN & ((~KEY_CENTER_PORT_IN) & (~KEY_CENTER_PORT_IN) & (~KEY_CENTER_PORT_IN));
    Key_1 = ((key_1>>KEY_CENTER_IN)<<KEY_CENTER);
#endif
    key_0 |= key_1;
    25ba:	9a 81       	ldd	r25, Y+2	; 0x02
    25bc:	89 81       	ldd	r24, Y+1	; 0x01
    25be:	89 2b       	or	r24, r25
    25c0:	8a 83       	std	Y+2, r24	; 0x02
    return key_0;
    25c2:	8a 81       	ldd	r24, Y+2	; 0x02
    25c4:	99 27       	eor	r25, r25
    25c6:	22 96       	adiw	r28, 0x02	; 2
    25c8:	0f b6       	in	r0, 0x3f	; 63
    25ca:	f8 94       	cli
    25cc:	de bf       	out	0x3e, r29	; 62
    25ce:	0f be       	out	0x3f, r0	; 63
    25d0:	cd bf       	out	0x3d, r28	; 61
    25d2:	df 91       	pop	r29
    25d4:	cf 91       	pop	r28
    25d6:	08 95       	ret

000025d8 <get_key_code>:
}

//------------------------------------------------------------------------------
//  @fn get_key_code
//!
//! Return a (compressed) coding of keys. Refer to key_drv.h and board.h.
//!
//! @warning Set correct definition for KEY_CENTER.
//!
//! @param  keyboard value
//!
//! @return  keyboard compressed value
//!
//------------------------------------------------------------------------------
U8 get_key_code(void)
{
    25d8:	cf 93       	push	r28
    25da:	df 93       	push	r29
    25dc:	cd b7       	in	r28, 0x3d	; 61
    25de:	de b7       	in	r29, 0x3e	; 62
    25e0:	24 97       	sbiw	r28, 0x04	; 4
    25e2:	0f b6       	in	r0, 0x3f	; 63
    25e4:	f8 94       	cli
    25e6:	de bf       	out	0x3e, r29	; 62
    25e8:	0f be       	out	0x3f, r0	; 63
    25ea:	cd bf       	out	0x3d, r28	; 61
    //-- See "board.h" for keys (push-buttons) definition:
    U8 key_0;
    U8 key_1;
    
    //-- Read 3 times to remove overshoots
    key_0 = KEY_MASK & ((~KEY_PORT_IN) & (~KEY_PORT_IN) & (~KEY_PORT_IN));
    25ec:	ec e2       	ldi	r30, 0x2C	; 44
    25ee:	f0 e0       	ldi	r31, 0x00	; 0
    25f0:	90 81       	ld	r25, Z
    25f2:	ec e2       	ldi	r30, 0x2C	; 44
    25f4:	f0 e0       	ldi	r31, 0x00	; 0
    25f6:	80 81       	ld	r24, Z
    25f8:	89 2b       	or	r24, r25
    25fa:	98 2f       	mov	r25, r24
    25fc:	ec e2       	ldi	r30, 0x2C	; 44
    25fe:	f0 e0       	ldi	r31, 0x00	; 0
    2600:	80 81       	ld	r24, Z
    2602:	89 2b       	or	r24, r25
    2604:	80 95       	com	r24
    2606:	98 2f       	mov	r25, r24
    2608:	84 ef       	ldi	r24, 0xF4	; 244
    260a:	89 23       	and	r24, r25
    260c:	8a 83       	std	Y+2, r24	; 0x02
    key_1 = 0;
    260e:	19 82       	std	Y+1, r1	; 0x01

#if (KEY_CENTER_PORT_IN && KEY_CENTER_IN)
    //-- Remove KEY_CENTER bit
    key_0 &= ~(1<<KEY_CENTER);
    //-- Read 3 times to remove overshoots and mask
    key_1 = KEY_CENTER_IN & ((~KEY_CENTER_PORT_IN) & (~KEY_CENTER_PORT_IN) & (~KEY_CENTER_PORT_IN));
    Key_1 = ((key_1>>KEY_CENTER_IN)<<KEY_CENTER);
#endif
    switch (key_0 |= key_1)
    2610:	9a 81       	ldd	r25, Y+2	; 0x02
    2612:	89 81       	ldd	r24, Y+1	; 0x01
    2614:	89 2b       	or	r24, r25
    2616:	8a 83       	std	Y+2, r24	; 0x02
    2618:	8a 81       	ldd	r24, Y+2	; 0x02
    261a:	28 2f       	mov	r18, r24
    261c:	33 27       	eor	r19, r19
    261e:	3c 83       	std	Y+4, r19	; 0x04
    2620:	2b 83       	std	Y+3, r18	; 0x03
    2622:	8b 81       	ldd	r24, Y+3	; 0x03
    2624:	9c 81       	ldd	r25, Y+4	; 0x04
    2626:	84 34       	cpi	r24, 0x44	; 68
    2628:	91 05       	cpc	r25, r1
    262a:	09 f4       	brne	.+2      	; 0x262e <get_key_code+0x56>
    262c:	87 c0       	rjmp	.+270    	; 0x273c <get_key_code+0x164>
    262e:	2b 81       	ldd	r18, Y+3	; 0x03
    2630:	3c 81       	ldd	r19, Y+4	; 0x04
    2632:	25 34       	cpi	r18, 0x45	; 69
    2634:	31 05       	cpc	r19, r1
    2636:	84 f5       	brge	.+96     	; 0x2698 <get_key_code+0xc0>
    2638:	8b 81       	ldd	r24, Y+3	; 0x03
    263a:	9c 81       	ldd	r25, Y+4	; 0x04
    263c:	80 32       	cpi	r24, 0x20	; 32
    263e:	91 05       	cpc	r25, r1
    2640:	09 f4       	brne	.+2      	; 0x2644 <get_key_code+0x6c>
    2642:	5e c0       	rjmp	.+188    	; 0x2700 <get_key_code+0x128>
    2644:	2b 81       	ldd	r18, Y+3	; 0x03
    2646:	3c 81       	ldd	r19, Y+4	; 0x04
    2648:	21 32       	cpi	r18, 0x21	; 33
    264a:	31 05       	cpc	r19, r1
    264c:	9c f4       	brge	.+38     	; 0x2674 <get_key_code+0x9c>
    264e:	8b 81       	ldd	r24, Y+3	; 0x03
    2650:	9c 81       	ldd	r25, Y+4	; 0x04
    2652:	80 31       	cpi	r24, 0x10	; 16
    2654:	91 05       	cpc	r25, r1
    2656:	09 f4       	brne	.+2      	; 0x265a <get_key_code+0x82>
    2658:	4a c0       	rjmp	.+148    	; 0x26ee <get_key_code+0x116>
    265a:	2b 81       	ldd	r18, Y+3	; 0x03
    265c:	3c 81       	ldd	r19, Y+4	; 0x04
    265e:	24 31       	cpi	r18, 0x14	; 20
    2660:	31 05       	cpc	r19, r1
    2662:	09 f4       	brne	.+2      	; 0x2666 <get_key_code+0x8e>
    2664:	65 c0       	rjmp	.+202    	; 0x2730 <get_key_code+0x158>
    2666:	8b 81       	ldd	r24, Y+3	; 0x03
    2668:	9c 81       	ldd	r25, Y+4	; 0x04
    266a:	84 30       	cpi	r24, 0x04	; 4
    266c:	91 05       	cpc	r25, r1
    266e:	09 f4       	brne	.+2      	; 0x2672 <get_key_code+0x9a>
    2670:	4a c0       	rjmp	.+148    	; 0x2706 <get_key_code+0x12e>
    2672:	69 c0       	rjmp	.+210    	; 0x2746 <get_key_code+0x16e>
    2674:	2b 81       	ldd	r18, Y+3	; 0x03
    2676:	3c 81       	ldd	r19, Y+4	; 0x04
    2678:	20 33       	cpi	r18, 0x30	; 48
    267a:	31 05       	cpc	r19, r1
    267c:	09 f4       	brne	.+2      	; 0x2680 <get_key_code+0xa8>
    267e:	4c c0       	rjmp	.+152    	; 0x2718 <get_key_code+0x140>
    2680:	8b 81       	ldd	r24, Y+3	; 0x03
    2682:	9c 81       	ldd	r25, Y+4	; 0x04
    2684:	80 34       	cpi	r24, 0x40	; 64
    2686:	91 05       	cpc	r25, r1
    2688:	c1 f1       	breq	.+112    	; 0x26fa <get_key_code+0x122>
    268a:	2b 81       	ldd	r18, Y+3	; 0x03
    268c:	3c 81       	ldd	r19, Y+4	; 0x04
    268e:	24 32       	cpi	r18, 0x24	; 36
    2690:	31 05       	cpc	r19, r1
    2692:	09 f4       	brne	.+2      	; 0x2696 <get_key_code+0xbe>
    2694:	56 c0       	rjmp	.+172    	; 0x2742 <get_key_code+0x16a>
    2696:	57 c0       	rjmp	.+174    	; 0x2746 <get_key_code+0x16e>
    2698:	8b 81       	ldd	r24, Y+3	; 0x03
    269a:	9c 81       	ldd	r25, Y+4	; 0x04
    269c:	84 38       	cpi	r24, 0x84	; 132
    269e:	91 05       	cpc	r25, r1
    26a0:	09 f4       	brne	.+2      	; 0x26a4 <get_key_code+0xcc>
    26a2:	49 c0       	rjmp	.+146    	; 0x2736 <get_key_code+0x15e>
    26a4:	2b 81       	ldd	r18, Y+3	; 0x03
    26a6:	3c 81       	ldd	r19, Y+4	; 0x04
    26a8:	25 38       	cpi	r18, 0x85	; 133
    26aa:	31 05       	cpc	r19, r1
    26ac:	84 f4       	brge	.+32     	; 0x26ce <get_key_code+0xf6>
    26ae:	8b 81       	ldd	r24, Y+3	; 0x03
    26b0:	9c 81       	ldd	r25, Y+4	; 0x04
    26b2:	80 36       	cpi	r24, 0x60	; 96
    26b4:	91 05       	cpc	r25, r1
    26b6:	c9 f1       	breq	.+114    	; 0x272a <get_key_code+0x152>
    26b8:	2b 81       	ldd	r18, Y+3	; 0x03
    26ba:	3c 81       	ldd	r19, Y+4	; 0x04
    26bc:	20 38       	cpi	r18, 0x80	; 128
    26be:	31 05       	cpc	r19, r1
    26c0:	c9 f0       	breq	.+50     	; 0x26f4 <get_key_code+0x11c>
    26c2:	8b 81       	ldd	r24, Y+3	; 0x03
    26c4:	9c 81       	ldd	r25, Y+4	; 0x04
    26c6:	80 35       	cpi	r24, 0x50	; 80
    26c8:	91 05       	cpc	r25, r1
    26ca:	01 f1       	breq	.+64     	; 0x270c <get_key_code+0x134>
    26cc:	3c c0       	rjmp	.+120    	; 0x2746 <get_key_code+0x16e>
    26ce:	2b 81       	ldd	r18, Y+3	; 0x03
    26d0:	3c 81       	ldd	r19, Y+4	; 0x04
    26d2:	20 3a       	cpi	r18, 0xA0	; 160
    26d4:	31 05       	cpc	r19, r1
    26d6:	19 f1       	breq	.+70     	; 0x271e <get_key_code+0x146>
    26d8:	8b 81       	ldd	r24, Y+3	; 0x03
    26da:	9c 81       	ldd	r25, Y+4	; 0x04
    26dc:	80 3c       	cpi	r24, 0xC0	; 192
    26de:	91 05       	cpc	r25, r1
    26e0:	c1 f0       	breq	.+48     	; 0x2712 <get_key_code+0x13a>
    26e2:	2b 81       	ldd	r18, Y+3	; 0x03
    26e4:	3c 81       	ldd	r19, Y+4	; 0x04
    26e6:	20 39       	cpi	r18, 0x90	; 144
    26e8:	31 05       	cpc	r19, r1
    26ea:	e1 f0       	breq	.+56     	; 0x2724 <get_key_code+0x14c>
    26ec:	2c c0       	rjmp	.+88     	; 0x2746 <get_key_code+0x16e>
    {
      case BUTTON_N:           //-- BUTTON_N_CODE: 0x01
        key_0=BUTTON_N_CODE;
    26ee:	81 e0       	ldi	r24, 0x01	; 1
    26f0:	8a 83       	std	Y+2, r24	; 0x02
        break;
    26f2:	29 c0       	rjmp	.+82     	; 0x2746 <get_key_code+0x16e>
      case BUTTON_S:           //-- BUTTON_S_CODE: 0x02
        key_0=BUTTON_S_CODE;
    26f4:	82 e0       	ldi	r24, 0x02	; 2
    26f6:	8a 83       	std	Y+2, r24	; 0x02
        break;
    26f8:	26 c0       	rjmp	.+76     	; 0x2746 <get_key_code+0x16e>
      case BUTTON_W:           //-- BUTTON_W_CODE: 0x03
        key_0=BUTTON_W_CODE;
    26fa:	83 e0       	ldi	r24, 0x03	; 3
    26fc:	8a 83       	std	Y+2, r24	; 0x02
        break;
    26fe:	23 c0       	rjmp	.+70     	; 0x2746 <get_key_code+0x16e>
      case BUTTON_E:           //-- BUTTON_E_CODE: 0x04
        key_0=BUTTON_E_CODE;
    2700:	84 e0       	ldi	r24, 0x04	; 4
    2702:	8a 83       	std	Y+2, r24	; 0x02
        break;
    2704:	20 c0       	rjmp	.+64     	; 0x2746 <get_key_code+0x16e>
      case BUTTON_C:           //-- BUTTON_C_CODE: 0x05
        key_0=BUTTON_C_CODE;
    2706:	85 e0       	ldi	r24, 0x05	; 5
    2708:	8a 83       	std	Y+2, r24	; 0x02
        break;
    270a:	1d c0       	rjmp	.+58     	; 0x2746 <get_key_code+0x16e>

      case BUTTON_NW:          //-- BUTTON_NW_CODE: 0x06
        key_0=BUTTON_NW_CODE;
    270c:	86 e0       	ldi	r24, 0x06	; 6
    270e:	8a 83       	std	Y+2, r24	; 0x02
        break;
    2710:	1a c0       	rjmp	.+52     	; 0x2746 <get_key_code+0x16e>
      case BUTTON_SW:          //-- BUTTON_SW_CODE: 0x07
        key_0=BUTTON_SW_CODE;
    2712:	87 e0       	ldi	r24, 0x07	; 7
    2714:	8a 83       	std	Y+2, r24	; 0x02
        break;
    2716:	17 c0       	rjmp	.+46     	; 0x2746 <get_key_code+0x16e>
      case BUTTON_NE:          //-- BUTTON_NE_CODE: 0x08
        key_0=BUTTON_NE_CODE;
    2718:	88 e0       	ldi	r24, 0x08	; 8
    271a:	8a 83       	std	Y+2, r24	; 0x02
        break;
    271c:	14 c0       	rjmp	.+40     	; 0x2746 <get_key_code+0x16e>
      case BUTTON_SE:          //-- BUTTON_SE_CODE: 0x09
        key_0=BUTTON_SE_CODE;
    271e:	89 e0       	ldi	r24, 0x09	; 9
    2720:	8a 83       	std	Y+2, r24	; 0x02
        break;
    2722:	11 c0       	rjmp	.+34     	; 0x2746 <get_key_code+0x16e>
      case BUTTON_NS:          //-- BUTTON_NS_CODE: 0x0A
        key_0=BUTTON_NS_CODE;
    2724:	8a e0       	ldi	r24, 0x0A	; 10
    2726:	8a 83       	std	Y+2, r24	; 0x02
        break;
    2728:	0e c0       	rjmp	.+28     	; 0x2746 <get_key_code+0x16e>
      case BUTTON_WE:          //-- BUTTON_WE_CODE: 0x0B
        key_0=BUTTON_WE_CODE;
    272a:	8b e0       	ldi	r24, 0x0B	; 11
    272c:	8a 83       	std	Y+2, r24	; 0x02
        break;
    272e:	0b c0       	rjmp	.+22     	; 0x2746 <get_key_code+0x16e>
     case BUTTON_NC:           //-- BUTTON_NC_CODE: 0x0C
        key_0=BUTTON_NC_CODE;
    2730:	8c e0       	ldi	r24, 0x0C	; 12
    2732:	8a 83       	std	Y+2, r24	; 0x02
        break;
    2734:	08 c0       	rjmp	.+16     	; 0x2746 <get_key_code+0x16e>
      case BUTTON_SC:          //-- BUTTON_SC_CODE: 0x0D
        key_0=BUTTON_SC_CODE;
    2736:	8d e0       	ldi	r24, 0x0D	; 13
    2738:	8a 83       	std	Y+2, r24	; 0x02
        break;
    273a:	05 c0       	rjmp	.+10     	; 0x2746 <get_key_code+0x16e>
      case BUTTON_WC:          //-- BUTTON_WC_CODE: 0x0E
        key_0=BUTTON_WC_CODE;
    273c:	8e e0       	ldi	r24, 0x0E	; 14
    273e:	8a 83       	std	Y+2, r24	; 0x02
        break;
    2740:	02 c0       	rjmp	.+4      	; 0x2746 <get_key_code+0x16e>
      case BUTTON_EC:          //-- BUTTON_EC_CODE: 0x0F
        key_0=BUTTON_EC_CODE;
    2742:	8f e0       	ldi	r24, 0x0F	; 15
    2744:	8a 83       	std	Y+2, r24	; 0x02
        break;
    }
    return key_0;
    2746:	8a 81       	ldd	r24, Y+2	; 0x02
    2748:	99 27       	eor	r25, r25
    274a:	24 96       	adiw	r28, 0x04	; 4
    274c:	0f b6       	in	r0, 0x3f	; 63
    274e:	f8 94       	cli
    2750:	de bf       	out	0x3e, r29	; 62
    2752:	0f be       	out	0x3f, r0	; 63
    2754:	cd bf       	out	0x3d, r28	; 61
    2756:	df 91       	pop	r29
    2758:	cf 91       	pop	r28
    275a:	08 95       	ret

0000275c <led_init>:
//! @return  none
//!
//------------------------------------------------------------------------------
void led_init(void)
{
    275c:	cf 93       	push	r28
    275e:	df 93       	push	r29
    2760:	cd b7       	in	r28, 0x3d	; 61
    2762:	de b7       	in	r29, 0x3e	; 62
    //-- Set direction
    LED_PORT_DIR = 0xFF;
    2764:	e1 e2       	ldi	r30, 0x21	; 33
    2766:	f0 e0       	ldi	r31, 0x00	; 0
    2768:	8f ef       	ldi	r24, 0xFF	; 255
    276a:	80 83       	st	Z, r24
    //-- Clear LEDs.
    LED_PORT_OUT = 0x00;    
    276c:	e2 e2       	ldi	r30, 0x22	; 34
    276e:	f0 e0       	ldi	r31, 0x00	; 0
    2770:	10 82       	st	Z, r1
    2772:	df 91       	pop	r29
    2774:	cf 91       	pop	r28
    2776:	08 95       	ret

00002778 <write_led>:
}

//------------------------------------------------------------------------------
//  @fn write_led
//!
//! On-board LEDs writing byte. Write hexa value on LEDs display.
//!
//! @warning  none
//!
//! @param  led_display = Hexa display value
//!
//! @return (none)
//!
//------------------------------------------------------------------------------
void write_led(U8 led_display)
{
    2778:	cf 93       	push	r28
    277a:	df 93       	push	r29
    277c:	cd b7       	in	r28, 0x3d	; 61
    277e:	de b7       	in	r29, 0x3e	; 62
    2780:	21 97       	sbiw	r28, 0x01	; 1
    2782:	0f b6       	in	r0, 0x3f	; 63
    2784:	f8 94       	cli
    2786:	de bf       	out	0x3e, r29	; 62
    2788:	0f be       	out	0x3f, r0	; 63
    278a:	cd bf       	out	0x3d, r28	; 61
    278c:	89 83       	std	Y+1, r24	; 0x01
    LED_PORT_OUT = led_display;
    278e:	e2 e2       	ldi	r30, 0x22	; 34
    2790:	f0 e0       	ldi	r31, 0x00	; 0
    2792:	89 81       	ldd	r24, Y+1	; 0x01
    2794:	80 83       	st	Z, r24
    2796:	21 96       	adiw	r28, 0x01	; 1
    2798:	0f b6       	in	r0, 0x3f	; 63
    279a:	f8 94       	cli
    279c:	de bf       	out	0x3e, r29	; 62
    279e:	0f be       	out	0x3f, r0	; 63
    27a0:	cd bf       	out	0x3d, r28	; 61
    27a2:	df 91       	pop	r29
    27a4:	cf 91       	pop	r28
    27a6:	08 95       	ret

000027a8 <swap_nibble_led>:
}

//------------------------------------------------------------------------------
//  @fn swap_nibble_led
//!
//! Swap nibbles of on-board LEDs. Exchange ls-nibble and ms-nibble.
//!
//! @warning  none
//!
//! @param  none
//!
//! @return  none
//!
//------------------------------------------------------------------------------
void swap_nibble_led(void)
{
    27a8:	cf 93       	push	r28
    27aa:	df 93       	push	r29
    27ac:	cd b7       	in	r28, 0x3d	; 61
    27ae:	de b7       	in	r29, 0x3e	; 62
    LED_PORT_OUT = (LED_PORT_IN << 4) | (LED_PORT_IN >> 4);
    27b0:	a2 e2       	ldi	r26, 0x22	; 34
    27b2:	b0 e0       	ldi	r27, 0x00	; 0
    27b4:	e0 e2       	ldi	r30, 0x20	; 32
    27b6:	f0 e0       	ldi	r31, 0x00	; 0
    27b8:	80 81       	ld	r24, Z
    27ba:	99 27       	eor	r25, r25
    27bc:	82 95       	swap	r24
    27be:	92 95       	swap	r25
    27c0:	90 7f       	andi	r25, 0xF0	; 240
    27c2:	98 27       	eor	r25, r24
    27c4:	80 7f       	andi	r24, 0xF0	; 240
    27c6:	98 27       	eor	r25, r24
    27c8:	98 2f       	mov	r25, r24
    27ca:	e0 e2       	ldi	r30, 0x20	; 32
    27cc:	f0 e0       	ldi	r31, 0x00	; 0
    27ce:	80 81       	ld	r24, Z
    27d0:	82 95       	swap	r24
    27d2:	8f 70       	andi	r24, 0x0F	; 15
    27d4:	89 2b       	or	r24, r25
    27d6:	8c 93       	st	X, r24
    27d8:	df 91       	pop	r29
    27da:	cf 91       	pop	r28
    27dc:	08 95       	ret

000027de <toggle_led>:
}

//------------------------------------------------------------------------------
//  @fn toggle_led
//!
//! On-board LEDs toggle. Toggle value of each LED.
//!
//! @warning  none
//!
//! @param  none
//!
//! @return  none
//!
//------------------------------------------------------------------------------
void toggle_led(void)
{
    27de:	cf 93       	push	r28
    27e0:	df 93       	push	r29
    27e2:	cd b7       	in	r28, 0x3d	; 61
    27e4:	de b7       	in	r29, 0x3e	; 62
    LED_PORT_IN = 0xFF;
    27e6:	e0 e2       	ldi	r30, 0x20	; 32
    27e8:	f0 e0       	ldi	r31, 0x00	; 0
    27ea:	8f ef       	ldi	r24, 0xFF	; 255
    27ec:	80 83       	st	Z, r24
    27ee:	df 91       	pop	r29
    27f0:	cf 91       	pop	r28
    27f2:	08 95       	ret

000027f4 <write_led_number>:
}

//------------------------------------------------------------------------------
//  @fn write_led_number
//!
//! Set or clear one LED of the on-board LEDs. See "Set_led(U8 led_number)"
//! and "Set_led(U8 led_number)" macros.
//!
//! @warning 0 <= "LED number" param <= 7, led_level >=2.
//!
//! @param  led_number = Position of the LED.
//! @param  led_level  = Bool: 1=set, 0=clear.
//!
//! @return  range error..
//!             FALSE: led_number >= 8 or led_level >=2,
//!             TRUE:  In range
//!
//------------------------------------------------------------------------------
U8 write_led_number(U8 led_number,Bool led_level)
{
    27f4:	cf 93       	push	r28
    27f6:	df 93       	push	r29
    27f8:	cd b7       	in	r28, 0x3d	; 61
    27fa:	de b7       	in	r29, 0x3e	; 62
    27fc:	23 97       	sbiw	r28, 0x03	; 3
    27fe:	0f b6       	in	r0, 0x3f	; 63
    2800:	f8 94       	cli
    2802:	de bf       	out	0x3e, r29	; 62
    2804:	0f be       	out	0x3f, r0	; 63
    2806:	cd bf       	out	0x3d, r28	; 61
    2808:	8a 83       	std	Y+2, r24	; 0x02
    280a:	6b 83       	std	Y+3, r22	; 0x03
U8 range_error;
    
    range_error = FALSE;
    280c:	19 82       	std	Y+1, r1	; 0x01
    if (led_number < 8)
    280e:	8a 81       	ldd	r24, Y+2	; 0x02
    2810:	88 30       	cpi	r24, 0x08	; 8
    2812:	80 f5       	brcc	.+96     	; 0x2874 <write_led_number+0x80>
    {
        if (led_level==0)
    2814:	8b 81       	ldd	r24, Y+3	; 0x03
    2816:	88 23       	and	r24, r24
    2818:	b1 f4       	brne	.+44     	; 0x2846 <write_led_number+0x52>
        {
            range_error = TRUE;
    281a:	81 e0       	ldi	r24, 0x01	; 1
    281c:	89 83       	std	Y+1, r24	; 0x01
            LED_PORT_OUT &= ~(1<<led_number);
    281e:	a2 e2       	ldi	r26, 0x22	; 34
    2820:	b0 e0       	ldi	r27, 0x00	; 0
    2822:	e2 e2       	ldi	r30, 0x22	; 34
    2824:	f0 e0       	ldi	r31, 0x00	; 0
    2826:	80 81       	ld	r24, Z
    2828:	48 2f       	mov	r20, r24
    282a:	8a 81       	ldd	r24, Y+2	; 0x02
    282c:	28 2f       	mov	r18, r24
    282e:	33 27       	eor	r19, r19
    2830:	81 e0       	ldi	r24, 0x01	; 1
    2832:	90 e0       	ldi	r25, 0x00	; 0
    2834:	02 2e       	mov	r0, r18
    2836:	02 c0       	rjmp	.+4      	; 0x283c <write_led_number+0x48>
    2838:	88 0f       	add	r24, r24
    283a:	99 1f       	adc	r25, r25
    283c:	0a 94       	dec	r0
    283e:	e2 f7       	brpl	.-8      	; 0x2838 <write_led_number+0x44>
    2840:	80 95       	com	r24
    2842:	84 23       	and	r24, r20
    2844:	8c 93       	st	X, r24
        }
        if (led_level==1)
    2846:	8b 81       	ldd	r24, Y+3	; 0x03
    2848:	81 30       	cpi	r24, 0x01	; 1
    284a:	a1 f4       	brne	.+40     	; 0x2874 <write_led_number+0x80>
        {
            range_error = TRUE;
    284c:	81 e0       	ldi	r24, 0x01	; 1
    284e:	89 83       	std	Y+1, r24	; 0x01
            LED_PORT_OUT |= (1<<led_number);
    2850:	a2 e2       	ldi	r26, 0x22	; 34
    2852:	b0 e0       	ldi	r27, 0x00	; 0
    2854:	e2 e2       	ldi	r30, 0x22	; 34
    2856:	f0 e0       	ldi	r31, 0x00	; 0
    2858:	80 81       	ld	r24, Z
    285a:	48 2f       	mov	r20, r24
    285c:	8a 81       	ldd	r24, Y+2	; 0x02
    285e:	28 2f       	mov	r18, r24
    2860:	33 27       	eor	r19, r19
    2862:	81 e0       	ldi	r24, 0x01	; 1
    2864:	90 e0       	ldi	r25, 0x00	; 0
    2866:	02 c0       	rjmp	.+4      	; 0x286c <write_led_number+0x78>
    2868:	88 0f       	add	r24, r24
    286a:	99 1f       	adc	r25, r25
    286c:	2a 95       	dec	r18
    286e:	e2 f7       	brpl	.-8      	; 0x2868 <write_led_number+0x74>
    2870:	84 2b       	or	r24, r20
    2872:	8c 93       	st	X, r24
        }
    }
    return range_error;
    2874:	89 81       	ldd	r24, Y+1	; 0x01
    2876:	99 27       	eor	r25, r25
    2878:	23 96       	adiw	r28, 0x03	; 3
    287a:	0f b6       	in	r0, 0x3f	; 63
    287c:	f8 94       	cli
    287e:	de bf       	out	0x3e, r29	; 62
    2880:	0f be       	out	0x3f, r0	; 63
    2882:	cd bf       	out	0x3d, r28	; 61
    2884:	df 91       	pop	r29
    2886:	cf 91       	pop	r28
    2888:	08 95       	ret

0000288a <wait_for>:
//! @return  none 
//!
//------------------------------------------------------------------------------
void wait_for(U16 ms_count)
{
    288a:	cf 93       	push	r28
    288c:	df 93       	push	r29
    288e:	cd b7       	in	r28, 0x3d	; 61
    2890:	de b7       	in	r29, 0x3e	; 62
    2892:	2a 97       	sbiw	r28, 0x0a	; 10
    2894:	0f b6       	in	r0, 0x3f	; 63
    2896:	f8 94       	cli
    2898:	de bf       	out	0x3e, r29	; 62
    289a:	0f be       	out	0x3f, r0	; 63
    289c:	cd bf       	out	0x3d, r28	; 61
    289e:	9a 87       	std	Y+10, r25	; 0x0a
    28a0:	89 87       	std	Y+9, r24	; 0x09
U32 temp;
U16 i;
U8  j, k;

    if (rtc_running == ON)
    28a2:	80 91 c0 0c 	lds	r24, 0x0CC0
    28a6:	81 30       	cpi	r24, 0x01	; 1
    28a8:	09 f0       	breq	.+2      	; 0x28ac <wait_for+0x22>
    28aa:	45 c0       	rjmp	.+138    	; 0x2936 <wait_for+0xac>
    {
        Disable_interrupt(); temp = rtc_tics; Enable_interrupt();    //-- Get atomic U32 value
    28ac:	f8 94       	cli
    28ae:	80 91 c5 0c 	lds	r24, 0x0CC5
    28b2:	90 91 c6 0c 	lds	r25, 0x0CC6
    28b6:	a0 91 c7 0c 	lds	r26, 0x0CC7
    28ba:	b0 91 c8 0c 	lds	r27, 0x0CC8
    28be:	8d 83       	std	Y+5, r24	; 0x05
    28c0:	9e 83       	std	Y+6, r25	; 0x06
    28c2:	af 83       	std	Y+7, r26	; 0x07
    28c4:	b8 87       	std	Y+8, r27	; 0x08
    28c6:	78 94       	sei
        temp += ((U32)(ms_count));
    28c8:	89 85       	ldd	r24, Y+9	; 0x09
    28ca:	9a 85       	ldd	r25, Y+10	; 0x0a
    28cc:	9c 01       	movw	r18, r24
    28ce:	44 27       	eor	r20, r20
    28d0:	55 27       	eor	r21, r21
    28d2:	8d 81       	ldd	r24, Y+5	; 0x05
    28d4:	9e 81       	ldd	r25, Y+6	; 0x06
    28d6:	af 81       	ldd	r26, Y+7	; 0x07
    28d8:	b8 85       	ldd	r27, Y+8	; 0x08
    28da:	82 0f       	add	r24, r18
    28dc:	93 1f       	adc	r25, r19
    28de:	a4 1f       	adc	r26, r20
    28e0:	b5 1f       	adc	r27, r21
    28e2:	8d 83       	std	Y+5, r24	; 0x05
    28e4:	9e 83       	std	Y+6, r25	; 0x06
    28e6:	af 83       	std	Y+7, r26	; 0x07
    28e8:	b8 87       	std	Y+8, r27	; 0x08
        while (1)
        {
            Disable_interrupt();    //-- Get atomic U32 values
    28ea:	f8 94       	cli
            if (rtc_tics == temp) break;                //-- Standart EXIT
    28ec:	20 91 c5 0c 	lds	r18, 0x0CC5
    28f0:	30 91 c6 0c 	lds	r19, 0x0CC6
    28f4:	40 91 c7 0c 	lds	r20, 0x0CC7
    28f8:	50 91 c8 0c 	lds	r21, 0x0CC8
    28fc:	8d 81       	ldd	r24, Y+5	; 0x05
    28fe:	9e 81       	ldd	r25, Y+6	; 0x06
    2900:	af 81       	ldd	r26, Y+7	; 0x07
    2902:	b8 85       	ldd	r27, Y+8	; 0x08
    2904:	28 17       	cp	r18, r24
    2906:	39 07       	cpc	r19, r25
    2908:	4a 07       	cpc	r20, r26
    290a:	5b 07       	cpc	r21, r27
    290c:	99 f1       	breq	.+102    	; 0x2974 <wait_for+0xea>
            if (rtc_tics == ((U32)(ms_count)) ) break;  //-- EXIT if overflow (not right)
    290e:	89 85       	ldd	r24, Y+9	; 0x09
    2910:	9a 85       	ldd	r25, Y+10	; 0x0a
    2912:	9c 01       	movw	r18, r24
    2914:	44 27       	eor	r20, r20
    2916:	55 27       	eor	r21, r21
    2918:	80 91 c5 0c 	lds	r24, 0x0CC5
    291c:	90 91 c6 0c 	lds	r25, 0x0CC6
    2920:	a0 91 c7 0c 	lds	r26, 0x0CC7
    2924:	b0 91 c8 0c 	lds	r27, 0x0CC8
    2928:	28 17       	cp	r18, r24
    292a:	39 07       	cpc	r19, r25
    292c:	4a 07       	cpc	r20, r26
    292e:	5b 07       	cpc	r21, r27
    2930:	09 f1       	breq	.+66     	; 0x2974 <wait_for+0xea>
            Enable_interrupt();
    2932:	78 94       	sei
        }
    2934:	da cf       	rjmp	.-76     	; 0x28ea <wait_for+0x60>
    }
    else    //-- No RTC, enabling something almost equivalent but not right.
    {
        for (i=0;i<ms_count;i++)
    2936:	1c 82       	std	Y+4, r1	; 0x04
    2938:	1b 82       	std	Y+3, r1	; 0x03
    293a:	15 c0       	rjmp	.+42     	; 0x2966 <wait_for+0xdc>
        {
            for (j=0;j<(U8)(FOSC/1000);j++)
    293c:	1a 82       	std	Y+2, r1	; 0x02
    293e:	0b c0       	rjmp	.+22     	; 0x2956 <wait_for+0xcc>
            {
                for (k=0; k<90;k++);
    2940:	19 82       	std	Y+1, r1	; 0x01
    2942:	03 c0       	rjmp	.+6      	; 0x294a <wait_for+0xc0>
    2944:	89 81       	ldd	r24, Y+1	; 0x01
    2946:	8f 5f       	subi	r24, 0xFF	; 255
    2948:	89 83       	std	Y+1, r24	; 0x01
    294a:	89 81       	ldd	r24, Y+1	; 0x01
    294c:	8a 35       	cpi	r24, 0x5A	; 90
    294e:	d0 f3       	brcs	.-12     	; 0x2944 <wait_for+0xba>
    2950:	8a 81       	ldd	r24, Y+2	; 0x02
    2952:	8f 5f       	subi	r24, 0xFF	; 255
    2954:	8a 83       	std	Y+2, r24	; 0x02
    2956:	8a 81       	ldd	r24, Y+2	; 0x02
    2958:	88 30       	cpi	r24, 0x08	; 8
    295a:	90 f3       	brcs	.-28     	; 0x2940 <wait_for+0xb6>
    295c:	8b 81       	ldd	r24, Y+3	; 0x03
    295e:	9c 81       	ldd	r25, Y+4	; 0x04
    2960:	01 96       	adiw	r24, 0x01	; 1
    2962:	9c 83       	std	Y+4, r25	; 0x04
    2964:	8b 83       	std	Y+3, r24	; 0x03
    2966:	2b 81       	ldd	r18, Y+3	; 0x03
    2968:	3c 81       	ldd	r19, Y+4	; 0x04
    296a:	89 85       	ldd	r24, Y+9	; 0x09
    296c:	9a 85       	ldd	r25, Y+10	; 0x0a
    296e:	28 17       	cp	r18, r24
    2970:	39 07       	cpc	r19, r25
    2972:	20 f3       	brcs	.-56     	; 0x293c <wait_for+0xb2>
    2974:	2a 96       	adiw	r28, 0x0a	; 10
    2976:	0f b6       	in	r0, 0x3f	; 63
    2978:	f8 94       	cli
    297a:	de bf       	out	0x3e, r29	; 62
    297c:	0f be       	out	0x3f, r0	; 63
    297e:	cd bf       	out	0x3d, r28	; 61
    2980:	df 91       	pop	r29
    2982:	cf 91       	pop	r28
    2984:	08 95       	ret

00002986 <rtc_int_init>:
            }
        }
    }
}

//------------------------------------------------------------------------------
//  @fn rtc_int_init
//!
//! Timer2 initialization to have 1 ms tic interval managed under interrupt.
//!
//! @warning  RTC_TIMER & RTC_CLOCK must be define in "dvk90can1_board.h" and 
//!           FOSC in"config.h".
//!
//! @param  none
//!
//! @return  none
//!
//------------------------------------------------------------------------------
#if (RTC_TIMER == 2)

void rtc_int_init(void)
{
    2986:	cf 93       	push	r28
    2988:	df 93       	push	r29
    298a:	cd b7       	in	r28, 0x3d	; 61
    298c:	de b7       	in	r29, 0x3e	; 62
    298e:	22 97       	sbiw	r28, 0x02	; 2
    2990:	0f b6       	in	r0, 0x3f	; 63
    2992:	f8 94       	cli
    2994:	de bf       	out	0x3e, r29	; 62
    2996:	0f be       	out	0x3f, r0	; 63
    2998:	cd bf       	out	0x3d, r28	; 61
U16 i;
    
    Disable_interrupt();
    299a:	f8 94       	cli

    Timer8_clear();                 //-- Timer 2 cleared & initialized "OFF"
    299c:	e0 eb       	ldi	r30, 0xB0	; 176
    299e:	f0 e0       	ldi	r31, 0x00	; 0
    29a0:	10 82       	st	Z, r1
    29a2:	e2 eb       	ldi	r30, 0xB2	; 178
    29a4:	f0 e0       	ldi	r31, 0x00	; 0
    29a6:	10 82       	st	Z, r1
    29a8:	e3 eb       	ldi	r30, 0xB3	; 179
    29aa:	f0 e0       	ldi	r31, 0x00	; 0
    29ac:	10 82       	st	Z, r1
    for (i=0;i<0xFFFF;i++);         //-- Waiting to let the Xtal stabilize after a power-on
    29ae:	1a 82       	std	Y+2, r1	; 0x02
    29b0:	19 82       	std	Y+1, r1	; 0x01
    29b2:	05 c0       	rjmp	.+10     	; 0x29be <rtc_int_init+0x38>
    29b4:	89 81       	ldd	r24, Y+1	; 0x01
    29b6:	9a 81       	ldd	r25, Y+2	; 0x02
    29b8:	01 96       	adiw	r24, 0x01	; 1
    29ba:	9a 83       	std	Y+2, r25	; 0x02
    29bc:	89 83       	std	Y+1, r24	; 0x01
    29be:	89 81       	ldd	r24, Y+1	; 0x01
    29c0:	9a 81       	ldd	r25, Y+2	; 0x02
    29c2:	2f ef       	ldi	r18, 0xFF	; 255
    29c4:	8f 3f       	cpi	r24, 0xFF	; 255
    29c6:	92 07       	cpc	r25, r18
    29c8:	a9 f7       	brne	.-22     	; 0x29b4 <rtc_int_init+0x2e>
    Timer8_overflow_it_disable();   //-- Disable OCIE2A interrupt
    29ca:	a0 e7       	ldi	r26, 0x70	; 112
    29cc:	b0 e0       	ldi	r27, 0x00	; 0
    29ce:	e0 e7       	ldi	r30, 0x70	; 112
    29d0:	f0 e0       	ldi	r31, 0x00	; 0
    29d2:	80 81       	ld	r24, Z
    29d4:	8e 7f       	andi	r24, 0xFE	; 254
    29d6:	8c 93       	st	X, r24
    Timer8_compare_a_it_disable();  //-- Disable TOIE2 interrupt
    29d8:	a0 e7       	ldi	r26, 0x70	; 112
    29da:	b0 e0       	ldi	r27, 0x00	; 0
    29dc:	e0 e7       	ldi	r30, 0x70	; 112
    29de:	f0 e0       	ldi	r31, 0x00	; 0
    29e0:	80 81       	ld	r24, Z
    29e2:	8d 7f       	andi	r24, 0xFD	; 253
    29e4:	8c 93       	st	X, r24
    //-- Config: - CTC mode (mode 2, top=OCR2A)
    //--         - No output
    //--        (- Timer "OFF")
    Timer8_set_mode_output_a(TIMER8_COMP_MODE_NORMAL);
    29e6:	a0 eb       	ldi	r26, 0xB0	; 176
    29e8:	b0 e0       	ldi	r27, 0x00	; 0
    29ea:	e0 eb       	ldi	r30, 0xB0	; 176
    29ec:	f0 e0       	ldi	r31, 0x00	; 0
    29ee:	80 81       	ld	r24, Z
    29f0:	8f 7c       	andi	r24, 0xCF	; 207
    29f2:	8c 93       	st	X, r24
    Timer8_set_waveform_mode(TIMER8_WGM_CTC_OCR);
    29f4:	a0 eb       	ldi	r26, 0xB0	; 176
    29f6:	b0 e0       	ldi	r27, 0x00	; 0
    29f8:	e0 eb       	ldi	r30, 0xB0	; 176
    29fa:	f0 e0       	ldi	r31, 0x00	; 0
    29fc:	80 81       	ld	r24, Z
    29fe:	87 7b       	andi	r24, 0xB7	; 183
    2a00:	88 60       	ori	r24, 0x08	; 8
    2a02:	8c 93       	st	X, r24

#   if (RTC_CLOCK == 32)
   
    //--- Asynchronous external clock 32,768 KHZ
        Timer8_2_external_osc();            //-- Init RTC clock
    2a04:	a6 eb       	ldi	r26, 0xB6	; 182
    2a06:	b0 e0       	ldi	r27, 0x00	; 0
    2a08:	e6 eb       	ldi	r30, 0xB6	; 182
    2a0a:	f0 e0       	ldi	r31, 0x00	; 0
    2a0c:	80 81       	ld	r24, Z
    2a0e:	8f 7e       	andi	r24, 0xEF	; 239
    2a10:	88 60       	ori	r24, 0x08	; 8
    2a12:	8c 93       	st	X, r24
        Timer8_set_compare_a(33-1);         //-- MAGIC_NUMBER !
    2a14:	e3 eb       	ldi	r30, 0xB3	; 179
    2a16:	f0 e0       	ldi	r31, 0x00	; 0
    2a18:	80 e2       	ldi	r24, 0x20	; 32
    2a1a:	80 83       	st	Z, r24
        //-- No prescaler & timer "ON"
        //-- Tic interval: ((1/32768)*MAGIC_NUMBER) sec = 1.00708008 msec
        Timer8_set_clock(TIMER8_CLKIO_BY_1);
    2a1c:	a0 eb       	ldi	r26, 0xB0	; 176
    2a1e:	b0 e0       	ldi	r27, 0x00	; 0
    2a20:	e0 eb       	ldi	r30, 0xB0	; 176
    2a22:	f0 e0       	ldi	r31, 0x00	; 0
    2a24:	80 81       	ld	r24, Z
    2a26:	88 7f       	andi	r24, 0xF8	; 248
    2a28:	81 60       	ori	r24, 0x01	; 1
    2a2a:	8c 93       	st	X, r24
      
#   elif (RTC_CLOCK == 0) //-- Suppose synchronous clock = system clock

        Timer8_2_system_clk();              //-- Init System clock as clock for Timer2

    
#       if (FOSC == 16000)
            //--- Synchronous internal clock 16000 KHZ
            Timer8_set_compare_a(125-1);    //-- MAGIC_NUMBER !
            //-- Prescaler=128 & timer "ON"
            //-- Tic interval: ((1/16000000)*128*MAGIC_NUMBER) sec = 1.00000000 msec
            Timer8_set_clock(TIMER8_2_CLKIO_BY_128);
            
#       elif (FOSC == 12000)
            //--- Synchronous internal clock 12000 KHZ
            Timer8_set_compare_a(94-1);     //-- MAGIC_NUMBER !
            //-- Prescaler=128 & timer "ON"
            //-- Tic interval: ((1/12000000)*128*MAGIC_NUMBER) sec = 1.00266667 msec
            Timer8_set_clock(TIMER8_2_CLKIO_BY_128);
            
#       elif (FOSC == 8000)
            //--- Synchronous internal clock 8000 KHZ
            Timer8_set_compare_a(125-1);    //-- MAGIC_NUMBER !
            //-- Prescaler=64 & timer "ON"
            //-- Tic interval: ((1/8000000)*64*MAGIC_NUMBER) sec = 1.00000000 msec
            Timer8_set_clock(TIMER8_2_CLKIO_BY_64);
            
#       elif (FOSC == 6000)
            //--- Synchronous internal clock 6000 KHZ
            Timer8_set_compare_a(94-1);     //-- MAGIC_NUMBER !
            //-- Prescaler=64 & timer "ON"
            //-- Tic interval: ((1/6000000)*64*MAGIC_NUMBER) sec = 1.00000000 msec
            Timer8_set_clock(TIMER8_2_CLKIO_BY_64);
            
#       elif (FOSC == 4000)
            //--- Synchronous internal clock 4000 KHZ
            Timer8_set_compare_a(125-1);    //-- MAGIC_NUMBER !
            //-- Prescaler=64 & timer "ON"
            //-- Tic interval: ((1/4000000)*32*MAGIC_NUMBER) sec = 1.00000000 msec
            Timer8_set_clock(TIMER8_2_CLKIO_BY_32);
#       else
#       error This FOSC value is not available input for "rtc_drv.c" file
#       endif   // (FOSC ...
            
#   else
#       error This RTC_CLOCK value is not available input for "rtc_drv.c" file

#   endif // (RTC_CLOCK ...
    
    while(Timer8_2_update_busy());    //-- Wait for TCN2UB, OCR2UB and TCR2UB to be cleared
    2a2c:	e6 eb       	ldi	r30, 0xB6	; 182
    2a2e:	f0 e0       	ldi	r31, 0x00	; 0
    2a30:	80 81       	ld	r24, Z
    2a32:	99 27       	eor	r25, r25
    2a34:	87 70       	andi	r24, 0x07	; 7
    2a36:	90 70       	andi	r25, 0x00	; 0
    2a38:	00 97       	sbiw	r24, 0x00	; 0
    2a3a:	c1 f7       	brne	.-16     	; 0x2a2c <rtc_int_init+0xa6>

    Timer8_clear_compare_a_it();      //-- Clear Output_Compare Interrupt-flags
    2a3c:	a7 e3       	ldi	r26, 0x37	; 55
    2a3e:	b0 e0       	ldi	r27, 0x00	; 0
    2a40:	e7 e3       	ldi	r30, 0x37	; 55
    2a42:	f0 e0       	ldi	r31, 0x00	; 0
    2a44:	80 81       	ld	r24, Z
    2a46:	82 60       	ori	r24, 0x02	; 2
    2a48:	8c 93       	st	X, r24
    Timer8_compare_a_it_enable();     //-- Enable Timer2 Output_Compare Interrupt
    2a4a:	a0 e7       	ldi	r26, 0x70	; 112
    2a4c:	b0 e0       	ldi	r27, 0x00	; 0
    2a4e:	e0 e7       	ldi	r30, 0x70	; 112
    2a50:	f0 e0       	ldi	r31, 0x00	; 0
    2a52:	80 81       	ld	r24, Z
    2a54:	82 60       	ori	r24, 0x02	; 2
    2a56:	8c 93       	st	X, r24

    //-- Time setting
    rtc_tics         = 0;
    2a58:	10 92 c5 0c 	sts	0x0CC5, r1
    2a5c:	10 92 c6 0c 	sts	0x0CC6, r1
    2a60:	10 92 c7 0c 	sts	0x0CC7, r1
    2a64:	10 92 c8 0c 	sts	0x0CC8, r1
    rtc_milliseconds = 0;
    2a68:	10 92 c4 0c 	sts	0x0CC4, r1
    2a6c:	10 92 c3 0c 	sts	0x0CC3, r1
    rtc_seconds      = 0;
    2a70:	10 92 ca 0c 	sts	0x0CCA, r1
    rtc_minutes      = 0;
    2a74:	10 92 c1 0c 	sts	0x0CC1, r1
    rtc_hours        = 0;
    2a78:	10 92 c9 0c 	sts	0x0CC9, r1
    rtc_days         = 0;
    2a7c:	10 92 c2 0c 	sts	0x0CC2, r1

    rtc_running = ON;
    2a80:	81 e0       	ldi	r24, 0x01	; 1
    2a82:	80 93 c0 0c 	sts	0x0CC0, r24
    Enable_interrupt();
    2a86:	78 94       	sei
    2a88:	22 96       	adiw	r28, 0x02	; 2
    2a8a:	0f b6       	in	r0, 0x3f	; 63
    2a8c:	f8 94       	cli
    2a8e:	de bf       	out	0x3e, r29	; 62
    2a90:	0f be       	out	0x3f, r0	; 63
    2a92:	cd bf       	out	0x3d, r28	; 61
    2a94:	df 91       	pop	r29
    2a96:	cf 91       	pop	r28
    2a98:	08 95       	ret

00002a9a <__vector_9>:
}
#endif // (RTC_TIMER ...

//------------------------------------------------------------------------------
//  @fn ISR(TIMER2_COMP_vect)
//!
//! Timer2 Output_Compare INTerrupt routine. Increment tics & the real-time
//! clock, the interrupt occurs once a milli second (or close).
//!
//! @warning RTC_TIMER & RTC_CLOCK must be define in "dvk90can1_board.h".
//!
//! @param  none
//!
//! @return  none
//!
//------------------------------------------------------------------------------
#if (RTC_TIMER == 2)

ISR(TIMER2_COMP_vect)
{
    2a9a:	1f 92       	push	r1
    2a9c:	0f 92       	push	r0
    2a9e:	0f b6       	in	r0, 0x3f	; 63
    2aa0:	0f 92       	push	r0
    2aa2:	11 24       	eor	r1, r1
    2aa4:	2f 93       	push	r18
    2aa6:	8f 93       	push	r24
    2aa8:	9f 93       	push	r25
    2aaa:	af 93       	push	r26
    2aac:	bf 93       	push	r27
    2aae:	cf 93       	push	r28
    2ab0:	df 93       	push	r29
    2ab2:	cd b7       	in	r28, 0x3d	; 61
    2ab4:	de b7       	in	r29, 0x3e	; 62
    rtc_tics++;                     //-- Increments tics
    2ab6:	80 91 c5 0c 	lds	r24, 0x0CC5
    2aba:	90 91 c6 0c 	lds	r25, 0x0CC6
    2abe:	a0 91 c7 0c 	lds	r26, 0x0CC7
    2ac2:	b0 91 c8 0c 	lds	r27, 0x0CC8
    2ac6:	01 96       	adiw	r24, 0x01	; 1
    2ac8:	a1 1d       	adc	r26, r1
    2aca:	b1 1d       	adc	r27, r1
    2acc:	80 93 c5 0c 	sts	0x0CC5, r24
    2ad0:	90 93 c6 0c 	sts	0x0CC6, r25
    2ad4:	a0 93 c7 0c 	sts	0x0CC7, r26
    2ad8:	b0 93 c8 0c 	sts	0x0CC8, r27
    rtc_milliseconds++;             //-- Increments milli seconds
    2adc:	80 91 c3 0c 	lds	r24, 0x0CC3
    2ae0:	90 91 c4 0c 	lds	r25, 0x0CC4
    2ae4:	01 96       	adiw	r24, 0x01	; 1
    2ae6:	90 93 c4 0c 	sts	0x0CC4, r25
    2aea:	80 93 c3 0c 	sts	0x0CC3, r24
    
    if (rtc_milliseconds == 1000)
    2aee:	80 91 c3 0c 	lds	r24, 0x0CC3
    2af2:	90 91 c4 0c 	lds	r25, 0x0CC4
    2af6:	23 e0       	ldi	r18, 0x03	; 3
    2af8:	88 3e       	cpi	r24, 0xE8	; 232
    2afa:	92 07       	cpc	r25, r18
    2afc:	51 f5       	brne	.+84     	; 0x2b52 <__vector_9+0xb8>
    {
        rtc_milliseconds = 0;
    2afe:	10 92 c4 0c 	sts	0x0CC4, r1
    2b02:	10 92 c3 0c 	sts	0x0CC3, r1
        rtc_seconds++;              //-- Increments seconds
    2b06:	80 91 ca 0c 	lds	r24, 0x0CCA
    2b0a:	8f 5f       	subi	r24, 0xFF	; 255
    2b0c:	80 93 ca 0c 	sts	0x0CCA, r24

        if (rtc_seconds == 60)
    2b10:	80 91 ca 0c 	lds	r24, 0x0CCA
    2b14:	8c 33       	cpi	r24, 0x3C	; 60
    2b16:	e9 f4       	brne	.+58     	; 0x2b52 <__vector_9+0xb8>
        {
            rtc_seconds = 0;
    2b18:	10 92 ca 0c 	sts	0x0CCA, r1
            rtc_minutes++;          //-- Increments minutes
    2b1c:	80 91 c1 0c 	lds	r24, 0x0CC1
    2b20:	8f 5f       	subi	r24, 0xFF	; 255
    2b22:	80 93 c1 0c 	sts	0x0CC1, r24
            
            if (rtc_minutes == 60)
    2b26:	80 91 c1 0c 	lds	r24, 0x0CC1
    2b2a:	8c 33       	cpi	r24, 0x3C	; 60
    2b2c:	91 f4       	brne	.+36     	; 0x2b52 <__vector_9+0xb8>
            {
                rtc_minutes = 0;
    2b2e:	10 92 c1 0c 	sts	0x0CC1, r1
                rtc_hours++;        //-- Increments hours
    2b32:	80 91 c9 0c 	lds	r24, 0x0CC9
    2b36:	8f 5f       	subi	r24, 0xFF	; 255
    2b38:	80 93 c9 0c 	sts	0x0CC9, r24
                        
                if (rtc_hours == 24)
    2b3c:	80 91 c9 0c 	lds	r24, 0x0CC9
    2b40:	88 31       	cpi	r24, 0x18	; 24
    2b42:	39 f4       	brne	.+14     	; 0x2b52 <__vector_9+0xb8>
                {
                    rtc_hours = 0;
    2b44:	10 92 c9 0c 	sts	0x0CC9, r1
                    rtc_days++;     //-- Increments days
    2b48:	80 91 c2 0c 	lds	r24, 0x0CC2
    2b4c:	8f 5f       	subi	r24, 0xFF	; 255
    2b4e:	80 93 c2 0c 	sts	0x0CC2, r24
    2b52:	df 91       	pop	r29
    2b54:	cf 91       	pop	r28
    2b56:	bf 91       	pop	r27
    2b58:	af 91       	pop	r26
    2b5a:	9f 91       	pop	r25
    2b5c:	8f 91       	pop	r24
    2b5e:	2f 91       	pop	r18
    2b60:	0f 90       	pop	r0
    2b62:	0f be       	out	0x3f, r0	; 63
    2b64:	0f 90       	pop	r0
    2b66:	1f 90       	pop	r1
    2b68:	18 95       	reti

00002b6a <get_temperature>:
         39, 38, 36, 35, 33, 32, 31, 29, 28, 27, 26, 25, 24, 23, 22,
    };

S8 get_temperature (void)
{
    2b6a:	cf 93       	push	r28
    2b6c:	df 93       	push	r29
    2b6e:	cd b7       	in	r28, 0x3d	; 61
    2b70:	de b7       	in	r29, 0x3e	; 62
    2b72:	27 97       	sbiw	r28, 0x07	; 7
    2b74:	0f b6       	in	r0, 0x3f	; 63
    2b76:	f8 94       	cli
    2b78:	de bf       	out	0x3e, r29	; 62
    2b7a:	0f be       	out	0x3f, r0	; 63
    2b7c:	cd bf       	out	0x3d, r28	; 61
    U16 therm_value, temp_value;
    S8  temperature_result;
    S16 i;
    
    //-- Channel initialization
    adc_init(AVCC_AS_VREF, NO_LEFT_ADJUST, TEMPERATURE_CHANNEL);
    2b7e:	40 e0       	ldi	r20, 0x00	; 0
    2b80:	60 e0       	ldi	r22, 0x00	; 0
    2b82:	81 e0       	ldi	r24, 0x01	; 1
    2b84:	0e 94 94 1e 	call	0x3d28	; 0x3d28 <adc_init>
    //-- Get ADC value
    temp_value = adc_single_conversion(TEMPERATURE_INPUT_PIN);
    2b88:	80 e0       	ldi	r24, 0x00	; 0
    2b8a:	0e 94 3b 1f 	call	0x3e76	; 0x3e76 <adc_single_conversion>
    2b8e:	9d 83       	std	Y+5, r25	; 0x05
    2b90:	8c 83       	std	Y+4, r24	; 0x04
    //-- Compute thermistance value (in Kohms)
    therm_value = (PU_THERM_VALUE * temp_value) / (ADC_FULL_RANGE - temp_value);
    2b92:	2c 81       	ldd	r18, Y+4	; 0x04
    2b94:	3d 81       	ldd	r19, Y+5	; 0x05
    2b96:	84 e6       	ldi	r24, 0x64	; 100
    2b98:	90 e0       	ldi	r25, 0x00	; 0
    2b9a:	28 9f       	mul	r18, r24
    2b9c:	a0 01       	movw	r20, r0
    2b9e:	29 9f       	mul	r18, r25
    2ba0:	50 0d       	add	r21, r0
    2ba2:	38 9f       	mul	r19, r24
    2ba4:	50 0d       	add	r21, r0
    2ba6:	11 24       	eor	r1, r1
    2ba8:	2f ef       	ldi	r18, 0xFF	; 255
    2baa:	33 e0       	ldi	r19, 0x03	; 3
    2bac:	8c 81       	ldd	r24, Y+4	; 0x04
    2bae:	9d 81       	ldd	r25, Y+5	; 0x05
    2bb0:	28 1b       	sub	r18, r24
    2bb2:	39 0b       	sbc	r19, r25
    2bb4:	ca 01       	movw	r24, r20
    2bb6:	b9 01       	movw	r22, r18
    2bb8:	0e 94 fe 2e 	call	0x5dfc	; 0x5dfc <__udivmodhi4>
    2bbc:	cb 01       	movw	r24, r22
    2bbe:	9f 83       	std	Y+7, r25	; 0x07
    2bc0:	8e 83       	std	Y+6, r24	; 0x06
    for (i=39; i< 76; i++)        //-- Starting from +25 to +59°C
    2bc2:	87 e2       	ldi	r24, 0x27	; 39
    2bc4:	90 e0       	ldi	r25, 0x00	; 0
    2bc6:	9a 83       	std	Y+2, r25	; 0x02
    2bc8:	89 83       	std	Y+1, r24	; 0x01
    2bca:	13 c0       	rjmp	.+38     	; 0x2bf2 <get_temperature+0x88>
    {
        if (therm_value >= thermistor_table[i]) break;
    2bcc:	89 81       	ldd	r24, Y+1	; 0x01
    2bce:	9a 81       	ldd	r25, Y+2	; 0x02
    2bd0:	88 0f       	add	r24, r24
    2bd2:	99 1f       	adc	r25, r25
    2bd4:	fc 01       	movw	r30, r24
    2bd6:	e1 51       	subi	r30, 0x11	; 17
    2bd8:	f6 4f       	sbci	r31, 0xF6	; 246
    2bda:	20 81       	ld	r18, Z
    2bdc:	31 81       	ldd	r19, Z+1	; 0x01
    2bde:	8e 81       	ldd	r24, Y+6	; 0x06
    2be0:	9f 81       	ldd	r25, Y+7	; 0x07
    2be2:	82 17       	cp	r24, r18
    2be4:	93 07       	cpc	r25, r19
    2be6:	50 f4       	brcc	.+20     	; 0x2bfc <get_temperature+0x92>
    2be8:	89 81       	ldd	r24, Y+1	; 0x01
    2bea:	9a 81       	ldd	r25, Y+2	; 0x02
    2bec:	01 96       	adiw	r24, 0x01	; 1
    2bee:	9a 83       	std	Y+2, r25	; 0x02
    2bf0:	89 83       	std	Y+1, r24	; 0x01
    2bf2:	89 81       	ldd	r24, Y+1	; 0x01
    2bf4:	9a 81       	ldd	r25, Y+2	; 0x02
    2bf6:	8c 34       	cpi	r24, 0x4C	; 76
    2bf8:	91 05       	cpc	r25, r1
    2bfa:	44 f3       	brlt	.-48     	; 0x2bcc <get_temperature+0x62>
    }
    i--;          //-- Rounded to the lower value
    2bfc:	89 81       	ldd	r24, Y+1	; 0x01
    2bfe:	9a 81       	ldd	r25, Y+2	; 0x02
    2c00:	01 97       	sbiw	r24, 0x01	; 1
    2c02:	9a 83       	std	Y+2, r25	; 0x02
    2c04:	89 83       	std	Y+1, r24	; 0x01
    if (i==38)    //-- Re-starting from +25 to -15°C
    2c06:	89 81       	ldd	r24, Y+1	; 0x01
    2c08:	9a 81       	ldd	r25, Y+2	; 0x02
    2c0a:	86 32       	cpi	r24, 0x26	; 38
    2c0c:	91 05       	cpc	r25, r1
    2c0e:	e9 f4       	brne	.+58     	; 0x2c4a <get_temperature+0xe0>
    {
        for (i=39; i>=1; i--)
    2c10:	87 e2       	ldi	r24, 0x27	; 39
    2c12:	90 e0       	ldi	r25, 0x00	; 0
    2c14:	9a 83       	std	Y+2, r25	; 0x02
    2c16:	89 83       	std	Y+1, r24	; 0x01
    2c18:	13 c0       	rjmp	.+38     	; 0x2c40 <get_temperature+0xd6>
        {
            if (therm_value < thermistor_table[i]) break;
    2c1a:	89 81       	ldd	r24, Y+1	; 0x01
    2c1c:	9a 81       	ldd	r25, Y+2	; 0x02
    2c1e:	88 0f       	add	r24, r24
    2c20:	99 1f       	adc	r25, r25
    2c22:	fc 01       	movw	r30, r24
    2c24:	e1 51       	subi	r30, 0x11	; 17
    2c26:	f6 4f       	sbci	r31, 0xF6	; 246
    2c28:	20 81       	ld	r18, Z
    2c2a:	31 81       	ldd	r19, Z+1	; 0x01
    2c2c:	8e 81       	ldd	r24, Y+6	; 0x06
    2c2e:	9f 81       	ldd	r25, Y+7	; 0x07
    2c30:	82 17       	cp	r24, r18
    2c32:	93 07       	cpc	r25, r19
    2c34:	50 f0       	brcs	.+20     	; 0x2c4a <get_temperature+0xe0>
    2c36:	89 81       	ldd	r24, Y+1	; 0x01
    2c38:	9a 81       	ldd	r25, Y+2	; 0x02
    2c3a:	01 97       	sbiw	r24, 0x01	; 1
    2c3c:	9a 83       	std	Y+2, r25	; 0x02
    2c3e:	89 83       	std	Y+1, r24	; 0x01
    2c40:	89 81       	ldd	r24, Y+1	; 0x01
    2c42:	9a 81       	ldd	r25, Y+2	; 0x02
    2c44:	18 16       	cp	r1, r24
    2c46:	19 06       	cpc	r1, r25
    2c48:	44 f3       	brlt	.-48     	; 0x2c1a <get_temperature+0xb0>
        }
    }
    temperature_result = i-15; 
    2c4a:	89 81       	ldd	r24, Y+1	; 0x01
    2c4c:	8f 50       	subi	r24, 0x0F	; 15
    2c4e:	8b 83       	std	Y+3, r24	; 0x03
    return (temperature_result); 
    2c50:	8b 81       	ldd	r24, Y+3	; 0x03
    2c52:	99 27       	eor	r25, r25
    2c54:	87 fd       	sbrc	r24, 7
    2c56:	90 95       	com	r25
    2c58:	27 96       	adiw	r28, 0x07	; 7
    2c5a:	0f b6       	in	r0, 0x3f	; 63
    2c5c:	f8 94       	cli
    2c5e:	de bf       	out	0x3e, r29	; 62
    2c60:	0f be       	out	0x3f, r0	; 63
    2c62:	cd bf       	out	0x3d, r28	; 61
    2c64:	df 91       	pop	r29
    2c66:	cf 91       	pop	r28
    2c68:	08 95       	ret

00002c6a <get_luminosity>:
}
    
#endif // AVCC_EQUAL_VCC for get_temperature()

//------------------------------------------------------------------------------
//  @fn get_luminosity
//!
//! Luminosity acquisition on DVK90CAN1 board. This is done with a light
//! dependent resistor (ldres)
//!
//! @warning See luminosity sensor section in hardware user's manual
//!
//! @param  none
//!
//! @return  luminosity_result
//!          Range:   0 to 160 lux
//!
//------------------------------------------------------------------------------
#ifndef AVCC_EQUAL_VCC
        #error You must define AVCC_EQUAL_VCC in board.h
    #else

const U16 luminosity_table[] =  //-- 24x couples of lux value & light
                                //-- dependent resistor (x100 ohms) values 
    {                           //-- corresponding to 0 up to 160 lux
     0,1800,  1,1050,  2,840,   4,700,   8,610,  12,560,  17,520,  23,470,
    30,420,  36,380,  44,330,  50,300,  57,260,  63,220,  70,180,  77,140,
    85,100,  91,70,   98,40,  103,20,  110,10,  120,5,   135,2,   160,1,
    };

U8 get_luminosity (void)
{
    2c6a:	cf 93       	push	r28
    2c6c:	df 93       	push	r29
    2c6e:	cd b7       	in	r28, 0x3d	; 61
    2c70:	de b7       	in	r29, 0x3e	; 62
    2c72:	26 97       	sbiw	r28, 0x06	; 6
    2c74:	0f b6       	in	r0, 0x3f	; 63
    2c76:	f8 94       	cli
    2c78:	de bf       	out	0x3e, r29	; 62
    2c7a:	0f be       	out	0x3f, r0	; 63
    2c7c:	cd bf       	out	0x3d, r28	; 61
    U16 ldres_value, temp_value;
    U8  luminosity_result;
    S8  i;
    
    //-- Channel initialization
    adc_init(AVCC_AS_VREF, NO_LEFT_ADJUST, LUMINOSITY_CHANNEL);
    2c7e:	41 e0       	ldi	r20, 0x01	; 1
    2c80:	60 e0       	ldi	r22, 0x00	; 0
    2c82:	81 e0       	ldi	r24, 0x01	; 1
    2c84:	0e 94 94 1e 	call	0x3d28	; 0x3d28 <adc_init>
    //-- Get ADC value
    temp_value = adc_single_conversion(LUMINOSITY_INPUT_PIN);
    2c88:	81 e0       	ldi	r24, 0x01	; 1
    2c8a:	0e 94 3b 1f 	call	0x3e76	; 0x3e76 <adc_single_conversion>
    2c8e:	9c 83       	std	Y+4, r25	; 0x04
    2c90:	8b 83       	std	Y+3, r24	; 0x03
    //-- Compute light dependent resistor value (in x100 ohms)
    ldres_value = (PU_LDRES_VALUE * temp_value) / (ADC_FULL_RANGE - temp_value);
    2c92:	2b 81       	ldd	r18, Y+3	; 0x03
    2c94:	3c 81       	ldd	r19, Y+4	; 0x04
    2c96:	81 e2       	ldi	r24, 0x21	; 33
    2c98:	90 e0       	ldi	r25, 0x00	; 0
    2c9a:	28 9f       	mul	r18, r24
    2c9c:	a0 01       	movw	r20, r0
    2c9e:	29 9f       	mul	r18, r25
    2ca0:	50 0d       	add	r21, r0
    2ca2:	38 9f       	mul	r19, r24
    2ca4:	50 0d       	add	r21, r0
    2ca6:	11 24       	eor	r1, r1
    2ca8:	2f ef       	ldi	r18, 0xFF	; 255
    2caa:	33 e0       	ldi	r19, 0x03	; 3
    2cac:	8b 81       	ldd	r24, Y+3	; 0x03
    2cae:	9c 81       	ldd	r25, Y+4	; 0x04
    2cb0:	28 1b       	sub	r18, r24
    2cb2:	39 0b       	sbc	r19, r25
    2cb4:	ca 01       	movw	r24, r20
    2cb6:	b9 01       	movw	r22, r18
    2cb8:	0e 94 fe 2e 	call	0x5dfc	; 0x5dfc <__udivmodhi4>
    2cbc:	cb 01       	movw	r24, r22
    2cbe:	9e 83       	std	Y+6, r25	; 0x06
    2cc0:	8d 83       	std	Y+5, r24	; 0x05
    for (i=1; i< 48; i+=2)        //-- Starting from 0 lux
    2cc2:	81 e0       	ldi	r24, 0x01	; 1
    2cc4:	89 83       	std	Y+1, r24	; 0x01
    2cc6:	13 c0       	rjmp	.+38     	; 0x2cee <get_luminosity+0x84>
        {
        if (ldres_value >= luminosity_table[i]) break;
    2cc8:	89 81       	ldd	r24, Y+1	; 0x01
    2cca:	99 27       	eor	r25, r25
    2ccc:	87 fd       	sbrc	r24, 7
    2cce:	90 95       	com	r25
    2cd0:	88 0f       	add	r24, r24
    2cd2:	99 1f       	adc	r25, r25
    2cd4:	fc 01       	movw	r30, r24
    2cd6:	e9 57       	subi	r30, 0x79	; 121
    2cd8:	f5 4f       	sbci	r31, 0xF5	; 245
    2cda:	20 81       	ld	r18, Z
    2cdc:	31 81       	ldd	r19, Z+1	; 0x01
    2cde:	8d 81       	ldd	r24, Y+5	; 0x05
    2ce0:	9e 81       	ldd	r25, Y+6	; 0x06
    2ce2:	82 17       	cp	r24, r18
    2ce4:	93 07       	cpc	r25, r19
    2ce6:	30 f4       	brcc	.+12     	; 0x2cf4 <get_luminosity+0x8a>
    2ce8:	89 81       	ldd	r24, Y+1	; 0x01
    2cea:	8e 5f       	subi	r24, 0xFE	; 254
    2cec:	89 83       	std	Y+1, r24	; 0x01
    2cee:	89 81       	ldd	r24, Y+1	; 0x01
    2cf0:	80 33       	cpi	r24, 0x30	; 48
    2cf2:	54 f3       	brlt	.-44     	; 0x2cc8 <get_luminosity+0x5e>
        }
    luminosity_result = (U8)(luminosity_table[i-1]); 
    2cf4:	89 81       	ldd	r24, Y+1	; 0x01
    2cf6:	99 27       	eor	r25, r25
    2cf8:	87 fd       	sbrc	r24, 7
    2cfa:	90 95       	com	r25
    2cfc:	01 97       	sbiw	r24, 0x01	; 1
    2cfe:	88 0f       	add	r24, r24
    2d00:	99 1f       	adc	r25, r25
    2d02:	fc 01       	movw	r30, r24
    2d04:	e9 57       	subi	r30, 0x79	; 121
    2d06:	f5 4f       	sbci	r31, 0xF5	; 245
    2d08:	80 81       	ld	r24, Z
    2d0a:	91 81       	ldd	r25, Z+1	; 0x01
    2d0c:	8a 83       	std	Y+2, r24	; 0x02
    return (luminosity_result);
    2d0e:	8a 81       	ldd	r24, Y+2	; 0x02
    2d10:	99 27       	eor	r25, r25
    2d12:	26 96       	adiw	r28, 0x06	; 6
    2d14:	0f b6       	in	r0, 0x3f	; 63
    2d16:	f8 94       	cli
    2d18:	de bf       	out	0x3e, r29	; 62
    2d1a:	0f be       	out	0x3f, r0	; 63
    2d1c:	cd bf       	out	0x3d, r28	; 61
    2d1e:	df 91       	pop	r29
    2d20:	cf 91       	pop	r28
    2d22:	08 95       	ret

00002d24 <get_vin>:
}
    
#endif // AVCC_EQUAL_VCC for get_luminosity()

//------------------------------------------------------------------------------
//  @fn get_vin
//!
//! Voltage acquisition on DVK90CAN1 board. This voltage is positive and must
//! be in 0 to 12,8 V (5 * 2.56 V) range.
//!
//! @warning See voltage reading section in hardware user's manual
//!          Need of stabilization of Aref falling level before convertion
//!
//! @param  none
//!
//! @return  voltage_result
//!          Range:   0 to 1280
//!                   0 =     0  mV
//!                1280 = 12800  mV or 12.8 V
//!
//------------------------------------------------------------------------------
#ifndef AREF_IS_OUTPUT_PIN
        #error You must define AREF_IS_OUTPUT_PIN in board.h
    #else

U16 get_vin (void)
{
    2d24:	cf 93       	push	r28
    2d26:	df 93       	push	r29
    2d28:	cd b7       	in	r28, 0x3d	; 61
    2d2a:	de b7       	in	r29, 0x3e	; 62
    2d2c:	2a 97       	sbiw	r28, 0x0a	; 10
    2d2e:	0f b6       	in	r0, 0x3f	; 63
    2d30:	f8 94       	cli
    2d32:	de bf       	out	0x3e, r29	; 62
    2d34:	0f be       	out	0x3f, r0	; 63
    2d36:	cd bf       	out	0x3d, r28	; 61
    U32 vin_value;
    U32 temp_value;
    U16 voltage_result;
    
    //-- Channel initialization
    adc_init(INTERNAL_VREF, NO_LEFT_ADJUST, VIN_CHANNEL);
    2d38:	42 e0       	ldi	r20, 0x02	; 2
    2d3a:	60 e0       	ldi	r22, 0x00	; 0
    2d3c:	83 e0       	ldi	r24, 0x03	; 3
    2d3e:	0e 94 94 1e 	call	0x3d28	; 0x3d28 <adc_init>
    //-- Get ADC value
    temp_value = (U32)(adc_single_conversion(VIN_INPUT_PIN));
    2d42:	82 e0       	ldi	r24, 0x02	; 2
    2d44:	0e 94 3b 1f 	call	0x3e76	; 0x3e76 <adc_single_conversion>
    2d48:	aa 27       	eor	r26, r26
    2d4a:	bb 27       	eor	r27, r27
    2d4c:	8b 83       	std	Y+3, r24	; 0x03
    2d4e:	9c 83       	std	Y+4, r25	; 0x04
    2d50:	ad 83       	std	Y+5, r26	; 0x05
    2d52:	be 83       	std	Y+6, r27	; 0x06
    //-- Compute Vin value (in x100 microV)
    vin_value = ( temp_value * VIN_ADC_STEP * VIN_RATIO_VALUE);
    2d54:	8b 81       	ldd	r24, Y+3	; 0x03
    2d56:	9c 81       	ldd	r25, Y+4	; 0x04
    2d58:	ad 81       	ldd	r26, Y+5	; 0x05
    2d5a:	be 81       	ldd	r27, Y+6	; 0x06
    2d5c:	2d e7       	ldi	r18, 0x7D	; 125
    2d5e:	30 e0       	ldi	r19, 0x00	; 0
    2d60:	40 e0       	ldi	r20, 0x00	; 0
    2d62:	50 e0       	ldi	r21, 0x00	; 0
    2d64:	bc 01       	movw	r22, r24
    2d66:	cd 01       	movw	r24, r26
    2d68:	0e 94 df 2e 	call	0x5dbe	; 0x5dbe <__mulsi3>
    2d6c:	dc 01       	movw	r26, r24
    2d6e:	cb 01       	movw	r24, r22
    2d70:	8f 83       	std	Y+7, r24	; 0x07
    2d72:	98 87       	std	Y+8, r25	; 0x08
    2d74:	a9 87       	std	Y+9, r26	; 0x09
    2d76:	ba 87       	std	Y+10, r27	; 0x0a
    //-- Compute voltage_result in x10mv or x0.01V   
    voltage_result = (U16)(vin_value / 100);
    2d78:	8f 81       	ldd	r24, Y+7	; 0x07
    2d7a:	98 85       	ldd	r25, Y+8	; 0x08
    2d7c:	a9 85       	ldd	r26, Y+9	; 0x09
    2d7e:	ba 85       	ldd	r27, Y+10	; 0x0a
    2d80:	24 e6       	ldi	r18, 0x64	; 100
    2d82:	30 e0       	ldi	r19, 0x00	; 0
    2d84:	40 e0       	ldi	r20, 0x00	; 0
    2d86:	50 e0       	ldi	r21, 0x00	; 0
    2d88:	bc 01       	movw	r22, r24
    2d8a:	cd 01       	movw	r24, r26
    2d8c:	0e 94 25 2f 	call	0x5e4a	; 0x5e4a <__udivmodsi4>
    2d90:	da 01       	movw	r26, r20
    2d92:	c9 01       	movw	r24, r18
    2d94:	9a 83       	std	Y+2, r25	; 0x02
    2d96:	89 83       	std	Y+1, r24	; 0x01
    return (voltage_result);
    2d98:	89 81       	ldd	r24, Y+1	; 0x01
    2d9a:	9a 81       	ldd	r25, Y+2	; 0x02
    2d9c:	2a 96       	adiw	r28, 0x0a	; 10
    2d9e:	0f b6       	in	r0, 0x3f	; 63
    2da0:	f8 94       	cli
    2da2:	de bf       	out	0x3e, r29	; 62
    2da4:	0f be       	out	0x3f, r0	; 63
    2da6:	cd bf       	out	0x3d, r28	; 61
    2da8:	df 91       	pop	r29
    2daa:	cf 91       	pop	r28
    2dac:	08 95       	ret

00002dae <uart_init>:
//!         ==1: baudrate performed
//!
//------------------------------------------------------------------------------
U8 uart_init (U8 mode, U32 baudrate)
{
    2dae:	cf 93       	push	r28
    2db0:	df 93       	push	r29
    2db2:	cd b7       	in	r28, 0x3d	; 61
    2db4:	de b7       	in	r29, 0x3e	; 62
    2db6:	27 97       	sbiw	r28, 0x07	; 7
    2db8:	0f b6       	in	r0, 0x3f	; 63
    2dba:	f8 94       	cli
    2dbc:	de bf       	out	0x3e, r29	; 62
    2dbe:	0f be       	out	0x3f, r0	; 63
    2dc0:	cd bf       	out	0x3d, r28	; 61
    2dc2:	89 83       	std	Y+1, r24	; 0x01
    2dc4:	4a 83       	std	Y+2, r20	; 0x02
    2dc6:	5b 83       	std	Y+3, r21	; 0x03
    2dc8:	6c 83       	std	Y+4, r22	; 0x04
    2dca:	7d 83       	std	Y+5, r23	; 0x05
    Uart_clear();       // Flush, Disable and Reset UART
    2dcc:	e1 ec       	ldi	r30, 0xC1	; 193
    2dce:	f0 e0       	ldi	r31, 0x00	; 0
    2dd0:	10 82       	st	Z, r1
    2dd2:	a2 ec       	ldi	r26, 0xC2	; 194
    2dd4:	b0 e0       	ldi	r27, 0x00	; 0
    2dd6:	e6 ec       	ldi	r30, 0xC6	; 198
    2dd8:	f0 e0       	ldi	r31, 0x00	; 0
    2dda:	80 81       	ld	r24, Z
    2ddc:	8c 93       	st	X, r24
    2dde:	e0 ec       	ldi	r30, 0xC0	; 192
    2de0:	f0 e0       	ldi	r31, 0x00	; 0
    2de2:	80 e4       	ldi	r24, 0x40	; 64
    2de4:	80 83       	st	Z, r24
    2de6:	e2 ec       	ldi	r30, 0xC2	; 194
    2de8:	f0 e0       	ldi	r31, 0x00	; 0
    2dea:	86 e0       	ldi	r24, 0x06	; 6
    2dec:	80 83       	st	Z, r24
    2dee:	e5 ec       	ldi	r30, 0xC5	; 197
    2df0:	f0 e0       	ldi	r31, 0x00	; 0
    2df2:	10 82       	st	Z, r1
    2df4:	e4 ec       	ldi	r30, 0xC4	; 196
    2df6:	f0 e0       	ldi	r31, 0x00	; 0
    2df8:	10 82       	st	Z, r1
    if (Uart_set_baudrate(baudrate) == 0) return 0;  //!<  c.f. macro in "uart_drv.h"
    2dfa:	8a 81       	ldd	r24, Y+2	; 0x02
    2dfc:	9b 81       	ldd	r25, Y+3	; 0x03
    2dfe:	ac 81       	ldd	r26, Y+4	; 0x04
    2e00:	bd 81       	ldd	r27, Y+5	; 0x05
    2e02:	bc 01       	movw	r22, r24
    2e04:	cd 01       	movw	r24, r26
    2e06:	0e 94 59 1c 	call	0x38b2	; 0x38b2 <uart_set_baudrate>
    2e0a:	88 23       	and	r24, r24
    2e0c:	19 f4       	brne	.+6      	; 0x2e14 <uart_init+0x66>
    2e0e:	1f 82       	std	Y+7, r1	; 0x07
    2e10:	1e 82       	std	Y+6, r1	; 0x06
    2e12:	36 c0       	rjmp	.+108    	; 0x2e80 <uart_init+0xd2>
    Uart_hw_init(mode);     //!<  c.f. macro in "uart_drv.h"
    2e14:	a0 ec       	ldi	r26, 0xC0	; 192
    2e16:	b0 e0       	ldi	r27, 0x00	; 0
    2e18:	e0 ec       	ldi	r30, 0xC0	; 192
    2e1a:	f0 e0       	ldi	r31, 0x00	; 0
    2e1c:	80 81       	ld	r24, Z
    2e1e:	80 62       	ori	r24, 0x20	; 32
    2e20:	8c 93       	st	X, r24
    2e22:	a1 ec       	ldi	r26, 0xC1	; 193
    2e24:	b0 e0       	ldi	r27, 0x00	; 0
    2e26:	e1 ec       	ldi	r30, 0xC1	; 193
    2e28:	f0 e0       	ldi	r31, 0x00	; 0
    2e2a:	80 81       	ld	r24, Z
    2e2c:	8b 7f       	andi	r24, 0xFB	; 251
    2e2e:	8c 93       	st	X, r24
    2e30:	a1 ec       	ldi	r26, 0xC1	; 193
    2e32:	b0 e0       	ldi	r27, 0x00	; 0
    2e34:	e1 ec       	ldi	r30, 0xC1	; 193
    2e36:	f0 e0       	ldi	r31, 0x00	; 0
    2e38:	80 81       	ld	r24, Z
    2e3a:	98 2f       	mov	r25, r24
    2e3c:	89 81       	ldd	r24, Y+1	; 0x01
    2e3e:	84 70       	andi	r24, 0x04	; 4
    2e40:	89 2b       	or	r24, r25
    2e42:	8c 93       	st	X, r24
    2e44:	e2 ec       	ldi	r30, 0xC2	; 194
    2e46:	f0 e0       	ldi	r31, 0x00	; 0
    2e48:	89 81       	ldd	r24, Y+1	; 0x01
    2e4a:	88 73       	andi	r24, 0x38	; 56
    2e4c:	80 83       	st	Z, r24
    2e4e:	a2 ec       	ldi	r26, 0xC2	; 194
    2e50:	b0 e0       	ldi	r27, 0x00	; 0
    2e52:	e2 ec       	ldi	r30, 0xC2	; 194
    2e54:	f0 e0       	ldi	r31, 0x00	; 0
    2e56:	80 81       	ld	r24, Z
    2e58:	28 2f       	mov	r18, r24
    2e5a:	89 81       	ldd	r24, Y+1	; 0x01
    2e5c:	99 27       	eor	r25, r25
    2e5e:	83 70       	andi	r24, 0x03	; 3
    2e60:	90 70       	andi	r25, 0x00	; 0
    2e62:	88 0f       	add	r24, r24
    2e64:	99 1f       	adc	r25, r25
    2e66:	82 2b       	or	r24, r18
    2e68:	8c 93       	st	X, r24
    Uart_enable();          //!<  c.f. macro in "uart_drv.h"
    2e6a:	a1 ec       	ldi	r26, 0xC1	; 193
    2e6c:	b0 e0       	ldi	r27, 0x00	; 0
    2e6e:	e1 ec       	ldi	r30, 0xC1	; 193
    2e70:	f0 e0       	ldi	r31, 0x00	; 0
    2e72:	80 81       	ld	r24, Z
    2e74:	88 61       	ori	r24, 0x18	; 24
    2e76:	8c 93       	st	X, r24
    return (1);
    2e78:	81 e0       	ldi	r24, 0x01	; 1
    2e7a:	90 e0       	ldi	r25, 0x00	; 0
    2e7c:	9f 83       	std	Y+7, r25	; 0x07
    2e7e:	8e 83       	std	Y+6, r24	; 0x06
    2e80:	8e 81       	ldd	r24, Y+6	; 0x06
    2e82:	9f 81       	ldd	r25, Y+7	; 0x07
    2e84:	27 96       	adiw	r28, 0x07	; 7
    2e86:	0f b6       	in	r0, 0x3f	; 63
    2e88:	f8 94       	cli
    2e8a:	de bf       	out	0x3e, r29	; 62
    2e8c:	0f be       	out	0x3f, r0	; 63
    2e8e:	cd bf       	out	0x3d, r28	; 61
    2e90:	df 91       	pop	r29
    2e92:	cf 91       	pop	r28
    2e94:	08 95       	ret

00002e96 <uart_test_hit>:
}

//------------------------------------------------------------------------------
//  @fn uart_test_hit
//!
//! Check if something has been received on the UART peripheral.
//!
//! @warning none
//!
//! @param  none
//!
//! @return Baudrate Status
//!         ==0: Nothing has been received
//!         ==1: A character has been received
//!
//------------------------------------------------------------------------------
U8 uart_test_hit (void)
{
    2e96:	cf 93       	push	r28
    2e98:	df 93       	push	r29
    2e9a:	cd b7       	in	r28, 0x3d	; 61
    2e9c:	de b7       	in	r29, 0x3e	; 62
    return (Uart_rx_ready());
    2e9e:	e0 ec       	ldi	r30, 0xC0	; 192
    2ea0:	f0 e0       	ldi	r31, 0x00	; 0
    2ea2:	80 81       	ld	r24, Z
    2ea4:	99 27       	eor	r25, r25
    2ea6:	80 78       	andi	r24, 0x80	; 128
    2ea8:	90 70       	andi	r25, 0x00	; 0
    2eaa:	88 0f       	add	r24, r24
    2eac:	89 2f       	mov	r24, r25
    2eae:	88 1f       	adc	r24, r24
    2eb0:	99 0b       	sbc	r25, r25
    2eb2:	99 27       	eor	r25, r25
    2eb4:	df 91       	pop	r29
    2eb6:	cf 91       	pop	r28
    2eb8:	08 95       	ret

00002eba <uart_putchar>:
}

//------------------------------------------------------------------------------
//  @fn uart_putchar
//!
//! Send a character on the UART peripheral.
//!
//! @warning none
//!
//! @param  character to send
//!
//! @return character sent
//!
//------------------------------------------------------------------------------
U8 uart_putchar (U8 ch)
{
    2eba:	cf 93       	push	r28
    2ebc:	df 93       	push	r29
    2ebe:	cd b7       	in	r28, 0x3d	; 61
    2ec0:	de b7       	in	r29, 0x3e	; 62
    2ec2:	21 97       	sbiw	r28, 0x01	; 1
    2ec4:	0f b6       	in	r0, 0x3f	; 63
    2ec6:	f8 94       	cli
    2ec8:	de bf       	out	0x3e, r29	; 62
    2eca:	0f be       	out	0x3f, r0	; 63
    2ecc:	cd bf       	out	0x3d, r28	; 61
    2ece:	89 83       	std	Y+1, r24	; 0x01
    while(!Uart_tx_ready());
    2ed0:	e0 ec       	ldi	r30, 0xC0	; 192
    2ed2:	f0 e0       	ldi	r31, 0x00	; 0
    2ed4:	80 81       	ld	r24, Z
    2ed6:	99 27       	eor	r25, r25
    2ed8:	80 72       	andi	r24, 0x20	; 32
    2eda:	90 70       	andi	r25, 0x00	; 0
    2edc:	95 95       	asr	r25
    2ede:	87 95       	ror	r24
    2ee0:	95 95       	asr	r25
    2ee2:	87 95       	ror	r24
    2ee4:	95 95       	asr	r25
    2ee6:	87 95       	ror	r24
    2ee8:	95 95       	asr	r25
    2eea:	87 95       	ror	r24
    2eec:	95 95       	asr	r25
    2eee:	87 95       	ror	r24
    2ef0:	00 97       	sbiw	r24, 0x00	; 0
    2ef2:	71 f3       	breq	.-36     	; 0x2ed0 <uart_putchar+0x16>
    Uart_set_tx_busy();     // Set Busy flag before sending (always)
    Uart_send_byte(ch);
    2ef4:	e6 ec       	ldi	r30, 0xC6	; 198
    2ef6:	f0 e0       	ldi	r31, 0x00	; 0
    2ef8:	89 81       	ldd	r24, Y+1	; 0x01
    2efa:	80 83       	st	Z, r24
    return (ch);
    2efc:	89 81       	ldd	r24, Y+1	; 0x01
    2efe:	99 27       	eor	r25, r25
    2f00:	21 96       	adiw	r28, 0x01	; 1
    2f02:	0f b6       	in	r0, 0x3f	; 63
    2f04:	f8 94       	cli
    2f06:	de bf       	out	0x3e, r29	; 62
    2f08:	0f be       	out	0x3f, r0	; 63
    2f0a:	cd bf       	out	0x3d, r28	; 61
    2f0c:	df 91       	pop	r29
    2f0e:	cf 91       	pop	r28
    2f10:	08 95       	ret

00002f12 <uart_getchar>:
}

//------------------------------------------------------------------------------
//  @fn uart_getchar
//!
//! Get a character from the UART peripheral.
//!
//! @warning none
//!
//! @param  none
//!
//! @return read (received) character on the UART
//!
//------------------------------------------------------------------------------
U8 uart_getchar (void)
{
    2f12:	cf 93       	push	r28
    2f14:	df 93       	push	r29
    2f16:	cd b7       	in	r28, 0x3d	; 61
    2f18:	de b7       	in	r29, 0x3e	; 62
    2f1a:	21 97       	sbiw	r28, 0x01	; 1
    2f1c:	0f b6       	in	r0, 0x3f	; 63
    2f1e:	f8 94       	cli
    2f20:	de bf       	out	0x3e, r29	; 62
    2f22:	0f be       	out	0x3f, r0	; 63
    2f24:	cd bf       	out	0x3d, r28	; 61
    U8 ch;

    while(!Uart_rx_ready());
    2f26:	e0 ec       	ldi	r30, 0xC0	; 192
    2f28:	f0 e0       	ldi	r31, 0x00	; 0
    2f2a:	80 81       	ld	r24, Z
    2f2c:	99 27       	eor	r25, r25
    2f2e:	80 78       	andi	r24, 0x80	; 128
    2f30:	90 70       	andi	r25, 0x00	; 0
    2f32:	88 0f       	add	r24, r24
    2f34:	89 2f       	mov	r24, r25
    2f36:	88 1f       	adc	r24, r24
    2f38:	99 0b       	sbc	r25, r25
    2f3a:	00 97       	sbiw	r24, 0x00	; 0
    2f3c:	a1 f3       	breq	.-24     	; 0x2f26 <uart_getchar+0x14>
    ch = Uart_get_byte();
    2f3e:	e6 ec       	ldi	r30, 0xC6	; 198
    2f40:	f0 e0       	ldi	r31, 0x00	; 0
    2f42:	80 81       	ld	r24, Z
    2f44:	89 83       	std	Y+1, r24	; 0x01
    Uart_ack_rx_byte();
    return ch;
    2f46:	89 81       	ldd	r24, Y+1	; 0x01
    2f48:	99 27       	eor	r25, r25
    2f4a:	21 96       	adiw	r28, 0x01	; 1
    2f4c:	0f b6       	in	r0, 0x3f	; 63
    2f4e:	f8 94       	cli
    2f50:	de bf       	out	0x3e, r29	; 62
    2f52:	0f be       	out	0x3f, r0	; 63
    2f54:	cd bf       	out	0x3d, r28	; 61
    2f56:	df 91       	pop	r29
    2f58:	cf 91       	pop	r28
    2f5a:	08 95       	ret

00002f5c <uart_put_string>:
}

//------------------------------------------------------------------------------
//  @fn uart_put_string
//!
//! Put a data-string on TX UART. The data-string is send up to null
//! character is found.
//!
//! @warning "uart_init()" must be performed before
//!
//! @param Pointer on U8 data-string
//!
//! @return (none)
//!
//------------------------------------------------------------------------------
#ifndef REDUCED_UART_LIB
void uart_put_string (U8 *data_string)
    {
    2f5c:	cf 93       	push	r28
    2f5e:	df 93       	push	r29
    2f60:	cd b7       	in	r28, 0x3d	; 61
    2f62:	de b7       	in	r29, 0x3e	; 62
    2f64:	22 97       	sbiw	r28, 0x02	; 2
    2f66:	0f b6       	in	r0, 0x3f	; 63
    2f68:	f8 94       	cli
    2f6a:	de bf       	out	0x3e, r29	; 62
    2f6c:	0f be       	out	0x3f, r0	; 63
    2f6e:	cd bf       	out	0x3d, r28	; 61
    2f70:	9a 83       	std	Y+2, r25	; 0x02
    2f72:	89 83       	std	Y+1, r24	; 0x01
    while(*data_string) uart_putchar (*data_string++);
    2f74:	0b c0       	rjmp	.+22     	; 0x2f8c <uart_put_string+0x30>
    2f76:	e9 81       	ldd	r30, Y+1	; 0x01
    2f78:	fa 81       	ldd	r31, Y+2	; 0x02
    2f7a:	20 81       	ld	r18, Z
    2f7c:	89 81       	ldd	r24, Y+1	; 0x01
    2f7e:	9a 81       	ldd	r25, Y+2	; 0x02
    2f80:	01 96       	adiw	r24, 0x01	; 1
    2f82:	9a 83       	std	Y+2, r25	; 0x02
    2f84:	89 83       	std	Y+1, r24	; 0x01
    2f86:	82 2f       	mov	r24, r18
    2f88:	0e 94 5d 17 	call	0x2eba	; 0x2eba <uart_putchar>
    2f8c:	e9 81       	ldd	r30, Y+1	; 0x01
    2f8e:	fa 81       	ldd	r31, Y+2	; 0x02
    2f90:	80 81       	ld	r24, Z
    2f92:	88 23       	and	r24, r24
    2f94:	81 f7       	brne	.-32     	; 0x2f76 <uart_put_string+0x1a>
    2f96:	22 96       	adiw	r28, 0x02	; 2
    2f98:	0f b6       	in	r0, 0x3f	; 63
    2f9a:	f8 94       	cli
    2f9c:	de bf       	out	0x3e, r29	; 62
    2f9e:	0f be       	out	0x3f, r0	; 63
    2fa0:	cd bf       	out	0x3d, r28	; 61
    2fa2:	df 91       	pop	r29
    2fa4:	cf 91       	pop	r28
    2fa6:	08 95       	ret

00002fa8 <uart_mini_printf>:
    }
#endif  // REDUCED_UART_LIB

//------------------------------------------------------------------------------
//  @fn uart_mini_printf
//!
//! Minimal "PRINTF" with variable argument list. Write several variables
//! formatted by a format string to a file descriptor.
//! Example:
//! ========
//! { u8_toto = 0xAA;
//!   uart_mini_printf ("toto = %04d (0x%012X)\r\n", u8_toto, u8_toto);
//!   /*   Expected:     toto = 0170 (0x0000000000AA)   &  Cr+Lf       */ }
//!
//! @warning "uart_init()" must be performed before
//!
//! @param argument list
//!
//!     The format string is interpreted like this:
//!        ,---------------,---------------------------------------------------,
//!        | Any character | Output as is                                      |
//!        |---------------+---------------------------------------------------|
//!        |     %c:       | interpret argument as character                   |
//!        |     %s:       | interpret argument as pointer to string           |
//!        |     %d:       | interpret argument as decimal (signed) S16        |
//!        |     %ld:      | interpret argument as decimal (signed) S32        |
//!        |     %u:       | interpret argument as decimal (unsigned) U16      |
//!        |     %lu:      | interpret argument as decimal (unsigned) U32      |
//!        |     %x:       | interpret argument as hex U16 (lower case chars)  |
//!        |     %lx:      | interpret argument as hex U32 (lower case chars)  |
//!        |     %X:       | interpret argument as hex U16 (upper case chars)  |
//!        |     %lX:      | interpret argument as hex U32 (upper case chars)  |
//!        |     %%:       | print a percent ('%') character                   |
//!        '---------------'---------------------------------------------------'
//!
//!     Field width (in decimal) always starts with "0" and its maximum is
//!     given by "DATA_BUF_LEN" defined in "uart_lib.h".
//!        ,----------------------,-----------,--------------,-----------------,
//!        |       Variable       | Writting  |  Printing    |    Comment      |
//!        |----------------------+-----------+--------------|-----------------|
//!        |                      |   %x      | aa           |        -        |
//!        |  u8_xx = 0xAA        |   %04d    | 0170         |        -        |
//!        |                      |   %012X   | 0000000000AA |        -        |
//!        |----------------------+-----------+--------------|-----------------|
//!        | u16_xx = -5678       |   %010d   | -0000005678  |        -        |
//!        |----------------------+-----------+--------------|-----------------|
//!        | u32_xx = -4100000000 |   %011lu  | 00194967296  |        -        |
//!        |----------------------+-----------+--------------|-----------------|
//!        |          -           |   %8x     | 8x           | Writting error! |
//!        |----------------------+-----------+--------------|-----------------|
//!        |          -           |   %0s     | 0s           | Writting error! |
//!        '----------------------'-----------'--------------'-----------------'
//!       
//! Return: 0 = O.K.
//!
//------------------------------------------------------------------------------
#ifndef REDUCED_UART_LIB
U8 uart_mini_printf(char *format, ...)
{
    2fa8:	0f 93       	push	r16
    2faa:	1f 93       	push	r17
    2fac:	cf 93       	push	r28
    2fae:	df 93       	push	r29
    2fb0:	cd b7       	in	r28, 0x3d	; 61
    2fb2:	de b7       	in	r29, 0x3e	; 62
    2fb4:	af 97       	sbiw	r28, 0x2f	; 47
    2fb6:	0f b6       	in	r0, 0x3f	; 63
    2fb8:	f8 94       	cli
    2fba:	de bf       	out	0x3e, r29	; 62
    2fbc:	0f be       	out	0x3f, r0	; 63
    2fbe:	cd bf       	out	0x3d, r28	; 61
    va_list arg_ptr;
    U8      *p,*sval;
    U8      u8_temp, n_sign, data_idx, min_size;
    U8      data_buf[DATA_BUF_LEN];
    S8      long_flag, alt_p_c;
    S8      s8_val;
    S16     s16_val;
    S32     s32_val;
    U16     u16_val;
    U32     u32_val;

    long_flag = FALSE;
    2fc0:	1f 86       	std	Y+15, r1	; 0x0f
    alt_p_c = FALSE;
    2fc2:	1e 86       	std	Y+14, r1	; 0x0e
    min_size = DATA_BUF_LEN-1;
    2fc4:	8b e0       	ldi	r24, 0x0B	; 11
    2fc6:	88 8b       	std	Y+16, r24	; 0x10

    va_start(arg_ptr, format);   // make arg_ptr point to the first unnamed arg
    2fc8:	ce 01       	movw	r24, r28
    2fca:	c8 96       	adiw	r24, 0x38	; 56
    2fcc:	99 8f       	std	Y+25, r25	; 0x19
    2fce:	88 8f       	std	Y+24, r24	; 0x18
    for (p = (U8 *) format; *p; p++)
    2fd0:	8e a9       	ldd	r24, Y+54	; 0x36
    2fd2:	9f a9       	ldd	r25, Y+55	; 0x37
    2fd4:	9f 8b       	std	Y+23, r25	; 0x17
    2fd6:	8e 8b       	std	Y+22, r24	; 0x16
    2fd8:	74 c3       	rjmp	.+1768   	; 0x36c2 <uart_mini_printf+0x71a>
    {
        if ((*p == '%') || (alt_p_c == TRUE))
    2fda:	ee 89       	ldd	r30, Y+22	; 0x16
    2fdc:	ff 89       	ldd	r31, Y+23	; 0x17
    2fde:	80 81       	ld	r24, Z
    2fe0:	85 32       	cpi	r24, 0x25	; 37
    2fe2:	21 f0       	breq	.+8      	; 0x2fec <uart_mini_printf+0x44>
    2fe4:	8e 85       	ldd	r24, Y+14	; 0x0e
    2fe6:	81 30       	cpi	r24, 0x01	; 1
    2fe8:	09 f0       	breq	.+2      	; 0x2fec <uart_mini_printf+0x44>
    2fea:	47 c0       	rjmp	.+142    	; 0x307a <uart_mini_printf+0xd2>
        {
            p++;
    2fec:	8e 89       	ldd	r24, Y+22	; 0x16
    2fee:	9f 89       	ldd	r25, Y+23	; 0x17
    2ff0:	01 96       	adiw	r24, 0x01	; 1
    2ff2:	9f 8b       	std	Y+23, r25	; 0x17
    2ff4:	8e 8b       	std	Y+22, r24	; 0x16
        }
        else
        {
            uart_putchar(*p);
            alt_p_c = FALSE;
            long_flag = FALSE;
            continue;   // "switch (*p)" section skipped
        }
        switch (*p)
    2ff6:	ee 89       	ldd	r30, Y+22	; 0x16
    2ff8:	ff 89       	ldd	r31, Y+23	; 0x17
    2ffa:	80 81       	ld	r24, Z
    2ffc:	28 2f       	mov	r18, r24
    2ffe:	33 27       	eor	r19, r19
    3000:	3f a7       	std	Y+47, r19	; 0x2f
    3002:	2e a7       	std	Y+46, r18	; 0x2e
    3004:	8e a5       	ldd	r24, Y+46	; 0x2e
    3006:	9f a5       	ldd	r25, Y+47	; 0x2f
    3008:	84 36       	cpi	r24, 0x64	; 100
    300a:	91 05       	cpc	r25, r1
    300c:	09 f4       	brne	.+2      	; 0x3010 <uart_mini_printf+0x68>
    300e:	96 c0       	rjmp	.+300    	; 0x313c <uart_mini_printf+0x194>
    3010:	2e a5       	ldd	r18, Y+46	; 0x2e
    3012:	3f a5       	ldd	r19, Y+47	; 0x2f
    3014:	25 36       	cpi	r18, 0x65	; 101
    3016:	31 05       	cpc	r19, r1
    3018:	94 f4       	brge	.+36     	; 0x303e <uart_mini_printf+0x96>
    301a:	8e a5       	ldd	r24, Y+46	; 0x2e
    301c:	9f a5       	ldd	r25, Y+47	; 0x2f
    301e:	88 35       	cpi	r24, 0x58	; 88
    3020:	91 05       	cpc	r25, r1
    3022:	09 f4       	brne	.+2      	; 0x3026 <uart_mini_printf+0x7e>
    3024:	fe c1       	rjmp	.+1020   	; 0x3422 <uart_mini_printf+0x47a>
    3026:	2e a5       	ldd	r18, Y+46	; 0x2e
    3028:	3f a5       	ldd	r19, Y+47	; 0x2f
    302a:	23 36       	cpi	r18, 0x63	; 99
    302c:	31 05       	cpc	r19, r1
    302e:	69 f1       	breq	.+90     	; 0x308a <uart_mini_printf+0xe2>
    3030:	8e a5       	ldd	r24, Y+46	; 0x2e
    3032:	9f a5       	ldd	r25, Y+47	; 0x2f
    3034:	80 33       	cpi	r24, 0x30	; 48
    3036:	91 05       	cpc	r25, r1
    3038:	09 f4       	brne	.+2      	; 0x303c <uart_mini_printf+0x94>
    303a:	bd c2       	rjmp	.+1402   	; 0x35b6 <uart_mini_printf+0x60e>
    303c:	2e c3       	rjmp	.+1628   	; 0x369a <uart_mini_printf+0x6f2>
    303e:	2e a5       	ldd	r18, Y+46	; 0x2e
    3040:	3f a5       	ldd	r19, Y+47	; 0x2f
    3042:	23 37       	cpi	r18, 0x73	; 115
    3044:	31 05       	cpc	r19, r1
    3046:	e9 f1       	breq	.+122    	; 0x30c2 <uart_mini_printf+0x11a>
    3048:	8e a5       	ldd	r24, Y+46	; 0x2e
    304a:	9f a5       	ldd	r25, Y+47	; 0x2f
    304c:	84 37       	cpi	r24, 0x74	; 116
    304e:	91 05       	cpc	r25, r1
    3050:	3c f4       	brge	.+14     	; 0x3060 <uart_mini_printf+0xb8>
    3052:	2e a5       	ldd	r18, Y+46	; 0x2e
    3054:	3f a5       	ldd	r19, Y+47	; 0x2f
    3056:	2c 36       	cpi	r18, 0x6C	; 108
    3058:	31 05       	cpc	r19, r1
    305a:	09 f4       	brne	.+2      	; 0x305e <uart_mini_printf+0xb6>
    305c:	5c c0       	rjmp	.+184    	; 0x3116 <uart_mini_printf+0x16e>
    305e:	1d c3       	rjmp	.+1594   	; 0x369a <uart_mini_printf+0x6f2>
    3060:	8e a5       	ldd	r24, Y+46	; 0x2e
    3062:	9f a5       	ldd	r25, Y+47	; 0x2f
    3064:	85 37       	cpi	r24, 0x75	; 117
    3066:	91 05       	cpc	r25, r1
    3068:	09 f4       	brne	.+2      	; 0x306c <uart_mini_printf+0xc4>
    306a:	37 c1       	rjmp	.+622    	; 0x32da <uart_mini_printf+0x332>
    306c:	2e a5       	ldd	r18, Y+46	; 0x2e
    306e:	3f a5       	ldd	r19, Y+47	; 0x2f
    3070:	28 37       	cpi	r18, 0x78	; 120
    3072:	31 05       	cpc	r19, r1
    3074:	09 f4       	brne	.+2      	; 0x3078 <uart_mini_printf+0xd0>
    3076:	d5 c1       	rjmp	.+938    	; 0x3422 <uart_mini_printf+0x47a>
    3078:	10 c3       	rjmp	.+1568   	; 0x369a <uart_mini_printf+0x6f2>
    307a:	ee 89       	ldd	r30, Y+22	; 0x16
    307c:	ff 89       	ldd	r31, Y+23	; 0x17
    307e:	80 81       	ld	r24, Z
    3080:	0e 94 5d 17 	call	0x2eba	; 0x2eba <uart_putchar>
    3084:	1e 86       	std	Y+14, r1	; 0x0e
    3086:	1f 86       	std	Y+15, r1	; 0x0f
    3088:	17 c3       	rjmp	.+1582   	; 0x36b8 <uart_mini_printf+0x710>
        {
            case 'c':
                if (long_flag == TRUE)      // ERROR: 'l' before any 'c'
    308a:	8f 85       	ldd	r24, Y+15	; 0x0f
    308c:	81 30       	cpi	r24, 0x01	; 1
    308e:	39 f4       	brne	.+14     	; 0x309e <uart_mini_printf+0xf6>
                {
                    uart_putchar('l');
    3090:	8c e6       	ldi	r24, 0x6C	; 108
    3092:	0e 94 5d 17 	call	0x2eba	; 0x2eba <uart_putchar>
                    uart_putchar('c');
    3096:	83 e6       	ldi	r24, 0x63	; 99
    3098:	0e 94 5d 17 	call	0x2eba	; 0x2eba <uart_putchar>
    309c:	0d c0       	rjmp	.+26     	; 0x30b8 <uart_mini_printf+0x110>
                }
                else
                {
                    s8_val = (S8)(va_arg(arg_ptr, int));    // s8_val = (S8)(va_arg(arg_ptr, S16));
    309e:	28 8d       	ldd	r18, Y+24	; 0x18
    30a0:	39 8d       	ldd	r19, Y+25	; 0x19
    30a2:	c9 01       	movw	r24, r18
    30a4:	02 96       	adiw	r24, 0x02	; 2
    30a6:	99 8f       	std	Y+25, r25	; 0x19
    30a8:	88 8f       	std	Y+24, r24	; 0x18
    30aa:	f9 01       	movw	r30, r18
    30ac:	80 81       	ld	r24, Z
    30ae:	91 81       	ldd	r25, Z+1	; 0x01
    30b0:	8d 87       	std	Y+13, r24	; 0x0d
                    uart_putchar((U8)(s8_val));
    30b2:	8d 85       	ldd	r24, Y+13	; 0x0d
    30b4:	0e 94 5d 17 	call	0x2eba	; 0x2eba <uart_putchar>
                }
                // Clean up
                min_size = DATA_BUF_LEN-1;
    30b8:	8b e0       	ldi	r24, 0x0B	; 11
    30ba:	88 8b       	std	Y+16, r24	; 0x10
                alt_p_c = FALSE;
    30bc:	1e 86       	std	Y+14, r1	; 0x0e
                long_flag = FALSE;
    30be:	1f 86       	std	Y+15, r1	; 0x0f
                break; // case 'c'
    30c0:	fb c2       	rjmp	.+1526   	; 0x36b8 <uart_mini_printf+0x710>
                
            case 's':
                if (long_flag == TRUE)      // ERROR: 'l' before any 's'
    30c2:	8f 85       	ldd	r24, Y+15	; 0x0f
    30c4:	81 30       	cpi	r24, 0x01	; 1
    30c6:	39 f4       	brne	.+14     	; 0x30d6 <uart_mini_printf+0x12e>
                {
                    uart_putchar('l');
    30c8:	8c e6       	ldi	r24, 0x6C	; 108
    30ca:	0e 94 5d 17 	call	0x2eba	; 0x2eba <uart_putchar>
                    uart_putchar('s');
    30ce:	83 e7       	ldi	r24, 0x73	; 115
    30d0:	0e 94 5d 17 	call	0x2eba	; 0x2eba <uart_putchar>
    30d4:	1b c0       	rjmp	.+54     	; 0x310c <uart_mini_printf+0x164>
                }
                else
                {
                    for (sval = va_arg(arg_ptr, U8 *); *sval; sval++)
    30d6:	28 8d       	ldd	r18, Y+24	; 0x18
    30d8:	39 8d       	ldd	r19, Y+25	; 0x19
    30da:	c9 01       	movw	r24, r18
    30dc:	02 96       	adiw	r24, 0x02	; 2
    30de:	99 8f       	std	Y+25, r25	; 0x19
    30e0:	88 8f       	std	Y+24, r24	; 0x18
    30e2:	f9 01       	movw	r30, r18
    30e4:	80 81       	ld	r24, Z
    30e6:	91 81       	ldd	r25, Z+1	; 0x01
    30e8:	9d 8b       	std	Y+21, r25	; 0x15
    30ea:	8c 8b       	std	Y+20, r24	; 0x14
    30ec:	0a c0       	rjmp	.+20     	; 0x3102 <uart_mini_printf+0x15a>
                    {
                        uart_putchar(*sval);
    30ee:	ec 89       	ldd	r30, Y+20	; 0x14
    30f0:	fd 89       	ldd	r31, Y+21	; 0x15
    30f2:	80 81       	ld	r24, Z
    30f4:	0e 94 5d 17 	call	0x2eba	; 0x2eba <uart_putchar>
    30f8:	8c 89       	ldd	r24, Y+20	; 0x14
    30fa:	9d 89       	ldd	r25, Y+21	; 0x15
    30fc:	01 96       	adiw	r24, 0x01	; 1
    30fe:	9d 8b       	std	Y+21, r25	; 0x15
    3100:	8c 8b       	std	Y+20, r24	; 0x14
    3102:	ec 89       	ldd	r30, Y+20	; 0x14
    3104:	fd 89       	ldd	r31, Y+21	; 0x15
    3106:	80 81       	ld	r24, Z
    3108:	88 23       	and	r24, r24
    310a:	89 f7       	brne	.-30     	; 0x30ee <uart_mini_printf+0x146>
                    }
                }
                // Clean up
                min_size = DATA_BUF_LEN-1;
    310c:	8b e0       	ldi	r24, 0x0B	; 11
    310e:	88 8b       	std	Y+16, r24	; 0x10
                alt_p_c = FALSE;
    3110:	1e 86       	std	Y+14, r1	; 0x0e
                long_flag = FALSE;
    3112:	1f 86       	std	Y+15, r1	; 0x0f
                break;  // case 's'
    3114:	d1 c2       	rjmp	.+1442   	; 0x36b8 <uart_mini_printf+0x710>
                
            case 'l':  // It is not the number "ONE" but the lower case of "L" character
                if (long_flag == TRUE)      // ERROR: two consecutive 'l'
    3116:	8f 85       	ldd	r24, Y+15	; 0x0f
    3118:	81 30       	cpi	r24, 0x01	; 1
    311a:	31 f4       	brne	.+12     	; 0x3128 <uart_mini_printf+0x180>
                {
                    uart_putchar('l');
    311c:	8c e6       	ldi	r24, 0x6C	; 108
    311e:	0e 94 5d 17 	call	0x2eba	; 0x2eba <uart_putchar>
                    alt_p_c = FALSE;
    3122:	1e 86       	std	Y+14, r1	; 0x0e
                    long_flag = FALSE;
    3124:	1f 86       	std	Y+15, r1	; 0x0f
    3126:	04 c0       	rjmp	.+8      	; 0x3130 <uart_mini_printf+0x188>
                }
                else
                {
                    alt_p_c = TRUE;
    3128:	81 e0       	ldi	r24, 0x01	; 1
    312a:	8e 87       	std	Y+14, r24	; 0x0e
                    long_flag = TRUE;
    312c:	81 e0       	ldi	r24, 0x01	; 1
    312e:	8f 87       	std	Y+15, r24	; 0x0f
                }
                p--;
    3130:	8e 89       	ldd	r24, Y+22	; 0x16
    3132:	9f 89       	ldd	r25, Y+23	; 0x17
    3134:	01 97       	sbiw	r24, 0x01	; 1
    3136:	9f 8b       	std	Y+23, r25	; 0x17
    3138:	8e 8b       	std	Y+22, r24	; 0x16
                break;  // case 'l'
    313a:	be c2       	rjmp	.+1404   	; 0x36b8 <uart_mini_printf+0x710>
                
            case 'd':
                n_sign  = FALSE;               
    313c:	1a 8a       	std	Y+18, r1	; 0x12
                for(data_idx = 0; data_idx < (DATA_BUF_LEN-1); data_idx++)
    313e:	19 8a       	std	Y+17, r1	; 0x11
    3140:	0d c0       	rjmp	.+26     	; 0x315c <uart_mini_printf+0x1b4>
                {
                    data_buf[data_idx] = '0';
    3142:	89 89       	ldd	r24, Y+17	; 0x11
    3144:	28 2f       	mov	r18, r24
    3146:	33 27       	eor	r19, r19
    3148:	ce 01       	movw	r24, r28
    314a:	4a 96       	adiw	r24, 0x1a	; 26
    314c:	fc 01       	movw	r30, r24
    314e:	e2 0f       	add	r30, r18
    3150:	f3 1f       	adc	r31, r19
    3152:	80 e3       	ldi	r24, 0x30	; 48
    3154:	80 83       	st	Z, r24
    3156:	89 89       	ldd	r24, Y+17	; 0x11
    3158:	8f 5f       	subi	r24, 0xFF	; 255
    315a:	89 8b       	std	Y+17, r24	; 0x11
    315c:	89 89       	ldd	r24, Y+17	; 0x11
    315e:	8b 30       	cpi	r24, 0x0B	; 11
    3160:	80 f3       	brcs	.-32     	; 0x3142 <uart_mini_printf+0x19a>
                }
                data_buf[DATA_BUF_LEN-1] = 0;
    3162:	1d a2       	std	Y+37, r1	; 0x25
                data_idx = DATA_BUF_LEN - 2;
    3164:	8a e0       	ldi	r24, 0x0A	; 10
    3166:	89 8b       	std	Y+17, r24	; 0x11
                if (long_flag)  // 32-bit
    3168:	8f 85       	ldd	r24, Y+15	; 0x0f
    316a:	88 23       	and	r24, r24
    316c:	09 f4       	brne	.+2      	; 0x3170 <uart_mini_printf+0x1c8>
    316e:	5d c0       	rjmp	.+186    	; 0x322a <uart_mini_printf+0x282>
                {
                    s32_val = va_arg(arg_ptr, S32);
    3170:	28 8d       	ldd	r18, Y+24	; 0x18
    3172:	39 8d       	ldd	r19, Y+25	; 0x19
    3174:	c9 01       	movw	r24, r18
    3176:	04 96       	adiw	r24, 0x04	; 4
    3178:	99 8f       	std	Y+25, r25	; 0x19
    317a:	88 8f       	std	Y+24, r24	; 0x18
    317c:	f9 01       	movw	r30, r18
    317e:	80 81       	ld	r24, Z
    3180:	91 81       	ldd	r25, Z+1	; 0x01
    3182:	a2 81       	ldd	r26, Z+2	; 0x02
    3184:	b3 81       	ldd	r27, Z+3	; 0x03
    3186:	8f 83       	std	Y+7, r24	; 0x07
    3188:	98 87       	std	Y+8, r25	; 0x08
    318a:	a9 87       	std	Y+9, r26	; 0x09
    318c:	ba 87       	std	Y+10, r27	; 0x0a
                    if (s32_val < 0)
    318e:	8f 81       	ldd	r24, Y+7	; 0x07
    3190:	98 85       	ldd	r25, Y+8	; 0x08
    3192:	a9 85       	ldd	r26, Y+9	; 0x09
    3194:	ba 85       	ldd	r27, Y+10	; 0x0a
    3196:	bb 23       	and	r27, r27
    3198:	8c f4       	brge	.+34     	; 0x31bc <uart_mini_printf+0x214>
                    {
                        n_sign = TRUE;
    319a:	81 e0       	ldi	r24, 0x01	; 1
    319c:	8a 8b       	std	Y+18, r24	; 0x12
                        s32_val  = -s32_val;
    319e:	8f 81       	ldd	r24, Y+7	; 0x07
    31a0:	98 85       	ldd	r25, Y+8	; 0x08
    31a2:	a9 85       	ldd	r26, Y+9	; 0x09
    31a4:	ba 85       	ldd	r27, Y+10	; 0x0a
    31a6:	b0 95       	com	r27
    31a8:	a0 95       	com	r26
    31aa:	90 95       	com	r25
    31ac:	81 95       	neg	r24
    31ae:	9f 4f       	sbci	r25, 0xFF	; 255
    31b0:	af 4f       	sbci	r26, 0xFF	; 255
    31b2:	bf 4f       	sbci	r27, 0xFF	; 255
    31b4:	8f 83       	std	Y+7, r24	; 0x07
    31b6:	98 87       	std	Y+8, r25	; 0x08
    31b8:	a9 87       	std	Y+9, r26	; 0x09
    31ba:	ba 87       	std	Y+10, r27	; 0x0a
                    }
                    while (1)
                    {
                        data_buf[data_idx] = s32_val % 10 + '0';
    31bc:	89 89       	ldd	r24, Y+17	; 0x11
    31be:	08 2f       	mov	r16, r24
    31c0:	11 27       	eor	r17, r17
    31c2:	8f 81       	ldd	r24, Y+7	; 0x07
    31c4:	98 85       	ldd	r25, Y+8	; 0x08
    31c6:	a9 85       	ldd	r26, Y+9	; 0x09
    31c8:	ba 85       	ldd	r27, Y+10	; 0x0a
    31ca:	2a e0       	ldi	r18, 0x0A	; 10
    31cc:	30 e0       	ldi	r19, 0x00	; 0
    31ce:	40 e0       	ldi	r20, 0x00	; 0
    31d0:	50 e0       	ldi	r21, 0x00	; 0
    31d2:	bc 01       	movw	r22, r24
    31d4:	cd 01       	movw	r24, r26
    31d6:	0e 94 47 2f 	call	0x5e8e	; 0x5e8e <__divmodsi4>
    31da:	dc 01       	movw	r26, r24
    31dc:	cb 01       	movw	r24, r22
    31de:	28 2f       	mov	r18, r24
    31e0:	20 5d       	subi	r18, 0xD0	; 208
    31e2:	ce 01       	movw	r24, r28
    31e4:	4a 96       	adiw	r24, 0x1a	; 26
    31e6:	fc 01       	movw	r30, r24
    31e8:	e0 0f       	add	r30, r16
    31ea:	f1 1f       	adc	r31, r17
    31ec:	20 83       	st	Z, r18
                        s32_val /= 10;
    31ee:	8f 81       	ldd	r24, Y+7	; 0x07
    31f0:	98 85       	ldd	r25, Y+8	; 0x08
    31f2:	a9 85       	ldd	r26, Y+9	; 0x09
    31f4:	ba 85       	ldd	r27, Y+10	; 0x0a
    31f6:	2a e0       	ldi	r18, 0x0A	; 10
    31f8:	30 e0       	ldi	r19, 0x00	; 0
    31fa:	40 e0       	ldi	r20, 0x00	; 0
    31fc:	50 e0       	ldi	r21, 0x00	; 0
    31fe:	bc 01       	movw	r22, r24
    3200:	cd 01       	movw	r24, r26
    3202:	0e 94 47 2f 	call	0x5e8e	; 0x5e8e <__divmodsi4>
    3206:	da 01       	movw	r26, r20
    3208:	c9 01       	movw	r24, r18
    320a:	8f 83       	std	Y+7, r24	; 0x07
    320c:	98 87       	std	Y+8, r25	; 0x08
    320e:	a9 87       	std	Y+9, r26	; 0x09
    3210:	ba 87       	std	Y+10, r27	; 0x0a
                        data_idx--;
    3212:	89 89       	ldd	r24, Y+17	; 0x11
    3214:	81 50       	subi	r24, 0x01	; 1
    3216:	89 8b       	std	Y+17, r24	; 0x11
						if (s32_val==0) break;
    3218:	8f 81       	ldd	r24, Y+7	; 0x07
    321a:	98 85       	ldd	r25, Y+8	; 0x08
    321c:	a9 85       	ldd	r26, Y+9	; 0x09
    321e:	ba 85       	ldd	r27, Y+10	; 0x0a
    3220:	00 97       	sbiw	r24, 0x00	; 0
    3222:	a1 05       	cpc	r26, r1
    3224:	b1 05       	cpc	r27, r1
    3226:	e1 f1       	breq	.+120    	; 0x32a0 <uart_mini_printf+0x2f8>
                   }
    3228:	c9 cf       	rjmp	.-110    	; 0x31bc <uart_mini_printf+0x214>
                }
                else  // 16-bit
                {
                    s16_val = (S16)(va_arg(arg_ptr, int)); // s16_val = va_arg(arg_ptr, S16);
    322a:	28 8d       	ldd	r18, Y+24	; 0x18
    322c:	39 8d       	ldd	r19, Y+25	; 0x19
    322e:	c9 01       	movw	r24, r18
    3230:	02 96       	adiw	r24, 0x02	; 2
    3232:	99 8f       	std	Y+25, r25	; 0x19
    3234:	88 8f       	std	Y+24, r24	; 0x18
    3236:	f9 01       	movw	r30, r18
    3238:	80 81       	ld	r24, Z
    323a:	91 81       	ldd	r25, Z+1	; 0x01
    323c:	9c 87       	std	Y+12, r25	; 0x0c
    323e:	8b 87       	std	Y+11, r24	; 0x0b
                    if (s16_val < 0)
    3240:	8b 85       	ldd	r24, Y+11	; 0x0b
    3242:	9c 85       	ldd	r25, Y+12	; 0x0c
    3244:	99 23       	and	r25, r25
    3246:	4c f4       	brge	.+18     	; 0x325a <uart_mini_printf+0x2b2>
                    {
                        n_sign = TRUE;
    3248:	81 e0       	ldi	r24, 0x01	; 1
    324a:	8a 8b       	std	Y+18, r24	; 0x12
                        s16_val  = -s16_val;
    324c:	8b 85       	ldd	r24, Y+11	; 0x0b
    324e:	9c 85       	ldd	r25, Y+12	; 0x0c
    3250:	90 95       	com	r25
    3252:	81 95       	neg	r24
    3254:	9f 4f       	sbci	r25, 0xFF	; 255
    3256:	9c 87       	std	Y+12, r25	; 0x0c
    3258:	8b 87       	std	Y+11, r24	; 0x0b
                    }
                    while (1)
                    {
                        data_buf[data_idx] = s16_val % 10 + '0';
    325a:	89 89       	ldd	r24, Y+17	; 0x11
    325c:	e8 2f       	mov	r30, r24
    325e:	ff 27       	eor	r31, r31
    3260:	8b 85       	ldd	r24, Y+11	; 0x0b
    3262:	9c 85       	ldd	r25, Y+12	; 0x0c
    3264:	2a e0       	ldi	r18, 0x0A	; 10
    3266:	30 e0       	ldi	r19, 0x00	; 0
    3268:	b9 01       	movw	r22, r18
    326a:	0e 94 12 2f 	call	0x5e24	; 0x5e24 <__divmodhi4>
    326e:	28 2f       	mov	r18, r24
    3270:	20 5d       	subi	r18, 0xD0	; 208
    3272:	ce 01       	movw	r24, r28
    3274:	4a 96       	adiw	r24, 0x1a	; 26
    3276:	e8 0f       	add	r30, r24
    3278:	f9 1f       	adc	r31, r25
    327a:	20 83       	st	Z, r18
                        s16_val /= 10;
    327c:	8b 85       	ldd	r24, Y+11	; 0x0b
    327e:	9c 85       	ldd	r25, Y+12	; 0x0c
    3280:	2a e0       	ldi	r18, 0x0A	; 10
    3282:	30 e0       	ldi	r19, 0x00	; 0
    3284:	b9 01       	movw	r22, r18
    3286:	0e 94 12 2f 	call	0x5e24	; 0x5e24 <__divmodhi4>
    328a:	cb 01       	movw	r24, r22
    328c:	9c 87       	std	Y+12, r25	; 0x0c
    328e:	8b 87       	std	Y+11, r24	; 0x0b
                        data_idx--;
    3290:	89 89       	ldd	r24, Y+17	; 0x11
    3292:	81 50       	subi	r24, 0x01	; 1
    3294:	89 8b       	std	Y+17, r24	; 0x11
						if (s16_val==0) break;
    3296:	8b 85       	ldd	r24, Y+11	; 0x0b
    3298:	9c 85       	ldd	r25, Y+12	; 0x0c
    329a:	00 97       	sbiw	r24, 0x00	; 0
    329c:	09 f0       	breq	.+2      	; 0x32a0 <uart_mini_printf+0x2f8>
                    }
    329e:	dd cf       	rjmp	.-70     	; 0x325a <uart_mini_printf+0x2b2>
                }
                if (n_sign) { uart_putchar('-'); }
    32a0:	8a 89       	ldd	r24, Y+18	; 0x12
    32a2:	88 23       	and	r24, r24
    32a4:	19 f0       	breq	.+6      	; 0x32ac <uart_mini_printf+0x304>
    32a6:	8d e2       	ldi	r24, 0x2D	; 45
    32a8:	0e 94 5d 17 	call	0x2eba	; 0x2eba <uart_putchar>
                data_idx++;
    32ac:	89 89       	ldd	r24, Y+17	; 0x11
    32ae:	8f 5f       	subi	r24, 0xFF	; 255
    32b0:	89 8b       	std	Y+17, r24	; 0x11
                if (min_size < data_idx)
    32b2:	98 89       	ldd	r25, Y+16	; 0x10
    32b4:	89 89       	ldd	r24, Y+17	; 0x11
    32b6:	98 17       	cp	r25, r24
    32b8:	10 f4       	brcc	.+4      	; 0x32be <uart_mini_printf+0x316>
                {
                    data_idx = min_size;
    32ba:	88 89       	ldd	r24, Y+16	; 0x10
    32bc:	89 8b       	std	Y+17, r24	; 0x11
                }
                uart_put_string (data_buf + data_idx);
    32be:	89 89       	ldd	r24, Y+17	; 0x11
    32c0:	99 27       	eor	r25, r25
    32c2:	9c 01       	movw	r18, r24
    32c4:	ce 01       	movw	r24, r28
    32c6:	4a 96       	adiw	r24, 0x1a	; 26
    32c8:	82 0f       	add	r24, r18
    32ca:	93 1f       	adc	r25, r19
    32cc:	0e 94 ae 17 	call	0x2f5c	; 0x2f5c <uart_put_string>
                // Clean up
                min_size = DATA_BUF_LEN-1;
    32d0:	8b e0       	ldi	r24, 0x0B	; 11
    32d2:	88 8b       	std	Y+16, r24	; 0x10
                alt_p_c = FALSE;
    32d4:	1e 86       	std	Y+14, r1	; 0x0e
                long_flag = FALSE;
    32d6:	1f 86       	std	Y+15, r1	; 0x0f
                break;  // case 'd'
    32d8:	ef c1       	rjmp	.+990    	; 0x36b8 <uart_mini_printf+0x710>
                
            case 'u':
                for(data_idx = 0; data_idx < (DATA_BUF_LEN-1); data_idx++)
    32da:	19 8a       	std	Y+17, r1	; 0x11
    32dc:	0d c0       	rjmp	.+26     	; 0x32f8 <uart_mini_printf+0x350>
                {
                    data_buf[data_idx] = '0';
    32de:	89 89       	ldd	r24, Y+17	; 0x11
    32e0:	28 2f       	mov	r18, r24
    32e2:	33 27       	eor	r19, r19
    32e4:	ce 01       	movw	r24, r28
    32e6:	4a 96       	adiw	r24, 0x1a	; 26
    32e8:	fc 01       	movw	r30, r24
    32ea:	e2 0f       	add	r30, r18
    32ec:	f3 1f       	adc	r31, r19
    32ee:	80 e3       	ldi	r24, 0x30	; 48
    32f0:	80 83       	st	Z, r24
    32f2:	89 89       	ldd	r24, Y+17	; 0x11
    32f4:	8f 5f       	subi	r24, 0xFF	; 255
    32f6:	89 8b       	std	Y+17, r24	; 0x11
    32f8:	89 89       	ldd	r24, Y+17	; 0x11
    32fa:	8b 30       	cpi	r24, 0x0B	; 11
    32fc:	80 f3       	brcs	.-32     	; 0x32de <uart_mini_printf+0x336>
                }
                data_buf[DATA_BUF_LEN-1] = 0;
    32fe:	1d a2       	std	Y+37, r1	; 0x25
                data_idx = DATA_BUF_LEN - 2;
    3300:	8a e0       	ldi	r24, 0x0A	; 10
    3302:	89 8b       	std	Y+17, r24	; 0x11
                if (long_flag)  // 32-bit
    3304:	8f 85       	ldd	r24, Y+15	; 0x0f
    3306:	88 23       	and	r24, r24
    3308:	09 f4       	brne	.+2      	; 0x330c <uart_mini_printf+0x364>
    330a:	46 c0       	rjmp	.+140    	; 0x3398 <uart_mini_printf+0x3f0>
                {
                    u32_val = va_arg(arg_ptr, U32);
    330c:	28 8d       	ldd	r18, Y+24	; 0x18
    330e:	39 8d       	ldd	r19, Y+25	; 0x19
    3310:	c9 01       	movw	r24, r18
    3312:	04 96       	adiw	r24, 0x04	; 4
    3314:	99 8f       	std	Y+25, r25	; 0x19
    3316:	88 8f       	std	Y+24, r24	; 0x18
    3318:	f9 01       	movw	r30, r18
    331a:	80 81       	ld	r24, Z
    331c:	91 81       	ldd	r25, Z+1	; 0x01
    331e:	a2 81       	ldd	r26, Z+2	; 0x02
    3320:	b3 81       	ldd	r27, Z+3	; 0x03
    3322:	89 83       	std	Y+1, r24	; 0x01
    3324:	9a 83       	std	Y+2, r25	; 0x02
    3326:	ab 83       	std	Y+3, r26	; 0x03
    3328:	bc 83       	std	Y+4, r27	; 0x04
                    while (1)
                    {
                        data_buf[data_idx] = u32_val % 10 + '0';
    332a:	89 89       	ldd	r24, Y+17	; 0x11
    332c:	08 2f       	mov	r16, r24
    332e:	11 27       	eor	r17, r17
    3330:	89 81       	ldd	r24, Y+1	; 0x01
    3332:	9a 81       	ldd	r25, Y+2	; 0x02
    3334:	ab 81       	ldd	r26, Y+3	; 0x03
    3336:	bc 81       	ldd	r27, Y+4	; 0x04
    3338:	2a e0       	ldi	r18, 0x0A	; 10
    333a:	30 e0       	ldi	r19, 0x00	; 0
    333c:	40 e0       	ldi	r20, 0x00	; 0
    333e:	50 e0       	ldi	r21, 0x00	; 0
    3340:	bc 01       	movw	r22, r24
    3342:	cd 01       	movw	r24, r26
    3344:	0e 94 25 2f 	call	0x5e4a	; 0x5e4a <__udivmodsi4>
    3348:	dc 01       	movw	r26, r24
    334a:	cb 01       	movw	r24, r22
    334c:	28 2f       	mov	r18, r24
    334e:	20 5d       	subi	r18, 0xD0	; 208
    3350:	ce 01       	movw	r24, r28
    3352:	4a 96       	adiw	r24, 0x1a	; 26
    3354:	fc 01       	movw	r30, r24
    3356:	e0 0f       	add	r30, r16
    3358:	f1 1f       	adc	r31, r17
    335a:	20 83       	st	Z, r18
                        u32_val /= 10;
    335c:	89 81       	ldd	r24, Y+1	; 0x01
    335e:	9a 81       	ldd	r25, Y+2	; 0x02
    3360:	ab 81       	ldd	r26, Y+3	; 0x03
    3362:	bc 81       	ldd	r27, Y+4	; 0x04
    3364:	2a e0       	ldi	r18, 0x0A	; 10
    3366:	30 e0       	ldi	r19, 0x00	; 0
    3368:	40 e0       	ldi	r20, 0x00	; 0
    336a:	50 e0       	ldi	r21, 0x00	; 0
    336c:	bc 01       	movw	r22, r24
    336e:	cd 01       	movw	r24, r26
    3370:	0e 94 25 2f 	call	0x5e4a	; 0x5e4a <__udivmodsi4>
    3374:	da 01       	movw	r26, r20
    3376:	c9 01       	movw	r24, r18
    3378:	89 83       	std	Y+1, r24	; 0x01
    337a:	9a 83       	std	Y+2, r25	; 0x02
    337c:	ab 83       	std	Y+3, r26	; 0x03
    337e:	bc 83       	std	Y+4, r27	; 0x04
                        data_idx--;
    3380:	89 89       	ldd	r24, Y+17	; 0x11
    3382:	81 50       	subi	r24, 0x01	; 1
    3384:	89 8b       	std	Y+17, r24	; 0x11
						if (u32_val==0) break;
    3386:	89 81       	ldd	r24, Y+1	; 0x01
    3388:	9a 81       	ldd	r25, Y+2	; 0x02
    338a:	ab 81       	ldd	r26, Y+3	; 0x03
    338c:	bc 81       	ldd	r27, Y+4	; 0x04
    338e:	00 97       	sbiw	r24, 0x00	; 0
    3390:	a1 05       	cpc	r26, r1
    3392:	b1 05       	cpc	r27, r1
    3394:	79 f1       	breq	.+94     	; 0x33f4 <uart_mini_printf+0x44c>
                    }
    3396:	c9 cf       	rjmp	.-110    	; 0x332a <uart_mini_printf+0x382>
                }
                else  // 16-bit
                {
                    u16_val = (U16)(va_arg(arg_ptr, int)); // u16_val = va_arg(arg_ptr, U16);
    3398:	28 8d       	ldd	r18, Y+24	; 0x18
    339a:	39 8d       	ldd	r19, Y+25	; 0x19
    339c:	c9 01       	movw	r24, r18
    339e:	02 96       	adiw	r24, 0x02	; 2
    33a0:	99 8f       	std	Y+25, r25	; 0x19
    33a2:	88 8f       	std	Y+24, r24	; 0x18
    33a4:	f9 01       	movw	r30, r18
    33a6:	80 81       	ld	r24, Z
    33a8:	91 81       	ldd	r25, Z+1	; 0x01
    33aa:	9e 83       	std	Y+6, r25	; 0x06
    33ac:	8d 83       	std	Y+5, r24	; 0x05
                    while (1)
                    {
                        data_buf[data_idx] = u16_val % 10 + '0';
    33ae:	89 89       	ldd	r24, Y+17	; 0x11
    33b0:	e8 2f       	mov	r30, r24
    33b2:	ff 27       	eor	r31, r31
    33b4:	8d 81       	ldd	r24, Y+5	; 0x05
    33b6:	9e 81       	ldd	r25, Y+6	; 0x06
    33b8:	2a e0       	ldi	r18, 0x0A	; 10
    33ba:	30 e0       	ldi	r19, 0x00	; 0
    33bc:	b9 01       	movw	r22, r18
    33be:	0e 94 fe 2e 	call	0x5dfc	; 0x5dfc <__udivmodhi4>
    33c2:	28 2f       	mov	r18, r24
    33c4:	20 5d       	subi	r18, 0xD0	; 208
    33c6:	ce 01       	movw	r24, r28
    33c8:	4a 96       	adiw	r24, 0x1a	; 26
    33ca:	e8 0f       	add	r30, r24
    33cc:	f9 1f       	adc	r31, r25
    33ce:	20 83       	st	Z, r18
                        data_idx--;
    33d0:	89 89       	ldd	r24, Y+17	; 0x11
    33d2:	81 50       	subi	r24, 0x01	; 1
    33d4:	89 8b       	std	Y+17, r24	; 0x11
                        u16_val /= 10;
    33d6:	8d 81       	ldd	r24, Y+5	; 0x05
    33d8:	9e 81       	ldd	r25, Y+6	; 0x06
    33da:	2a e0       	ldi	r18, 0x0A	; 10
    33dc:	30 e0       	ldi	r19, 0x00	; 0
    33de:	b9 01       	movw	r22, r18
    33e0:	0e 94 fe 2e 	call	0x5dfc	; 0x5dfc <__udivmodhi4>
    33e4:	cb 01       	movw	r24, r22
    33e6:	9e 83       	std	Y+6, r25	; 0x06
    33e8:	8d 83       	std	Y+5, r24	; 0x05
						if (u16_val==0) break;
    33ea:	8d 81       	ldd	r24, Y+5	; 0x05
    33ec:	9e 81       	ldd	r25, Y+6	; 0x06
    33ee:	00 97       	sbiw	r24, 0x00	; 0
    33f0:	09 f0       	breq	.+2      	; 0x33f4 <uart_mini_printf+0x44c>
                    }
    33f2:	dd cf       	rjmp	.-70     	; 0x33ae <uart_mini_printf+0x406>
                }
                data_idx++;
    33f4:	89 89       	ldd	r24, Y+17	; 0x11
    33f6:	8f 5f       	subi	r24, 0xFF	; 255
    33f8:	89 8b       	std	Y+17, r24	; 0x11
                if (min_size < data_idx)
    33fa:	98 89       	ldd	r25, Y+16	; 0x10
    33fc:	89 89       	ldd	r24, Y+17	; 0x11
    33fe:	98 17       	cp	r25, r24
    3400:	10 f4       	brcc	.+4      	; 0x3406 <uart_mini_printf+0x45e>
                {
                    data_idx = min_size;
    3402:	88 89       	ldd	r24, Y+16	; 0x10
    3404:	89 8b       	std	Y+17, r24	; 0x11
                }
                uart_put_string (data_buf + data_idx);
    3406:	89 89       	ldd	r24, Y+17	; 0x11
    3408:	99 27       	eor	r25, r25
    340a:	9c 01       	movw	r18, r24
    340c:	ce 01       	movw	r24, r28
    340e:	4a 96       	adiw	r24, 0x1a	; 26
    3410:	82 0f       	add	r24, r18
    3412:	93 1f       	adc	r25, r19
    3414:	0e 94 ae 17 	call	0x2f5c	; 0x2f5c <uart_put_string>
                // Clean up
                min_size = DATA_BUF_LEN-1;
    3418:	8b e0       	ldi	r24, 0x0B	; 11
    341a:	88 8b       	std	Y+16, r24	; 0x10
                alt_p_c = FALSE;
    341c:	1e 86       	std	Y+14, r1	; 0x0e
                long_flag = FALSE;
    341e:	1f 86       	std	Y+15, r1	; 0x0f
                break;  // case 'u':
    3420:	4b c1       	rjmp	.+662    	; 0x36b8 <uart_mini_printf+0x710>
                
            case 'x':
            case 'X':
                for(data_idx = 0; data_idx < (DATA_BUF_LEN-1); data_idx++)
    3422:	19 8a       	std	Y+17, r1	; 0x11
    3424:	0d c0       	rjmp	.+26     	; 0x3440 <uart_mini_printf+0x498>
                {
                    data_buf[data_idx] = '0';
    3426:	89 89       	ldd	r24, Y+17	; 0x11
    3428:	28 2f       	mov	r18, r24
    342a:	33 27       	eor	r19, r19
    342c:	ce 01       	movw	r24, r28
    342e:	4a 96       	adiw	r24, 0x1a	; 26
    3430:	fc 01       	movw	r30, r24
    3432:	e2 0f       	add	r30, r18
    3434:	f3 1f       	adc	r31, r19
    3436:	80 e3       	ldi	r24, 0x30	; 48
    3438:	80 83       	st	Z, r24
    343a:	89 89       	ldd	r24, Y+17	; 0x11
    343c:	8f 5f       	subi	r24, 0xFF	; 255
    343e:	89 8b       	std	Y+17, r24	; 0x11
    3440:	89 89       	ldd	r24, Y+17	; 0x11
    3442:	8b 30       	cpi	r24, 0x0B	; 11
    3444:	80 f3       	brcs	.-32     	; 0x3426 <uart_mini_printf+0x47e>
                }
                data_buf[DATA_BUF_LEN-1] = 0;
    3446:	1d a2       	std	Y+37, r1	; 0x25
                data_idx = DATA_BUF_LEN - 2;
    3448:	8a e0       	ldi	r24, 0x0A	; 10
    344a:	89 8b       	std	Y+17, r24	; 0x11
                if (long_flag)  // 32-bit
    344c:	8f 85       	ldd	r24, Y+15	; 0x0f
    344e:	88 23       	and	r24, r24
    3450:	09 f4       	brne	.+2      	; 0x3454 <uart_mini_printf+0x4ac>
    3452:	55 c0       	rjmp	.+170    	; 0x34fe <uart_mini_printf+0x556>
                { 
                    u32_val = va_arg(arg_ptr, U32);
    3454:	28 8d       	ldd	r18, Y+24	; 0x18
    3456:	39 8d       	ldd	r19, Y+25	; 0x19
    3458:	c9 01       	movw	r24, r18
    345a:	04 96       	adiw	r24, 0x04	; 4
    345c:	99 8f       	std	Y+25, r25	; 0x19
    345e:	88 8f       	std	Y+24, r24	; 0x18
    3460:	f9 01       	movw	r30, r18
    3462:	80 81       	ld	r24, Z
    3464:	91 81       	ldd	r25, Z+1	; 0x01
    3466:	a2 81       	ldd	r26, Z+2	; 0x02
    3468:	b3 81       	ldd	r27, Z+3	; 0x03
    346a:	89 83       	std	Y+1, r24	; 0x01
    346c:	9a 83       	std	Y+2, r25	; 0x02
    346e:	ab 83       	std	Y+3, r26	; 0x03
    3470:	bc 83       	std	Y+4, r27	; 0x04
                    while (u32_val)
    3472:	3b c0       	rjmp	.+118    	; 0x34ea <uart_mini_printf+0x542>
                    {
                        u8_temp = (U8)(u32_val & 0x0F);
    3474:	89 81       	ldd	r24, Y+1	; 0x01
    3476:	8f 70       	andi	r24, 0x0F	; 15
    3478:	8b 8b       	std	Y+19, r24	; 0x13
                        data_buf[data_idx] = (u8_temp < 10)? u8_temp+'0':u8_temp-10+(*p=='x'?'a':'A');
    347a:	89 89       	ldd	r24, Y+17	; 0x11
    347c:	28 2f       	mov	r18, r24
    347e:	33 27       	eor	r19, r19
    3480:	3d a7       	std	Y+45, r19	; 0x2d
    3482:	2c a7       	std	Y+44, r18	; 0x2c
    3484:	8b 89       	ldd	r24, Y+19	; 0x13
    3486:	8a 30       	cpi	r24, 0x0A	; 10
    3488:	28 f4       	brcc	.+10     	; 0x3494 <uart_mini_printf+0x4ec>
    348a:	8b 89       	ldd	r24, Y+19	; 0x13
    348c:	38 2f       	mov	r19, r24
    348e:	30 5d       	subi	r19, 0xD0	; 208
    3490:	3b a7       	std	Y+43, r19	; 0x2b
    3492:	10 c0       	rjmp	.+32     	; 0x34b4 <uart_mini_printf+0x50c>
    3494:	ee 89       	ldd	r30, Y+22	; 0x16
    3496:	ff 89       	ldd	r31, Y+23	; 0x17
    3498:	80 81       	ld	r24, Z
    349a:	88 37       	cpi	r24, 0x78	; 120
    349c:	19 f4       	brne	.+6      	; 0x34a4 <uart_mini_printf+0x4fc>
    349e:	81 e6       	ldi	r24, 0x61	; 97
    34a0:	8a a7       	std	Y+42, r24	; 0x2a
    34a2:	02 c0       	rjmp	.+4      	; 0x34a8 <uart_mini_printf+0x500>
    34a4:	91 e4       	ldi	r25, 0x41	; 65
    34a6:	9a a7       	std	Y+42, r25	; 0x2a
    34a8:	8b 89       	ldd	r24, Y+19	; 0x13
    34aa:	2a a5       	ldd	r18, Y+42	; 0x2a
    34ac:	82 0f       	add	r24, r18
    34ae:	38 2f       	mov	r19, r24
    34b0:	3a 50       	subi	r19, 0x0A	; 10
    34b2:	3b a7       	std	Y+43, r19	; 0x2b
    34b4:	ce 01       	movw	r24, r28
    34b6:	4a 96       	adiw	r24, 0x1a	; 26
    34b8:	ec a5       	ldd	r30, Y+44	; 0x2c
    34ba:	fd a5       	ldd	r31, Y+45	; 0x2d
    34bc:	e8 0f       	add	r30, r24
    34be:	f9 1f       	adc	r31, r25
    34c0:	8b a5       	ldd	r24, Y+43	; 0x2b
    34c2:	80 83       	st	Z, r24
                        u32_val >>= 4;
    34c4:	89 81       	ldd	r24, Y+1	; 0x01
    34c6:	9a 81       	ldd	r25, Y+2	; 0x02
    34c8:	ab 81       	ldd	r26, Y+3	; 0x03
    34ca:	bc 81       	ldd	r27, Y+4	; 0x04
    34cc:	68 94       	set
    34ce:	13 f8       	bld	r1, 3
    34d0:	b6 95       	lsr	r27
    34d2:	a7 95       	ror	r26
    34d4:	97 95       	ror	r25
    34d6:	87 95       	ror	r24
    34d8:	16 94       	lsr	r1
    34da:	d1 f7       	brne	.-12     	; 0x34d0 <uart_mini_printf+0x528>
    34dc:	89 83       	std	Y+1, r24	; 0x01
    34de:	9a 83       	std	Y+2, r25	; 0x02
    34e0:	ab 83       	std	Y+3, r26	; 0x03
    34e2:	bc 83       	std	Y+4, r27	; 0x04
                        data_idx--;
    34e4:	89 89       	ldd	r24, Y+17	; 0x11
    34e6:	81 50       	subi	r24, 0x01	; 1
    34e8:	89 8b       	std	Y+17, r24	; 0x11
    34ea:	89 81       	ldd	r24, Y+1	; 0x01
    34ec:	9a 81       	ldd	r25, Y+2	; 0x02
    34ee:	ab 81       	ldd	r26, Y+3	; 0x03
    34f0:	bc 81       	ldd	r27, Y+4	; 0x04
    34f2:	00 97       	sbiw	r24, 0x00	; 0
    34f4:	a1 05       	cpc	r26, r1
    34f6:	b1 05       	cpc	r27, r1
    34f8:	09 f0       	breq	.+2      	; 0x34fc <uart_mini_printf+0x554>
    34fa:	bc cf       	rjmp	.-136    	; 0x3474 <uart_mini_printf+0x4cc>
    34fc:	45 c0       	rjmp	.+138    	; 0x3588 <uart_mini_printf+0x5e0>
                    }
                }
                else  // 16-bit
                {
                    u16_val = (U16)(va_arg(arg_ptr, int)); // u16_val = va_arg(arg_ptr, U16);
    34fe:	28 8d       	ldd	r18, Y+24	; 0x18
    3500:	39 8d       	ldd	r19, Y+25	; 0x19
    3502:	c9 01       	movw	r24, r18
    3504:	02 96       	adiw	r24, 0x02	; 2
    3506:	99 8f       	std	Y+25, r25	; 0x19
    3508:	88 8f       	std	Y+24, r24	; 0x18
    350a:	f9 01       	movw	r30, r18
    350c:	80 81       	ld	r24, Z
    350e:	91 81       	ldd	r25, Z+1	; 0x01
    3510:	9e 83       	std	Y+6, r25	; 0x06
    3512:	8d 83       	std	Y+5, r24	; 0x05
                    while (u16_val)
    3514:	35 c0       	rjmp	.+106    	; 0x3580 <uart_mini_printf+0x5d8>
                    {
                        u8_temp = (U8)(u16_val & 0x0F);
    3516:	8d 81       	ldd	r24, Y+5	; 0x05
    3518:	8f 70       	andi	r24, 0x0F	; 15
    351a:	8b 8b       	std	Y+19, r24	; 0x13
                        data_buf[data_idx] = (u8_temp < 10)? u8_temp+'0':u8_temp-10+(*p=='x'?'a':'A');
    351c:	89 89       	ldd	r24, Y+17	; 0x11
    351e:	28 2f       	mov	r18, r24
    3520:	33 27       	eor	r19, r19
    3522:	39 a7       	std	Y+41, r19	; 0x29
    3524:	28 a7       	std	Y+40, r18	; 0x28
    3526:	8b 89       	ldd	r24, Y+19	; 0x13
    3528:	8a 30       	cpi	r24, 0x0A	; 10
    352a:	28 f4       	brcc	.+10     	; 0x3536 <uart_mini_printf+0x58e>
    352c:	8b 89       	ldd	r24, Y+19	; 0x13
    352e:	38 2f       	mov	r19, r24
    3530:	30 5d       	subi	r19, 0xD0	; 208
    3532:	3f a3       	std	Y+39, r19	; 0x27
    3534:	10 c0       	rjmp	.+32     	; 0x3556 <uart_mini_printf+0x5ae>
    3536:	ee 89       	ldd	r30, Y+22	; 0x16
    3538:	ff 89       	ldd	r31, Y+23	; 0x17
    353a:	80 81       	ld	r24, Z
    353c:	88 37       	cpi	r24, 0x78	; 120
    353e:	19 f4       	brne	.+6      	; 0x3546 <uart_mini_printf+0x59e>
    3540:	81 e6       	ldi	r24, 0x61	; 97
    3542:	8e a3       	std	Y+38, r24	; 0x26
    3544:	02 c0       	rjmp	.+4      	; 0x354a <uart_mini_printf+0x5a2>
    3546:	91 e4       	ldi	r25, 0x41	; 65
    3548:	9e a3       	std	Y+38, r25	; 0x26
    354a:	8b 89       	ldd	r24, Y+19	; 0x13
    354c:	2e a1       	ldd	r18, Y+38	; 0x26
    354e:	82 0f       	add	r24, r18
    3550:	38 2f       	mov	r19, r24
    3552:	3a 50       	subi	r19, 0x0A	; 10
    3554:	3f a3       	std	Y+39, r19	; 0x27
    3556:	ce 01       	movw	r24, r28
    3558:	4a 96       	adiw	r24, 0x1a	; 26
    355a:	e8 a5       	ldd	r30, Y+40	; 0x28
    355c:	f9 a5       	ldd	r31, Y+41	; 0x29
    355e:	e8 0f       	add	r30, r24
    3560:	f9 1f       	adc	r31, r25
    3562:	8f a1       	ldd	r24, Y+39	; 0x27
    3564:	80 83       	st	Z, r24
                        u16_val >>= 4;
    3566:	8d 81       	ldd	r24, Y+5	; 0x05
    3568:	9e 81       	ldd	r25, Y+6	; 0x06
    356a:	92 95       	swap	r25
    356c:	82 95       	swap	r24
    356e:	8f 70       	andi	r24, 0x0F	; 15
    3570:	89 27       	eor	r24, r25
    3572:	9f 70       	andi	r25, 0x0F	; 15
    3574:	89 27       	eor	r24, r25
    3576:	9e 83       	std	Y+6, r25	; 0x06
    3578:	8d 83       	std	Y+5, r24	; 0x05
                        data_idx--;
    357a:	89 89       	ldd	r24, Y+17	; 0x11
    357c:	81 50       	subi	r24, 0x01	; 1
    357e:	89 8b       	std	Y+17, r24	; 0x11
    3580:	8d 81       	ldd	r24, Y+5	; 0x05
    3582:	9e 81       	ldd	r25, Y+6	; 0x06
    3584:	00 97       	sbiw	r24, 0x00	; 0
    3586:	39 f6       	brne	.-114    	; 0x3516 <uart_mini_printf+0x56e>
                    }
                }
                data_idx++;
    3588:	89 89       	ldd	r24, Y+17	; 0x11
    358a:	8f 5f       	subi	r24, 0xFF	; 255
    358c:	89 8b       	std	Y+17, r24	; 0x11
                if (min_size < data_idx)
    358e:	98 89       	ldd	r25, Y+16	; 0x10
    3590:	89 89       	ldd	r24, Y+17	; 0x11
    3592:	98 17       	cp	r25, r24
    3594:	10 f4       	brcc	.+4      	; 0x359a <uart_mini_printf+0x5f2>
                {
                    data_idx = min_size;
    3596:	88 89       	ldd	r24, Y+16	; 0x10
    3598:	89 8b       	std	Y+17, r24	; 0x11
                }
                uart_put_string (data_buf + data_idx);
    359a:	89 89       	ldd	r24, Y+17	; 0x11
    359c:	99 27       	eor	r25, r25
    359e:	9c 01       	movw	r18, r24
    35a0:	ce 01       	movw	r24, r28
    35a2:	4a 96       	adiw	r24, 0x1a	; 26
    35a4:	82 0f       	add	r24, r18
    35a6:	93 1f       	adc	r25, r19
    35a8:	0e 94 ae 17 	call	0x2f5c	; 0x2f5c <uart_put_string>
                // Clean up
                min_size = DATA_BUF_LEN-1;
    35ac:	8b e0       	ldi	r24, 0x0B	; 11
    35ae:	88 8b       	std	Y+16, r24	; 0x10
                alt_p_c = FALSE;
    35b0:	1e 86       	std	Y+14, r1	; 0x0e
                long_flag = FALSE;
    35b2:	1f 86       	std	Y+15, r1	; 0x0f
                break;  // case 'x' & 'X'
    35b4:	81 c0       	rjmp	.+258    	; 0x36b8 <uart_mini_printf+0x710>
                
            case '0':   // Max allowed "min_size" 2 decimal digit, truncated to DATA_BUF_LEN-1.
                min_size = DATA_BUF_LEN-1;
    35b6:	8b e0       	ldi	r24, 0x0B	; 11
    35b8:	88 8b       	std	Y+16, r24	; 0x10
                if (long_flag == TRUE)      // ERROR: 'l' before '0'
    35ba:	8f 85       	ldd	r24, Y+15	; 0x0f
    35bc:	81 30       	cpi	r24, 0x01	; 1
    35be:	49 f4       	brne	.+18     	; 0x35d2 <uart_mini_printf+0x62a>
                {
                    uart_putchar('l');
    35c0:	8c e6       	ldi	r24, 0x6C	; 108
    35c2:	0e 94 5d 17 	call	0x2eba	; 0x2eba <uart_putchar>
                    uart_putchar('0');
    35c6:	80 e3       	ldi	r24, 0x30	; 48
    35c8:	0e 94 5d 17 	call	0x2eba	; 0x2eba <uart_putchar>
                    // Clean up
                    alt_p_c = FALSE;
    35cc:	1e 86       	std	Y+14, r1	; 0x0e
                    long_flag = FALSE;
    35ce:	1f 86       	std	Y+15, r1	; 0x0f
                    break;
    35d0:	73 c0       	rjmp	.+230    	; 0x36b8 <uart_mini_printf+0x710>
                }
                u8_temp = *++p;
    35d2:	8e 89       	ldd	r24, Y+22	; 0x16
    35d4:	9f 89       	ldd	r25, Y+23	; 0x17
    35d6:	01 96       	adiw	r24, 0x01	; 1
    35d8:	9f 8b       	std	Y+23, r25	; 0x17
    35da:	8e 8b       	std	Y+22, r24	; 0x16
    35dc:	ee 89       	ldd	r30, Y+22	; 0x16
    35de:	ff 89       	ldd	r31, Y+23	; 0x17
    35e0:	80 81       	ld	r24, Z
    35e2:	8b 8b       	std	Y+19, r24	; 0x13
                if ((u8_temp >='0') && (u8_temp <='9'))
    35e4:	8b 89       	ldd	r24, Y+19	; 0x13
    35e6:	80 33       	cpi	r24, 0x30	; 48
    35e8:	08 f4       	brcc	.+2      	; 0x35ec <uart_mini_printf+0x644>
    35ea:	4c c0       	rjmp	.+152    	; 0x3684 <uart_mini_printf+0x6dc>
    35ec:	8b 89       	ldd	r24, Y+19	; 0x13
    35ee:	8a 33       	cpi	r24, 0x3A	; 58
    35f0:	08 f0       	brcs	.+2      	; 0x35f4 <uart_mini_printf+0x64c>
    35f2:	48 c0       	rjmp	.+144    	; 0x3684 <uart_mini_printf+0x6dc>
                {
                    min_size = u8_temp & 0x0F;
    35f4:	8b 89       	ldd	r24, Y+19	; 0x13
    35f6:	8f 70       	andi	r24, 0x0F	; 15
    35f8:	88 8b       	std	Y+16, r24	; 0x10
                    u8_temp = *++p;
    35fa:	8e 89       	ldd	r24, Y+22	; 0x16
    35fc:	9f 89       	ldd	r25, Y+23	; 0x17
    35fe:	01 96       	adiw	r24, 0x01	; 1
    3600:	9f 8b       	std	Y+23, r25	; 0x17
    3602:	8e 8b       	std	Y+22, r24	; 0x16
    3604:	ee 89       	ldd	r30, Y+22	; 0x16
    3606:	ff 89       	ldd	r31, Y+23	; 0x17
    3608:	80 81       	ld	r24, Z
    360a:	8b 8b       	std	Y+19, r24	; 0x13
                    if ((u8_temp >='0') && (u8_temp <='9'))
    360c:	8b 89       	ldd	r24, Y+19	; 0x13
    360e:	80 33       	cpi	r24, 0x30	; 48
    3610:	90 f0       	brcs	.+36     	; 0x3636 <uart_mini_printf+0x68e>
    3612:	8b 89       	ldd	r24, Y+19	; 0x13
    3614:	8a 33       	cpi	r24, 0x3A	; 58
    3616:	78 f4       	brcc	.+30     	; 0x3636 <uart_mini_printf+0x68e>
                    {
                        min_size <<= 4;
    3618:	88 89       	ldd	r24, Y+16	; 0x10
    361a:	82 95       	swap	r24
    361c:	80 7f       	andi	r24, 0xF0	; 240
    361e:	88 8b       	std	Y+16, r24	; 0x10
                        min_size |= (u8_temp & 0x0F);
    3620:	8b 89       	ldd	r24, Y+19	; 0x13
    3622:	98 2f       	mov	r25, r24
    3624:	9f 70       	andi	r25, 0x0F	; 15
    3626:	88 89       	ldd	r24, Y+16	; 0x10
    3628:	89 2b       	or	r24, r25
    362a:	88 8b       	std	Y+16, r24	; 0x10
                        p++;
    362c:	8e 89       	ldd	r24, Y+22	; 0x16
    362e:	9f 89       	ldd	r25, Y+23	; 0x17
    3630:	01 96       	adiw	r24, 0x01	; 1
    3632:	9f 8b       	std	Y+23, r25	; 0x17
    3634:	8e 8b       	std	Y+22, r24	; 0x16
                    }
                    min_size = ((min_size & 0x0F) + ((min_size >> 4) *10));  // Decimal to hexa
    3636:	88 89       	ldd	r24, Y+16	; 0x10
    3638:	48 2f       	mov	r20, r24
    363a:	4f 70       	andi	r20, 0x0F	; 15
    363c:	88 89       	ldd	r24, Y+16	; 0x10
    363e:	82 95       	swap	r24
    3640:	8f 70       	andi	r24, 0x0F	; 15
    3642:	99 27       	eor	r25, r25
    3644:	9c 01       	movw	r18, r24
    3646:	22 0f       	add	r18, r18
    3648:	33 1f       	adc	r19, r19
    364a:	c9 01       	movw	r24, r18
    364c:	88 0f       	add	r24, r24
    364e:	99 1f       	adc	r25, r25
    3650:	88 0f       	add	r24, r24
    3652:	99 1f       	adc	r25, r25
    3654:	82 0f       	add	r24, r18
    3656:	93 1f       	adc	r25, r19
    3658:	84 0f       	add	r24, r20
    365a:	88 8b       	std	Y+16, r24	; 0x10
                    if (min_size > (DATA_BUF_LEN-1))
    365c:	88 89       	ldd	r24, Y+16	; 0x10
    365e:	8c 30       	cpi	r24, 0x0C	; 12
    3660:	10 f0       	brcs	.+4      	; 0x3666 <uart_mini_printf+0x6be>
                    {
                        min_size = (DATA_BUF_LEN-1);
    3662:	8b e0       	ldi	r24, 0x0B	; 11
    3664:	88 8b       	std	Y+16, r24	; 0x10
                    }  // Truncation
                    min_size = DATA_BUF_LEN-1 - min_size;  // "min_size" formatted as "data_ix"
    3666:	9b e0       	ldi	r25, 0x0B	; 11
    3668:	88 89       	ldd	r24, Y+16	; 0x10
    366a:	29 2f       	mov	r18, r25
    366c:	28 1b       	sub	r18, r24
    366e:	82 2f       	mov	r24, r18
    3670:	88 8b       	std	Y+16, r24	; 0x10
                }
                else      // ERROR: any "char" after '0'
                {
                    uart_putchar('0');
                    uart_putchar(*p);
                    // Clean up
                    alt_p_c = FALSE;
                    long_flag = FALSE;
                    break;
                }
                p-=2;
    3672:	8e 89       	ldd	r24, Y+22	; 0x16
    3674:	9f 89       	ldd	r25, Y+23	; 0x17
    3676:	02 97       	sbiw	r24, 0x02	; 2
    3678:	9f 8b       	std	Y+23, r25	; 0x17
    367a:	8e 8b       	std	Y+22, r24	; 0x16
                alt_p_c = TRUE;
    367c:	81 e0       	ldi	r24, 0x01	; 1
    367e:	8e 87       	std	Y+14, r24	; 0x0e
                // Clean up
                long_flag = FALSE;
    3680:	1f 86       	std	Y+15, r1	; 0x0f
                break;  // case '0'
    3682:	1a c0       	rjmp	.+52     	; 0x36b8 <uart_mini_printf+0x710>
    3684:	80 e3       	ldi	r24, 0x30	; 48
    3686:	0e 94 5d 17 	call	0x2eba	; 0x2eba <uart_putchar>
    368a:	ee 89       	ldd	r30, Y+22	; 0x16
    368c:	ff 89       	ldd	r31, Y+23	; 0x17
    368e:	80 81       	ld	r24, Z
    3690:	0e 94 5d 17 	call	0x2eba	; 0x2eba <uart_putchar>
    3694:	1e 86       	std	Y+14, r1	; 0x0e
    3696:	1f 86       	std	Y+15, r1	; 0x0f
    3698:	0f c0       	rjmp	.+30     	; 0x36b8 <uart_mini_printf+0x710>
                
            default:
                if (long_flag == TRUE)
    369a:	8f 85       	ldd	r24, Y+15	; 0x0f
    369c:	81 30       	cpi	r24, 0x01	; 1
    369e:	19 f4       	brne	.+6      	; 0x36a6 <uart_mini_printf+0x6fe>
                {
                    uart_putchar('l');
    36a0:	8c e6       	ldi	r24, 0x6C	; 108
    36a2:	0e 94 5d 17 	call	0x2eba	; 0x2eba <uart_putchar>
                }
                uart_putchar(*p);
    36a6:	ee 89       	ldd	r30, Y+22	; 0x16
    36a8:	ff 89       	ldd	r31, Y+23	; 0x17
    36aa:	80 81       	ld	r24, Z
    36ac:	0e 94 5d 17 	call	0x2eba	; 0x2eba <uart_putchar>
                // Clean up
                min_size = DATA_BUF_LEN-1;
    36b0:	8b e0       	ldi	r24, 0x0B	; 11
    36b2:	88 8b       	std	Y+16, r24	; 0x10
                alt_p_c = FALSE;
    36b4:	1e 86       	std	Y+14, r1	; 0x0e
                long_flag = FALSE;
    36b6:	1f 86       	std	Y+15, r1	; 0x0f
    36b8:	8e 89       	ldd	r24, Y+22	; 0x16
    36ba:	9f 89       	ldd	r25, Y+23	; 0x17
    36bc:	01 96       	adiw	r24, 0x01	; 1
    36be:	9f 8b       	std	Y+23, r25	; 0x17
    36c0:	8e 8b       	std	Y+22, r24	; 0x16
    36c2:	ee 89       	ldd	r30, Y+22	; 0x16
    36c4:	ff 89       	ldd	r31, Y+23	; 0x17
    36c6:	80 81       	ld	r24, Z
    36c8:	88 23       	and	r24, r24
    36ca:	09 f0       	breq	.+2      	; 0x36ce <uart_mini_printf+0x726>
    36cc:	86 cc       	rjmp	.-1780   	; 0x2fda <uart_mini_printf+0x32>
                break;  // default
                
        }   // switch (*p ...
        
    }   // for (p = ...
    
    va_end(arg_ptr);
    return 0;
    36ce:	80 e0       	ldi	r24, 0x00	; 0
    36d0:	90 e0       	ldi	r25, 0x00	; 0
    36d2:	af 96       	adiw	r28, 0x2f	; 47
    36d4:	0f b6       	in	r0, 0x3f	; 63
    36d6:	f8 94       	cli
    36d8:	de bf       	out	0x3e, r29	; 62
    36da:	0f be       	out	0x3f, r0	; 63
    36dc:	cd bf       	out	0x3d, r28	; 61
    36de:	df 91       	pop	r29
    36e0:	cf 91       	pop	r28
    36e2:	1f 91       	pop	r17
    36e4:	0f 91       	pop	r16
    36e6:	08 95       	ret

000036e8 <uart_get_editedline>:
}
#endif  // REDUCED_UART_LIB

//------------------------------------------------------------------------------
//  @fn uart_get_editedline
//!
//! This function is a simple line-editor that allows to delete and
//! re-edit the characters entered, until either (CR) or (NL) is entered.
//! Printable characters entered will be echoed using uart_putchar().
//! 
//! Editing characters:
//! - \b (BS) or \x7F (DEL) delete the previous character
//! - \t will be replaced by a single space
//! - ^z (or ^Z) kills the entire input buffer
//! 
//! All other control characters will be ignored. (CR) or (NL) used to stop
//! the line acquisition is not recorded.
//! 
//! The internal line buffer is [size] characters long, which includes
//! the terminating \0, the 'END OF STRING' flag.  If the buffer is full 
//! (i.e. at [size-1] characters in order to keep space for the
//! 'END OF STRING' flag), the function will be automatically finished.
//! 
//! The data-string can be re-sent up to null character ('END OF STRING' flag)
//! by uart_mini_printf() or uart_put_string () functions.
//!
//! @warning "uart_init()" must be performed before
//!
//! @param  Pointer on the line buffer
//!         Size of the buffer (0 not allowed)
//!
//! @return (none)
//!
//------------------------------------------------------------------------------
#ifndef REDUCED_UART_LIB
void uart_get_editedline (U8 *data_string, U8 size)
{
    36e8:	cf 93       	push	r28
    36ea:	df 93       	push	r29
    36ec:	cd b7       	in	r28, 0x3d	; 61
    36ee:	de b7       	in	r29, 0x3e	; 62
    36f0:	29 97       	sbiw	r28, 0x09	; 9
    36f2:	0f b6       	in	r0, 0x3f	; 63
    36f4:	f8 94       	cli
    36f6:	de bf       	out	0x3e, r29	; 62
    36f8:	0f be       	out	0x3f, r0	; 63
    36fa:	cd bf       	out	0x3d, r28	; 61
    36fc:	9e 83       	std	Y+6, r25	; 0x06
    36fe:	8d 83       	std	Y+5, r24	; 0x05
    3700:	6f 83       	std	Y+7, r22	; 0x07
    U8      i, u8_temp;
    U8      index=0;
    3702:	1a 82       	std	Y+2, r1	; 0x02
    U8      xx=1;
    3704:	81 e0       	ldi	r24, 0x01	; 1
    3706:	89 83       	std	Y+1, r24	; 0x01
    
    if (size == 0) xx = 0;        // 1 <= size <= 255 
    3708:	8f 81       	ldd	r24, Y+7	; 0x07
    370a:	88 23       	and	r24, r24
    370c:	09 f4       	brne	.+2      	; 0x3710 <uart_get_editedline+0x28>
    370e:	19 82       	std	Y+1, r1	; 0x01
    data_string[0] = 0;           // For care !
    3710:	ed 81       	ldd	r30, Y+5	; 0x05
    3712:	fe 81       	ldd	r31, Y+6	; 0x06
    3714:	10 82       	st	Z, r1
    
    while(xx)
    3716:	c0 c0       	rjmp	.+384    	; 0x3898 <uart_get_editedline+0x1b0>
    {
        if (index == size-1)      // Force END_OF_DATA 
    3718:	8a 81       	ldd	r24, Y+2	; 0x02
    371a:	28 2f       	mov	r18, r24
    371c:	33 27       	eor	r19, r19
    371e:	8f 81       	ldd	r24, Y+7	; 0x07
    3720:	99 27       	eor	r25, r25
    3722:	01 97       	sbiw	r24, 0x01	; 1
    3724:	28 17       	cp	r18, r24
    3726:	39 07       	cpc	r19, r25
    3728:	69 f4       	brne	.+26     	; 0x3744 <uart_get_editedline+0x5c>
        {
            data_string[index++] = 0;
    372a:	8a 81       	ldd	r24, Y+2	; 0x02
    372c:	99 27       	eor	r25, r25
    372e:	9c 01       	movw	r18, r24
    3730:	8d 81       	ldd	r24, Y+5	; 0x05
    3732:	9e 81       	ldd	r25, Y+6	; 0x06
    3734:	f9 01       	movw	r30, r18
    3736:	e8 0f       	add	r30, r24
    3738:	f9 1f       	adc	r31, r25
    373a:	10 82       	st	Z, r1
    373c:	8a 81       	ldd	r24, Y+2	; 0x02
    373e:	8f 5f       	subi	r24, 0xFF	; 255
    3740:	8a 83       	std	Y+2, r24	; 0x02
            break;
    3742:	ae c0       	rjmp	.+348    	; 0x38a0 <uart_get_editedline+0x1b8>
        }
        
        // Get one character, this character will be examinated !
        u8_temp = uart_getchar();
    3744:	0e 94 89 17 	call	0x2f12	; 0x2f12 <uart_getchar>
    3748:	8b 83       	std	Y+3, r24	; 0x03
        
        // Character processing
        switch (u8_temp)
    374a:	8b 81       	ldd	r24, Y+3	; 0x03
    374c:	28 2f       	mov	r18, r24
    374e:	33 27       	eor	r19, r19
    3750:	39 87       	std	Y+9, r19	; 0x09
    3752:	28 87       	std	Y+8, r18	; 0x08
    3754:	88 85       	ldd	r24, Y+8	; 0x08
    3756:	99 85       	ldd	r25, Y+9	; 0x09
    3758:	8a 30       	cpi	r24, 0x0A	; 10
    375a:	91 05       	cpc	r25, r1
    375c:	09 f1       	breq	.+66     	; 0x37a0 <uart_get_editedline+0xb8>
    375e:	28 85       	ldd	r18, Y+8	; 0x08
    3760:	39 85       	ldd	r19, Y+9	; 0x09
    3762:	2b 30       	cpi	r18, 0x0B	; 11
    3764:	31 05       	cpc	r19, r1
    3766:	5c f4       	brge	.+22     	; 0x377e <uart_get_editedline+0x96>
    3768:	88 85       	ldd	r24, Y+8	; 0x08
    376a:	99 85       	ldd	r25, Y+9	; 0x09
    376c:	88 30       	cpi	r24, 0x08	; 8
    376e:	91 05       	cpc	r25, r1
    3770:	b9 f1       	breq	.+110    	; 0x37e0 <uart_get_editedline+0xf8>
    3772:	28 85       	ldd	r18, Y+8	; 0x08
    3774:	39 85       	ldd	r19, Y+9	; 0x09
    3776:	29 30       	cpi	r18, 0x09	; 9
    3778:	31 05       	cpc	r19, r1
    377a:	09 f1       	breq	.+66     	; 0x37be <uart_get_editedline+0xd6>
    377c:	7d c0       	rjmp	.+250    	; 0x3878 <uart_get_editedline+0x190>
    377e:	88 85       	ldd	r24, Y+8	; 0x08
    3780:	99 85       	ldd	r25, Y+9	; 0x09
    3782:	8a 31       	cpi	r24, 0x1A	; 26
    3784:	91 05       	cpc	r25, r1
    3786:	09 f4       	brne	.+2      	; 0x378a <uart_get_editedline+0xa2>
    3788:	5c c0       	rjmp	.+184    	; 0x3842 <uart_get_editedline+0x15a>
    378a:	28 85       	ldd	r18, Y+8	; 0x08
    378c:	39 85       	ldd	r19, Y+9	; 0x09
    378e:	2f 37       	cpi	r18, 0x7F	; 127
    3790:	31 05       	cpc	r19, r1
    3792:	31 f1       	breq	.+76     	; 0x37e0 <uart_get_editedline+0xf8>
    3794:	88 85       	ldd	r24, Y+8	; 0x08
    3796:	99 85       	ldd	r25, Y+9	; 0x09
    3798:	8d 30       	cpi	r24, 0x0D	; 13
    379a:	91 05       	cpc	r25, r1
    379c:	09 f0       	breq	.+2      	; 0x37a0 <uart_get_editedline+0xb8>
    379e:	6c c0       	rjmp	.+216    	; 0x3878 <uart_get_editedline+0x190>
        {
        case '\n':      // New line
        case '\r':      // Carriage return
            xx = data_string[index++] = 0;   // Force END_OF_DATA
    37a0:	8a 81       	ldd	r24, Y+2	; 0x02
    37a2:	99 27       	eor	r25, r25
    37a4:	9c 01       	movw	r18, r24
    37a6:	8d 81       	ldd	r24, Y+5	; 0x05
    37a8:	9e 81       	ldd	r25, Y+6	; 0x06
    37aa:	f9 01       	movw	r30, r18
    37ac:	e8 0f       	add	r30, r24
    37ae:	f9 1f       	adc	r31, r25
    37b0:	10 82       	st	Z, r1
    37b2:	80 81       	ld	r24, Z
    37b4:	89 83       	std	Y+1, r24	; 0x01
    37b6:	8a 81       	ldd	r24, Y+2	; 0x02
    37b8:	8f 5f       	subi	r24, 0xFF	; 255
    37ba:	8a 83       	std	Y+2, r24	; 0x02
            break;  // case '\n' & '\r'
    37bc:	6d c0       	rjmp	.+218    	; 0x3898 <uart_get_editedline+0x1b0>

        case '\t':      // Tabulation
            uart_putchar(' ');
    37be:	80 e2       	ldi	r24, 0x20	; 32
    37c0:	0e 94 5d 17 	call	0x2eba	; 0x2eba <uart_putchar>
            data_string[index] = ' ';
    37c4:	8a 81       	ldd	r24, Y+2	; 0x02
    37c6:	99 27       	eor	r25, r25
    37c8:	9c 01       	movw	r18, r24
    37ca:	8d 81       	ldd	r24, Y+5	; 0x05
    37cc:	9e 81       	ldd	r25, Y+6	; 0x06
    37ce:	f9 01       	movw	r30, r18
    37d0:	e8 0f       	add	r30, r24
    37d2:	f9 1f       	adc	r31, r25
    37d4:	80 e2       	ldi	r24, 0x20	; 32
    37d6:	80 83       	st	Z, r24
            index++;
    37d8:	8a 81       	ldd	r24, Y+2	; 0x02
    37da:	8f 5f       	subi	r24, 0xFF	; 255
    37dc:	8a 83       	std	Y+2, r24	; 0x02
            break;  // case '\t'
    37de:	5c c0       	rjmp	.+184    	; 0x3898 <uart_get_editedline+0x1b0>
            
        case '\b':      // Back-space
        case '\x7f':    // Delete
            if (index == 0)
    37e0:	8a 81       	ldd	r24, Y+2	; 0x02
    37e2:	88 23       	and	r24, r24
    37e4:	21 f4       	brne	.+8      	; 0x37ee <uart_get_editedline+0x106>
            {
                uart_putchar('\a');   // Bell
    37e6:	87 e0       	ldi	r24, 0x07	; 7
    37e8:	0e 94 5d 17 	call	0x2eba	; 0x2eba <uart_putchar>
                break;
    37ec:	55 c0       	rjmp	.+170    	; 0x3898 <uart_get_editedline+0x1b0>
            }
            uart_putchar('\r');
    37ee:	8d e0       	ldi	r24, 0x0D	; 13
    37f0:	0e 94 5d 17 	call	0x2eba	; 0x2eba <uart_putchar>
            for (i=0; i<index; i++) uart_putchar(' ');
    37f4:	1c 82       	std	Y+4, r1	; 0x04
    37f6:	06 c0       	rjmp	.+12     	; 0x3804 <uart_get_editedline+0x11c>
    37f8:	80 e2       	ldi	r24, 0x20	; 32
    37fa:	0e 94 5d 17 	call	0x2eba	; 0x2eba <uart_putchar>
    37fe:	8c 81       	ldd	r24, Y+4	; 0x04
    3800:	8f 5f       	subi	r24, 0xFF	; 255
    3802:	8c 83       	std	Y+4, r24	; 0x04
    3804:	9c 81       	ldd	r25, Y+4	; 0x04
    3806:	8a 81       	ldd	r24, Y+2	; 0x02
    3808:	98 17       	cp	r25, r24
    380a:	b0 f3       	brcs	.-20     	; 0x37f8 <uart_get_editedline+0x110>
            uart_putchar('\r');
    380c:	8d e0       	ldi	r24, 0x0D	; 13
    380e:	0e 94 5d 17 	call	0x2eba	; 0x2eba <uart_putchar>
            index--;
    3812:	8a 81       	ldd	r24, Y+2	; 0x02
    3814:	81 50       	subi	r24, 0x01	; 1
    3816:	8a 83       	std	Y+2, r24	; 0x02
            for (i=0; i<index; i++) uart_putchar(data_string[i]);
    3818:	1c 82       	std	Y+4, r1	; 0x04
    381a:	0e c0       	rjmp	.+28     	; 0x3838 <uart_get_editedline+0x150>
    381c:	8c 81       	ldd	r24, Y+4	; 0x04
    381e:	99 27       	eor	r25, r25
    3820:	9c 01       	movw	r18, r24
    3822:	8d 81       	ldd	r24, Y+5	; 0x05
    3824:	9e 81       	ldd	r25, Y+6	; 0x06
    3826:	f9 01       	movw	r30, r18
    3828:	e8 0f       	add	r30, r24
    382a:	f9 1f       	adc	r31, r25
    382c:	80 81       	ld	r24, Z
    382e:	0e 94 5d 17 	call	0x2eba	; 0x2eba <uart_putchar>
    3832:	8c 81       	ldd	r24, Y+4	; 0x04
    3834:	8f 5f       	subi	r24, 0xFF	; 255
    3836:	8c 83       	std	Y+4, r24	; 0x04
    3838:	9c 81       	ldd	r25, Y+4	; 0x04
    383a:	8a 81       	ldd	r24, Y+2	; 0x02
    383c:	98 17       	cp	r25, r24
    383e:	70 f3       	brcs	.-36     	; 0x381c <uart_get_editedline+0x134>
            break;  // case '\b' & '\x7F'
    3840:	2b c0       	rjmp	.+86     	; 0x3898 <uart_get_editedline+0x1b0>
            
        case '\x1A':    // Control-z or control-Z
            if (index == 0)
    3842:	8a 81       	ldd	r24, Y+2	; 0x02
    3844:	88 23       	and	r24, r24
    3846:	21 f4       	brne	.+8      	; 0x3850 <uart_get_editedline+0x168>
            {
                uart_putchar('\a');   // Bell
    3848:	87 e0       	ldi	r24, 0x07	; 7
    384a:	0e 94 5d 17 	call	0x2eba	; 0x2eba <uart_putchar>
                break;
    384e:	24 c0       	rjmp	.+72     	; 0x3898 <uart_get_editedline+0x1b0>
            }
            uart_putchar('\r');
    3850:	8d e0       	ldi	r24, 0x0D	; 13
    3852:	0e 94 5d 17 	call	0x2eba	; 0x2eba <uart_putchar>
            for (i=0; i<index; i++) uart_putchar(' ');
    3856:	1c 82       	std	Y+4, r1	; 0x04
    3858:	06 c0       	rjmp	.+12     	; 0x3866 <uart_get_editedline+0x17e>
    385a:	80 e2       	ldi	r24, 0x20	; 32
    385c:	0e 94 5d 17 	call	0x2eba	; 0x2eba <uart_putchar>
    3860:	8c 81       	ldd	r24, Y+4	; 0x04
    3862:	8f 5f       	subi	r24, 0xFF	; 255
    3864:	8c 83       	std	Y+4, r24	; 0x04
    3866:	9c 81       	ldd	r25, Y+4	; 0x04
    3868:	8a 81       	ldd	r24, Y+2	; 0x02
    386a:	98 17       	cp	r25, r24
    386c:	b0 f3       	brcs	.-20     	; 0x385a <uart_get_editedline+0x172>
            uart_putchar('\r');
    386e:	8d e0       	ldi	r24, 0x0D	; 13
    3870:	0e 94 5d 17 	call	0x2eba	; 0x2eba <uart_putchar>
            index = 0;
    3874:	1a 82       	std	Y+2, r1	; 0x02
            break;  // case '\x1A'
    3876:	10 c0       	rjmp	.+32     	; 0x3898 <uart_get_editedline+0x1b0>
            
        default:
            uart_putchar(u8_temp);
    3878:	8b 81       	ldd	r24, Y+3	; 0x03
    387a:	0e 94 5d 17 	call	0x2eba	; 0x2eba <uart_putchar>
            data_string[index] = u8_temp;
    387e:	8a 81       	ldd	r24, Y+2	; 0x02
    3880:	99 27       	eor	r25, r25
    3882:	9c 01       	movw	r18, r24
    3884:	8d 81       	ldd	r24, Y+5	; 0x05
    3886:	9e 81       	ldd	r25, Y+6	; 0x06
    3888:	f9 01       	movw	r30, r18
    388a:	e8 0f       	add	r30, r24
    388c:	f9 1f       	adc	r31, r25
    388e:	8b 81       	ldd	r24, Y+3	; 0x03
    3890:	80 83       	st	Z, r24
            index++;
    3892:	8a 81       	ldd	r24, Y+2	; 0x02
    3894:	8f 5f       	subi	r24, 0xFF	; 255
    3896:	8a 83       	std	Y+2, r24	; 0x02
    3898:	89 81       	ldd	r24, Y+1	; 0x01
    389a:	88 23       	and	r24, r24
    389c:	09 f0       	breq	.+2      	; 0x38a0 <uart_get_editedline+0x1b8>
    389e:	3c cf       	rjmp	.-392    	; 0x3718 <uart_get_editedline+0x30>
    38a0:	29 96       	adiw	r28, 0x09	; 9
    38a2:	0f b6       	in	r0, 0x3f	; 63
    38a4:	f8 94       	cli
    38a6:	de bf       	out	0x3e, r29	; 62
    38a8:	0f be       	out	0x3f, r0	; 63
    38aa:	cd bf       	out	0x3d, r28	; 61
    38ac:	df 91       	pop	r29
    38ae:	cf 91       	pop	r28
    38b0:	08 95       	ret

000038b2 <uart_set_baudrate>:
//!         ==0: baudrate configuration failed
//!         ==1: baudrate performed
//------------------------------------------------------------------------------
U8 uart_set_baudrate (U32 baudrate)
{
    38b2:	cf 93       	push	r28
    38b4:	df 93       	push	r29
    38b6:	cd b7       	in	r28, 0x3d	; 61
    38b8:	de b7       	in	r29, 0x3e	; 62
    38ba:	64 97       	sbiw	r28, 0x14	; 20
    38bc:	0f b6       	in	r0, 0x3f	; 63
    38be:	f8 94       	cli
    38c0:	de bf       	out	0x3e, r29	; 62
    38c2:	0f be       	out	0x3f, r0	; 63
    38c4:	cd bf       	out	0x3d, r28	; 61
    38c6:	6f 87       	std	Y+15, r22	; 0x0f
    38c8:	78 8b       	std	Y+16, r23	; 0x10
    38ca:	89 8b       	std	Y+17, r24	; 0x11
    38cc:	9a 8b       	std	Y+18, r25	; 0x12
    U16 t_meas_0, t_meas_1, t_meas_2, t_meas_3, t_meas_4;
    U16 t_min, t_max;

    if (baudrate != 0)
    38ce:	8f 85       	ldd	r24, Y+15	; 0x0f
    38d0:	98 89       	ldd	r25, Y+16	; 0x10
    38d2:	a9 89       	ldd	r26, Y+17	; 0x11
    38d4:	ba 89       	ldd	r27, Y+18	; 0x12
    38d6:	00 97       	sbiw	r24, 0x00	; 0
    38d8:	a1 05       	cpc	r26, r1
    38da:	b1 05       	cpc	r27, r1
    38dc:	39 f1       	breq	.+78     	; 0x392c <uart_set_baudrate+0x7a>
    {
        // UBRRN Value (rounded to nearest division) with U2Xn=1
        t_meas_4 = (U16)(( (((((U32)FOSC*1000)<<1)/((U32)baudrate*8))+1)>>1)-1);
    38de:	8f 85       	ldd	r24, Y+15	; 0x0f
    38e0:	98 89       	ldd	r25, Y+16	; 0x10
    38e2:	a9 89       	ldd	r26, Y+17	; 0x11
    38e4:	ba 89       	ldd	r27, Y+18	; 0x12
    38e6:	88 0f       	add	r24, r24
    38e8:	99 1f       	adc	r25, r25
    38ea:	aa 1f       	adc	r26, r26
    38ec:	bb 1f       	adc	r27, r27
    38ee:	88 0f       	add	r24, r24
    38f0:	99 1f       	adc	r25, r25
    38f2:	aa 1f       	adc	r26, r26
    38f4:	bb 1f       	adc	r27, r27
    38f6:	88 0f       	add	r24, r24
    38f8:	99 1f       	adc	r25, r25
    38fa:	aa 1f       	adc	r26, r26
    38fc:	bb 1f       	adc	r27, r27
    38fe:	9c 01       	movw	r18, r24
    3900:	ad 01       	movw	r20, r26
    3902:	80 e0       	ldi	r24, 0x00	; 0
    3904:	94 e2       	ldi	r25, 0x24	; 36
    3906:	a4 ef       	ldi	r26, 0xF4	; 244
    3908:	b0 e0       	ldi	r27, 0x00	; 0
    390a:	bc 01       	movw	r22, r24
    390c:	cd 01       	movw	r24, r26
    390e:	0e 94 25 2f 	call	0x5e4a	; 0x5e4a <__udivmodsi4>
    3912:	da 01       	movw	r26, r20
    3914:	c9 01       	movw	r24, r18
    3916:	01 96       	adiw	r24, 0x01	; 1
    3918:	a1 1d       	adc	r26, r1
    391a:	b1 1d       	adc	r27, r1
    391c:	b6 95       	lsr	r27
    391e:	a7 95       	ror	r26
    3920:	97 95       	ror	r25
    3922:	87 95       	ror	r24
    3924:	01 97       	sbiw	r24, 0x01	; 1
    3926:	9e 83       	std	Y+6, r25	; 0x06
    3928:	8d 83       	std	Y+5, r24	; 0x05
    392a:	9f c1       	rjmp	.+830    	; 0x3c6a <uart_set_baudrate+0x3b8>
    }
    else    // Wait for only one "U" ASCII Char (0x55)
            // Autobaud using "USE_TIMER16" definition
    {
        // Autobaud set-up
        Uart_rx_in_pu_on();     // RxD in input + pull up
    392c:	ad e2       	ldi	r26, 0x2D	; 45
    392e:	b0 e0       	ldi	r27, 0x00	; 0
    3930:	ed e2       	ldi	r30, 0x2D	; 45
    3932:	f0 e0       	ldi	r31, 0x00	; 0
    3934:	80 81       	ld	r24, Z
    3936:	8e 7f       	andi	r24, 0xFE	; 254
    3938:	8c 93       	st	X, r24
    393a:	ae e2       	ldi	r26, 0x2E	; 46
    393c:	b0 e0       	ldi	r27, 0x00	; 0
    393e:	ee e2       	ldi	r30, 0x2E	; 46
    3940:	f0 e0       	ldi	r31, 0x00	; 0
    3942:	80 81       	ld	r24, Z
    3944:	81 60       	ori	r24, 0x01	; 1
    3946:	8c 93       	st	X, r24
        Uart_tx_in_pu_on();     // TxD in input + pull up
    3948:	ad e2       	ldi	r26, 0x2D	; 45
    394a:	b0 e0       	ldi	r27, 0x00	; 0
    394c:	ed e2       	ldi	r30, 0x2D	; 45
    394e:	f0 e0       	ldi	r31, 0x00	; 0
    3950:	80 81       	ld	r24, Z
    3952:	8d 7f       	andi	r24, 0xFD	; 253
    3954:	8c 93       	st	X, r24
    3956:	ae e2       	ldi	r26, 0x2E	; 46
    3958:	b0 e0       	ldi	r27, 0x00	; 0
    395a:	ee e2       	ldi	r30, 0x2E	; 46
    395c:	f0 e0       	ldi	r31, 0x00	; 0
    395e:	80 81       	ld	r24, Z
    3960:	82 60       	ori	r24, 0x02	; 2
    3962:	8c 93       	st	X, r24
        Timer16_clear();        // Flush, Disable and Reset TIMER16
    3964:	e1 e8       	ldi	r30, 0x81	; 129
    3966:	f0 e0       	ldi	r31, 0x00	; 0
    3968:	10 82       	st	Z, r1
    396a:	e0 e8       	ldi	r30, 0x80	; 128
    396c:	f0 e0       	ldi	r31, 0x00	; 0
    396e:	10 82       	st	Z, r1
    3970:	e2 e8       	ldi	r30, 0x82	; 130
    3972:	f0 e0       	ldi	r31, 0x00	; 0
    3974:	10 82       	st	Z, r1
    3976:	e5 e8       	ldi	r30, 0x85	; 133
    3978:	f0 e0       	ldi	r31, 0x00	; 0
    397a:	10 82       	st	Z, r1
    397c:	e4 e8       	ldi	r30, 0x84	; 132
    397e:	f0 e0       	ldi	r31, 0x00	; 0
    3980:	10 82       	st	Z, r1
    3982:	e9 e8       	ldi	r30, 0x89	; 137
    3984:	f0 e0       	ldi	r31, 0x00	; 0
    3986:	10 82       	st	Z, r1
    3988:	e8 e8       	ldi	r30, 0x88	; 136
    398a:	f0 e0       	ldi	r31, 0x00	; 0
    398c:	10 82       	st	Z, r1
    398e:	eb e8       	ldi	r30, 0x8B	; 139
    3990:	f0 e0       	ldi	r31, 0x00	; 0
    3992:	10 82       	st	Z, r1
    3994:	ea e8       	ldi	r30, 0x8A	; 138
    3996:	f0 e0       	ldi	r31, 0x00	; 0
    3998:	10 82       	st	Z, r1
    399a:	ed e8       	ldi	r30, 0x8D	; 141
    399c:	f0 e0       	ldi	r31, 0x00	; 0
    399e:	10 82       	st	Z, r1
    39a0:	ec e8       	ldi	r30, 0x8C	; 140
    39a2:	f0 e0       	ldi	r31, 0x00	; 0
    39a4:	10 82       	st	Z, r1
    39a6:	e7 e8       	ldi	r30, 0x87	; 135
    39a8:	f0 e0       	ldi	r31, 0x00	; 0
    39aa:	10 82       	st	Z, r1
    39ac:	e6 e8       	ldi	r30, 0x86	; 134
    39ae:	f0 e0       	ldi	r31, 0x00	; 0
    39b0:	10 82       	st	Z, r1

//
// SOF_DETECTED means that the Start_Of_Frame bit has been already detected and
// it is impossible to measure this bit length. So, because all measurement are
// processed on all falling edges,  the start of the whole measurement will be
// done from the start of bit 1 (failling edge detection) of the 'U' character.
//
#ifndef SOF_DETECTED        
        // Wait for falling edge of SOF.
        while (uart_rx_get_3_data() == 0);  // Wait for RxD=1
    39b2:	0e 94 56 1e 	call	0x3cac	; 0x3cac <uart_rx_get_3_data>
    39b6:	88 23       	and	r24, r24
    39b8:	e1 f3       	breq	.-8      	; 0x39b2 <uart_set_baudrate+0x100>
        while (uart_rx_get_data()   != 0);  // Wait for RxD=0
    39ba:	0e 94 79 1e 	call	0x3cf2	; 0x3cf2 <uart_rx_get_data>
    39be:	88 23       	and	r24, r24
    39c0:	e1 f7       	brne	.-8      	; 0x39ba <uart_set_baudrate+0x108>

        // SOF Detected => Start Timer
        Timer16_set_clock(TIMER16_CLKIO_BY_1);     
    39c2:	a1 e8       	ldi	r26, 0x81	; 129
    39c4:	b0 e0       	ldi	r27, 0x00	; 0
    39c6:	e1 e8       	ldi	r30, 0x81	; 129
    39c8:	f0 e0       	ldi	r31, 0x00	; 0
    39ca:	80 81       	ld	r24, Z
    39cc:	88 7f       	andi	r24, 0xF8	; 248
    39ce:	81 60       	ori	r24, 0x01	; 1
    39d0:	8c 93       	st	X, r24

        // SOF + bit[0] Measurement. Read 3 times to remove overshoots.
        while (uart_rx_get_3_data() == 0);  // Wait for RxD=1
    39d2:	0e 94 56 1e 	call	0x3cac	; 0x3cac <uart_rx_get_3_data>
    39d6:	88 23       	and	r24, r24
    39d8:	e1 f3       	breq	.-8      	; 0x39d2 <uart_set_baudrate+0x120>
        while (uart_rx_get_data()   != 0);  // Wait for RxD=0
    39da:	0e 94 79 1e 	call	0x3cf2	; 0x3cf2 <uart_rx_get_data>
    39de:	88 23       	and	r24, r24
    39e0:	e1 f7       	brne	.-8      	; 0x39da <uart_set_baudrate+0x128>
        //t_meas_0 = TCNT3;
        t_meas_0  =  Timer16_get_counter_low();
    39e2:	e4 e8       	ldi	r30, 0x84	; 132
    39e4:	f0 e0       	ldi	r31, 0x00	; 0
    39e6:	80 81       	ld	r24, Z
    39e8:	99 27       	eor	r25, r25
    39ea:	9e 87       	std	Y+14, r25	; 0x0e
    39ec:	8d 87       	std	Y+13, r24	; 0x0d
        t_meas_0 |= (Timer16_get_counter_high() << 8 );
    39ee:	e5 e8       	ldi	r30, 0x85	; 133
    39f0:	f0 e0       	ldi	r31, 0x00	; 0
    39f2:	80 81       	ld	r24, Z
    39f4:	99 27       	eor	r25, r25
    39f6:	38 2f       	mov	r19, r24
    39f8:	22 27       	eor	r18, r18
    39fa:	8d 85       	ldd	r24, Y+13	; 0x0d
    39fc:	9e 85       	ldd	r25, Y+14	; 0x0e
    39fe:	82 2b       	or	r24, r18
    3a00:	93 2b       	or	r25, r19
    3a02:	9e 87       	std	Y+14, r25	; 0x0e
    3a04:	8d 87       	std	Y+13, r24	; 0x0d

        // SOF + bit[0:2] Measurement. Read 3 times to remove overshoots.
        while (uart_rx_get_3_data() == 0);  // Wait for RxD=1
    3a06:	0e 94 56 1e 	call	0x3cac	; 0x3cac <uart_rx_get_3_data>
    3a0a:	88 23       	and	r24, r24
    3a0c:	e1 f3       	breq	.-8      	; 0x3a06 <uart_set_baudrate+0x154>
        while (uart_rx_get_data()   != 0);  // Wait for RxD=0
    3a0e:	0e 94 79 1e 	call	0x3cf2	; 0x3cf2 <uart_rx_get_data>
    3a12:	88 23       	and	r24, r24
    3a14:	e1 f7       	brne	.-8      	; 0x3a0e <uart_set_baudrate+0x15c>
        t_meas_1  =  Timer16_get_counter_low();
    3a16:	e4 e8       	ldi	r30, 0x84	; 132
    3a18:	f0 e0       	ldi	r31, 0x00	; 0
    3a1a:	80 81       	ld	r24, Z
    3a1c:	99 27       	eor	r25, r25
    3a1e:	9c 87       	std	Y+12, r25	; 0x0c
    3a20:	8b 87       	std	Y+11, r24	; 0x0b
        t_meas_1 |= (Timer16_get_counter_high() << 8 );
    3a22:	e5 e8       	ldi	r30, 0x85	; 133
    3a24:	f0 e0       	ldi	r31, 0x00	; 0
    3a26:	80 81       	ld	r24, Z
    3a28:	99 27       	eor	r25, r25
    3a2a:	38 2f       	mov	r19, r24
    3a2c:	22 27       	eor	r18, r18
    3a2e:	8b 85       	ldd	r24, Y+11	; 0x0b
    3a30:	9c 85       	ldd	r25, Y+12	; 0x0c
    3a32:	82 2b       	or	r24, r18
    3a34:	93 2b       	or	r25, r19
    3a36:	9c 87       	std	Y+12, r25	; 0x0c
    3a38:	8b 87       	std	Y+11, r24	; 0x0b

        // SOF + bit[0:4] Measurement. Read 3 times to remove overshoots.
        while (uart_rx_get_3_data() == 0);  // Wait for RxD=1
    3a3a:	0e 94 56 1e 	call	0x3cac	; 0x3cac <uart_rx_get_3_data>
    3a3e:	88 23       	and	r24, r24
    3a40:	e1 f3       	breq	.-8      	; 0x3a3a <uart_set_baudrate+0x188>
        while (uart_rx_get_data()   != 0);  // Wait for RxD=0
    3a42:	0e 94 79 1e 	call	0x3cf2	; 0x3cf2 <uart_rx_get_data>
    3a46:	88 23       	and	r24, r24
    3a48:	e1 f7       	brne	.-8      	; 0x3a42 <uart_set_baudrate+0x190>
        t_meas_2  =  Timer16_get_counter_low();
    3a4a:	e4 e8       	ldi	r30, 0x84	; 132
    3a4c:	f0 e0       	ldi	r31, 0x00	; 0
    3a4e:	80 81       	ld	r24, Z
    3a50:	99 27       	eor	r25, r25
    3a52:	9a 87       	std	Y+10, r25	; 0x0a
    3a54:	89 87       	std	Y+9, r24	; 0x09
        t_meas_2 |= (Timer16_get_counter_high() << 8 );
    3a56:	e5 e8       	ldi	r30, 0x85	; 133
    3a58:	f0 e0       	ldi	r31, 0x00	; 0
    3a5a:	80 81       	ld	r24, Z
    3a5c:	99 27       	eor	r25, r25
    3a5e:	38 2f       	mov	r19, r24
    3a60:	22 27       	eor	r18, r18
    3a62:	89 85       	ldd	r24, Y+9	; 0x09
    3a64:	9a 85       	ldd	r25, Y+10	; 0x0a
    3a66:	82 2b       	or	r24, r18
    3a68:	93 2b       	or	r25, r19
    3a6a:	9a 87       	std	Y+10, r25	; 0x0a
    3a6c:	89 87       	std	Y+9, r24	; 0x09

        // SOF + bit[0:6] Measurement. Read 3 times to remove overshoots.
        while (uart_rx_get_3_data() == 0);  // Wait for RxD=1
    3a6e:	0e 94 56 1e 	call	0x3cac	; 0x3cac <uart_rx_get_3_data>
    3a72:	88 23       	and	r24, r24
    3a74:	e1 f3       	breq	.-8      	; 0x3a6e <uart_set_baudrate+0x1bc>
        while (uart_rx_get_data()   != 0);  // Wait for RxD=0
    3a76:	0e 94 79 1e 	call	0x3cf2	; 0x3cf2 <uart_rx_get_data>
    3a7a:	88 23       	and	r24, r24
    3a7c:	e1 f7       	brne	.-8      	; 0x3a76 <uart_set_baudrate+0x1c4>
        t_meas_3  =  Timer16_get_counter_low();
    3a7e:	e4 e8       	ldi	r30, 0x84	; 132
    3a80:	f0 e0       	ldi	r31, 0x00	; 0
    3a82:	80 81       	ld	r24, Z
    3a84:	99 27       	eor	r25, r25
    3a86:	98 87       	std	Y+8, r25	; 0x08
    3a88:	8f 83       	std	Y+7, r24	; 0x07
        t_meas_3 |= (Timer16_get_counter_high() << 8 );
    3a8a:	e5 e8       	ldi	r30, 0x85	; 133
    3a8c:	f0 e0       	ldi	r31, 0x00	; 0
    3a8e:	80 81       	ld	r24, Z
    3a90:	99 27       	eor	r25, r25
    3a92:	38 2f       	mov	r19, r24
    3a94:	22 27       	eor	r18, r18
    3a96:	8f 81       	ldd	r24, Y+7	; 0x07
    3a98:	98 85       	ldd	r25, Y+8	; 0x08
    3a9a:	82 2b       	or	r24, r18
    3a9c:	93 2b       	or	r25, r19
    3a9e:	98 87       	std	Y+8, r25	; 0x08
    3aa0:	8f 83       	std	Y+7, r24	; 0x07

        // SOF + bit[0:7] Measurement. Only 1 read because looking for _/ edge.
        while (uart_rx_get_data()   == 0);  // Wait for RxD=1
    3aa2:	0e 94 79 1e 	call	0x3cf2	; 0x3cf2 <uart_rx_get_data>
    3aa6:	88 23       	and	r24, r24
    3aa8:	e1 f3       	breq	.-8      	; 0x3aa2 <uart_set_baudrate+0x1f0>
        t_meas_4  =  Timer16_get_counter_low();
    3aaa:	e4 e8       	ldi	r30, 0x84	; 132
    3aac:	f0 e0       	ldi	r31, 0x00	; 0
    3aae:	80 81       	ld	r24, Z
    3ab0:	99 27       	eor	r25, r25
    3ab2:	9e 83       	std	Y+6, r25	; 0x06
    3ab4:	8d 83       	std	Y+5, r24	; 0x05
        t_meas_4 |= (Timer16_get_counter_high() << 8 );
    3ab6:	e5 e8       	ldi	r30, 0x85	; 133
    3ab8:	f0 e0       	ldi	r31, 0x00	; 0
    3aba:	80 81       	ld	r24, Z
    3abc:	99 27       	eor	r25, r25
    3abe:	38 2f       	mov	r19, r24
    3ac0:	22 27       	eor	r18, r18
    3ac2:	8d 81       	ldd	r24, Y+5	; 0x05
    3ac4:	9e 81       	ldd	r25, Y+6	; 0x06
    3ac6:	82 2b       	or	r24, r18
    3ac8:	93 2b       	or	r25, r19
    3aca:	9e 83       	std	Y+6, r25	; 0x06
    3acc:	8d 83       	std	Y+5, r24	; 0x05

        // End of Frame
        Timer16_off();
    3ace:	a1 e8       	ldi	r26, 0x81	; 129
    3ad0:	b0 e0       	ldi	r27, 0x00	; 0
    3ad2:	e1 e8       	ldi	r30, 0x81	; 129
    3ad4:	f0 e0       	ldi	r31, 0x00	; 0
    3ad6:	80 81       	ld	r24, Z
    3ad8:	88 7f       	andi	r24, 0xF8	; 248
    3ada:	8c 93       	st	X, r24
        Uart_rx_in_pu_off();     // RxD in input no pull-up
    3adc:	ad e2       	ldi	r26, 0x2D	; 45
    3ade:	b0 e0       	ldi	r27, 0x00	; 0
    3ae0:	ed e2       	ldi	r30, 0x2D	; 45
    3ae2:	f0 e0       	ldi	r31, 0x00	; 0
    3ae4:	80 81       	ld	r24, Z
    3ae6:	8e 7f       	andi	r24, 0xFE	; 254
    3ae8:	8c 93       	st	X, r24
    3aea:	ae e2       	ldi	r26, 0x2E	; 46
    3aec:	b0 e0       	ldi	r27, 0x00	; 0
    3aee:	ee e2       	ldi	r30, 0x2E	; 46
    3af0:	f0 e0       	ldi	r31, 0x00	; 0
    3af2:	80 81       	ld	r24, Z
    3af4:	8e 7f       	andi	r24, 0xFE	; 254
    3af6:	8c 93       	st	X, r24
        Uart_tx_in_pu_off();     // TxD in input no pull-up
    3af8:	ad e2       	ldi	r26, 0x2D	; 45
    3afa:	b0 e0       	ldi	r27, 0x00	; 0
    3afc:	ed e2       	ldi	r30, 0x2D	; 45
    3afe:	f0 e0       	ldi	r31, 0x00	; 0
    3b00:	80 81       	ld	r24, Z
    3b02:	8d 7f       	andi	r24, 0xFD	; 253
    3b04:	8c 93       	st	X, r24
    3b06:	ae e2       	ldi	r26, 0x2E	; 46
    3b08:	b0 e0       	ldi	r27, 0x00	; 0
    3b0a:	ee e2       	ldi	r30, 0x2E	; 46
    3b0c:	f0 e0       	ldi	r31, 0x00	; 0
    3b0e:	80 81       	ld	r24, Z
    3b10:	8d 7f       	andi	r24, 0xFD	; 253
    3b12:	8c 93       	st	X, r24

        // 1-bit (last bit) measurement
        t_meas_4 = t_meas_4 - t_meas_3;       // Bit[7]   length
    3b14:	2d 81       	ldd	r18, Y+5	; 0x05
    3b16:	3e 81       	ldd	r19, Y+6	; 0x06
    3b18:	8f 81       	ldd	r24, Y+7	; 0x07
    3b1a:	98 85       	ldd	r25, Y+8	; 0x08
    3b1c:	a9 01       	movw	r20, r18
    3b1e:	48 1b       	sub	r20, r24
    3b20:	59 0b       	sbc	r21, r25
    3b22:	ca 01       	movw	r24, r20
    3b24:	9e 83       	std	Y+6, r25	; 0x06
    3b26:	8d 83       	std	Y+5, r24	; 0x05
        // 2-bit measurements
        t_meas_3 = t_meas_3 - t_meas_2;       // Bit[5:6] length
    3b28:	2f 81       	ldd	r18, Y+7	; 0x07
    3b2a:	38 85       	ldd	r19, Y+8	; 0x08
    3b2c:	89 85       	ldd	r24, Y+9	; 0x09
    3b2e:	9a 85       	ldd	r25, Y+10	; 0x0a
    3b30:	a9 01       	movw	r20, r18
    3b32:	48 1b       	sub	r20, r24
    3b34:	59 0b       	sbc	r21, r25
    3b36:	ca 01       	movw	r24, r20
    3b38:	98 87       	std	Y+8, r25	; 0x08
    3b3a:	8f 83       	std	Y+7, r24	; 0x07
        t_meas_2 = t_meas_2 - t_meas_1;       // Bit[3:4] length
    3b3c:	29 85       	ldd	r18, Y+9	; 0x09
    3b3e:	3a 85       	ldd	r19, Y+10	; 0x0a
    3b40:	8b 85       	ldd	r24, Y+11	; 0x0b
    3b42:	9c 85       	ldd	r25, Y+12	; 0x0c
    3b44:	a9 01       	movw	r20, r18
    3b46:	48 1b       	sub	r20, r24
    3b48:	59 0b       	sbc	r21, r25
    3b4a:	ca 01       	movw	r24, r20
    3b4c:	9a 87       	std	Y+10, r25	; 0x0a
    3b4e:	89 87       	std	Y+9, r24	; 0x09
        t_meas_1 = t_meas_1 - t_meas_0;       // Bit[1:2] length
    3b50:	2b 85       	ldd	r18, Y+11	; 0x0b
    3b52:	3c 85       	ldd	r19, Y+12	; 0x0c
    3b54:	8d 85       	ldd	r24, Y+13	; 0x0d
    3b56:	9e 85       	ldd	r25, Y+14	; 0x0e
    3b58:	a9 01       	movw	r20, r18
    3b5a:	48 1b       	sub	r20, r24
    3b5c:	59 0b       	sbc	r21, r25
    3b5e:	ca 01       	movw	r24, r20
    3b60:	9c 87       	std	Y+12, r25	; 0x0c
    3b62:	8b 87       	std	Y+11, r24	; 0x0b
        // t_meas_0 is already 2-bit length, SOF + bit[0] length

        // Verification if each couple of bits has an length error
        // less than 1/4 (2*1/8) of Bit[7] length
        t_min =  (2* t_meas_4) - (t_meas_4 >> 2);
    3b64:	8d 81       	ldd	r24, Y+5	; 0x05
    3b66:	9e 81       	ldd	r25, Y+6	; 0x06
    3b68:	9c 01       	movw	r18, r24
    3b6a:	22 0f       	add	r18, r18
    3b6c:	33 1f       	adc	r19, r19
    3b6e:	8d 81       	ldd	r24, Y+5	; 0x05
    3b70:	9e 81       	ldd	r25, Y+6	; 0x06
    3b72:	96 95       	lsr	r25
    3b74:	87 95       	ror	r24
    3b76:	96 95       	lsr	r25
    3b78:	87 95       	ror	r24
    3b7a:	a9 01       	movw	r20, r18
    3b7c:	48 1b       	sub	r20, r24
    3b7e:	59 0b       	sbc	r21, r25
    3b80:	ca 01       	movw	r24, r20
    3b82:	9c 83       	std	Y+4, r25	; 0x04
    3b84:	8b 83       	std	Y+3, r24	; 0x03
        t_max =  (2* t_meas_4) + (t_meas_4 >> 2);
    3b86:	8d 81       	ldd	r24, Y+5	; 0x05
    3b88:	9e 81       	ldd	r25, Y+6	; 0x06
    3b8a:	9c 01       	movw	r18, r24
    3b8c:	22 0f       	add	r18, r18
    3b8e:	33 1f       	adc	r19, r19
    3b90:	8d 81       	ldd	r24, Y+5	; 0x05
    3b92:	9e 81       	ldd	r25, Y+6	; 0x06
    3b94:	96 95       	lsr	r25
    3b96:	87 95       	ror	r24
    3b98:	96 95       	lsr	r25
    3b9a:	87 95       	ror	r24
    3b9c:	82 0f       	add	r24, r18
    3b9e:	93 1f       	adc	r25, r19
    3ba0:	9a 83       	std	Y+2, r25	; 0x02
    3ba2:	89 83       	std	Y+1, r24	; 0x01
        if ((t_meas_0 > t_max) || (t_meas_0 < t_min)) return 0;
    3ba4:	2d 85       	ldd	r18, Y+13	; 0x0d
    3ba6:	3e 85       	ldd	r19, Y+14	; 0x0e
    3ba8:	89 81       	ldd	r24, Y+1	; 0x01
    3baa:	9a 81       	ldd	r25, Y+2	; 0x02
    3bac:	82 17       	cp	r24, r18
    3bae:	93 07       	cpc	r25, r19
    3bb0:	38 f0       	brcs	.+14     	; 0x3bc0 <uart_set_baudrate+0x30e>
    3bb2:	2d 85       	ldd	r18, Y+13	; 0x0d
    3bb4:	3e 85       	ldd	r19, Y+14	; 0x0e
    3bb6:	8b 81       	ldd	r24, Y+3	; 0x03
    3bb8:	9c 81       	ldd	r25, Y+4	; 0x04
    3bba:	28 17       	cp	r18, r24
    3bbc:	39 07       	cpc	r19, r25
    3bbe:	18 f4       	brcc	.+6      	; 0x3bc6 <uart_set_baudrate+0x314>
    3bc0:	1c 8a       	std	Y+20, r1	; 0x14
    3bc2:	1b 8a       	std	Y+19, r1	; 0x13
    3bc4:	68 c0       	rjmp	.+208    	; 0x3c96 <uart_set_baudrate+0x3e4>
        if ((t_meas_1 > t_max) || (t_meas_1 < t_min)) return 0;
    3bc6:	2b 85       	ldd	r18, Y+11	; 0x0b
    3bc8:	3c 85       	ldd	r19, Y+12	; 0x0c
    3bca:	89 81       	ldd	r24, Y+1	; 0x01
    3bcc:	9a 81       	ldd	r25, Y+2	; 0x02
    3bce:	82 17       	cp	r24, r18
    3bd0:	93 07       	cpc	r25, r19
    3bd2:	38 f0       	brcs	.+14     	; 0x3be2 <uart_set_baudrate+0x330>
    3bd4:	2b 85       	ldd	r18, Y+11	; 0x0b
    3bd6:	3c 85       	ldd	r19, Y+12	; 0x0c
    3bd8:	8b 81       	ldd	r24, Y+3	; 0x03
    3bda:	9c 81       	ldd	r25, Y+4	; 0x04
    3bdc:	28 17       	cp	r18, r24
    3bde:	39 07       	cpc	r19, r25
    3be0:	18 f4       	brcc	.+6      	; 0x3be8 <uart_set_baudrate+0x336>
    3be2:	1c 8a       	std	Y+20, r1	; 0x14
    3be4:	1b 8a       	std	Y+19, r1	; 0x13
    3be6:	57 c0       	rjmp	.+174    	; 0x3c96 <uart_set_baudrate+0x3e4>
        if ((t_meas_2 > t_max) || (t_meas_2 < t_min)) return 0;
    3be8:	29 85       	ldd	r18, Y+9	; 0x09
    3bea:	3a 85       	ldd	r19, Y+10	; 0x0a
    3bec:	89 81       	ldd	r24, Y+1	; 0x01
    3bee:	9a 81       	ldd	r25, Y+2	; 0x02
    3bf0:	82 17       	cp	r24, r18
    3bf2:	93 07       	cpc	r25, r19
    3bf4:	38 f0       	brcs	.+14     	; 0x3c04 <uart_set_baudrate+0x352>
    3bf6:	29 85       	ldd	r18, Y+9	; 0x09
    3bf8:	3a 85       	ldd	r19, Y+10	; 0x0a
    3bfa:	8b 81       	ldd	r24, Y+3	; 0x03
    3bfc:	9c 81       	ldd	r25, Y+4	; 0x04
    3bfe:	28 17       	cp	r18, r24
    3c00:	39 07       	cpc	r19, r25
    3c02:	18 f4       	brcc	.+6      	; 0x3c0a <uart_set_baudrate+0x358>
    3c04:	1c 8a       	std	Y+20, r1	; 0x14
    3c06:	1b 8a       	std	Y+19, r1	; 0x13
    3c08:	46 c0       	rjmp	.+140    	; 0x3c96 <uart_set_baudrate+0x3e4>
        if ((t_meas_3 > t_max) || (t_meas_3 < t_min)) return 0;
    3c0a:	2f 81       	ldd	r18, Y+7	; 0x07
    3c0c:	38 85       	ldd	r19, Y+8	; 0x08
    3c0e:	89 81       	ldd	r24, Y+1	; 0x01
    3c10:	9a 81       	ldd	r25, Y+2	; 0x02
    3c12:	82 17       	cp	r24, r18
    3c14:	93 07       	cpc	r25, r19
    3c16:	38 f0       	brcs	.+14     	; 0x3c26 <uart_set_baudrate+0x374>
    3c18:	2f 81       	ldd	r18, Y+7	; 0x07
    3c1a:	38 85       	ldd	r19, Y+8	; 0x08
    3c1c:	8b 81       	ldd	r24, Y+3	; 0x03
    3c1e:	9c 81       	ldd	r25, Y+4	; 0x04
    3c20:	28 17       	cp	r18, r24
    3c22:	39 07       	cpc	r19, r25
    3c24:	18 f4       	brcc	.+6      	; 0x3c2c <uart_set_baudrate+0x37a>
    3c26:	1c 8a       	std	Y+20, r1	; 0x14
    3c28:	1b 8a       	std	Y+19, r1	; 0x13
    3c2a:	35 c0       	rjmp	.+106    	; 0x3c96 <uart_set_baudrate+0x3e4>

        // UBRRN Value (rounded to nearest division) with U2Xn=1
        t_meas_4  = (((((t_meas_0 + t_meas_1 + t_meas_2 + t_meas_3 ) << 1) >> 6) + 1) >> 1) - 1;
    3c2c:	2d 85       	ldd	r18, Y+13	; 0x0d
    3c2e:	3e 85       	ldd	r19, Y+14	; 0x0e
    3c30:	8b 85       	ldd	r24, Y+11	; 0x0b
    3c32:	9c 85       	ldd	r25, Y+12	; 0x0c
    3c34:	28 0f       	add	r18, r24
    3c36:	39 1f       	adc	r19, r25
    3c38:	89 85       	ldd	r24, Y+9	; 0x09
    3c3a:	9a 85       	ldd	r25, Y+10	; 0x0a
    3c3c:	28 0f       	add	r18, r24
    3c3e:	39 1f       	adc	r19, r25
    3c40:	8f 81       	ldd	r24, Y+7	; 0x07
    3c42:	98 85       	ldd	r25, Y+8	; 0x08
    3c44:	82 0f       	add	r24, r18
    3c46:	93 1f       	adc	r25, r19
    3c48:	88 0f       	add	r24, r24
    3c4a:	99 1f       	adc	r25, r25
    3c4c:	00 24       	eor	r0, r0
    3c4e:	88 0f       	add	r24, r24
    3c50:	99 1f       	adc	r25, r25
    3c52:	00 1c       	adc	r0, r0
    3c54:	88 0f       	add	r24, r24
    3c56:	99 1f       	adc	r25, r25
    3c58:	00 1c       	adc	r0, r0
    3c5a:	89 2f       	mov	r24, r25
    3c5c:	90 2d       	mov	r25, r0
    3c5e:	01 96       	adiw	r24, 0x01	; 1
    3c60:	96 95       	lsr	r25
    3c62:	87 95       	ror	r24
    3c64:	01 97       	sbiw	r24, 0x01	; 1
    3c66:	9e 83       	std	Y+6, r25	; 0x06
    3c68:	8d 83       	std	Y+5, r24	; 0x05
        
#else        
        // Wait for falling edge between bit[0] and bit[1].
        while (uart_rx_get_3_data() == 0);  // Wait for RxD=1
        while (uart_rx_get_data()   != 0);  // Wait for RxD=0

        // Edge detected => Start Timer
        Timer16_set_clock(TIMER16_CLKIO_BY_1);     

        // Bit[1..2] Measurement. Read 3 times to remove overshoots.
        while (uart_rx_get_3_data() == 0);  // Wait for RxD=1
        while (uart_rx_get_data()   != 0);  // Wait for RxD=0
        //t_meas_0 = TCNT3;
        t_meas_0  =  Timer16_get_counter_low();
        t_meas_0 |= (Timer16_get_counter_high() << 8 );

        // Bit[1..4] Measurement. Read 3 times to remove overshoots.
        while (uart_rx_get_3_data() == 0);  // Wait for RxD=1
        while (uart_rx_get_data()   != 0);  // Wait for RxD=0
        t_meas_1  =  Timer16_get_counter_low();
        t_meas_1 |= (Timer16_get_counter_high() << 8 );

        // Bit[1..6] Measurement. Read 3 times to remove overshoots.
        while (uart_rx_get_3_data() == 0);  // Wait for RxD=1
        while (uart_rx_get_data()   != 0);  // Wait for RxD=0
        t_meas_2  =  Timer16_get_counter_low();
        t_meas_2 |= (Timer16_get_counter_high() << 8 );

        // Bit[1:7] Measurement. Only 1 read because looking for rising edge.
        while (uart_rx_get_data()   == 0);  // Wait for RxD=1
        t_meas_3  =  Timer16_get_counter_low();
        t_meas_3 |= (Timer16_get_counter_high() << 8 );

        // End of Frame
        Timer16_off();
        Uart_rx_in_pu_off();     // RxD in input no pull-up
        Uart_tx_in_pu_off();     // TxD in input no pull-up

        // 1-bit (last bit) measurement
        t_meas_3 = t_meas_3 - t_meas_2;     // Bit[7]   length
        // 2-bit measurements
        t_meas_2 = t_meas_2 - t_meas_1;     // Bit[5:6] length
        t_meas_1 = t_meas_1 - t_meas_0;     // Bit[3:4] length
        // t_meas_0 is already 2-bit length -  Bit[1:2] length

        // Verification if each couple of bits has an length error
        // less than 1/4 (2*1/8) of Bit[7] length
        t_min =  (2* t_meas_3) - (t_meas_3 >> 2);
        t_max =  (2* t_meas_3) + (t_meas_3 >> 2);
        if ((t_meas_0 > t_max) || (t_meas_0 < t_min)) return 0;
        if ((t_meas_1 > t_max) || (t_meas_1 < t_min)) return 0;
        if ((t_meas_2 > t_max) || (t_meas_2 < t_min)) return 0;

        // UBRRN Value (rounded to nearest division) with U2Xn=1
        t_meas_4  = (((((t_meas_0 + t_meas_1 + t_meas_1 + t_meas_2 ) << 1) >> 6) + 1) >> 1) - 1;

#endif  // #endif of "SOF_DETECTED"

    }
    #if (USE_UART ==  UART_0)
        UBRR0H  = (U8)((t_meas_4)>>8);
    3c6a:	e5 ec       	ldi	r30, 0xC5	; 197
    3c6c:	f0 e0       	ldi	r31, 0x00	; 0
    3c6e:	8d 81       	ldd	r24, Y+5	; 0x05
    3c70:	9e 81       	ldd	r25, Y+6	; 0x06
    3c72:	89 2f       	mov	r24, r25
    3c74:	99 27       	eor	r25, r25
    3c76:	80 83       	st	Z, r24
        UBRR0L  = (U8) (t_meas_4)    ;
    3c78:	e4 ec       	ldi	r30, 0xC4	; 196
    3c7a:	f0 e0       	ldi	r31, 0x00	; 0
    3c7c:	8d 81       	ldd	r24, Y+5	; 0x05
    3c7e:	80 83       	st	Z, r24
        UCSR0A |=  (1<<U2X0);
    3c80:	a0 ec       	ldi	r26, 0xC0	; 192
    3c82:	b0 e0       	ldi	r27, 0x00	; 0
    3c84:	e0 ec       	ldi	r30, 0xC0	; 192
    3c86:	f0 e0       	ldi	r31, 0x00	; 0
    3c88:	80 81       	ld	r24, Z
    3c8a:	82 60       	ori	r24, 0x02	; 2
    3c8c:	8c 93       	st	X, r24
    #elif (USE_UART ==  UART_1)
        UBRR1H  = (U8)((t_meas_4)>>8);
        UBRR1L  = (U8) (t_meas_4)    ;
        UCSR1A |=  (1<<U2X1);
    #elif (USE_UART ==  BOTH_UART)
        if (uart_selected == UART_0)
        {
            UBRR0H  = (U8)((t_meas_4)>>8);
            UBRR0L  = (U8) (t_meas_4)    ;
            UCSR0A |=  (1<<U2X0);
        }
        if (uart_selected == UART_1)
        {
            UBRR1H  = (U8)((t_meas_4)>>8);
            UBRR1L  = (U8) (t_meas_4)    ;
            UCSR1A |=  (1<<U2X1);
        }
    #   else
    #       error USE_UART definition is not referenced in "uart_drv.h" file
    #endif
    
    return 1;
    3c8e:	81 e0       	ldi	r24, 0x01	; 1
    3c90:	90 e0       	ldi	r25, 0x00	; 0
    3c92:	9c 8b       	std	Y+20, r25	; 0x14
    3c94:	8b 8b       	std	Y+19, r24	; 0x13
    3c96:	8b 89       	ldd	r24, Y+19	; 0x13
    3c98:	9c 89       	ldd	r25, Y+20	; 0x14
    3c9a:	64 96       	adiw	r28, 0x14	; 20
    3c9c:	0f b6       	in	r0, 0x3f	; 63
    3c9e:	f8 94       	cli
    3ca0:	de bf       	out	0x3e, r29	; 62
    3ca2:	0f be       	out	0x3f, r0	; 63
    3ca4:	cd bf       	out	0x3d, r28	; 61
    3ca6:	df 91       	pop	r29
    3ca8:	cf 91       	pop	r28
    3caa:	08 95       	ret

00003cac <uart_rx_get_3_data>:
}

#endif  // #endif of '((UART_BAUDRATE == ...'


//------------------------------------------------------------------------------
//  @fn uart_rx_get_3_data
//!
//! This function returns the UART pin value sampled 3 times.
//!
//! @warning none
//!
//! @param  none
//!
//! @return UART pin value sampled 3 times
//------------------------------------------------------------------------------
Bool uart_rx_get_3_data (void)
{
    3cac:	cf 93       	push	r28
    3cae:	df 93       	push	r29
    3cb0:	cd b7       	in	r28, 0x3d	; 61
    3cb2:	de b7       	in	r29, 0x3e	; 62
    3cb4:	21 97       	sbiw	r28, 0x01	; 1
    3cb6:	0f b6       	in	r0, 0x3f	; 63
    3cb8:	f8 94       	cli
    3cba:	de bf       	out	0x3e, r29	; 62
    3cbc:	0f be       	out	0x3f, r0	; 63
    3cbe:	cd bf       	out	0x3d, r28	; 61
U8 u8_temp = 0;
    3cc0:	19 82       	std	Y+1, r1	; 0x01

#if ((USE_UART == UART_0) || (USE_UART == UART_1))
    u8_temp = Uart_rx_get_3_data();
    3cc2:	ec e2       	ldi	r30, 0x2C	; 44
    3cc4:	f0 e0       	ldi	r31, 0x00	; 0
    3cc6:	90 81       	ld	r25, Z
    3cc8:	ec e2       	ldi	r30, 0x2C	; 44
    3cca:	f0 e0       	ldi	r31, 0x00	; 0
    3ccc:	80 81       	ld	r24, Z
    3cce:	98 23       	and	r25, r24
    3cd0:	ec e2       	ldi	r30, 0x2C	; 44
    3cd2:	f0 e0       	ldi	r31, 0x00	; 0
    3cd4:	80 81       	ld	r24, Z
    3cd6:	89 23       	and	r24, r25
    3cd8:	81 70       	andi	r24, 0x01	; 1
    3cda:	89 83       	std	Y+1, r24	; 0x01
    
#elif (USE_UART ==  BOTH_UART)
    if (uart_selected == UART_0)
    {
        u8_temp = (UART_0_PORT_IN  & UART_0_PORT_IN  & UART_0_PORT_IN  & (1<<UART_0_INPUT_PIN)) >> UART_0_INPUT_PIN;
    }
    if (uart_selected == UART_1)
    {
        u8_temp = (UART_1_PORT_IN  & UART_1_PORT_IN  & UART_1_PORT_IN  & (1<<UART_1_INPUT_PIN)) >> UART_1_INPUT_PIN;
    }
#   else
#       error USE_UART definition is not referenced in "uart_drv.h" file
#endif

    return u8_temp;
    3cdc:	89 81       	ldd	r24, Y+1	; 0x01
    3cde:	99 27       	eor	r25, r25
    3ce0:	21 96       	adiw	r28, 0x01	; 1
    3ce2:	0f b6       	in	r0, 0x3f	; 63
    3ce4:	f8 94       	cli
    3ce6:	de bf       	out	0x3e, r29	; 62
    3ce8:	0f be       	out	0x3f, r0	; 63
    3cea:	cd bf       	out	0x3d, r28	; 61
    3cec:	df 91       	pop	r29
    3cee:	cf 91       	pop	r28
    3cf0:	08 95       	ret

00003cf2 <uart_rx_get_data>:
}


//------------------------------------------------------------------------------
//  @fn uart_rx_get_data
//!
//! This function returns the UART pin value.
//!
//! @warning none
//!
//! @param  none
//!
//! @return UART pin value
//------------------------------------------------------------------------------
Bool uart_rx_get_data (void)
{
    3cf2:	cf 93       	push	r28
    3cf4:	df 93       	push	r29
    3cf6:	cd b7       	in	r28, 0x3d	; 61
    3cf8:	de b7       	in	r29, 0x3e	; 62
    3cfa:	21 97       	sbiw	r28, 0x01	; 1
    3cfc:	0f b6       	in	r0, 0x3f	; 63
    3cfe:	f8 94       	cli
    3d00:	de bf       	out	0x3e, r29	; 62
    3d02:	0f be       	out	0x3f, r0	; 63
    3d04:	cd bf       	out	0x3d, r28	; 61
U8 u8_temp = 0;
    3d06:	19 82       	std	Y+1, r1	; 0x01

#if ((USE_UART == UART_0) || (USE_UART == UART_1))
    u8_temp = Uart_rx_get_data();
    3d08:	ec e2       	ldi	r30, 0x2C	; 44
    3d0a:	f0 e0       	ldi	r31, 0x00	; 0
    3d0c:	80 81       	ld	r24, Z
    3d0e:	81 70       	andi	r24, 0x01	; 1
    3d10:	89 83       	std	Y+1, r24	; 0x01
    
#elif (USE_UART ==  BOTH_UART)
    if (uart_selected == UART_0)
    {
        u8_temp = (UART_0_PORT_IN  & (1<<UART_0_INPUT_PIN)) >> UART_0_INPUT_PIN;
    }
    if (uart_selected == UART_1)
    {
        u8_temp = (UART_1_PORT_IN  & (1<<UART_1_INPUT_PIN)) >> UART_1_INPUT_PIN;
    }
#   else
#       error USE_UART definition is not referenced in "uart_drv.h" file
#endif

    return u8_temp;
    3d12:	89 81       	ldd	r24, Y+1	; 0x01
    3d14:	99 27       	eor	r25, r25
    3d16:	21 96       	adiw	r28, 0x01	; 1
    3d18:	0f b6       	in	r0, 0x3f	; 63
    3d1a:	f8 94       	cli
    3d1c:	de bf       	out	0x3e, r29	; 62
    3d1e:	0f be       	out	0x3f, r0	; 63
    3d20:	cd bf       	out	0x3d, r28	; 61
    3d22:	df 91       	pop	r29
    3d24:	cf 91       	pop	r28
    3d26:	08 95       	ret

00003d28 <adc_init>:
//!          TRUE:  In range
//!
//------------------------------------------------------------------------------
U8 adc_init(U8 voltage_ref, Bool left_adjust, U8 adc_channel)
{
    3d28:	cf 93       	push	r28
    3d2a:	df 93       	push	r29
    3d2c:	cd b7       	in	r28, 0x3d	; 61
    3d2e:	de b7       	in	r29, 0x3e	; 62
    3d30:	29 97       	sbiw	r28, 0x09	; 9
    3d32:	0f b6       	in	r0, 0x3f	; 63
    3d34:	f8 94       	cli
    3d36:	de bf       	out	0x3e, r29	; 62
    3d38:	0f be       	out	0x3f, r0	; 63
    3d3a:	cd bf       	out	0x3d, r28	; 61
    3d3c:	8b 83       	std	Y+3, r24	; 0x03
    3d3e:	6c 83       	std	Y+4, r22	; 0x04
    3d40:	4d 83       	std	Y+5, r20	; 0x05
    U8 range_voltage_ref;
    U8 range_left_adjust;
        
    range_voltage_ref = TRUE;
    3d42:	81 e0       	ldi	r24, 0x01	; 1
    3d44:	8a 83       	std	Y+2, r24	; 0x02
    range_left_adjust = TRUE;
    3d46:	81 e0       	ldi	r24, 0x01	; 1
    3d48:	89 83       	std	Y+1, r24	; 0x01
    
    // --- Enter in ADC
    Disable_adc();
    3d4a:	aa e7       	ldi	r26, 0x7A	; 122
    3d4c:	b0 e0       	ldi	r27, 0x00	; 0
    3d4e:	ea e7       	ldi	r30, 0x7A	; 122
    3d50:	f0 e0       	ldi	r31, 0x00	; 0
    3d52:	90 81       	ld	r25, Z
    3d54:	8f e7       	ldi	r24, 0x7F	; 127
    3d56:	89 23       	and	r24, r25
    3d58:	8c 93       	st	X, r24
    Disable_adc_it();
    3d5a:	aa e7       	ldi	r26, 0x7A	; 122
    3d5c:	b0 e0       	ldi	r27, 0x00	; 0
    3d5e:	ea e7       	ldi	r30, 0x7A	; 122
    3d60:	f0 e0       	ldi	r31, 0x00	; 0
    3d62:	80 81       	ld	r24, Z
    3d64:	87 7f       	andi	r24, 0xF7	; 247
    3d66:	8c 93       	st	X, r24
    Clear_adc_it_flag();
    3d68:	aa e7       	ldi	r26, 0x7A	; 122
    3d6a:	b0 e0       	ldi	r27, 0x00	; 0
    3d6c:	ea e7       	ldi	r30, 0x7A	; 122
    3d6e:	f0 e0       	ldi	r31, 0x00	; 0
    3d70:	80 81       	ld	r24, Z
    3d72:	80 61       	ori	r24, 0x10	; 16
    3d74:	8c 93       	st	X, r24
    
    // --- AVcc Voltage Reference
    switch (voltage_ref)
    3d76:	8b 81       	ldd	r24, Y+3	; 0x03
    3d78:	28 2f       	mov	r18, r24
    3d7a:	33 27       	eor	r19, r19
    3d7c:	39 87       	std	Y+9, r19	; 0x09
    3d7e:	28 87       	std	Y+8, r18	; 0x08
    3d80:	88 85       	ldd	r24, Y+8	; 0x08
    3d82:	99 85       	ldd	r25, Y+9	; 0x09
    3d84:	81 30       	cpi	r24, 0x01	; 1
    3d86:	91 05       	cpc	r25, r1
    3d88:	99 f0       	breq	.+38     	; 0x3db0 <adc_init+0x88>
    3d8a:	28 85       	ldd	r18, Y+8	; 0x08
    3d8c:	39 85       	ldd	r19, Y+9	; 0x09
    3d8e:	23 30       	cpi	r18, 0x03	; 3
    3d90:	31 05       	cpc	r19, r1
    3d92:	f1 f0       	breq	.+60     	; 0x3dd0 <adc_init+0xa8>
    3d94:	88 85       	ldd	r24, Y+8	; 0x08
    3d96:	99 85       	ldd	r25, Y+9	; 0x09
    3d98:	00 97       	sbiw	r24, 0x00	; 0
    3d9a:	09 f0       	breq	.+2      	; 0x3d9e <adc_init+0x76>
    3d9c:	21 c0       	rjmp	.+66     	; 0x3de0 <adc_init+0xb8>
    {
        case EXTERNAL_AREF:            // Enable external AREF
            Enable_external_aref();
    3d9e:	ac e7       	ldi	r26, 0x7C	; 124
    3da0:	b0 e0       	ldi	r27, 0x00	; 0
    3da2:	ec e7       	ldi	r30, 0x7C	; 124
    3da4:	f0 e0       	ldi	r31, 0x00	; 0
    3da6:	90 81       	ld	r25, Z
    3da8:	8f e3       	ldi	r24, 0x3F	; 63
    3daa:	89 23       	and	r24, r25
    3dac:	8c 93       	st	X, r24
            break;
    3dae:	19 c0       	rjmp	.+50     	; 0x3de2 <adc_init+0xba>
        case AVCC_AS_VREF:             // Enable AVCC as Vref
            Enable_avcc_as_vref();
    3db0:	ac e7       	ldi	r26, 0x7C	; 124
    3db2:	b0 e0       	ldi	r27, 0x00	; 0
    3db4:	ec e7       	ldi	r30, 0x7C	; 124
    3db6:	f0 e0       	ldi	r31, 0x00	; 0
    3db8:	90 81       	ld	r25, Z
    3dba:	8f e7       	ldi	r24, 0x7F	; 127
    3dbc:	89 23       	and	r24, r25
    3dbe:	8c 93       	st	X, r24
    3dc0:	ac e7       	ldi	r26, 0x7C	; 124
    3dc2:	b0 e0       	ldi	r27, 0x00	; 0
    3dc4:	ec e7       	ldi	r30, 0x7C	; 124
    3dc6:	f0 e0       	ldi	r31, 0x00	; 0
    3dc8:	80 81       	ld	r24, Z
    3dca:	80 64       	ori	r24, 0x40	; 64
    3dcc:	8c 93       	st	X, r24
            break;
    3dce:	09 c0       	rjmp	.+18     	; 0x3de2 <adc_init+0xba>
        case INTERNAL_VREF:            // Enable internal Vref
            Enable_internal_vref();
    3dd0:	ac e7       	ldi	r26, 0x7C	; 124
    3dd2:	b0 e0       	ldi	r27, 0x00	; 0
    3dd4:	ec e7       	ldi	r30, 0x7C	; 124
    3dd6:	f0 e0       	ldi	r31, 0x00	; 0
    3dd8:	80 81       	ld	r24, Z
    3dda:	80 6c       	ori	r24, 0xC0	; 192
    3ddc:	8c 93       	st	X, r24
            break;
    3dde:	01 c0       	rjmp	.+2      	; 0x3de2 <adc_init+0xba>
        default:                       // Range error
            range_voltage_ref = FALSE;
    3de0:	1a 82       	std	Y+2, r1	; 0x02
           break;
    }
      
    // --- Left Adjust Result
    switch (left_adjust)
    3de2:	8c 81       	ldd	r24, Y+4	; 0x04
    3de4:	28 2f       	mov	r18, r24
    3de6:	33 27       	eor	r19, r19
    3de8:	3f 83       	std	Y+7, r19	; 0x07
    3dea:	2e 83       	std	Y+6, r18	; 0x06
    3dec:	8e 81       	ldd	r24, Y+6	; 0x06
    3dee:	9f 81       	ldd	r25, Y+7	; 0x07
    3df0:	00 97       	sbiw	r24, 0x00	; 0
    3df2:	71 f0       	breq	.+28     	; 0x3e10 <adc_init+0xe8>
    3df4:	2e 81       	ldd	r18, Y+6	; 0x06
    3df6:	3f 81       	ldd	r19, Y+7	; 0x07
    3df8:	21 30       	cpi	r18, 0x01	; 1
    3dfa:	31 05       	cpc	r19, r1
    3dfc:	09 f0       	breq	.+2      	; 0x3e00 <adc_init+0xd8>
    3dfe:	10 c0       	rjmp	.+32     	; 0x3e20 <adc_init+0xf8>
    {
        case LEFT_ADJUST:              // Enable left adjust result
            Set_left_adjust();
    3e00:	ac e7       	ldi	r26, 0x7C	; 124
    3e02:	b0 e0       	ldi	r27, 0x00	; 0
    3e04:	ec e7       	ldi	r30, 0x7C	; 124
    3e06:	f0 e0       	ldi	r31, 0x00	; 0
    3e08:	80 81       	ld	r24, Z
    3e0a:	80 62       	ori	r24, 0x20	; 32
    3e0c:	8c 93       	st	X, r24
            break;
    3e0e:	09 c0       	rjmp	.+18     	; 0x3e22 <adc_init+0xfa>
        case NO_LEFT_ADJUST:           // Disable left adjust result
            Clear_left_adjust();
    3e10:	ac e7       	ldi	r26, 0x7C	; 124
    3e12:	b0 e0       	ldi	r27, 0x00	; 0
    3e14:	ec e7       	ldi	r30, 0x7C	; 124
    3e16:	f0 e0       	ldi	r31, 0x00	; 0
    3e18:	80 81       	ld	r24, Z
    3e1a:	8f 7d       	andi	r24, 0xDF	; 223
    3e1c:	8c 93       	st	X, r24
            break;
    3e1e:	01 c0       	rjmp	.+2      	; 0x3e22 <adc_init+0xfa>
        default:                       // Range error
            range_left_adjust = FALSE;
    3e20:	19 82       	std	Y+1, r1	; 0x01
           break;
    }
      
    // --- Set Channel number
    Select_adc_channel(adc_channel);
    3e22:	ac e7       	ldi	r26, 0x7C	; 124
    3e24:	b0 e0       	ldi	r27, 0x00	; 0
    3e26:	ec e7       	ldi	r30, 0x7C	; 124
    3e28:	f0 e0       	ldi	r31, 0x00	; 0
    3e2a:	80 81       	ld	r24, Z
    3e2c:	80 7e       	andi	r24, 0xE0	; 224
    3e2e:	8c 93       	st	X, r24
    3e30:	ac e7       	ldi	r26, 0x7C	; 124
    3e32:	b0 e0       	ldi	r27, 0x00	; 0
    3e34:	ec e7       	ldi	r30, 0x7C	; 124
    3e36:	f0 e0       	ldi	r31, 0x00	; 0
    3e38:	90 81       	ld	r25, Z
    3e3a:	8d 81       	ldd	r24, Y+5	; 0x05
    3e3c:	89 2b       	or	r24, r25
    3e3e:	8c 93       	st	X, r24
         
    // --- Set ADC prescaler close to 125kHz
    Set_adc_prescaler(ADC_PRESCALER);    
    3e40:	aa e7       	ldi	r26, 0x7A	; 122
    3e42:	b0 e0       	ldi	r27, 0x00	; 0
    3e44:	ea e7       	ldi	r30, 0x7A	; 122
    3e46:	f0 e0       	ldi	r31, 0x00	; 0
    3e48:	80 81       	ld	r24, Z
    3e4a:	88 7f       	andi	r24, 0xF8	; 248
    3e4c:	8c 93       	st	X, r24
    3e4e:	aa e7       	ldi	r26, 0x7A	; 122
    3e50:	b0 e0       	ldi	r27, 0x00	; 0
    3e52:	ea e7       	ldi	r30, 0x7A	; 122
    3e54:	f0 e0       	ldi	r31, 0x00	; 0
    3e56:	80 81       	ld	r24, Z
    3e58:	86 60       	ori	r24, 0x06	; 6
    3e5a:	8c 93       	st	X, r24
     
    return (range_voltage_ref | range_left_adjust);     
    3e5c:	9a 81       	ldd	r25, Y+2	; 0x02
    3e5e:	89 81       	ldd	r24, Y+1	; 0x01
    3e60:	89 2b       	or	r24, r25
    3e62:	99 27       	eor	r25, r25
    3e64:	29 96       	adiw	r28, 0x09	; 9
    3e66:	0f b6       	in	r0, 0x3f	; 63
    3e68:	f8 94       	cli
    3e6a:	de bf       	out	0x3e, r29	; 62
    3e6c:	0f be       	out	0x3f, r0	; 63
    3e6e:	cd bf       	out	0x3d, r28	; 61
    3e70:	df 91       	pop	r29
    3e72:	cf 91       	pop	r28
    3e74:	08 95       	ret

00003e76 <adc_single_conversion>:
}

//------------------------------------------------------------------------------
//  @fn adc_single_conversion
//!
//! ADC channel single conversion. Perform an analog to digital single
//! conversion on the selected ADC_CHANNEL.
//!
//! @warning Perform a "adc_init()" before to choose the adc_channel
//!
//! @param adc_input_pin   ADC I/O pin selection
//!
//! @return Conversion value (U16).
//!
//------------------------------------------------------------------------------
U16 adc_single_conversion(U8 adc_input_pin)
{
    3e76:	cf 93       	push	r28
    3e78:	df 93       	push	r29
    3e7a:	cd b7       	in	r28, 0x3d	; 61
    3e7c:	de b7       	in	r29, 0x3e	; 62
    3e7e:	28 97       	sbiw	r28, 0x08	; 8
    3e80:	0f b6       	in	r0, 0x3f	; 63
    3e82:	f8 94       	cli
    3e84:	de bf       	out	0x3e, r29	; 62
    3e86:	0f be       	out	0x3f, r0	; 63
    3e88:	cd bf       	out	0x3d, r28	; 61
    3e8a:	88 87       	std	Y+8, r24	; 0x08
    U8  i;
    U16 j, adc_result;
    U16 accu_adc_result = 0;
    3e8c:	1a 82       	std	Y+2, r1	; 0x02
    3e8e:	19 82       	std	Y+1, r1	; 0x01
    
    // --- To save power, the voltage over the ADC is turned off when not used.
    // --- This is done by controlling the voltage from the ADC I/O-pin.
    
    // Enable ADC I/O-pin
    ADC_PORT_OUT &= ~(1<<adc_input_pin);
    3e90:	a1 e3       	ldi	r26, 0x31	; 49
    3e92:	b0 e0       	ldi	r27, 0x00	; 0
    3e94:	e1 e3       	ldi	r30, 0x31	; 49
    3e96:	f0 e0       	ldi	r31, 0x00	; 0
    3e98:	80 81       	ld	r24, Z
    3e9a:	48 2f       	mov	r20, r24
    3e9c:	88 85       	ldd	r24, Y+8	; 0x08
    3e9e:	28 2f       	mov	r18, r24
    3ea0:	33 27       	eor	r19, r19
    3ea2:	81 e0       	ldi	r24, 0x01	; 1
    3ea4:	90 e0       	ldi	r25, 0x00	; 0
    3ea6:	02 c0       	rjmp	.+4      	; 0x3eac <adc_single_conversion+0x36>
    3ea8:	88 0f       	add	r24, r24
    3eaa:	99 1f       	adc	r25, r25
    3eac:	2a 95       	dec	r18
    3eae:	e2 f7       	brpl	.-8      	; 0x3ea8 <adc_single_conversion+0x32>
    3eb0:	80 95       	com	r24
    3eb2:	84 23       	and	r24, r20
    3eb4:	8c 93       	st	X, r24
    ADC_PORT_DIR &= ~(1<<adc_input_pin);
    3eb6:	a0 e3       	ldi	r26, 0x30	; 48
    3eb8:	b0 e0       	ldi	r27, 0x00	; 0
    3eba:	e0 e3       	ldi	r30, 0x30	; 48
    3ebc:	f0 e0       	ldi	r31, 0x00	; 0
    3ebe:	80 81       	ld	r24, Z
    3ec0:	48 2f       	mov	r20, r24
    3ec2:	88 85       	ldd	r24, Y+8	; 0x08
    3ec4:	28 2f       	mov	r18, r24
    3ec6:	33 27       	eor	r19, r19
    3ec8:	81 e0       	ldi	r24, 0x01	; 1
    3eca:	90 e0       	ldi	r25, 0x00	; 0
    3ecc:	02 c0       	rjmp	.+4      	; 0x3ed2 <adc_single_conversion+0x5c>
    3ece:	88 0f       	add	r24, r24
    3ed0:	99 1f       	adc	r25, r25
    3ed2:	2a 95       	dec	r18
    3ed4:	e2 f7       	brpl	.-8      	; 0x3ece <adc_single_conversion+0x58>
    3ed6:	80 95       	com	r24
    3ed8:	84 23       	and	r24, r20
    3eda:	8c 93       	st	X, r24
    ADC_DID_REG  |=  (1<<adc_input_pin);        
    3edc:	ae e7       	ldi	r26, 0x7E	; 126
    3ede:	b0 e0       	ldi	r27, 0x00	; 0
    3ee0:	ee e7       	ldi	r30, 0x7E	; 126
    3ee2:	f0 e0       	ldi	r31, 0x00	; 0
    3ee4:	80 81       	ld	r24, Z
    3ee6:	48 2f       	mov	r20, r24
    3ee8:	88 85       	ldd	r24, Y+8	; 0x08
    3eea:	28 2f       	mov	r18, r24
    3eec:	33 27       	eor	r19, r19
    3eee:	81 e0       	ldi	r24, 0x01	; 1
    3ef0:	90 e0       	ldi	r25, 0x00	; 0
    3ef2:	02 2e       	mov	r0, r18
    3ef4:	02 c0       	rjmp	.+4      	; 0x3efa <adc_single_conversion+0x84>
    3ef6:	88 0f       	add	r24, r24
    3ef8:	99 1f       	adc	r25, r25
    3efa:	0a 94       	dec	r0
    3efc:	e2 f7       	brpl	.-8      	; 0x3ef6 <adc_single_conversion+0x80>
    3efe:	84 2b       	or	r24, r20
    3f00:	8c 93       	st	X, r24

    // --- Enable the ADC
    Enable_adc();
    3f02:	aa e7       	ldi	r26, 0x7A	; 122
    3f04:	b0 e0       	ldi	r27, 0x00	; 0
    3f06:	ea e7       	ldi	r30, 0x7A	; 122
    3f08:	f0 e0       	ldi	r31, 0x00	; 0
    3f0a:	80 81       	ld	r24, Z
    3f0c:	80 68       	ori	r24, 0x80	; 128
    3f0e:	8c 93       	st	X, r24
    // --- This stabilizes INTERNAL_VREF rising level (if used) after enable ADC
    if ( Get_vref() == ((1<<REFS1)|(1<<REFS0)) )
    3f10:	ec e7       	ldi	r30, 0x7C	; 124
    3f12:	f0 e0       	ldi	r31, 0x00	; 0
    3f14:	80 81       	ld	r24, Z
    3f16:	99 27       	eor	r25, r25
    3f18:	80 7c       	andi	r24, 0xC0	; 192
    3f1a:	90 70       	andi	r25, 0x00	; 0
    3f1c:	80 3c       	cpi	r24, 0xC0	; 192
    3f1e:	91 05       	cpc	r25, r1
    3f20:	81 f4       	brne	.+32     	; 0x3f42 <adc_single_conversion+0xcc>
    {
        for (j=0; j<(0x3FF<<(ADC_PRESCALER-1)); j++) {asm("nop");asm("nop");}
    3f22:	1e 82       	std	Y+6, r1	; 0x06
    3f24:	1d 82       	std	Y+5, r1	; 0x05
    3f26:	07 c0       	rjmp	.+14     	; 0x3f36 <adc_single_conversion+0xc0>
    3f28:	00 00       	nop
    3f2a:	00 00       	nop
    3f2c:	8d 81       	ldd	r24, Y+5	; 0x05
    3f2e:	9e 81       	ldd	r25, Y+6	; 0x06
    3f30:	01 96       	adiw	r24, 0x01	; 1
    3f32:	9e 83       	std	Y+6, r25	; 0x06
    3f34:	8d 83       	std	Y+5, r24	; 0x05
    3f36:	8d 81       	ldd	r24, Y+5	; 0x05
    3f38:	9e 81       	ldd	r25, Y+6	; 0x06
    3f3a:	2f e7       	ldi	r18, 0x7F	; 127
    3f3c:	80 3e       	cpi	r24, 0xE0	; 224
    3f3e:	92 07       	cpc	r25, r18
    3f40:	98 f3       	brcs	.-26     	; 0x3f28 <adc_single_conversion+0xb2>
    }
    // --- Perform a dummy single conversion first
    Start_conv();                   // Do single conversion
    3f42:	aa e7       	ldi	r26, 0x7A	; 122
    3f44:	b0 e0       	ldi	r27, 0x00	; 0
    3f46:	ea e7       	ldi	r30, 0x7A	; 122
    3f48:	f0 e0       	ldi	r31, 0x00	; 0
    3f4a:	80 81       	ld	r24, Z
    3f4c:	8f 7d       	andi	r24, 0xDF	; 223
    3f4e:	8c 93       	st	X, r24
    3f50:	aa e7       	ldi	r26, 0x7A	; 122
    3f52:	b0 e0       	ldi	r27, 0x00	; 0
    3f54:	ea e7       	ldi	r30, 0x7A	; 122
    3f56:	f0 e0       	ldi	r31, 0x00	; 0
    3f58:	80 81       	ld	r24, Z
    3f5a:	80 64       	ori	r24, 0x40	; 64
    3f5c:	8c 93       	st	X, r24
    while(!Conv_complete());        // Wait for conversion done, ADIF flag active
    3f5e:	ea e7       	ldi	r30, 0x7A	; 122
    3f60:	f0 e0       	ldi	r31, 0x00	; 0
    3f62:	80 81       	ld	r24, Z
    3f64:	99 27       	eor	r25, r25
    3f66:	80 71       	andi	r24, 0x10	; 16
    3f68:	90 70       	andi	r25, 0x00	; 0
    3f6a:	00 97       	sbiw	r24, 0x00	; 0
    3f6c:	c1 f3       	breq	.-16     	; 0x3f5e <adc_single_conversion+0xe8>
    Clear_adc_it_flag();            // Clear ADIF flag      
    3f6e:	aa e7       	ldi	r26, 0x7A	; 122
    3f70:	b0 e0       	ldi	r27, 0x00	; 0
    3f72:	ea e7       	ldi	r30, 0x7A	; 122
    3f74:	f0 e0       	ldi	r31, 0x00	; 0
    3f76:	80 81       	ld	r24, Z
    3f78:	80 61       	ori	r24, 0x10	; 16
    3f7a:	8c 93       	st	X, r24
        
    // --- Do the ADC conversion 16 times for better accuracy
    for(i=0; i<16; i++)             
    3f7c:	1f 82       	std	Y+7, r1	; 0x07
    3f7e:	2e c0       	rjmp	.+92     	; 0x3fdc <adc_single_conversion+0x166>
    {
        // --- Perform a single conversion
        Start_conv();        
    3f80:	aa e7       	ldi	r26, 0x7A	; 122
    3f82:	b0 e0       	ldi	r27, 0x00	; 0
    3f84:	ea e7       	ldi	r30, 0x7A	; 122
    3f86:	f0 e0       	ldi	r31, 0x00	; 0
    3f88:	80 81       	ld	r24, Z
    3f8a:	8f 7d       	andi	r24, 0xDF	; 223
    3f8c:	8c 93       	st	X, r24
    3f8e:	aa e7       	ldi	r26, 0x7A	; 122
    3f90:	b0 e0       	ldi	r27, 0x00	; 0
    3f92:	ea e7       	ldi	r30, 0x7A	; 122
    3f94:	f0 e0       	ldi	r31, 0x00	; 0
    3f96:	80 81       	ld	r24, Z
    3f98:	80 64       	ori	r24, 0x40	; 64
    3f9a:	8c 93       	st	X, r24
        // --- Wait for conversion done, ADIF flag active
        while(!Conv_complete());    
    3f9c:	ea e7       	ldi	r30, 0x7A	; 122
    3f9e:	f0 e0       	ldi	r31, 0x00	; 0
    3fa0:	80 81       	ld	r24, Z
    3fa2:	99 27       	eor	r25, r25
    3fa4:	80 71       	andi	r24, 0x10	; 16
    3fa6:	90 70       	andi	r25, 0x00	; 0
    3fa8:	00 97       	sbiw	r24, 0x00	; 0
    3faa:	c1 f3       	breq	.-16     	; 0x3f9c <adc_single_conversion+0x126>
        // --- Read out ADCH/ADCL registers
        adc_result = ADC;
    3fac:	e8 e7       	ldi	r30, 0x78	; 120
    3fae:	f0 e0       	ldi	r31, 0x00	; 0
    3fb0:	80 81       	ld	r24, Z
    3fb2:	91 81       	ldd	r25, Z+1	; 0x01
    3fb4:	9c 83       	std	Y+4, r25	; 0x04
    3fb6:	8b 83       	std	Y+3, r24	; 0x03
        // --- Accumulate result (32 samples) for later averaging
        accu_adc_result += adc_result;
    3fb8:	29 81       	ldd	r18, Y+1	; 0x01
    3fba:	3a 81       	ldd	r19, Y+2	; 0x02
    3fbc:	8b 81       	ldd	r24, Y+3	; 0x03
    3fbe:	9c 81       	ldd	r25, Y+4	; 0x04
    3fc0:	82 0f       	add	r24, r18
    3fc2:	93 1f       	adc	r25, r19
    3fc4:	9a 83       	std	Y+2, r25	; 0x02
    3fc6:	89 83       	std	Y+1, r24	; 0x01
        // --- Clear ADIF flag      
        Clear_adc_it_flag();
    3fc8:	aa e7       	ldi	r26, 0x7A	; 122
    3fca:	b0 e0       	ldi	r27, 0x00	; 0
    3fcc:	ea e7       	ldi	r30, 0x7A	; 122
    3fce:	f0 e0       	ldi	r31, 0x00	; 0
    3fd0:	80 81       	ld	r24, Z
    3fd2:	80 61       	ori	r24, 0x10	; 16
    3fd4:	8c 93       	st	X, r24
    3fd6:	8f 81       	ldd	r24, Y+7	; 0x07
    3fd8:	8f 5f       	subi	r24, 0xFF	; 255
    3fda:	8f 83       	std	Y+7, r24	; 0x07
    3fdc:	8f 81       	ldd	r24, Y+7	; 0x07
    3fde:	80 31       	cpi	r24, 0x10	; 16
    3fe0:	78 f2       	brcs	.-98     	; 0x3f80 <adc_single_conversion+0x10a>
    }

    // --- Average the 16 samples
    adc_result = accu_adc_result >> 4;     
    3fe2:	89 81       	ldd	r24, Y+1	; 0x01
    3fe4:	9a 81       	ldd	r25, Y+2	; 0x02
    3fe6:	92 95       	swap	r25
    3fe8:	82 95       	swap	r24
    3fea:	8f 70       	andi	r24, 0x0F	; 15
    3fec:	89 27       	eor	r24, r25
    3fee:	9f 70       	andi	r25, 0x0F	; 15
    3ff0:	89 27       	eor	r24, r25
    3ff2:	9c 83       	std	Y+4, r25	; 0x04
    3ff4:	8b 83       	std	Y+3, r24	; 0x03
        
    // --- Disable the ADC
    Disable_adc();      
    3ff6:	aa e7       	ldi	r26, 0x7A	; 122
    3ff8:	b0 e0       	ldi	r27, 0x00	; 0
    3ffa:	ea e7       	ldi	r30, 0x7A	; 122
    3ffc:	f0 e0       	ldi	r31, 0x00	; 0
    3ffe:	90 81       	ld	r25, Z
    4000:	8f e7       	ldi	r24, 0x7F	; 127
    4002:	89 23       	and	r24, r25
    4004:	8c 93       	st	X, r24

    return adc_result;
    4006:	8b 81       	ldd	r24, Y+3	; 0x03
    4008:	9c 81       	ldd	r25, Y+4	; 0x04
    400a:	28 96       	adiw	r28, 0x08	; 8
    400c:	0f b6       	in	r0, 0x3f	; 63
    400e:	f8 94       	cli
    4010:	de bf       	out	0x3e, r29	; 62
    4012:	0f be       	out	0x3f, r0	; 63
    4014:	cd bf       	out	0x3d, r28	; 61
    4016:	df 91       	pop	r29
    4018:	cf 91       	pop	r28
    401a:	08 95       	ret

0000401c <eeprom_rd_byte>:
//! @return:    Value read in the Eeprom memory.
//!
//------------------------------------------------------------------------------
U8 eeprom_rd_byte(U16 addr_byte)
{
    401c:	cf 93       	push	r28
    401e:	df 93       	push	r29
    4020:	cd b7       	in	r28, 0x3d	; 61
    4022:	de b7       	in	r29, 0x3e	; 62
    4024:	23 97       	sbiw	r28, 0x03	; 3
    4026:	0f b6       	in	r0, 0x3f	; 63
    4028:	f8 94       	cli
    402a:	de bf       	out	0x3e, r29	; 62
    402c:	0f be       	out	0x3f, r0	; 63
    402e:	cd bf       	out	0x3d, r28	; 61
    4030:	9b 83       	std	Y+3, r25	; 0x03
    4032:	8a 83       	std	Y+2, r24	; 0x02
    Eeprom_prog_completed;
    4034:	ef e3       	ldi	r30, 0x3F	; 63
    4036:	f0 e0       	ldi	r31, 0x00	; 0
    4038:	80 81       	ld	r24, Z
    403a:	99 27       	eor	r25, r25
    403c:	82 70       	andi	r24, 0x02	; 2
    403e:	90 70       	andi	r25, 0x00	; 0
    4040:	00 97       	sbiw	r24, 0x00	; 0
    4042:	c1 f7       	brne	.-16     	; 0x4034 <eeprom_rd_byte+0x18>
    return (Eeprom_rd_byte(addr_byte));
    4044:	8a 81       	ldd	r24, Y+2	; 0x02
    4046:	9b 81       	ldd	r25, Y+3	; 0x03
    4048:	fc 01       	movw	r30, r24
    404a:	e1 bd       	out	0x21, r30	; 33
    404c:	f2 bd       	out	0x22, r31	; 34
    404e:	f8 9a       	sbi	0x1f, 0	; 31
    4050:	80 b5       	in	r24, 0x20	; 32
    4052:	89 83       	std	Y+1, r24	; 0x01
    4054:	89 81       	ldd	r24, Y+1	; 0x01
    4056:	99 27       	eor	r25, r25
    4058:	23 96       	adiw	r28, 0x03	; 3
    405a:	0f b6       	in	r0, 0x3f	; 63
    405c:	f8 94       	cli
    405e:	de bf       	out	0x3e, r29	; 62
    4060:	0f be       	out	0x3f, r0	; 63
    4062:	cd bf       	out	0x3d, r28	; 61
    4064:	df 91       	pop	r29
    4066:	cf 91       	pop	r28
    4068:	08 95       	ret

0000406a <eeprom_wr_byte>:
}

//------------------------------------------------------------------------------
//  @fn eeprom_wr_byte
//!
//! This function allows to write a byte in up to 64K of Eeprom memory.
//!
//! @warning
//!
//! @param: addr_byte   Address in Eeprom memory to write the byte.
//!         value       Value to write in the Eeprom memory.
//!
//! @return none
//!
//------------------------------------------------------------------------------
void eeprom_wr_byte(U16 addr_byte, U8 value)
{
    406a:	cf 93       	push	r28
    406c:	df 93       	push	r29
    406e:	cd b7       	in	r28, 0x3d	; 61
    4070:	de b7       	in	r29, 0x3e	; 62
    4072:	23 97       	sbiw	r28, 0x03	; 3
    4074:	0f b6       	in	r0, 0x3f	; 63
    4076:	f8 94       	cli
    4078:	de bf       	out	0x3e, r29	; 62
    407a:	0f be       	out	0x3f, r0	; 63
    407c:	cd bf       	out	0x3d, r28	; 61
    407e:	9a 83       	std	Y+2, r25	; 0x02
    4080:	89 83       	std	Y+1, r24	; 0x01
    4082:	6b 83       	std	Y+3, r22	; 0x03
    Eeprom_prog_completed;
    4084:	ef e3       	ldi	r30, 0x3F	; 63
    4086:	f0 e0       	ldi	r31, 0x00	; 0
    4088:	80 81       	ld	r24, Z
    408a:	99 27       	eor	r25, r25
    408c:	82 70       	andi	r24, 0x02	; 2
    408e:	90 70       	andi	r25, 0x00	; 0
    4090:	00 97       	sbiw	r24, 0x00	; 0
    4092:	c1 f7       	brne	.-16     	; 0x4084 <eeprom_wr_byte+0x1a>
    Eeprom_wr_byte(addr_byte, value);
    4094:	89 81       	ldd	r24, Y+1	; 0x01
    4096:	9a 81       	ldd	r25, Y+2	; 0x02
    4098:	2b 81       	ldd	r18, Y+3	; 0x03
    409a:	fc 01       	movw	r30, r24
    409c:	e1 bd       	out	0x21, r30	; 33
    409e:	f2 bd       	out	0x22, r31	; 34
    40a0:	20 bd       	out	0x20, r18	; 32
    40a2:	fa 9a       	sbi	0x1f, 2	; 31
    40a4:	f9 9a       	sbi	0x1f, 1	; 31
    40a6:	23 96       	adiw	r28, 0x03	; 3
    40a8:	0f b6       	in	r0, 0x3f	; 63
    40aa:	f8 94       	cli
    40ac:	de bf       	out	0x3e, r29	; 62
    40ae:	0f be       	out	0x3f, r0	; 63
    40b0:	cd bf       	out	0x3d, r28	; 61
    40b2:	df 91       	pop	r29
    40b4:	cf 91       	pop	r28
    40b6:	08 95       	ret

000040b8 <eeprom_rd_block>:
}

//------------------------------------------------------------------------------
//  @fn eeprom_rd_block
//!
//! This function allows to read up to 65535 bytes (64K Bytes-1 byte) of
//! the Eeprom memory.
//!
//! @warning: 1 - This function isn't able to address the fully 64K bytes
//!               but we cannot find in the device a source buffer up to
//!               64K bytes.
//!
//! @param: src    Start address in Eeprom memory where write data.
//!         *dest  Address of data to write.
//!         n      number of byte to write.
//!
//! @return none
//!
//------------------------------------------------------------------------------
void eeprom_rd_block(U16 src, U8* dest, U16 n)
{
    40b8:	cf 93       	push	r28
    40ba:	df 93       	push	r29
    40bc:	cd b7       	in	r28, 0x3d	; 61
    40be:	de b7       	in	r29, 0x3e	; 62
    40c0:	26 97       	sbiw	r28, 0x06	; 6
    40c2:	0f b6       	in	r0, 0x3f	; 63
    40c4:	f8 94       	cli
    40c6:	de bf       	out	0x3e, r29	; 62
    40c8:	0f be       	out	0x3f, r0	; 63
    40ca:	cd bf       	out	0x3d, r28	; 61
    40cc:	9a 83       	std	Y+2, r25	; 0x02
    40ce:	89 83       	std	Y+1, r24	; 0x01
    40d0:	7c 83       	std	Y+4, r23	; 0x04
    40d2:	6b 83       	std	Y+3, r22	; 0x03
    40d4:	5e 83       	std	Y+6, r21	; 0x06
    40d6:	4d 83       	std	Y+5, r20	; 0x05
    for (; n != 0 ; n--)
    40d8:	16 c0       	rjmp	.+44     	; 0x4106 <eeprom_rd_block+0x4e>
    {
       *dest = eeprom_rd_byte(src);
    40da:	89 81       	ldd	r24, Y+1	; 0x01
    40dc:	9a 81       	ldd	r25, Y+2	; 0x02
    40de:	0e 94 0e 20 	call	0x401c	; 0x401c <eeprom_rd_byte>
    40e2:	eb 81       	ldd	r30, Y+3	; 0x03
    40e4:	fc 81       	ldd	r31, Y+4	; 0x04
    40e6:	80 83       	st	Z, r24
        src++; dest++;
    40e8:	89 81       	ldd	r24, Y+1	; 0x01
    40ea:	9a 81       	ldd	r25, Y+2	; 0x02
    40ec:	01 96       	adiw	r24, 0x01	; 1
    40ee:	9a 83       	std	Y+2, r25	; 0x02
    40f0:	89 83       	std	Y+1, r24	; 0x01
    40f2:	8b 81       	ldd	r24, Y+3	; 0x03
    40f4:	9c 81       	ldd	r25, Y+4	; 0x04
    40f6:	01 96       	adiw	r24, 0x01	; 1
    40f8:	9c 83       	std	Y+4, r25	; 0x04
    40fa:	8b 83       	std	Y+3, r24	; 0x03
    40fc:	8d 81       	ldd	r24, Y+5	; 0x05
    40fe:	9e 81       	ldd	r25, Y+6	; 0x06
    4100:	01 97       	sbiw	r24, 0x01	; 1
    4102:	9e 83       	std	Y+6, r25	; 0x06
    4104:	8d 83       	std	Y+5, r24	; 0x05
    4106:	8d 81       	ldd	r24, Y+5	; 0x05
    4108:	9e 81       	ldd	r25, Y+6	; 0x06
    410a:	00 97       	sbiw	r24, 0x00	; 0
    410c:	31 f7       	brne	.-52     	; 0x40da <eeprom_rd_block+0x22>
    410e:	26 96       	adiw	r28, 0x06	; 6
    4110:	0f b6       	in	r0, 0x3f	; 63
    4112:	f8 94       	cli
    4114:	de bf       	out	0x3e, r29	; 62
    4116:	0f be       	out	0x3f, r0	; 63
    4118:	cd bf       	out	0x3d, r28	; 61
    411a:	df 91       	pop	r29
    411c:	cf 91       	pop	r28
    411e:	08 95       	ret

00004120 <eeprom_wr_block>:
    }
}
//------------------------------------------------------------------------------
//  @fn eeprom_wr_block
//!
//! This function allows to write up to 65535 bytes (64K Bytes-1 byte) in
//! the Eeprom memory.
//!
//! @warning: 1 - This function isn't able to address the fully 64K bytes
//!               but we cannot find in the device a source buffer up to
//!               64K bytes.
//!
//! @param: *src   Address of data to write.
//!         dest   Start address in Eeprom memory where write data.
//!         n      number of byte to write.
//!
//! @return none
//!
//------------------------------------------------------------------------------
void eeprom_wr_block(U8* src, U16 dest, U16 n)
{
    4120:	cf 93       	push	r28
    4122:	df 93       	push	r29
    4124:	cd b7       	in	r28, 0x3d	; 61
    4126:	de b7       	in	r29, 0x3e	; 62
    4128:	26 97       	sbiw	r28, 0x06	; 6
    412a:	0f b6       	in	r0, 0x3f	; 63
    412c:	f8 94       	cli
    412e:	de bf       	out	0x3e, r29	; 62
    4130:	0f be       	out	0x3f, r0	; 63
    4132:	cd bf       	out	0x3d, r28	; 61
    4134:	9a 83       	std	Y+2, r25	; 0x02
    4136:	89 83       	std	Y+1, r24	; 0x01
    4138:	7c 83       	std	Y+4, r23	; 0x04
    413a:	6b 83       	std	Y+3, r22	; 0x03
    413c:	5e 83       	std	Y+6, r21	; 0x06
    413e:	4d 83       	std	Y+5, r20	; 0x05
    for (; n != 0 ; n--)
    4140:	17 c0       	rjmp	.+46     	; 0x4170 <eeprom_wr_block+0x50>
    {
        eeprom_wr_byte(dest,*src);
    4142:	e9 81       	ldd	r30, Y+1	; 0x01
    4144:	fa 81       	ldd	r31, Y+2	; 0x02
    4146:	20 81       	ld	r18, Z
    4148:	8b 81       	ldd	r24, Y+3	; 0x03
    414a:	9c 81       	ldd	r25, Y+4	; 0x04
    414c:	62 2f       	mov	r22, r18
    414e:	0e 94 35 20 	call	0x406a	; 0x406a <eeprom_wr_byte>
        src++; dest++;
    4152:	89 81       	ldd	r24, Y+1	; 0x01
    4154:	9a 81       	ldd	r25, Y+2	; 0x02
    4156:	01 96       	adiw	r24, 0x01	; 1
    4158:	9a 83       	std	Y+2, r25	; 0x02
    415a:	89 83       	std	Y+1, r24	; 0x01
    415c:	8b 81       	ldd	r24, Y+3	; 0x03
    415e:	9c 81       	ldd	r25, Y+4	; 0x04
    4160:	01 96       	adiw	r24, 0x01	; 1
    4162:	9c 83       	std	Y+4, r25	; 0x04
    4164:	8b 83       	std	Y+3, r24	; 0x03
    4166:	8d 81       	ldd	r24, Y+5	; 0x05
    4168:	9e 81       	ldd	r25, Y+6	; 0x06
    416a:	01 97       	sbiw	r24, 0x01	; 1
    416c:	9e 83       	std	Y+6, r25	; 0x06
    416e:	8d 83       	std	Y+5, r24	; 0x05
    4170:	8d 81       	ldd	r24, Y+5	; 0x05
    4172:	9e 81       	ldd	r25, Y+6	; 0x06
    4174:	00 97       	sbiw	r24, 0x00	; 0
    4176:	29 f7       	brne	.-54     	; 0x4142 <eeprom_wr_block+0x22>
    4178:	26 96       	adiw	r28, 0x06	; 6
    417a:	0f b6       	in	r0, 0x3f	; 63
    417c:	f8 94       	cli
    417e:	de bf       	out	0x3e, r29	; 62
    4180:	0f be       	out	0x3f, r0	; 63
    4182:	cd bf       	out	0x3d, r28	; 61
    4184:	df 91       	pop	r29
    4186:	cf 91       	pop	r28
    4188:	08 95       	ret

0000418a <eeprom_full_erase>:
    }
}

//------------------------------------------------------------------------------
//  @fn eeprom_full_erase
//!
//! This function erases the whole Eeprom memory.
//!
//! @warning none
//!
//! @param none
//!
//! @return none
//!
//------------------------------------------------------------------------------
void eeprom_full_erase(void)
{
    418a:	cf 93       	push	r28
    418c:	df 93       	push	r29
    418e:	cd b7       	in	r28, 0x3d	; 61
    4190:	de b7       	in	r29, 0x3e	; 62
    4192:	22 97       	sbiw	r28, 0x02	; 2
    4194:	0f b6       	in	r0, 0x3f	; 63
    4196:	f8 94       	cli
    4198:	de bf       	out	0x3e, r29	; 62
    419a:	0f be       	out	0x3f, r0	; 63
    419c:	cd bf       	out	0x3d, r28	; 61
U16 addr;

    for(addr = 0; addr < (U16)(E2_END+1); addr++)
    419e:	1a 82       	std	Y+2, r1	; 0x02
    41a0:	19 82       	std	Y+1, r1	; 0x01
    41a2:	10 c0       	rjmp	.+32     	; 0x41c4 <eeprom_full_erase+0x3a>
    {
        if ((eeprom_rd_byte(addr)) != EEPROM_BLANK_BYTE)
    41a4:	89 81       	ldd	r24, Y+1	; 0x01
    41a6:	9a 81       	ldd	r25, Y+2	; 0x02
    41a8:	0e 94 0e 20 	call	0x401c	; 0x401c <eeprom_rd_byte>
    41ac:	8f 3f       	cpi	r24, 0xFF	; 255
    41ae:	29 f0       	breq	.+10     	; 0x41ba <eeprom_full_erase+0x30>
        {
            eeprom_wr_byte(addr, EEPROM_BLANK_BYTE);
    41b0:	89 81       	ldd	r24, Y+1	; 0x01
    41b2:	9a 81       	ldd	r25, Y+2	; 0x02
    41b4:	6f ef       	ldi	r22, 0xFF	; 255
    41b6:	0e 94 35 20 	call	0x406a	; 0x406a <eeprom_wr_byte>
    41ba:	89 81       	ldd	r24, Y+1	; 0x01
    41bc:	9a 81       	ldd	r25, Y+2	; 0x02
    41be:	01 96       	adiw	r24, 0x01	; 1
    41c0:	9a 83       	std	Y+2, r25	; 0x02
    41c2:	89 83       	std	Y+1, r24	; 0x01
    41c4:	89 81       	ldd	r24, Y+1	; 0x01
    41c6:	9a 81       	ldd	r25, Y+2	; 0x02
    41c8:	20 e1       	ldi	r18, 0x10	; 16
    41ca:	80 30       	cpi	r24, 0x00	; 0
    41cc:	92 07       	cpc	r25, r18
    41ce:	50 f3       	brcs	.-44     	; 0x41a4 <eeprom_full_erase+0x1a>
    41d0:	22 96       	adiw	r28, 0x02	; 2
    41d2:	0f b6       	in	r0, 0x3f	; 63
    41d4:	f8 94       	cli
    41d6:	de bf       	out	0x3e, r29	; 62
    41d8:	0f be       	out	0x3f, r0	; 63
    41da:	cd bf       	out	0x3d, r28	; 61
    41dc:	df 91       	pop	r29
    41de:	cf 91       	pop	r28
    41e0:	08 95       	ret

000041e2 <can_init>:
//!         ==1: baudrate performed 
//!
//------------------------------------------------------------------------------
U8 can_init(U8 mode)
{
    41e2:	cf 93       	push	r28
    41e4:	df 93       	push	r29
    41e6:	cd b7       	in	r28, 0x3d	; 61
    41e8:	de b7       	in	r29, 0x3e	; 62
    41ea:	23 97       	sbiw	r28, 0x03	; 3
    41ec:	0f b6       	in	r0, 0x3f	; 63
    41ee:	f8 94       	cli
    41f0:	de bf       	out	0x3e, r29	; 62
    41f2:	0f be       	out	0x3f, r0	; 63
    41f4:	cd bf       	out	0x3d, r28	; 61
    41f6:	89 83       	std	Y+1, r24	; 0x01
    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
    41f8:	89 81       	ldd	r24, Y+1	; 0x01
    41fa:	0e 94 7b 2c 	call	0x58f6	; 0x58f6 <can_auto_baudrate>
    41fe:	88 23       	and	r24, r24
    4200:	19 f4       	brne	.+6      	; 0x4208 <can_init+0x26>
    4202:	1b 82       	std	Y+3, r1	; 0x03
    4204:	1a 82       	std	Y+2, r1	; 0x02
    4206:	0d c0       	rjmp	.+26     	; 0x4222 <can_init+0x40>
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
    4208:	0e 94 8e 2b 	call	0x571c	; 0x571c <can_clear_all_mob>
    Can_enable();                               // c.f. macro in "can_drv.h" 
    420c:	a8 ed       	ldi	r26, 0xD8	; 216
    420e:	b0 e0       	ldi	r27, 0x00	; 0
    4210:	e8 ed       	ldi	r30, 0xD8	; 216
    4212:	f0 e0       	ldi	r31, 0x00	; 0
    4214:	80 81       	ld	r24, Z
    4216:	82 60       	ori	r24, 0x02	; 2
    4218:	8c 93       	st	X, r24
    return (1);
    421a:	81 e0       	ldi	r24, 0x01	; 1
    421c:	90 e0       	ldi	r25, 0x00	; 0
    421e:	9b 83       	std	Y+3, r25	; 0x03
    4220:	8a 83       	std	Y+2, r24	; 0x02
    4222:	8a 81       	ldd	r24, Y+2	; 0x02
    4224:	9b 81       	ldd	r25, Y+3	; 0x03
    4226:	23 96       	adiw	r28, 0x03	; 3
    4228:	0f b6       	in	r0, 0x3f	; 63
    422a:	f8 94       	cli
    422c:	de bf       	out	0x3e, r29	; 62
    422e:	0f be       	out	0x3f, r0	; 63
    4230:	cd bf       	out	0x3d, r28	; 61
    4232:	df 91       	pop	r29
    4234:	cf 91       	pop	r28
    4236:	08 95       	ret

00004238 <can_cmd>:
}

//------------------------------------------------------------------------------
//  @fn can_cmd
//!
//! This function takes a CAN descriptor, analyses the action to do:
//! transmit, receive or abort.
//! This function returns a status (CAN_CMD_ACCEPTED or CAN_CMD_REFUSED) if
//! a MOb for Rx or Tx has been found. If no MOB has been found, the
//! application must be retry at a later date.
//! This function also updates the CAN descriptor status (MOB_PENDING or
//! MOB_NOT_REACHED) if a MOb for Rx or Tx has been found. If aborting
//! is performed, the CAN descriptor status will be set to STATUS_CLEARED.
//!
//! @param  st_cmd_t* - Can_descriptor pointer on CAN descriptor structure
//!         to select the action to do.
//!
//! @return CAN_CMD_ACCEPTED - command is accepted
//!         CAN_CMD_REFUSED  - command is refused
//!
//------------------------------------------------------------------------------
U8 can_cmd(st_cmd_t* cmd)
{
    4238:	cf 93       	push	r28
    423a:	df 93       	push	r29
    423c:	cd b7       	in	r28, 0x3d	; 61
    423e:	de b7       	in	r29, 0x3e	; 62
    4240:	2e 97       	sbiw	r28, 0x0e	; 14
    4242:	0f b6       	in	r0, 0x3f	; 63
    4244:	f8 94       	cli
    4246:	de bf       	out	0x3e, r29	; 62
    4248:	0f be       	out	0x3f, r0	; 63
    424a:	cd bf       	out	0x3d, r28	; 61
    424c:	9a 87       	std	Y+10, r25	; 0x0a
    424e:	89 87       	std	Y+9, r24	; 0x09
  U8 mob_handle, cpt;
  U32 u32_temp;
  
  if (cmd->cmd == CMD_ABORT)
    4250:	e9 85       	ldd	r30, Y+9	; 0x09
    4252:	fa 85       	ldd	r31, Y+10	; 0x0a
    4254:	81 81       	ldd	r24, Z+1	; 0x01
    4256:	92 81       	ldd	r25, Z+2	; 0x02
    4258:	8c 30       	cpi	r24, 0x0C	; 12
    425a:	91 05       	cpc	r25, r1
    425c:	01 f5       	brne	.+64     	; 0x429e <can_cmd+0x66>
  {
    if (cmd->status == MOB_PENDING)
    425e:	e9 85       	ldd	r30, Y+9	; 0x09
    4260:	fa 85       	ldd	r31, Y+10	; 0x0a
    4262:	82 85       	ldd	r24, Z+10	; 0x0a
    4264:	80 36       	cpi	r24, 0x60	; 96
    4266:	b1 f4       	brne	.+44     	; 0x4294 <can_cmd+0x5c>
    {
      // Rx or Tx not yet performed
      Can_set_mob(cmd->handle);
    4268:	ad ee       	ldi	r26, 0xED	; 237
    426a:	b0 e0       	ldi	r27, 0x00	; 0
    426c:	e9 85       	ldd	r30, Y+9	; 0x09
    426e:	fa 85       	ldd	r31, Y+10	; 0x0a
    4270:	80 81       	ld	r24, Z
    4272:	82 95       	swap	r24
    4274:	80 7f       	andi	r24, 0xF0	; 240
    4276:	8c 93       	st	X, r24
      Can_mob_abort();
    4278:	af ee       	ldi	r26, 0xEF	; 239
    427a:	b0 e0       	ldi	r27, 0x00	; 0
    427c:	ef ee       	ldi	r30, 0xEF	; 239
    427e:	f0 e0       	ldi	r31, 0x00	; 0
    4280:	90 81       	ld	r25, Z
    4282:	8f e3       	ldi	r24, 0x3F	; 63
    4284:	89 23       	and	r24, r25
    4286:	8c 93       	st	X, r24
      Can_clear_status_mob();       // To be sure !
    4288:	ee ee       	ldi	r30, 0xEE	; 238
    428a:	f0 e0       	ldi	r31, 0x00	; 0
    428c:	10 82       	st	Z, r1
      cmd->handle = 0;
    428e:	e9 85       	ldd	r30, Y+9	; 0x09
    4290:	fa 85       	ldd	r31, Y+10	; 0x0a
    4292:	10 82       	st	Z, r1
    }
    cmd->status = STATUS_CLEARED; 
    4294:	e9 85       	ldd	r30, Y+9	; 0x09
    4296:	fa 85       	ldd	r31, Y+10	; 0x0a
    4298:	12 86       	std	Z+10, r1	; 0x0a
    429a:	0c 94 59 2a 	jmp	0x54b2	; 0x54b2 <can_cmd+0x127a>
  }
  else
  {
    mob_handle = can_get_mob_free();
    429e:	0e 94 c1 2b 	call	0x5782	; 0x5782 <can_get_mob_free>
    42a2:	8c 83       	std	Y+4, r24	; 0x04
    if (mob_handle!= NO_MOB)
    42a4:	8c 81       	ldd	r24, Y+4	; 0x04
    42a6:	8f 3f       	cpi	r24, 0xFF	; 255
    42a8:	11 f4       	brne	.+4      	; 0x42ae <can_cmd+0x76>
    42aa:	0c 94 50 2a 	jmp	0x54a0	; 0x54a0 <can_cmd+0x1268>
    {
      cmd->status = MOB_PENDING; 
    42ae:	e9 85       	ldd	r30, Y+9	; 0x09
    42b0:	fa 85       	ldd	r31, Y+10	; 0x0a
    42b2:	80 e6       	ldi	r24, 0x60	; 96
    42b4:	82 87       	std	Z+10, r24	; 0x0a
      cmd->handle = mob_handle;
    42b6:	e9 85       	ldd	r30, Y+9	; 0x09
    42b8:	fa 85       	ldd	r31, Y+10	; 0x0a
    42ba:	8c 81       	ldd	r24, Y+4	; 0x04
    42bc:	80 83       	st	Z, r24
      Can_set_mob(mob_handle);
    42be:	ed ee       	ldi	r30, 0xED	; 237
    42c0:	f0 e0       	ldi	r31, 0x00	; 0
    42c2:	8c 81       	ldd	r24, Y+4	; 0x04
    42c4:	82 95       	swap	r24
    42c6:	80 7f       	andi	r24, 0xF0	; 240
    42c8:	80 83       	st	Z, r24
      Can_clear_mob();
    42ca:	8e ee       	ldi	r24, 0xEE	; 238
    42cc:	90 e0       	ldi	r25, 0x00	; 0
    42ce:	9a 83       	std	Y+2, r25	; 0x02
    42d0:	89 83       	std	Y+1, r24	; 0x01
    42d2:	08 c0       	rjmp	.+16     	; 0x42e4 <can_cmd+0xac>
    42d4:	e9 81       	ldd	r30, Y+1	; 0x01
    42d6:	fa 81       	ldd	r31, Y+2	; 0x02
    42d8:	10 82       	st	Z, r1
    42da:	89 81       	ldd	r24, Y+1	; 0x01
    42dc:	9a 81       	ldd	r25, Y+2	; 0x02
    42de:	01 96       	adiw	r24, 0x01	; 1
    42e0:	9a 83       	std	Y+2, r25	; 0x02
    42e2:	89 83       	std	Y+1, r24	; 0x01
    42e4:	89 81       	ldd	r24, Y+1	; 0x01
    42e6:	9a 81       	ldd	r25, Y+2	; 0x02
    42e8:	88 3f       	cpi	r24, 0xF8	; 248
    42ea:	91 05       	cpc	r25, r1
    42ec:	98 f3       	brcs	.-26     	; 0x42d4 <can_cmd+0x9c>
          
      switch (cmd->cmd)
    42ee:	e9 85       	ldd	r30, Y+9	; 0x09
    42f0:	fa 85       	ldd	r31, Y+10	; 0x0a
    42f2:	01 80       	ldd	r0, Z+1	; 0x01
    42f4:	f2 81       	ldd	r31, Z+2	; 0x02
    42f6:	e0 2d       	mov	r30, r0
    42f8:	fe 87       	std	Y+14, r31	; 0x0e
    42fa:	ed 87       	std	Y+13, r30	; 0x0d
    42fc:	8d 85       	ldd	r24, Y+13	; 0x0d
    42fe:	9e 85       	ldd	r25, Y+14	; 0x0e
    4300:	86 30       	cpi	r24, 0x06	; 6
    4302:	91 05       	cpc	r25, r1
    4304:	09 f4       	brne	.+2      	; 0x4308 <can_cmd+0xd0>
    4306:	76 c3       	rjmp	.+1772   	; 0x49f4 <can_cmd+0x7bc>
    4308:	8d 85       	ldd	r24, Y+13	; 0x0d
    430a:	9e 85       	ldd	r25, Y+14	; 0x0e
    430c:	87 30       	cpi	r24, 0x07	; 7
    430e:	91 05       	cpc	r25, r1
    4310:	30 f5       	brcc	.+76     	; 0x435e <can_cmd+0x126>
    4312:	8d 85       	ldd	r24, Y+13	; 0x0d
    4314:	9e 85       	ldd	r25, Y+14	; 0x0e
    4316:	83 30       	cpi	r24, 0x03	; 3
    4318:	91 05       	cpc	r25, r1
    431a:	09 f4       	brne	.+2      	; 0x431e <can_cmd+0xe6>
    431c:	d3 c1       	rjmp	.+934    	; 0x46c4 <can_cmd+0x48c>
    431e:	8d 85       	ldd	r24, Y+13	; 0x0d
    4320:	9e 85       	ldd	r25, Y+14	; 0x0e
    4322:	84 30       	cpi	r24, 0x04	; 4
    4324:	91 05       	cpc	r25, r1
    4326:	68 f4       	brcc	.+26     	; 0x4342 <can_cmd+0x10a>
    4328:	8d 85       	ldd	r24, Y+13	; 0x0d
    432a:	9e 85       	ldd	r25, Y+14	; 0x0e
    432c:	81 30       	cpi	r24, 0x01	; 1
    432e:	91 05       	cpc	r25, r1
    4330:	e9 f1       	breq	.+122    	; 0x43ac <can_cmd+0x174>
    4332:	8d 85       	ldd	r24, Y+13	; 0x0d
    4334:	9e 85       	ldd	r25, Y+14	; 0x0e
    4336:	82 30       	cpi	r24, 0x02	; 2
    4338:	91 05       	cpc	r25, r1
    433a:	09 f4       	brne	.+2      	; 0x433e <can_cmd+0x106>
    433c:	02 c1       	rjmp	.+516    	; 0x4542 <can_cmd+0x30a>
    433e:	0c 94 4c 2a 	jmp	0x5498	; 0x5498 <can_cmd+0x1260>
    4342:	8d 85       	ldd	r24, Y+13	; 0x0d
    4344:	9e 85       	ldd	r25, Y+14	; 0x0e
    4346:	84 30       	cpi	r24, 0x04	; 4
    4348:	91 05       	cpc	r25, r1
    434a:	09 f4       	brne	.+2      	; 0x434e <can_cmd+0x116>
    434c:	65 c2       	rjmp	.+1226   	; 0x4818 <can_cmd+0x5e0>
    434e:	8d 85       	ldd	r24, Y+13	; 0x0d
    4350:	9e 85       	ldd	r25, Y+14	; 0x0e
    4352:	85 30       	cpi	r24, 0x05	; 5
    4354:	91 05       	cpc	r25, r1
    4356:	09 f4       	brne	.+2      	; 0x435a <can_cmd+0x122>
    4358:	d1 c2       	rjmp	.+1442   	; 0x48fc <can_cmd+0x6c4>
    435a:	0c 94 4c 2a 	jmp	0x5498	; 0x5498 <can_cmd+0x1260>
    435e:	8d 85       	ldd	r24, Y+13	; 0x0d
    4360:	9e 85       	ldd	r25, Y+14	; 0x0e
    4362:	89 30       	cpi	r24, 0x09	; 9
    4364:	91 05       	cpc	r25, r1
    4366:	09 f4       	brne	.+2      	; 0x436a <can_cmd+0x132>
    4368:	c9 c5       	rjmp	.+2962   	; 0x4efc <can_cmd+0xcc4>
    436a:	8d 85       	ldd	r24, Y+13	; 0x0d
    436c:	9e 85       	ldd	r25, Y+14	; 0x0e
    436e:	8a 30       	cpi	r24, 0x0A	; 10
    4370:	91 05       	cpc	r25, r1
    4372:	70 f4       	brcc	.+28     	; 0x4390 <can_cmd+0x158>
    4374:	8d 85       	ldd	r24, Y+13	; 0x0d
    4376:	9e 85       	ldd	r25, Y+14	; 0x0e
    4378:	87 30       	cpi	r24, 0x07	; 7
    437a:	91 05       	cpc	r25, r1
    437c:	09 f4       	brne	.+2      	; 0x4380 <can_cmd+0x148>
    437e:	be c3       	rjmp	.+1916   	; 0x4afc <can_cmd+0x8c4>
    4380:	8d 85       	ldd	r24, Y+13	; 0x0d
    4382:	9e 85       	ldd	r25, Y+14	; 0x0e
    4384:	88 30       	cpi	r24, 0x08	; 8
    4386:	91 05       	cpc	r25, r1
    4388:	09 f4       	brne	.+2      	; 0x438c <can_cmd+0x154>
    438a:	b3 c4       	rjmp	.+2406   	; 0x4cf2 <can_cmd+0xaba>
    438c:	0c 94 4c 2a 	jmp	0x5498	; 0x5498 <can_cmd+0x1260>
    4390:	8d 85       	ldd	r24, Y+13	; 0x0d
    4392:	9e 85       	ldd	r25, Y+14	; 0x0e
    4394:	8a 30       	cpi	r24, 0x0A	; 10
    4396:	91 05       	cpc	r25, r1
    4398:	09 f4       	brne	.+2      	; 0x439c <can_cmd+0x164>
    439a:	bd c6       	rjmp	.+3450   	; 0x5116 <can_cmd+0xede>
    439c:	8d 85       	ldd	r24, Y+13	; 0x0d
    439e:	9e 85       	ldd	r25, Y+14	; 0x0e
    43a0:	8b 30       	cpi	r24, 0x0B	; 11
    43a2:	91 05       	cpc	r25, r1
    43a4:	09 f4       	brne	.+2      	; 0x43a8 <can_cmd+0x170>
    43a6:	53 c7       	rjmp	.+3750   	; 0x524e <can_cmd+0x1016>
    43a8:	0c 94 4c 2a 	jmp	0x5498	; 0x5498 <can_cmd+0x1260>
      {
        //------------      
        case CMD_TX:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    43ac:	e9 85       	ldd	r30, Y+9	; 0x09
    43ae:	fa 85       	ldd	r31, Y+10	; 0x0a
    43b0:	84 85       	ldd	r24, Z+12	; 0x0c
    43b2:	88 23       	and	r24, r24
    43b4:	09 f4       	brne	.+2      	; 0x43b8 <can_cmd+0x180>
    43b6:	57 c0       	rjmp	.+174    	; 0x4466 <can_cmd+0x22e>
    43b8:	a3 ef       	ldi	r26, 0xF3	; 243
    43ba:	b0 e0       	ldi	r27, 0x00	; 0
    43bc:	89 85       	ldd	r24, Y+9	; 0x09
    43be:	9a 85       	ldd	r25, Y+10	; 0x0a
    43c0:	03 96       	adiw	r24, 0x03	; 3
    43c2:	fc 01       	movw	r30, r24
    43c4:	33 96       	adiw	r30, 0x03	; 3
    43c6:	80 81       	ld	r24, Z
    43c8:	28 2f       	mov	r18, r24
    43ca:	22 0f       	add	r18, r18
    43cc:	22 0f       	add	r18, r18
    43ce:	22 0f       	add	r18, r18
    43d0:	89 85       	ldd	r24, Y+9	; 0x09
    43d2:	9a 85       	ldd	r25, Y+10	; 0x0a
    43d4:	03 96       	adiw	r24, 0x03	; 3
    43d6:	fc 01       	movw	r30, r24
    43d8:	32 96       	adiw	r30, 0x02	; 2
    43da:	80 81       	ld	r24, Z
    43dc:	82 95       	swap	r24
    43de:	86 95       	lsr	r24
    43e0:	87 70       	andi	r24, 0x07	; 7
    43e2:	82 0f       	add	r24, r18
    43e4:	8c 93       	st	X, r24
    43e6:	a2 ef       	ldi	r26, 0xF2	; 242
    43e8:	b0 e0       	ldi	r27, 0x00	; 0
    43ea:	89 85       	ldd	r24, Y+9	; 0x09
    43ec:	9a 85       	ldd	r25, Y+10	; 0x0a
    43ee:	03 96       	adiw	r24, 0x03	; 3
    43f0:	fc 01       	movw	r30, r24
    43f2:	32 96       	adiw	r30, 0x02	; 2
    43f4:	80 81       	ld	r24, Z
    43f6:	28 2f       	mov	r18, r24
    43f8:	22 0f       	add	r18, r18
    43fa:	22 0f       	add	r18, r18
    43fc:	22 0f       	add	r18, r18
    43fe:	89 85       	ldd	r24, Y+9	; 0x09
    4400:	9a 85       	ldd	r25, Y+10	; 0x0a
    4402:	03 96       	adiw	r24, 0x03	; 3
    4404:	fc 01       	movw	r30, r24
    4406:	31 96       	adiw	r30, 0x01	; 1
    4408:	80 81       	ld	r24, Z
    440a:	82 95       	swap	r24
    440c:	86 95       	lsr	r24
    440e:	87 70       	andi	r24, 0x07	; 7
    4410:	82 0f       	add	r24, r18
    4412:	8c 93       	st	X, r24
    4414:	a1 ef       	ldi	r26, 0xF1	; 241
    4416:	b0 e0       	ldi	r27, 0x00	; 0
    4418:	89 85       	ldd	r24, Y+9	; 0x09
    441a:	9a 85       	ldd	r25, Y+10	; 0x0a
    441c:	03 96       	adiw	r24, 0x03	; 3
    441e:	fc 01       	movw	r30, r24
    4420:	31 96       	adiw	r30, 0x01	; 1
    4422:	80 81       	ld	r24, Z
    4424:	28 2f       	mov	r18, r24
    4426:	22 0f       	add	r18, r18
    4428:	22 0f       	add	r18, r18
    442a:	22 0f       	add	r18, r18
    442c:	89 85       	ldd	r24, Y+9	; 0x09
    442e:	9a 85       	ldd	r25, Y+10	; 0x0a
    4430:	03 96       	adiw	r24, 0x03	; 3
    4432:	fc 01       	movw	r30, r24
    4434:	80 81       	ld	r24, Z
    4436:	82 95       	swap	r24
    4438:	86 95       	lsr	r24
    443a:	87 70       	andi	r24, 0x07	; 7
    443c:	82 0f       	add	r24, r18
    443e:	8c 93       	st	X, r24
    4440:	a0 ef       	ldi	r26, 0xF0	; 240
    4442:	b0 e0       	ldi	r27, 0x00	; 0
    4444:	89 85       	ldd	r24, Y+9	; 0x09
    4446:	9a 85       	ldd	r25, Y+10	; 0x0a
    4448:	03 96       	adiw	r24, 0x03	; 3
    444a:	fc 01       	movw	r30, r24
    444c:	80 81       	ld	r24, Z
    444e:	88 0f       	add	r24, r24
    4450:	88 0f       	add	r24, r24
    4452:	88 0f       	add	r24, r24
    4454:	8c 93       	st	X, r24
    4456:	af ee       	ldi	r26, 0xEF	; 239
    4458:	b0 e0       	ldi	r27, 0x00	; 0
    445a:	ef ee       	ldi	r30, 0xEF	; 239
    445c:	f0 e0       	ldi	r31, 0x00	; 0
    445e:	80 81       	ld	r24, Z
    4460:	80 61       	ori	r24, 0x10	; 16
    4462:	8c 93       	st	X, r24
    4464:	28 c0       	rjmp	.+80     	; 0x44b6 <can_cmd+0x27e>
          else              { Can_set_std_id(cmd->id.std);}
    4466:	a3 ef       	ldi	r26, 0xF3	; 243
    4468:	b0 e0       	ldi	r27, 0x00	; 0
    446a:	89 85       	ldd	r24, Y+9	; 0x09
    446c:	9a 85       	ldd	r25, Y+10	; 0x0a
    446e:	03 96       	adiw	r24, 0x03	; 3
    4470:	fc 01       	movw	r30, r24
    4472:	31 96       	adiw	r30, 0x01	; 1
    4474:	80 81       	ld	r24, Z
    4476:	28 2f       	mov	r18, r24
    4478:	22 95       	swap	r18
    447a:	22 0f       	add	r18, r18
    447c:	20 7e       	andi	r18, 0xE0	; 224
    447e:	89 85       	ldd	r24, Y+9	; 0x09
    4480:	9a 85       	ldd	r25, Y+10	; 0x0a
    4482:	03 96       	adiw	r24, 0x03	; 3
    4484:	fc 01       	movw	r30, r24
    4486:	80 81       	ld	r24, Z
    4488:	86 95       	lsr	r24
    448a:	86 95       	lsr	r24
    448c:	86 95       	lsr	r24
    448e:	82 0f       	add	r24, r18
    4490:	8c 93       	st	X, r24
    4492:	a2 ef       	ldi	r26, 0xF2	; 242
    4494:	b0 e0       	ldi	r27, 0x00	; 0
    4496:	89 85       	ldd	r24, Y+9	; 0x09
    4498:	9a 85       	ldd	r25, Y+10	; 0x0a
    449a:	03 96       	adiw	r24, 0x03	; 3
    449c:	fc 01       	movw	r30, r24
    449e:	80 81       	ld	r24, Z
    44a0:	82 95       	swap	r24
    44a2:	88 0f       	add	r24, r24
    44a4:	80 7e       	andi	r24, 0xE0	; 224
    44a6:	8c 93       	st	X, r24
    44a8:	af ee       	ldi	r26, 0xEF	; 239
    44aa:	b0 e0       	ldi	r27, 0x00	; 0
    44ac:	ef ee       	ldi	r30, 0xEF	; 239
    44ae:	f0 e0       	ldi	r31, 0x00	; 0
    44b0:	80 81       	ld	r24, Z
    44b2:	8f 7e       	andi	r24, 0xEF	; 239
    44b4:	8c 93       	st	X, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    44b6:	1b 82       	std	Y+3, r1	; 0x03
    44b8:	10 c0       	rjmp	.+32     	; 0x44da <can_cmd+0x2a2>
    44ba:	aa ef       	ldi	r26, 0xFA	; 250
    44bc:	b0 e0       	ldi	r27, 0x00	; 0
    44be:	e9 85       	ldd	r30, Y+9	; 0x09
    44c0:	fa 85       	ldd	r31, Y+10	; 0x0a
    44c2:	20 85       	ldd	r18, Z+8	; 0x08
    44c4:	31 85       	ldd	r19, Z+9	; 0x09
    44c6:	8b 81       	ldd	r24, Y+3	; 0x03
    44c8:	99 27       	eor	r25, r25
    44ca:	f9 01       	movw	r30, r18
    44cc:	e8 0f       	add	r30, r24
    44ce:	f9 1f       	adc	r31, r25
    44d0:	80 81       	ld	r24, Z
    44d2:	8c 93       	st	X, r24
    44d4:	8b 81       	ldd	r24, Y+3	; 0x03
    44d6:	8f 5f       	subi	r24, 0xFF	; 255
    44d8:	8b 83       	std	Y+3, r24	; 0x03
    44da:	e9 85       	ldd	r30, Y+9	; 0x09
    44dc:	fa 85       	ldd	r31, Y+10	; 0x0a
    44de:	97 81       	ldd	r25, Z+7	; 0x07
    44e0:	8b 81       	ldd	r24, Y+3	; 0x03
    44e2:	89 17       	cp	r24, r25
    44e4:	50 f3       	brcs	.-44     	; 0x44ba <can_cmd+0x282>
          if (cmd->ctrl.rtr) Can_set_rtr(); 
    44e6:	e9 85       	ldd	r30, Y+9	; 0x09
    44e8:	fa 85       	ldd	r31, Y+10	; 0x0a
    44ea:	83 85       	ldd	r24, Z+11	; 0x0b
    44ec:	88 23       	and	r24, r24
    44ee:	41 f0       	breq	.+16     	; 0x4500 <can_cmd+0x2c8>
    44f0:	a0 ef       	ldi	r26, 0xF0	; 240
    44f2:	b0 e0       	ldi	r27, 0x00	; 0
    44f4:	e0 ef       	ldi	r30, 0xF0	; 240
    44f6:	f0 e0       	ldi	r31, 0x00	; 0
    44f8:	80 81       	ld	r24, Z
    44fa:	84 60       	ori	r24, 0x04	; 4
    44fc:	8c 93       	st	X, r24
    44fe:	07 c0       	rjmp	.+14     	; 0x450e <can_cmd+0x2d6>
            else Can_clear_rtr();    
    4500:	a0 ef       	ldi	r26, 0xF0	; 240
    4502:	b0 e0       	ldi	r27, 0x00	; 0
    4504:	e0 ef       	ldi	r30, 0xF0	; 240
    4506:	f0 e0       	ldi	r31, 0x00	; 0
    4508:	80 81       	ld	r24, Z
    450a:	8b 7f       	andi	r24, 0xFB	; 251
    450c:	8c 93       	st	X, r24
          Can_set_dlc(cmd->dlc);
    450e:	af ee       	ldi	r26, 0xEF	; 239
    4510:	b0 e0       	ldi	r27, 0x00	; 0
    4512:	ef ee       	ldi	r30, 0xEF	; 239
    4514:	f0 e0       	ldi	r31, 0x00	; 0
    4516:	90 81       	ld	r25, Z
    4518:	e9 85       	ldd	r30, Y+9	; 0x09
    451a:	fa 85       	ldd	r31, Y+10	; 0x0a
    451c:	87 81       	ldd	r24, Z+7	; 0x07
    451e:	89 2b       	or	r24, r25
    4520:	8c 93       	st	X, r24
          Can_config_tx();
    4522:	af ee       	ldi	r26, 0xEF	; 239
    4524:	b0 e0       	ldi	r27, 0x00	; 0
    4526:	ef ee       	ldi	r30, 0xEF	; 239
    4528:	f0 e0       	ldi	r31, 0x00	; 0
    452a:	90 81       	ld	r25, Z
    452c:	8f e3       	ldi	r24, 0x3F	; 63
    452e:	89 23       	and	r24, r25
    4530:	8c 93       	st	X, r24
    4532:	af ee       	ldi	r26, 0xEF	; 239
    4534:	b0 e0       	ldi	r27, 0x00	; 0
    4536:	ef ee       	ldi	r30, 0xEF	; 239
    4538:	f0 e0       	ldi	r31, 0x00	; 0
    453a:	80 81       	ld	r24, Z
    453c:	80 64       	ori	r24, 0x40	; 64
    453e:	8c 93       	st	X, r24
          break;
    4540:	b8 c7       	rjmp	.+3952   	; 0x54b2 <can_cmd+0x127a>
        //------------      
        case CMD_TX_DATA:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    4542:	e9 85       	ldd	r30, Y+9	; 0x09
    4544:	fa 85       	ldd	r31, Y+10	; 0x0a
    4546:	84 85       	ldd	r24, Z+12	; 0x0c
    4548:	88 23       	and	r24, r24
    454a:	09 f4       	brne	.+2      	; 0x454e <can_cmd+0x316>
    454c:	57 c0       	rjmp	.+174    	; 0x45fc <can_cmd+0x3c4>
    454e:	a3 ef       	ldi	r26, 0xF3	; 243
    4550:	b0 e0       	ldi	r27, 0x00	; 0
    4552:	89 85       	ldd	r24, Y+9	; 0x09
    4554:	9a 85       	ldd	r25, Y+10	; 0x0a
    4556:	03 96       	adiw	r24, 0x03	; 3
    4558:	fc 01       	movw	r30, r24
    455a:	33 96       	adiw	r30, 0x03	; 3
    455c:	80 81       	ld	r24, Z
    455e:	28 2f       	mov	r18, r24
    4560:	22 0f       	add	r18, r18
    4562:	22 0f       	add	r18, r18
    4564:	22 0f       	add	r18, r18
    4566:	89 85       	ldd	r24, Y+9	; 0x09
    4568:	9a 85       	ldd	r25, Y+10	; 0x0a
    456a:	03 96       	adiw	r24, 0x03	; 3
    456c:	fc 01       	movw	r30, r24
    456e:	32 96       	adiw	r30, 0x02	; 2
    4570:	80 81       	ld	r24, Z
    4572:	82 95       	swap	r24
    4574:	86 95       	lsr	r24
    4576:	87 70       	andi	r24, 0x07	; 7
    4578:	82 0f       	add	r24, r18
    457a:	8c 93       	st	X, r24
    457c:	a2 ef       	ldi	r26, 0xF2	; 242
    457e:	b0 e0       	ldi	r27, 0x00	; 0
    4580:	89 85       	ldd	r24, Y+9	; 0x09
    4582:	9a 85       	ldd	r25, Y+10	; 0x0a
    4584:	03 96       	adiw	r24, 0x03	; 3
    4586:	fc 01       	movw	r30, r24
    4588:	32 96       	adiw	r30, 0x02	; 2
    458a:	80 81       	ld	r24, Z
    458c:	28 2f       	mov	r18, r24
    458e:	22 0f       	add	r18, r18
    4590:	22 0f       	add	r18, r18
    4592:	22 0f       	add	r18, r18
    4594:	89 85       	ldd	r24, Y+9	; 0x09
    4596:	9a 85       	ldd	r25, Y+10	; 0x0a
    4598:	03 96       	adiw	r24, 0x03	; 3
    459a:	fc 01       	movw	r30, r24
    459c:	31 96       	adiw	r30, 0x01	; 1
    459e:	80 81       	ld	r24, Z
    45a0:	82 95       	swap	r24
    45a2:	86 95       	lsr	r24
    45a4:	87 70       	andi	r24, 0x07	; 7
    45a6:	82 0f       	add	r24, r18
    45a8:	8c 93       	st	X, r24
    45aa:	a1 ef       	ldi	r26, 0xF1	; 241
    45ac:	b0 e0       	ldi	r27, 0x00	; 0
    45ae:	89 85       	ldd	r24, Y+9	; 0x09
    45b0:	9a 85       	ldd	r25, Y+10	; 0x0a
    45b2:	03 96       	adiw	r24, 0x03	; 3
    45b4:	fc 01       	movw	r30, r24
    45b6:	31 96       	adiw	r30, 0x01	; 1
    45b8:	80 81       	ld	r24, Z
    45ba:	28 2f       	mov	r18, r24
    45bc:	22 0f       	add	r18, r18
    45be:	22 0f       	add	r18, r18
    45c0:	22 0f       	add	r18, r18
    45c2:	89 85       	ldd	r24, Y+9	; 0x09
    45c4:	9a 85       	ldd	r25, Y+10	; 0x0a
    45c6:	03 96       	adiw	r24, 0x03	; 3
    45c8:	fc 01       	movw	r30, r24
    45ca:	80 81       	ld	r24, Z
    45cc:	82 95       	swap	r24
    45ce:	86 95       	lsr	r24
    45d0:	87 70       	andi	r24, 0x07	; 7
    45d2:	82 0f       	add	r24, r18
    45d4:	8c 93       	st	X, r24
    45d6:	a0 ef       	ldi	r26, 0xF0	; 240
    45d8:	b0 e0       	ldi	r27, 0x00	; 0
    45da:	89 85       	ldd	r24, Y+9	; 0x09
    45dc:	9a 85       	ldd	r25, Y+10	; 0x0a
    45de:	03 96       	adiw	r24, 0x03	; 3
    45e0:	fc 01       	movw	r30, r24
    45e2:	80 81       	ld	r24, Z
    45e4:	88 0f       	add	r24, r24
    45e6:	88 0f       	add	r24, r24
    45e8:	88 0f       	add	r24, r24
    45ea:	8c 93       	st	X, r24
    45ec:	af ee       	ldi	r26, 0xEF	; 239
    45ee:	b0 e0       	ldi	r27, 0x00	; 0
    45f0:	ef ee       	ldi	r30, 0xEF	; 239
    45f2:	f0 e0       	ldi	r31, 0x00	; 0
    45f4:	80 81       	ld	r24, Z
    45f6:	80 61       	ori	r24, 0x10	; 16
    45f8:	8c 93       	st	X, r24
    45fa:	28 c0       	rjmp	.+80     	; 0x464c <can_cmd+0x414>
          else              { Can_set_std_id(cmd->id.std);}
    45fc:	a3 ef       	ldi	r26, 0xF3	; 243
    45fe:	b0 e0       	ldi	r27, 0x00	; 0
    4600:	89 85       	ldd	r24, Y+9	; 0x09
    4602:	9a 85       	ldd	r25, Y+10	; 0x0a
    4604:	03 96       	adiw	r24, 0x03	; 3
    4606:	fc 01       	movw	r30, r24
    4608:	31 96       	adiw	r30, 0x01	; 1
    460a:	80 81       	ld	r24, Z
    460c:	28 2f       	mov	r18, r24
    460e:	22 95       	swap	r18
    4610:	22 0f       	add	r18, r18
    4612:	20 7e       	andi	r18, 0xE0	; 224
    4614:	89 85       	ldd	r24, Y+9	; 0x09
    4616:	9a 85       	ldd	r25, Y+10	; 0x0a
    4618:	03 96       	adiw	r24, 0x03	; 3
    461a:	fc 01       	movw	r30, r24
    461c:	80 81       	ld	r24, Z
    461e:	86 95       	lsr	r24
    4620:	86 95       	lsr	r24
    4622:	86 95       	lsr	r24
    4624:	82 0f       	add	r24, r18
    4626:	8c 93       	st	X, r24
    4628:	a2 ef       	ldi	r26, 0xF2	; 242
    462a:	b0 e0       	ldi	r27, 0x00	; 0
    462c:	89 85       	ldd	r24, Y+9	; 0x09
    462e:	9a 85       	ldd	r25, Y+10	; 0x0a
    4630:	03 96       	adiw	r24, 0x03	; 3
    4632:	fc 01       	movw	r30, r24
    4634:	80 81       	ld	r24, Z
    4636:	82 95       	swap	r24
    4638:	88 0f       	add	r24, r24
    463a:	80 7e       	andi	r24, 0xE0	; 224
    463c:	8c 93       	st	X, r24
    463e:	af ee       	ldi	r26, 0xEF	; 239
    4640:	b0 e0       	ldi	r27, 0x00	; 0
    4642:	ef ee       	ldi	r30, 0xEF	; 239
    4644:	f0 e0       	ldi	r31, 0x00	; 0
    4646:	80 81       	ld	r24, Z
    4648:	8f 7e       	andi	r24, 0xEF	; 239
    464a:	8c 93       	st	X, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    464c:	1b 82       	std	Y+3, r1	; 0x03
    464e:	10 c0       	rjmp	.+32     	; 0x4670 <can_cmd+0x438>
    4650:	aa ef       	ldi	r26, 0xFA	; 250
    4652:	b0 e0       	ldi	r27, 0x00	; 0
    4654:	e9 85       	ldd	r30, Y+9	; 0x09
    4656:	fa 85       	ldd	r31, Y+10	; 0x0a
    4658:	20 85       	ldd	r18, Z+8	; 0x08
    465a:	31 85       	ldd	r19, Z+9	; 0x09
    465c:	8b 81       	ldd	r24, Y+3	; 0x03
    465e:	99 27       	eor	r25, r25
    4660:	f9 01       	movw	r30, r18
    4662:	e8 0f       	add	r30, r24
    4664:	f9 1f       	adc	r31, r25
    4666:	80 81       	ld	r24, Z
    4668:	8c 93       	st	X, r24
    466a:	8b 81       	ldd	r24, Y+3	; 0x03
    466c:	8f 5f       	subi	r24, 0xFF	; 255
    466e:	8b 83       	std	Y+3, r24	; 0x03
    4670:	e9 85       	ldd	r30, Y+9	; 0x09
    4672:	fa 85       	ldd	r31, Y+10	; 0x0a
    4674:	97 81       	ldd	r25, Z+7	; 0x07
    4676:	8b 81       	ldd	r24, Y+3	; 0x03
    4678:	89 17       	cp	r24, r25
    467a:	50 f3       	brcs	.-44     	; 0x4650 <can_cmd+0x418>
          cmd->ctrl.rtr=0; Can_clear_rtr();
    467c:	e9 85       	ldd	r30, Y+9	; 0x09
    467e:	fa 85       	ldd	r31, Y+10	; 0x0a
    4680:	13 86       	std	Z+11, r1	; 0x0b
    4682:	a0 ef       	ldi	r26, 0xF0	; 240
    4684:	b0 e0       	ldi	r27, 0x00	; 0
    4686:	e0 ef       	ldi	r30, 0xF0	; 240
    4688:	f0 e0       	ldi	r31, 0x00	; 0
    468a:	80 81       	ld	r24, Z
    468c:	8b 7f       	andi	r24, 0xFB	; 251
    468e:	8c 93       	st	X, r24
          Can_set_dlc(cmd->dlc);
    4690:	af ee       	ldi	r26, 0xEF	; 239
    4692:	b0 e0       	ldi	r27, 0x00	; 0
    4694:	ef ee       	ldi	r30, 0xEF	; 239
    4696:	f0 e0       	ldi	r31, 0x00	; 0
    4698:	90 81       	ld	r25, Z
    469a:	e9 85       	ldd	r30, Y+9	; 0x09
    469c:	fa 85       	ldd	r31, Y+10	; 0x0a
    469e:	87 81       	ldd	r24, Z+7	; 0x07
    46a0:	89 2b       	or	r24, r25
    46a2:	8c 93       	st	X, r24
          Can_config_tx();
    46a4:	af ee       	ldi	r26, 0xEF	; 239
    46a6:	b0 e0       	ldi	r27, 0x00	; 0
    46a8:	ef ee       	ldi	r30, 0xEF	; 239
    46aa:	f0 e0       	ldi	r31, 0x00	; 0
    46ac:	90 81       	ld	r25, Z
    46ae:	8f e3       	ldi	r24, 0x3F	; 63
    46b0:	89 23       	and	r24, r25
    46b2:	8c 93       	st	X, r24
    46b4:	af ee       	ldi	r26, 0xEF	; 239
    46b6:	b0 e0       	ldi	r27, 0x00	; 0
    46b8:	ef ee       	ldi	r30, 0xEF	; 239
    46ba:	f0 e0       	ldi	r31, 0x00	; 0
    46bc:	80 81       	ld	r24, Z
    46be:	80 64       	ori	r24, 0x40	; 64
    46c0:	8c 93       	st	X, r24
          break;
    46c2:	f7 c6       	rjmp	.+3566   	; 0x54b2 <can_cmd+0x127a>
        //------------      
        case CMD_TX_REMOTE:       
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    46c4:	e9 85       	ldd	r30, Y+9	; 0x09
    46c6:	fa 85       	ldd	r31, Y+10	; 0x0a
    46c8:	84 85       	ldd	r24, Z+12	; 0x0c
    46ca:	88 23       	and	r24, r24
    46cc:	09 f4       	brne	.+2      	; 0x46d0 <can_cmd+0x498>
    46ce:	57 c0       	rjmp	.+174    	; 0x477e <can_cmd+0x546>
    46d0:	a3 ef       	ldi	r26, 0xF3	; 243
    46d2:	b0 e0       	ldi	r27, 0x00	; 0
    46d4:	89 85       	ldd	r24, Y+9	; 0x09
    46d6:	9a 85       	ldd	r25, Y+10	; 0x0a
    46d8:	03 96       	adiw	r24, 0x03	; 3
    46da:	fc 01       	movw	r30, r24
    46dc:	33 96       	adiw	r30, 0x03	; 3
    46de:	80 81       	ld	r24, Z
    46e0:	28 2f       	mov	r18, r24
    46e2:	22 0f       	add	r18, r18
    46e4:	22 0f       	add	r18, r18
    46e6:	22 0f       	add	r18, r18
    46e8:	89 85       	ldd	r24, Y+9	; 0x09
    46ea:	9a 85       	ldd	r25, Y+10	; 0x0a
    46ec:	03 96       	adiw	r24, 0x03	; 3
    46ee:	fc 01       	movw	r30, r24
    46f0:	32 96       	adiw	r30, 0x02	; 2
    46f2:	80 81       	ld	r24, Z
    46f4:	82 95       	swap	r24
    46f6:	86 95       	lsr	r24
    46f8:	87 70       	andi	r24, 0x07	; 7
    46fa:	82 0f       	add	r24, r18
    46fc:	8c 93       	st	X, r24
    46fe:	a2 ef       	ldi	r26, 0xF2	; 242
    4700:	b0 e0       	ldi	r27, 0x00	; 0
    4702:	89 85       	ldd	r24, Y+9	; 0x09
    4704:	9a 85       	ldd	r25, Y+10	; 0x0a
    4706:	03 96       	adiw	r24, 0x03	; 3
    4708:	fc 01       	movw	r30, r24
    470a:	32 96       	adiw	r30, 0x02	; 2
    470c:	80 81       	ld	r24, Z
    470e:	28 2f       	mov	r18, r24
    4710:	22 0f       	add	r18, r18
    4712:	22 0f       	add	r18, r18
    4714:	22 0f       	add	r18, r18
    4716:	89 85       	ldd	r24, Y+9	; 0x09
    4718:	9a 85       	ldd	r25, Y+10	; 0x0a
    471a:	03 96       	adiw	r24, 0x03	; 3
    471c:	fc 01       	movw	r30, r24
    471e:	31 96       	adiw	r30, 0x01	; 1
    4720:	80 81       	ld	r24, Z
    4722:	82 95       	swap	r24
    4724:	86 95       	lsr	r24
    4726:	87 70       	andi	r24, 0x07	; 7
    4728:	82 0f       	add	r24, r18
    472a:	8c 93       	st	X, r24
    472c:	a1 ef       	ldi	r26, 0xF1	; 241
    472e:	b0 e0       	ldi	r27, 0x00	; 0
    4730:	89 85       	ldd	r24, Y+9	; 0x09
    4732:	9a 85       	ldd	r25, Y+10	; 0x0a
    4734:	03 96       	adiw	r24, 0x03	; 3
    4736:	fc 01       	movw	r30, r24
    4738:	31 96       	adiw	r30, 0x01	; 1
    473a:	80 81       	ld	r24, Z
    473c:	28 2f       	mov	r18, r24
    473e:	22 0f       	add	r18, r18
    4740:	22 0f       	add	r18, r18
    4742:	22 0f       	add	r18, r18
    4744:	89 85       	ldd	r24, Y+9	; 0x09
    4746:	9a 85       	ldd	r25, Y+10	; 0x0a
    4748:	03 96       	adiw	r24, 0x03	; 3
    474a:	fc 01       	movw	r30, r24
    474c:	80 81       	ld	r24, Z
    474e:	82 95       	swap	r24
    4750:	86 95       	lsr	r24
    4752:	87 70       	andi	r24, 0x07	; 7
    4754:	82 0f       	add	r24, r18
    4756:	8c 93       	st	X, r24
    4758:	a0 ef       	ldi	r26, 0xF0	; 240
    475a:	b0 e0       	ldi	r27, 0x00	; 0
    475c:	89 85       	ldd	r24, Y+9	; 0x09
    475e:	9a 85       	ldd	r25, Y+10	; 0x0a
    4760:	03 96       	adiw	r24, 0x03	; 3
    4762:	fc 01       	movw	r30, r24
    4764:	80 81       	ld	r24, Z
    4766:	88 0f       	add	r24, r24
    4768:	88 0f       	add	r24, r24
    476a:	88 0f       	add	r24, r24
    476c:	8c 93       	st	X, r24
    476e:	af ee       	ldi	r26, 0xEF	; 239
    4770:	b0 e0       	ldi	r27, 0x00	; 0
    4772:	ef ee       	ldi	r30, 0xEF	; 239
    4774:	f0 e0       	ldi	r31, 0x00	; 0
    4776:	80 81       	ld	r24, Z
    4778:	80 61       	ori	r24, 0x10	; 16
    477a:	8c 93       	st	X, r24
    477c:	28 c0       	rjmp	.+80     	; 0x47ce <can_cmd+0x596>
          else              { Can_set_std_id(cmd->id.std);}
    477e:	a3 ef       	ldi	r26, 0xF3	; 243
    4780:	b0 e0       	ldi	r27, 0x00	; 0
    4782:	89 85       	ldd	r24, Y+9	; 0x09
    4784:	9a 85       	ldd	r25, Y+10	; 0x0a
    4786:	03 96       	adiw	r24, 0x03	; 3
    4788:	fc 01       	movw	r30, r24
    478a:	31 96       	adiw	r30, 0x01	; 1
    478c:	80 81       	ld	r24, Z
    478e:	28 2f       	mov	r18, r24
    4790:	22 95       	swap	r18
    4792:	22 0f       	add	r18, r18
    4794:	20 7e       	andi	r18, 0xE0	; 224
    4796:	89 85       	ldd	r24, Y+9	; 0x09
    4798:	9a 85       	ldd	r25, Y+10	; 0x0a
    479a:	03 96       	adiw	r24, 0x03	; 3
    479c:	fc 01       	movw	r30, r24
    479e:	80 81       	ld	r24, Z
    47a0:	86 95       	lsr	r24
    47a2:	86 95       	lsr	r24
    47a4:	86 95       	lsr	r24
    47a6:	82 0f       	add	r24, r18
    47a8:	8c 93       	st	X, r24
    47aa:	a2 ef       	ldi	r26, 0xF2	; 242
    47ac:	b0 e0       	ldi	r27, 0x00	; 0
    47ae:	89 85       	ldd	r24, Y+9	; 0x09
    47b0:	9a 85       	ldd	r25, Y+10	; 0x0a
    47b2:	03 96       	adiw	r24, 0x03	; 3
    47b4:	fc 01       	movw	r30, r24
    47b6:	80 81       	ld	r24, Z
    47b8:	82 95       	swap	r24
    47ba:	88 0f       	add	r24, r24
    47bc:	80 7e       	andi	r24, 0xE0	; 224
    47be:	8c 93       	st	X, r24
    47c0:	af ee       	ldi	r26, 0xEF	; 239
    47c2:	b0 e0       	ldi	r27, 0x00	; 0
    47c4:	ef ee       	ldi	r30, 0xEF	; 239
    47c6:	f0 e0       	ldi	r31, 0x00	; 0
    47c8:	80 81       	ld	r24, Z
    47ca:	8f 7e       	andi	r24, 0xEF	; 239
    47cc:	8c 93       	st	X, r24
          cmd->ctrl.rtr=1; Can_set_rtr();
    47ce:	e9 85       	ldd	r30, Y+9	; 0x09
    47d0:	fa 85       	ldd	r31, Y+10	; 0x0a
    47d2:	81 e0       	ldi	r24, 0x01	; 1
    47d4:	83 87       	std	Z+11, r24	; 0x0b
    47d6:	a0 ef       	ldi	r26, 0xF0	; 240
    47d8:	b0 e0       	ldi	r27, 0x00	; 0
    47da:	e0 ef       	ldi	r30, 0xF0	; 240
    47dc:	f0 e0       	ldi	r31, 0x00	; 0
    47de:	80 81       	ld	r24, Z
    47e0:	84 60       	ori	r24, 0x04	; 4
    47e2:	8c 93       	st	X, r24
          Can_set_dlc(cmd->dlc);
    47e4:	af ee       	ldi	r26, 0xEF	; 239
    47e6:	b0 e0       	ldi	r27, 0x00	; 0
    47e8:	ef ee       	ldi	r30, 0xEF	; 239
    47ea:	f0 e0       	ldi	r31, 0x00	; 0
    47ec:	90 81       	ld	r25, Z
    47ee:	e9 85       	ldd	r30, Y+9	; 0x09
    47f0:	fa 85       	ldd	r31, Y+10	; 0x0a
    47f2:	87 81       	ldd	r24, Z+7	; 0x07
    47f4:	89 2b       	or	r24, r25
    47f6:	8c 93       	st	X, r24
          Can_config_tx();
    47f8:	af ee       	ldi	r26, 0xEF	; 239
    47fa:	b0 e0       	ldi	r27, 0x00	; 0
    47fc:	ef ee       	ldi	r30, 0xEF	; 239
    47fe:	f0 e0       	ldi	r31, 0x00	; 0
    4800:	90 81       	ld	r25, Z
    4802:	8f e3       	ldi	r24, 0x3F	; 63
    4804:	89 23       	and	r24, r25
    4806:	8c 93       	st	X, r24
    4808:	af ee       	ldi	r26, 0xEF	; 239
    480a:	b0 e0       	ldi	r27, 0x00	; 0
    480c:	ef ee       	ldi	r30, 0xEF	; 239
    480e:	f0 e0       	ldi	r31, 0x00	; 0
    4810:	80 81       	ld	r24, Z
    4812:	80 64       	ori	r24, 0x40	; 64
    4814:	8c 93       	st	X, r24
          break;
    4816:	4d c6       	rjmp	.+3226   	; 0x54b2 <can_cmd+0x127a>
        //------------      
        case CMD_RX:
          u32_temp=0; Can_set_ext_msk(u32_temp);
    4818:	1d 82       	std	Y+5, r1	; 0x05
    481a:	1e 82       	std	Y+6, r1	; 0x06
    481c:	1f 82       	std	Y+7, r1	; 0x07
    481e:	18 86       	std	Y+8, r1	; 0x08
    4820:	a7 ef       	ldi	r26, 0xF7	; 247
    4822:	b0 e0       	ldi	r27, 0x00	; 0
    4824:	ce 01       	movw	r24, r28
    4826:	05 96       	adiw	r24, 0x05	; 5
    4828:	fc 01       	movw	r30, r24
    482a:	33 96       	adiw	r30, 0x03	; 3
    482c:	80 81       	ld	r24, Z
    482e:	28 2f       	mov	r18, r24
    4830:	22 0f       	add	r18, r18
    4832:	22 0f       	add	r18, r18
    4834:	22 0f       	add	r18, r18
    4836:	ce 01       	movw	r24, r28
    4838:	05 96       	adiw	r24, 0x05	; 5
    483a:	fc 01       	movw	r30, r24
    483c:	32 96       	adiw	r30, 0x02	; 2
    483e:	80 81       	ld	r24, Z
    4840:	82 95       	swap	r24
    4842:	86 95       	lsr	r24
    4844:	87 70       	andi	r24, 0x07	; 7
    4846:	82 0f       	add	r24, r18
    4848:	8c 93       	st	X, r24
    484a:	a6 ef       	ldi	r26, 0xF6	; 246
    484c:	b0 e0       	ldi	r27, 0x00	; 0
    484e:	ce 01       	movw	r24, r28
    4850:	05 96       	adiw	r24, 0x05	; 5
    4852:	fc 01       	movw	r30, r24
    4854:	32 96       	adiw	r30, 0x02	; 2
    4856:	80 81       	ld	r24, Z
    4858:	28 2f       	mov	r18, r24
    485a:	22 0f       	add	r18, r18
    485c:	22 0f       	add	r18, r18
    485e:	22 0f       	add	r18, r18
    4860:	ce 01       	movw	r24, r28
    4862:	05 96       	adiw	r24, 0x05	; 5
    4864:	fc 01       	movw	r30, r24
    4866:	31 96       	adiw	r30, 0x01	; 1
    4868:	80 81       	ld	r24, Z
    486a:	82 95       	swap	r24
    486c:	86 95       	lsr	r24
    486e:	87 70       	andi	r24, 0x07	; 7
    4870:	82 0f       	add	r24, r18
    4872:	8c 93       	st	X, r24
    4874:	a5 ef       	ldi	r26, 0xF5	; 245
    4876:	b0 e0       	ldi	r27, 0x00	; 0
    4878:	ce 01       	movw	r24, r28
    487a:	05 96       	adiw	r24, 0x05	; 5
    487c:	fc 01       	movw	r30, r24
    487e:	31 96       	adiw	r30, 0x01	; 1
    4880:	80 81       	ld	r24, Z
    4882:	98 2f       	mov	r25, r24
    4884:	99 0f       	add	r25, r25
    4886:	99 0f       	add	r25, r25
    4888:	99 0f       	add	r25, r25
    488a:	fe 01       	movw	r30, r28
    488c:	35 96       	adiw	r30, 0x05	; 5
    488e:	80 81       	ld	r24, Z
    4890:	82 95       	swap	r24
    4892:	86 95       	lsr	r24
    4894:	87 70       	andi	r24, 0x07	; 7
    4896:	89 0f       	add	r24, r25
    4898:	8c 93       	st	X, r24
    489a:	a4 ef       	ldi	r26, 0xF4	; 244
    489c:	b0 e0       	ldi	r27, 0x00	; 0
    489e:	fe 01       	movw	r30, r28
    48a0:	35 96       	adiw	r30, 0x05	; 5
    48a2:	80 81       	ld	r24, Z
    48a4:	88 0f       	add	r24, r24
    48a6:	88 0f       	add	r24, r24
    48a8:	88 0f       	add	r24, r24
    48aa:	8c 93       	st	X, r24
          Can_set_dlc(cmd->dlc);
    48ac:	af ee       	ldi	r26, 0xEF	; 239
    48ae:	b0 e0       	ldi	r27, 0x00	; 0
    48b0:	ef ee       	ldi	r30, 0xEF	; 239
    48b2:	f0 e0       	ldi	r31, 0x00	; 0
    48b4:	90 81       	ld	r25, Z
    48b6:	e9 85       	ldd	r30, Y+9	; 0x09
    48b8:	fa 85       	ldd	r31, Y+10	; 0x0a
    48ba:	87 81       	ldd	r24, Z+7	; 0x07
    48bc:	89 2b       	or	r24, r25
    48be:	8c 93       	st	X, r24
          Can_clear_rtrmsk();
    48c0:	a4 ef       	ldi	r26, 0xF4	; 244
    48c2:	b0 e0       	ldi	r27, 0x00	; 0
    48c4:	e4 ef       	ldi	r30, 0xF4	; 244
    48c6:	f0 e0       	ldi	r31, 0x00	; 0
    48c8:	80 81       	ld	r24, Z
    48ca:	8b 7f       	andi	r24, 0xFB	; 251
    48cc:	8c 93       	st	X, r24
          Can_clear_idemsk();
    48ce:	a4 ef       	ldi	r26, 0xF4	; 244
    48d0:	b0 e0       	ldi	r27, 0x00	; 0
    48d2:	e4 ef       	ldi	r30, 0xF4	; 244
    48d4:	f0 e0       	ldi	r31, 0x00	; 0
    48d6:	80 81       	ld	r24, Z
    48d8:	8e 7f       	andi	r24, 0xFE	; 254
    48da:	8c 93       	st	X, r24
          Can_config_rx();       
    48dc:	af ee       	ldi	r26, 0xEF	; 239
    48de:	b0 e0       	ldi	r27, 0x00	; 0
    48e0:	ef ee       	ldi	r30, 0xEF	; 239
    48e2:	f0 e0       	ldi	r31, 0x00	; 0
    48e4:	90 81       	ld	r25, Z
    48e6:	8f e3       	ldi	r24, 0x3F	; 63
    48e8:	89 23       	and	r24, r25
    48ea:	8c 93       	st	X, r24
    48ec:	af ee       	ldi	r26, 0xEF	; 239
    48ee:	b0 e0       	ldi	r27, 0x00	; 0
    48f0:	ef ee       	ldi	r30, 0xEF	; 239
    48f2:	f0 e0       	ldi	r31, 0x00	; 0
    48f4:	80 81       	ld	r24, Z
    48f6:	80 68       	ori	r24, 0x80	; 128
    48f8:	8c 93       	st	X, r24
          break;
    48fa:	db c5       	rjmp	.+2998   	; 0x54b2 <can_cmd+0x127a>
        //------------      
        case CMD_RX_DATA:
          u32_temp=0; Can_set_ext_msk(u32_temp);
    48fc:	1d 82       	std	Y+5, r1	; 0x05
    48fe:	1e 82       	std	Y+6, r1	; 0x06
    4900:	1f 82       	std	Y+7, r1	; 0x07
    4902:	18 86       	std	Y+8, r1	; 0x08
    4904:	a7 ef       	ldi	r26, 0xF7	; 247
    4906:	b0 e0       	ldi	r27, 0x00	; 0
    4908:	ce 01       	movw	r24, r28
    490a:	05 96       	adiw	r24, 0x05	; 5
    490c:	fc 01       	movw	r30, r24
    490e:	33 96       	adiw	r30, 0x03	; 3
    4910:	80 81       	ld	r24, Z
    4912:	28 2f       	mov	r18, r24
    4914:	22 0f       	add	r18, r18
    4916:	22 0f       	add	r18, r18
    4918:	22 0f       	add	r18, r18
    491a:	ce 01       	movw	r24, r28
    491c:	05 96       	adiw	r24, 0x05	; 5
    491e:	fc 01       	movw	r30, r24
    4920:	32 96       	adiw	r30, 0x02	; 2
    4922:	80 81       	ld	r24, Z
    4924:	82 95       	swap	r24
    4926:	86 95       	lsr	r24
    4928:	87 70       	andi	r24, 0x07	; 7
    492a:	82 0f       	add	r24, r18
    492c:	8c 93       	st	X, r24
    492e:	a6 ef       	ldi	r26, 0xF6	; 246
    4930:	b0 e0       	ldi	r27, 0x00	; 0
    4932:	ce 01       	movw	r24, r28
    4934:	05 96       	adiw	r24, 0x05	; 5
    4936:	fc 01       	movw	r30, r24
    4938:	32 96       	adiw	r30, 0x02	; 2
    493a:	80 81       	ld	r24, Z
    493c:	28 2f       	mov	r18, r24
    493e:	22 0f       	add	r18, r18
    4940:	22 0f       	add	r18, r18
    4942:	22 0f       	add	r18, r18
    4944:	ce 01       	movw	r24, r28
    4946:	05 96       	adiw	r24, 0x05	; 5
    4948:	fc 01       	movw	r30, r24
    494a:	31 96       	adiw	r30, 0x01	; 1
    494c:	80 81       	ld	r24, Z
    494e:	82 95       	swap	r24
    4950:	86 95       	lsr	r24
    4952:	87 70       	andi	r24, 0x07	; 7
    4954:	82 0f       	add	r24, r18
    4956:	8c 93       	st	X, r24
    4958:	a5 ef       	ldi	r26, 0xF5	; 245
    495a:	b0 e0       	ldi	r27, 0x00	; 0
    495c:	ce 01       	movw	r24, r28
    495e:	05 96       	adiw	r24, 0x05	; 5
    4960:	fc 01       	movw	r30, r24
    4962:	31 96       	adiw	r30, 0x01	; 1
    4964:	80 81       	ld	r24, Z
    4966:	98 2f       	mov	r25, r24
    4968:	99 0f       	add	r25, r25
    496a:	99 0f       	add	r25, r25
    496c:	99 0f       	add	r25, r25
    496e:	fe 01       	movw	r30, r28
    4970:	35 96       	adiw	r30, 0x05	; 5
    4972:	80 81       	ld	r24, Z
    4974:	82 95       	swap	r24
    4976:	86 95       	lsr	r24
    4978:	87 70       	andi	r24, 0x07	; 7
    497a:	89 0f       	add	r24, r25
    497c:	8c 93       	st	X, r24
    497e:	a4 ef       	ldi	r26, 0xF4	; 244
    4980:	b0 e0       	ldi	r27, 0x00	; 0
    4982:	fe 01       	movw	r30, r28
    4984:	35 96       	adiw	r30, 0x05	; 5
    4986:	80 81       	ld	r24, Z
    4988:	88 0f       	add	r24, r24
    498a:	88 0f       	add	r24, r24
    498c:	88 0f       	add	r24, r24
    498e:	8c 93       	st	X, r24
          Can_set_dlc(cmd->dlc);
    4990:	af ee       	ldi	r26, 0xEF	; 239
    4992:	b0 e0       	ldi	r27, 0x00	; 0
    4994:	ef ee       	ldi	r30, 0xEF	; 239
    4996:	f0 e0       	ldi	r31, 0x00	; 0
    4998:	90 81       	ld	r25, Z
    499a:	e9 85       	ldd	r30, Y+9	; 0x09
    499c:	fa 85       	ldd	r31, Y+10	; 0x0a
    499e:	87 81       	ldd	r24, Z+7	; 0x07
    49a0:	89 2b       	or	r24, r25
    49a2:	8c 93       	st	X, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    49a4:	e9 85       	ldd	r30, Y+9	; 0x09
    49a6:	fa 85       	ldd	r31, Y+10	; 0x0a
    49a8:	13 86       	std	Z+11, r1	; 0x0b
    49aa:	a4 ef       	ldi	r26, 0xF4	; 244
    49ac:	b0 e0       	ldi	r27, 0x00	; 0
    49ae:	e4 ef       	ldi	r30, 0xF4	; 244
    49b0:	f0 e0       	ldi	r31, 0x00	; 0
    49b2:	80 81       	ld	r24, Z
    49b4:	84 60       	ori	r24, 0x04	; 4
    49b6:	8c 93       	st	X, r24
    49b8:	a0 ef       	ldi	r26, 0xF0	; 240
    49ba:	b0 e0       	ldi	r27, 0x00	; 0
    49bc:	e0 ef       	ldi	r30, 0xF0	; 240
    49be:	f0 e0       	ldi	r31, 0x00	; 0
    49c0:	80 81       	ld	r24, Z
    49c2:	8b 7f       	andi	r24, 0xFB	; 251
    49c4:	8c 93       	st	X, r24
          Can_clear_idemsk();
    49c6:	a4 ef       	ldi	r26, 0xF4	; 244
    49c8:	b0 e0       	ldi	r27, 0x00	; 0
    49ca:	e4 ef       	ldi	r30, 0xF4	; 244
    49cc:	f0 e0       	ldi	r31, 0x00	; 0
    49ce:	80 81       	ld	r24, Z
    49d0:	8e 7f       	andi	r24, 0xFE	; 254
    49d2:	8c 93       	st	X, r24
          Can_config_rx();       
    49d4:	af ee       	ldi	r26, 0xEF	; 239
    49d6:	b0 e0       	ldi	r27, 0x00	; 0
    49d8:	ef ee       	ldi	r30, 0xEF	; 239
    49da:	f0 e0       	ldi	r31, 0x00	; 0
    49dc:	90 81       	ld	r25, Z
    49de:	8f e3       	ldi	r24, 0x3F	; 63
    49e0:	89 23       	and	r24, r25
    49e2:	8c 93       	st	X, r24
    49e4:	af ee       	ldi	r26, 0xEF	; 239
    49e6:	b0 e0       	ldi	r27, 0x00	; 0
    49e8:	ef ee       	ldi	r30, 0xEF	; 239
    49ea:	f0 e0       	ldi	r31, 0x00	; 0
    49ec:	80 81       	ld	r24, Z
    49ee:	80 68       	ori	r24, 0x80	; 128
    49f0:	8c 93       	st	X, r24
          break;
    49f2:	5f c5       	rjmp	.+2750   	; 0x54b2 <can_cmd+0x127a>
        //------------      
        case CMD_RX_REMOTE:
          u32_temp=0; Can_set_ext_msk(u32_temp);
    49f4:	1d 82       	std	Y+5, r1	; 0x05
    49f6:	1e 82       	std	Y+6, r1	; 0x06
    49f8:	1f 82       	std	Y+7, r1	; 0x07
    49fa:	18 86       	std	Y+8, r1	; 0x08
    49fc:	a7 ef       	ldi	r26, 0xF7	; 247
    49fe:	b0 e0       	ldi	r27, 0x00	; 0
    4a00:	ce 01       	movw	r24, r28
    4a02:	05 96       	adiw	r24, 0x05	; 5
    4a04:	fc 01       	movw	r30, r24
    4a06:	33 96       	adiw	r30, 0x03	; 3
    4a08:	80 81       	ld	r24, Z
    4a0a:	28 2f       	mov	r18, r24
    4a0c:	22 0f       	add	r18, r18
    4a0e:	22 0f       	add	r18, r18
    4a10:	22 0f       	add	r18, r18
    4a12:	ce 01       	movw	r24, r28
    4a14:	05 96       	adiw	r24, 0x05	; 5
    4a16:	fc 01       	movw	r30, r24
    4a18:	32 96       	adiw	r30, 0x02	; 2
    4a1a:	80 81       	ld	r24, Z
    4a1c:	82 95       	swap	r24
    4a1e:	86 95       	lsr	r24
    4a20:	87 70       	andi	r24, 0x07	; 7
    4a22:	82 0f       	add	r24, r18
    4a24:	8c 93       	st	X, r24
    4a26:	a6 ef       	ldi	r26, 0xF6	; 246
    4a28:	b0 e0       	ldi	r27, 0x00	; 0
    4a2a:	ce 01       	movw	r24, r28
    4a2c:	05 96       	adiw	r24, 0x05	; 5
    4a2e:	fc 01       	movw	r30, r24
    4a30:	32 96       	adiw	r30, 0x02	; 2
    4a32:	80 81       	ld	r24, Z
    4a34:	28 2f       	mov	r18, r24
    4a36:	22 0f       	add	r18, r18
    4a38:	22 0f       	add	r18, r18
    4a3a:	22 0f       	add	r18, r18
    4a3c:	ce 01       	movw	r24, r28
    4a3e:	05 96       	adiw	r24, 0x05	; 5
    4a40:	fc 01       	movw	r30, r24
    4a42:	31 96       	adiw	r30, 0x01	; 1
    4a44:	80 81       	ld	r24, Z
    4a46:	82 95       	swap	r24
    4a48:	86 95       	lsr	r24
    4a4a:	87 70       	andi	r24, 0x07	; 7
    4a4c:	82 0f       	add	r24, r18
    4a4e:	8c 93       	st	X, r24
    4a50:	a5 ef       	ldi	r26, 0xF5	; 245
    4a52:	b0 e0       	ldi	r27, 0x00	; 0
    4a54:	ce 01       	movw	r24, r28
    4a56:	05 96       	adiw	r24, 0x05	; 5
    4a58:	fc 01       	movw	r30, r24
    4a5a:	31 96       	adiw	r30, 0x01	; 1
    4a5c:	80 81       	ld	r24, Z
    4a5e:	98 2f       	mov	r25, r24
    4a60:	99 0f       	add	r25, r25
    4a62:	99 0f       	add	r25, r25
    4a64:	99 0f       	add	r25, r25
    4a66:	fe 01       	movw	r30, r28
    4a68:	35 96       	adiw	r30, 0x05	; 5
    4a6a:	80 81       	ld	r24, Z
    4a6c:	82 95       	swap	r24
    4a6e:	86 95       	lsr	r24
    4a70:	87 70       	andi	r24, 0x07	; 7
    4a72:	89 0f       	add	r24, r25
    4a74:	8c 93       	st	X, r24
    4a76:	a4 ef       	ldi	r26, 0xF4	; 244
    4a78:	b0 e0       	ldi	r27, 0x00	; 0
    4a7a:	fe 01       	movw	r30, r28
    4a7c:	35 96       	adiw	r30, 0x05	; 5
    4a7e:	80 81       	ld	r24, Z
    4a80:	88 0f       	add	r24, r24
    4a82:	88 0f       	add	r24, r24
    4a84:	88 0f       	add	r24, r24
    4a86:	8c 93       	st	X, r24
          Can_set_dlc(cmd->dlc);
    4a88:	af ee       	ldi	r26, 0xEF	; 239
    4a8a:	b0 e0       	ldi	r27, 0x00	; 0
    4a8c:	ef ee       	ldi	r30, 0xEF	; 239
    4a8e:	f0 e0       	ldi	r31, 0x00	; 0
    4a90:	90 81       	ld	r25, Z
    4a92:	e9 85       	ldd	r30, Y+9	; 0x09
    4a94:	fa 85       	ldd	r31, Y+10	; 0x0a
    4a96:	87 81       	ldd	r24, Z+7	; 0x07
    4a98:	89 2b       	or	r24, r25
    4a9a:	8c 93       	st	X, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    4a9c:	e9 85       	ldd	r30, Y+9	; 0x09
    4a9e:	fa 85       	ldd	r31, Y+10	; 0x0a
    4aa0:	81 e0       	ldi	r24, 0x01	; 1
    4aa2:	83 87       	std	Z+11, r24	; 0x0b
    4aa4:	a4 ef       	ldi	r26, 0xF4	; 244
    4aa6:	b0 e0       	ldi	r27, 0x00	; 0
    4aa8:	e4 ef       	ldi	r30, 0xF4	; 244
    4aaa:	f0 e0       	ldi	r31, 0x00	; 0
    4aac:	80 81       	ld	r24, Z
    4aae:	84 60       	ori	r24, 0x04	; 4
    4ab0:	8c 93       	st	X, r24
    4ab2:	a0 ef       	ldi	r26, 0xF0	; 240
    4ab4:	b0 e0       	ldi	r27, 0x00	; 0
    4ab6:	e0 ef       	ldi	r30, 0xF0	; 240
    4ab8:	f0 e0       	ldi	r31, 0x00	; 0
    4aba:	80 81       	ld	r24, Z
    4abc:	84 60       	ori	r24, 0x04	; 4
    4abe:	8c 93       	st	X, r24
          Can_clear_rplv();
    4ac0:	af ee       	ldi	r26, 0xEF	; 239
    4ac2:	b0 e0       	ldi	r27, 0x00	; 0
    4ac4:	ef ee       	ldi	r30, 0xEF	; 239
    4ac6:	f0 e0       	ldi	r31, 0x00	; 0
    4ac8:	80 81       	ld	r24, Z
    4aca:	8f 7d       	andi	r24, 0xDF	; 223
    4acc:	8c 93       	st	X, r24
          Can_clear_idemsk();
    4ace:	a4 ef       	ldi	r26, 0xF4	; 244
    4ad0:	b0 e0       	ldi	r27, 0x00	; 0
    4ad2:	e4 ef       	ldi	r30, 0xF4	; 244
    4ad4:	f0 e0       	ldi	r31, 0x00	; 0
    4ad6:	80 81       	ld	r24, Z
    4ad8:	8e 7f       	andi	r24, 0xFE	; 254
    4ada:	8c 93       	st	X, r24
          Can_config_rx();       
    4adc:	af ee       	ldi	r26, 0xEF	; 239
    4ade:	b0 e0       	ldi	r27, 0x00	; 0
    4ae0:	ef ee       	ldi	r30, 0xEF	; 239
    4ae2:	f0 e0       	ldi	r31, 0x00	; 0
    4ae4:	90 81       	ld	r25, Z
    4ae6:	8f e3       	ldi	r24, 0x3F	; 63
    4ae8:	89 23       	and	r24, r25
    4aea:	8c 93       	st	X, r24
    4aec:	af ee       	ldi	r26, 0xEF	; 239
    4aee:	b0 e0       	ldi	r27, 0x00	; 0
    4af0:	ef ee       	ldi	r30, 0xEF	; 239
    4af2:	f0 e0       	ldi	r31, 0x00	; 0
    4af4:	80 81       	ld	r24, Z
    4af6:	80 68       	ori	r24, 0x80	; 128
    4af8:	8c 93       	st	X, r24
          break;
    4afa:	db c4       	rjmp	.+2486   	; 0x54b2 <can_cmd+0x127a>
        //------------      
        case CMD_RX_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    4afc:	e9 85       	ldd	r30, Y+9	; 0x09
    4afe:	fa 85       	ldd	r31, Y+10	; 0x0a
    4b00:	84 85       	ldd	r24, Z+12	; 0x0c
    4b02:	88 23       	and	r24, r24
    4b04:	09 f4       	brne	.+2      	; 0x4b08 <can_cmd+0x8d0>
    4b06:	57 c0       	rjmp	.+174    	; 0x4bb6 <can_cmd+0x97e>
    4b08:	a3 ef       	ldi	r26, 0xF3	; 243
    4b0a:	b0 e0       	ldi	r27, 0x00	; 0
    4b0c:	89 85       	ldd	r24, Y+9	; 0x09
    4b0e:	9a 85       	ldd	r25, Y+10	; 0x0a
    4b10:	03 96       	adiw	r24, 0x03	; 3
    4b12:	fc 01       	movw	r30, r24
    4b14:	33 96       	adiw	r30, 0x03	; 3
    4b16:	80 81       	ld	r24, Z
    4b18:	28 2f       	mov	r18, r24
    4b1a:	22 0f       	add	r18, r18
    4b1c:	22 0f       	add	r18, r18
    4b1e:	22 0f       	add	r18, r18
    4b20:	89 85       	ldd	r24, Y+9	; 0x09
    4b22:	9a 85       	ldd	r25, Y+10	; 0x0a
    4b24:	03 96       	adiw	r24, 0x03	; 3
    4b26:	fc 01       	movw	r30, r24
    4b28:	32 96       	adiw	r30, 0x02	; 2
    4b2a:	80 81       	ld	r24, Z
    4b2c:	82 95       	swap	r24
    4b2e:	86 95       	lsr	r24
    4b30:	87 70       	andi	r24, 0x07	; 7
    4b32:	82 0f       	add	r24, r18
    4b34:	8c 93       	st	X, r24
    4b36:	a2 ef       	ldi	r26, 0xF2	; 242
    4b38:	b0 e0       	ldi	r27, 0x00	; 0
    4b3a:	89 85       	ldd	r24, Y+9	; 0x09
    4b3c:	9a 85       	ldd	r25, Y+10	; 0x0a
    4b3e:	03 96       	adiw	r24, 0x03	; 3
    4b40:	fc 01       	movw	r30, r24
    4b42:	32 96       	adiw	r30, 0x02	; 2
    4b44:	80 81       	ld	r24, Z
    4b46:	28 2f       	mov	r18, r24
    4b48:	22 0f       	add	r18, r18
    4b4a:	22 0f       	add	r18, r18
    4b4c:	22 0f       	add	r18, r18
    4b4e:	89 85       	ldd	r24, Y+9	; 0x09
    4b50:	9a 85       	ldd	r25, Y+10	; 0x0a
    4b52:	03 96       	adiw	r24, 0x03	; 3
    4b54:	fc 01       	movw	r30, r24
    4b56:	31 96       	adiw	r30, 0x01	; 1
    4b58:	80 81       	ld	r24, Z
    4b5a:	82 95       	swap	r24
    4b5c:	86 95       	lsr	r24
    4b5e:	87 70       	andi	r24, 0x07	; 7
    4b60:	82 0f       	add	r24, r18
    4b62:	8c 93       	st	X, r24
    4b64:	a1 ef       	ldi	r26, 0xF1	; 241
    4b66:	b0 e0       	ldi	r27, 0x00	; 0
    4b68:	89 85       	ldd	r24, Y+9	; 0x09
    4b6a:	9a 85       	ldd	r25, Y+10	; 0x0a
    4b6c:	03 96       	adiw	r24, 0x03	; 3
    4b6e:	fc 01       	movw	r30, r24
    4b70:	31 96       	adiw	r30, 0x01	; 1
    4b72:	80 81       	ld	r24, Z
    4b74:	28 2f       	mov	r18, r24
    4b76:	22 0f       	add	r18, r18
    4b78:	22 0f       	add	r18, r18
    4b7a:	22 0f       	add	r18, r18
    4b7c:	89 85       	ldd	r24, Y+9	; 0x09
    4b7e:	9a 85       	ldd	r25, Y+10	; 0x0a
    4b80:	03 96       	adiw	r24, 0x03	; 3
    4b82:	fc 01       	movw	r30, r24
    4b84:	80 81       	ld	r24, Z
    4b86:	82 95       	swap	r24
    4b88:	86 95       	lsr	r24
    4b8a:	87 70       	andi	r24, 0x07	; 7
    4b8c:	82 0f       	add	r24, r18
    4b8e:	8c 93       	st	X, r24
    4b90:	a0 ef       	ldi	r26, 0xF0	; 240
    4b92:	b0 e0       	ldi	r27, 0x00	; 0
    4b94:	89 85       	ldd	r24, Y+9	; 0x09
    4b96:	9a 85       	ldd	r25, Y+10	; 0x0a
    4b98:	03 96       	adiw	r24, 0x03	; 3
    4b9a:	fc 01       	movw	r30, r24
    4b9c:	80 81       	ld	r24, Z
    4b9e:	88 0f       	add	r24, r24
    4ba0:	88 0f       	add	r24, r24
    4ba2:	88 0f       	add	r24, r24
    4ba4:	8c 93       	st	X, r24
    4ba6:	af ee       	ldi	r26, 0xEF	; 239
    4ba8:	b0 e0       	ldi	r27, 0x00	; 0
    4baa:	ef ee       	ldi	r30, 0xEF	; 239
    4bac:	f0 e0       	ldi	r31, 0x00	; 0
    4bae:	80 81       	ld	r24, Z
    4bb0:	80 61       	ori	r24, 0x10	; 16
    4bb2:	8c 93       	st	X, r24
    4bb4:	28 c0       	rjmp	.+80     	; 0x4c06 <can_cmd+0x9ce>
          else              { Can_set_std_id(cmd->id.std);}
    4bb6:	a3 ef       	ldi	r26, 0xF3	; 243
    4bb8:	b0 e0       	ldi	r27, 0x00	; 0
    4bba:	89 85       	ldd	r24, Y+9	; 0x09
    4bbc:	9a 85       	ldd	r25, Y+10	; 0x0a
    4bbe:	03 96       	adiw	r24, 0x03	; 3
    4bc0:	fc 01       	movw	r30, r24
    4bc2:	31 96       	adiw	r30, 0x01	; 1
    4bc4:	80 81       	ld	r24, Z
    4bc6:	28 2f       	mov	r18, r24
    4bc8:	22 95       	swap	r18
    4bca:	22 0f       	add	r18, r18
    4bcc:	20 7e       	andi	r18, 0xE0	; 224
    4bce:	89 85       	ldd	r24, Y+9	; 0x09
    4bd0:	9a 85       	ldd	r25, Y+10	; 0x0a
    4bd2:	03 96       	adiw	r24, 0x03	; 3
    4bd4:	fc 01       	movw	r30, r24
    4bd6:	80 81       	ld	r24, Z
    4bd8:	86 95       	lsr	r24
    4bda:	86 95       	lsr	r24
    4bdc:	86 95       	lsr	r24
    4bde:	82 0f       	add	r24, r18
    4be0:	8c 93       	st	X, r24
    4be2:	a2 ef       	ldi	r26, 0xF2	; 242
    4be4:	b0 e0       	ldi	r27, 0x00	; 0
    4be6:	89 85       	ldd	r24, Y+9	; 0x09
    4be8:	9a 85       	ldd	r25, Y+10	; 0x0a
    4bea:	03 96       	adiw	r24, 0x03	; 3
    4bec:	fc 01       	movw	r30, r24
    4bee:	80 81       	ld	r24, Z
    4bf0:	82 95       	swap	r24
    4bf2:	88 0f       	add	r24, r24
    4bf4:	80 7e       	andi	r24, 0xE0	; 224
    4bf6:	8c 93       	st	X, r24
    4bf8:	af ee       	ldi	r26, 0xEF	; 239
    4bfa:	b0 e0       	ldi	r27, 0x00	; 0
    4bfc:	ef ee       	ldi	r30, 0xEF	; 239
    4bfe:	f0 e0       	ldi	r31, 0x00	; 0
    4c00:	80 81       	ld	r24, Z
    4c02:	8f 7e       	andi	r24, 0xEF	; 239
    4c04:	8c 93       	st	X, r24
          u32_temp=~0; Can_set_ext_msk(u32_temp);
    4c06:	8f ef       	ldi	r24, 0xFF	; 255
    4c08:	9f ef       	ldi	r25, 0xFF	; 255
    4c0a:	af ef       	ldi	r26, 0xFF	; 255
    4c0c:	bf ef       	ldi	r27, 0xFF	; 255
    4c0e:	8d 83       	std	Y+5, r24	; 0x05
    4c10:	9e 83       	std	Y+6, r25	; 0x06
    4c12:	af 83       	std	Y+7, r26	; 0x07
    4c14:	b8 87       	std	Y+8, r27	; 0x08
    4c16:	a7 ef       	ldi	r26, 0xF7	; 247
    4c18:	b0 e0       	ldi	r27, 0x00	; 0
    4c1a:	ce 01       	movw	r24, r28
    4c1c:	05 96       	adiw	r24, 0x05	; 5
    4c1e:	fc 01       	movw	r30, r24
    4c20:	33 96       	adiw	r30, 0x03	; 3
    4c22:	80 81       	ld	r24, Z
    4c24:	28 2f       	mov	r18, r24
    4c26:	22 0f       	add	r18, r18
    4c28:	22 0f       	add	r18, r18
    4c2a:	22 0f       	add	r18, r18
    4c2c:	ce 01       	movw	r24, r28
    4c2e:	05 96       	adiw	r24, 0x05	; 5
    4c30:	fc 01       	movw	r30, r24
    4c32:	32 96       	adiw	r30, 0x02	; 2
    4c34:	80 81       	ld	r24, Z
    4c36:	82 95       	swap	r24
    4c38:	86 95       	lsr	r24
    4c3a:	87 70       	andi	r24, 0x07	; 7
    4c3c:	82 0f       	add	r24, r18
    4c3e:	8c 93       	st	X, r24
    4c40:	a6 ef       	ldi	r26, 0xF6	; 246
    4c42:	b0 e0       	ldi	r27, 0x00	; 0
    4c44:	ce 01       	movw	r24, r28
    4c46:	05 96       	adiw	r24, 0x05	; 5
    4c48:	fc 01       	movw	r30, r24
    4c4a:	32 96       	adiw	r30, 0x02	; 2
    4c4c:	80 81       	ld	r24, Z
    4c4e:	28 2f       	mov	r18, r24
    4c50:	22 0f       	add	r18, r18
    4c52:	22 0f       	add	r18, r18
    4c54:	22 0f       	add	r18, r18
    4c56:	ce 01       	movw	r24, r28
    4c58:	05 96       	adiw	r24, 0x05	; 5
    4c5a:	fc 01       	movw	r30, r24
    4c5c:	31 96       	adiw	r30, 0x01	; 1
    4c5e:	80 81       	ld	r24, Z
    4c60:	82 95       	swap	r24
    4c62:	86 95       	lsr	r24
    4c64:	87 70       	andi	r24, 0x07	; 7
    4c66:	82 0f       	add	r24, r18
    4c68:	8c 93       	st	X, r24
    4c6a:	a5 ef       	ldi	r26, 0xF5	; 245
    4c6c:	b0 e0       	ldi	r27, 0x00	; 0
    4c6e:	ce 01       	movw	r24, r28
    4c70:	05 96       	adiw	r24, 0x05	; 5
    4c72:	fc 01       	movw	r30, r24
    4c74:	31 96       	adiw	r30, 0x01	; 1
    4c76:	80 81       	ld	r24, Z
    4c78:	98 2f       	mov	r25, r24
    4c7a:	99 0f       	add	r25, r25
    4c7c:	99 0f       	add	r25, r25
    4c7e:	99 0f       	add	r25, r25
    4c80:	fe 01       	movw	r30, r28
    4c82:	35 96       	adiw	r30, 0x05	; 5
    4c84:	80 81       	ld	r24, Z
    4c86:	82 95       	swap	r24
    4c88:	86 95       	lsr	r24
    4c8a:	87 70       	andi	r24, 0x07	; 7
    4c8c:	89 0f       	add	r24, r25
    4c8e:	8c 93       	st	X, r24
    4c90:	a4 ef       	ldi	r26, 0xF4	; 244
    4c92:	b0 e0       	ldi	r27, 0x00	; 0
    4c94:	fe 01       	movw	r30, r28
    4c96:	35 96       	adiw	r30, 0x05	; 5
    4c98:	80 81       	ld	r24, Z
    4c9a:	88 0f       	add	r24, r24
    4c9c:	88 0f       	add	r24, r24
    4c9e:	88 0f       	add	r24, r24
    4ca0:	8c 93       	st	X, r24
          Can_set_dlc(cmd->dlc);
    4ca2:	af ee       	ldi	r26, 0xEF	; 239
    4ca4:	b0 e0       	ldi	r27, 0x00	; 0
    4ca6:	ef ee       	ldi	r30, 0xEF	; 239
    4ca8:	f0 e0       	ldi	r31, 0x00	; 0
    4caa:	90 81       	ld	r25, Z
    4cac:	e9 85       	ldd	r30, Y+9	; 0x09
    4cae:	fa 85       	ldd	r31, Y+10	; 0x0a
    4cb0:	87 81       	ldd	r24, Z+7	; 0x07
    4cb2:	89 2b       	or	r24, r25
    4cb4:	8c 93       	st	X, r24
          Can_clear_rtrmsk();
    4cb6:	a4 ef       	ldi	r26, 0xF4	; 244
    4cb8:	b0 e0       	ldi	r27, 0x00	; 0
    4cba:	e4 ef       	ldi	r30, 0xF4	; 244
    4cbc:	f0 e0       	ldi	r31, 0x00	; 0
    4cbe:	80 81       	ld	r24, Z
    4cc0:	8b 7f       	andi	r24, 0xFB	; 251
    4cc2:	8c 93       	st	X, r24
          Can_set_idemsk();
    4cc4:	a4 ef       	ldi	r26, 0xF4	; 244
    4cc6:	b0 e0       	ldi	r27, 0x00	; 0
    4cc8:	e4 ef       	ldi	r30, 0xF4	; 244
    4cca:	f0 e0       	ldi	r31, 0x00	; 0
    4ccc:	80 81       	ld	r24, Z
    4cce:	81 60       	ori	r24, 0x01	; 1
    4cd0:	8c 93       	st	X, r24
          Can_config_rx();       
    4cd2:	af ee       	ldi	r26, 0xEF	; 239
    4cd4:	b0 e0       	ldi	r27, 0x00	; 0
    4cd6:	ef ee       	ldi	r30, 0xEF	; 239
    4cd8:	f0 e0       	ldi	r31, 0x00	; 0
    4cda:	90 81       	ld	r25, Z
    4cdc:	8f e3       	ldi	r24, 0x3F	; 63
    4cde:	89 23       	and	r24, r25
    4ce0:	8c 93       	st	X, r24
    4ce2:	af ee       	ldi	r26, 0xEF	; 239
    4ce4:	b0 e0       	ldi	r27, 0x00	; 0
    4ce6:	ef ee       	ldi	r30, 0xEF	; 239
    4ce8:	f0 e0       	ldi	r31, 0x00	; 0
    4cea:	80 81       	ld	r24, Z
    4cec:	80 68       	ori	r24, 0x80	; 128
    4cee:	8c 93       	st	X, r24
          break;
    4cf0:	e0 c3       	rjmp	.+1984   	; 0x54b2 <can_cmd+0x127a>
        //------------      
        case CMD_RX_DATA_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    4cf2:	e9 85       	ldd	r30, Y+9	; 0x09
    4cf4:	fa 85       	ldd	r31, Y+10	; 0x0a
    4cf6:	84 85       	ldd	r24, Z+12	; 0x0c
    4cf8:	88 23       	and	r24, r24
    4cfa:	09 f4       	brne	.+2      	; 0x4cfe <can_cmd+0xac6>
    4cfc:	57 c0       	rjmp	.+174    	; 0x4dac <can_cmd+0xb74>
    4cfe:	a3 ef       	ldi	r26, 0xF3	; 243
    4d00:	b0 e0       	ldi	r27, 0x00	; 0
    4d02:	89 85       	ldd	r24, Y+9	; 0x09
    4d04:	9a 85       	ldd	r25, Y+10	; 0x0a
    4d06:	03 96       	adiw	r24, 0x03	; 3
    4d08:	fc 01       	movw	r30, r24
    4d0a:	33 96       	adiw	r30, 0x03	; 3
    4d0c:	80 81       	ld	r24, Z
    4d0e:	28 2f       	mov	r18, r24
    4d10:	22 0f       	add	r18, r18
    4d12:	22 0f       	add	r18, r18
    4d14:	22 0f       	add	r18, r18
    4d16:	89 85       	ldd	r24, Y+9	; 0x09
    4d18:	9a 85       	ldd	r25, Y+10	; 0x0a
    4d1a:	03 96       	adiw	r24, 0x03	; 3
    4d1c:	fc 01       	movw	r30, r24
    4d1e:	32 96       	adiw	r30, 0x02	; 2
    4d20:	80 81       	ld	r24, Z
    4d22:	82 95       	swap	r24
    4d24:	86 95       	lsr	r24
    4d26:	87 70       	andi	r24, 0x07	; 7
    4d28:	82 0f       	add	r24, r18
    4d2a:	8c 93       	st	X, r24
    4d2c:	a2 ef       	ldi	r26, 0xF2	; 242
    4d2e:	b0 e0       	ldi	r27, 0x00	; 0
    4d30:	89 85       	ldd	r24, Y+9	; 0x09
    4d32:	9a 85       	ldd	r25, Y+10	; 0x0a
    4d34:	03 96       	adiw	r24, 0x03	; 3
    4d36:	fc 01       	movw	r30, r24
    4d38:	32 96       	adiw	r30, 0x02	; 2
    4d3a:	80 81       	ld	r24, Z
    4d3c:	28 2f       	mov	r18, r24
    4d3e:	22 0f       	add	r18, r18
    4d40:	22 0f       	add	r18, r18
    4d42:	22 0f       	add	r18, r18
    4d44:	89 85       	ldd	r24, Y+9	; 0x09
    4d46:	9a 85       	ldd	r25, Y+10	; 0x0a
    4d48:	03 96       	adiw	r24, 0x03	; 3
    4d4a:	fc 01       	movw	r30, r24
    4d4c:	31 96       	adiw	r30, 0x01	; 1
    4d4e:	80 81       	ld	r24, Z
    4d50:	82 95       	swap	r24
    4d52:	86 95       	lsr	r24
    4d54:	87 70       	andi	r24, 0x07	; 7
    4d56:	82 0f       	add	r24, r18
    4d58:	8c 93       	st	X, r24
    4d5a:	a1 ef       	ldi	r26, 0xF1	; 241
    4d5c:	b0 e0       	ldi	r27, 0x00	; 0
    4d5e:	89 85       	ldd	r24, Y+9	; 0x09
    4d60:	9a 85       	ldd	r25, Y+10	; 0x0a
    4d62:	03 96       	adiw	r24, 0x03	; 3
    4d64:	fc 01       	movw	r30, r24
    4d66:	31 96       	adiw	r30, 0x01	; 1
    4d68:	80 81       	ld	r24, Z
    4d6a:	28 2f       	mov	r18, r24
    4d6c:	22 0f       	add	r18, r18
    4d6e:	22 0f       	add	r18, r18
    4d70:	22 0f       	add	r18, r18
    4d72:	89 85       	ldd	r24, Y+9	; 0x09
    4d74:	9a 85       	ldd	r25, Y+10	; 0x0a
    4d76:	03 96       	adiw	r24, 0x03	; 3
    4d78:	fc 01       	movw	r30, r24
    4d7a:	80 81       	ld	r24, Z
    4d7c:	82 95       	swap	r24
    4d7e:	86 95       	lsr	r24
    4d80:	87 70       	andi	r24, 0x07	; 7
    4d82:	82 0f       	add	r24, r18
    4d84:	8c 93       	st	X, r24
    4d86:	a0 ef       	ldi	r26, 0xF0	; 240
    4d88:	b0 e0       	ldi	r27, 0x00	; 0
    4d8a:	89 85       	ldd	r24, Y+9	; 0x09
    4d8c:	9a 85       	ldd	r25, Y+10	; 0x0a
    4d8e:	03 96       	adiw	r24, 0x03	; 3
    4d90:	fc 01       	movw	r30, r24
    4d92:	80 81       	ld	r24, Z
    4d94:	88 0f       	add	r24, r24
    4d96:	88 0f       	add	r24, r24
    4d98:	88 0f       	add	r24, r24
    4d9a:	8c 93       	st	X, r24
    4d9c:	af ee       	ldi	r26, 0xEF	; 239
    4d9e:	b0 e0       	ldi	r27, 0x00	; 0
    4da0:	ef ee       	ldi	r30, 0xEF	; 239
    4da2:	f0 e0       	ldi	r31, 0x00	; 0
    4da4:	80 81       	ld	r24, Z
    4da6:	80 61       	ori	r24, 0x10	; 16
    4da8:	8c 93       	st	X, r24
    4daa:	28 c0       	rjmp	.+80     	; 0x4dfc <can_cmd+0xbc4>
          else              { Can_set_std_id(cmd->id.std);}
    4dac:	a3 ef       	ldi	r26, 0xF3	; 243
    4dae:	b0 e0       	ldi	r27, 0x00	; 0
    4db0:	89 85       	ldd	r24, Y+9	; 0x09
    4db2:	9a 85       	ldd	r25, Y+10	; 0x0a
    4db4:	03 96       	adiw	r24, 0x03	; 3
    4db6:	fc 01       	movw	r30, r24
    4db8:	31 96       	adiw	r30, 0x01	; 1
    4dba:	80 81       	ld	r24, Z
    4dbc:	28 2f       	mov	r18, r24
    4dbe:	22 95       	swap	r18
    4dc0:	22 0f       	add	r18, r18
    4dc2:	20 7e       	andi	r18, 0xE0	; 224
    4dc4:	89 85       	ldd	r24, Y+9	; 0x09
    4dc6:	9a 85       	ldd	r25, Y+10	; 0x0a
    4dc8:	03 96       	adiw	r24, 0x03	; 3
    4dca:	fc 01       	movw	r30, r24
    4dcc:	80 81       	ld	r24, Z
    4dce:	86 95       	lsr	r24
    4dd0:	86 95       	lsr	r24
    4dd2:	86 95       	lsr	r24
    4dd4:	82 0f       	add	r24, r18
    4dd6:	8c 93       	st	X, r24
    4dd8:	a2 ef       	ldi	r26, 0xF2	; 242
    4dda:	b0 e0       	ldi	r27, 0x00	; 0
    4ddc:	89 85       	ldd	r24, Y+9	; 0x09
    4dde:	9a 85       	ldd	r25, Y+10	; 0x0a
    4de0:	03 96       	adiw	r24, 0x03	; 3
    4de2:	fc 01       	movw	r30, r24
    4de4:	80 81       	ld	r24, Z
    4de6:	82 95       	swap	r24
    4de8:	88 0f       	add	r24, r24
    4dea:	80 7e       	andi	r24, 0xE0	; 224
    4dec:	8c 93       	st	X, r24
    4dee:	af ee       	ldi	r26, 0xEF	; 239
    4df0:	b0 e0       	ldi	r27, 0x00	; 0
    4df2:	ef ee       	ldi	r30, 0xEF	; 239
    4df4:	f0 e0       	ldi	r31, 0x00	; 0
    4df6:	80 81       	ld	r24, Z
    4df8:	8f 7e       	andi	r24, 0xEF	; 239
    4dfa:	8c 93       	st	X, r24
          u32_temp=~0; Can_set_ext_msk(u32_temp);
    4dfc:	8f ef       	ldi	r24, 0xFF	; 255
    4dfe:	9f ef       	ldi	r25, 0xFF	; 255
    4e00:	af ef       	ldi	r26, 0xFF	; 255
    4e02:	bf ef       	ldi	r27, 0xFF	; 255
    4e04:	8d 83       	std	Y+5, r24	; 0x05
    4e06:	9e 83       	std	Y+6, r25	; 0x06
    4e08:	af 83       	std	Y+7, r26	; 0x07
    4e0a:	b8 87       	std	Y+8, r27	; 0x08
    4e0c:	a7 ef       	ldi	r26, 0xF7	; 247
    4e0e:	b0 e0       	ldi	r27, 0x00	; 0
    4e10:	ce 01       	movw	r24, r28
    4e12:	05 96       	adiw	r24, 0x05	; 5
    4e14:	fc 01       	movw	r30, r24
    4e16:	33 96       	adiw	r30, 0x03	; 3
    4e18:	80 81       	ld	r24, Z
    4e1a:	28 2f       	mov	r18, r24
    4e1c:	22 0f       	add	r18, r18
    4e1e:	22 0f       	add	r18, r18
    4e20:	22 0f       	add	r18, r18
    4e22:	ce 01       	movw	r24, r28
    4e24:	05 96       	adiw	r24, 0x05	; 5
    4e26:	fc 01       	movw	r30, r24
    4e28:	32 96       	adiw	r30, 0x02	; 2
    4e2a:	80 81       	ld	r24, Z
    4e2c:	82 95       	swap	r24
    4e2e:	86 95       	lsr	r24
    4e30:	87 70       	andi	r24, 0x07	; 7
    4e32:	82 0f       	add	r24, r18
    4e34:	8c 93       	st	X, r24
    4e36:	a6 ef       	ldi	r26, 0xF6	; 246
    4e38:	b0 e0       	ldi	r27, 0x00	; 0
    4e3a:	ce 01       	movw	r24, r28
    4e3c:	05 96       	adiw	r24, 0x05	; 5
    4e3e:	fc 01       	movw	r30, r24
    4e40:	32 96       	adiw	r30, 0x02	; 2
    4e42:	80 81       	ld	r24, Z
    4e44:	28 2f       	mov	r18, r24
    4e46:	22 0f       	add	r18, r18
    4e48:	22 0f       	add	r18, r18
    4e4a:	22 0f       	add	r18, r18
    4e4c:	ce 01       	movw	r24, r28
    4e4e:	05 96       	adiw	r24, 0x05	; 5
    4e50:	fc 01       	movw	r30, r24
    4e52:	31 96       	adiw	r30, 0x01	; 1
    4e54:	80 81       	ld	r24, Z
    4e56:	82 95       	swap	r24
    4e58:	86 95       	lsr	r24
    4e5a:	87 70       	andi	r24, 0x07	; 7
    4e5c:	82 0f       	add	r24, r18
    4e5e:	8c 93       	st	X, r24
    4e60:	a5 ef       	ldi	r26, 0xF5	; 245
    4e62:	b0 e0       	ldi	r27, 0x00	; 0
    4e64:	ce 01       	movw	r24, r28
    4e66:	05 96       	adiw	r24, 0x05	; 5
    4e68:	fc 01       	movw	r30, r24
    4e6a:	31 96       	adiw	r30, 0x01	; 1
    4e6c:	80 81       	ld	r24, Z
    4e6e:	98 2f       	mov	r25, r24
    4e70:	99 0f       	add	r25, r25
    4e72:	99 0f       	add	r25, r25
    4e74:	99 0f       	add	r25, r25
    4e76:	fe 01       	movw	r30, r28
    4e78:	35 96       	adiw	r30, 0x05	; 5
    4e7a:	80 81       	ld	r24, Z
    4e7c:	82 95       	swap	r24
    4e7e:	86 95       	lsr	r24
    4e80:	87 70       	andi	r24, 0x07	; 7
    4e82:	89 0f       	add	r24, r25
    4e84:	8c 93       	st	X, r24
    4e86:	a4 ef       	ldi	r26, 0xF4	; 244
    4e88:	b0 e0       	ldi	r27, 0x00	; 0
    4e8a:	fe 01       	movw	r30, r28
    4e8c:	35 96       	adiw	r30, 0x05	; 5
    4e8e:	80 81       	ld	r24, Z
    4e90:	88 0f       	add	r24, r24
    4e92:	88 0f       	add	r24, r24
    4e94:	88 0f       	add	r24, r24
    4e96:	8c 93       	st	X, r24
          Can_set_dlc(cmd->dlc);
    4e98:	af ee       	ldi	r26, 0xEF	; 239
    4e9a:	b0 e0       	ldi	r27, 0x00	; 0
    4e9c:	ef ee       	ldi	r30, 0xEF	; 239
    4e9e:	f0 e0       	ldi	r31, 0x00	; 0
    4ea0:	90 81       	ld	r25, Z
    4ea2:	e9 85       	ldd	r30, Y+9	; 0x09
    4ea4:	fa 85       	ldd	r31, Y+10	; 0x0a
    4ea6:	87 81       	ldd	r24, Z+7	; 0x07
    4ea8:	89 2b       	or	r24, r25
    4eaa:	8c 93       	st	X, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    4eac:	e9 85       	ldd	r30, Y+9	; 0x09
    4eae:	fa 85       	ldd	r31, Y+10	; 0x0a
    4eb0:	13 86       	std	Z+11, r1	; 0x0b
    4eb2:	a4 ef       	ldi	r26, 0xF4	; 244
    4eb4:	b0 e0       	ldi	r27, 0x00	; 0
    4eb6:	e4 ef       	ldi	r30, 0xF4	; 244
    4eb8:	f0 e0       	ldi	r31, 0x00	; 0
    4eba:	80 81       	ld	r24, Z
    4ebc:	84 60       	ori	r24, 0x04	; 4
    4ebe:	8c 93       	st	X, r24
    4ec0:	a0 ef       	ldi	r26, 0xF0	; 240
    4ec2:	b0 e0       	ldi	r27, 0x00	; 0
    4ec4:	e0 ef       	ldi	r30, 0xF0	; 240
    4ec6:	f0 e0       	ldi	r31, 0x00	; 0
    4ec8:	80 81       	ld	r24, Z
    4eca:	8b 7f       	andi	r24, 0xFB	; 251
    4ecc:	8c 93       	st	X, r24
          Can_set_idemsk();
    4ece:	a4 ef       	ldi	r26, 0xF4	; 244
    4ed0:	b0 e0       	ldi	r27, 0x00	; 0
    4ed2:	e4 ef       	ldi	r30, 0xF4	; 244
    4ed4:	f0 e0       	ldi	r31, 0x00	; 0
    4ed6:	80 81       	ld	r24, Z
    4ed8:	81 60       	ori	r24, 0x01	; 1
    4eda:	8c 93       	st	X, r24
          Can_config_rx();       
    4edc:	af ee       	ldi	r26, 0xEF	; 239
    4ede:	b0 e0       	ldi	r27, 0x00	; 0
    4ee0:	ef ee       	ldi	r30, 0xEF	; 239
    4ee2:	f0 e0       	ldi	r31, 0x00	; 0
    4ee4:	90 81       	ld	r25, Z
    4ee6:	8f e3       	ldi	r24, 0x3F	; 63
    4ee8:	89 23       	and	r24, r25
    4eea:	8c 93       	st	X, r24
    4eec:	af ee       	ldi	r26, 0xEF	; 239
    4eee:	b0 e0       	ldi	r27, 0x00	; 0
    4ef0:	ef ee       	ldi	r30, 0xEF	; 239
    4ef2:	f0 e0       	ldi	r31, 0x00	; 0
    4ef4:	80 81       	ld	r24, Z
    4ef6:	80 68       	ori	r24, 0x80	; 128
    4ef8:	8c 93       	st	X, r24
          break;
    4efa:	db c2       	rjmp	.+1462   	; 0x54b2 <can_cmd+0x127a>
        //------------      
        case CMD_RX_REMOTE_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    4efc:	e9 85       	ldd	r30, Y+9	; 0x09
    4efe:	fa 85       	ldd	r31, Y+10	; 0x0a
    4f00:	84 85       	ldd	r24, Z+12	; 0x0c
    4f02:	88 23       	and	r24, r24
    4f04:	09 f4       	brne	.+2      	; 0x4f08 <can_cmd+0xcd0>
    4f06:	57 c0       	rjmp	.+174    	; 0x4fb6 <can_cmd+0xd7e>
    4f08:	a3 ef       	ldi	r26, 0xF3	; 243
    4f0a:	b0 e0       	ldi	r27, 0x00	; 0
    4f0c:	89 85       	ldd	r24, Y+9	; 0x09
    4f0e:	9a 85       	ldd	r25, Y+10	; 0x0a
    4f10:	03 96       	adiw	r24, 0x03	; 3
    4f12:	fc 01       	movw	r30, r24
    4f14:	33 96       	adiw	r30, 0x03	; 3
    4f16:	80 81       	ld	r24, Z
    4f18:	28 2f       	mov	r18, r24
    4f1a:	22 0f       	add	r18, r18
    4f1c:	22 0f       	add	r18, r18
    4f1e:	22 0f       	add	r18, r18
    4f20:	89 85       	ldd	r24, Y+9	; 0x09
    4f22:	9a 85       	ldd	r25, Y+10	; 0x0a
    4f24:	03 96       	adiw	r24, 0x03	; 3
    4f26:	fc 01       	movw	r30, r24
    4f28:	32 96       	adiw	r30, 0x02	; 2
    4f2a:	80 81       	ld	r24, Z
    4f2c:	82 95       	swap	r24
    4f2e:	86 95       	lsr	r24
    4f30:	87 70       	andi	r24, 0x07	; 7
    4f32:	82 0f       	add	r24, r18
    4f34:	8c 93       	st	X, r24
    4f36:	a2 ef       	ldi	r26, 0xF2	; 242
    4f38:	b0 e0       	ldi	r27, 0x00	; 0
    4f3a:	89 85       	ldd	r24, Y+9	; 0x09
    4f3c:	9a 85       	ldd	r25, Y+10	; 0x0a
    4f3e:	03 96       	adiw	r24, 0x03	; 3
    4f40:	fc 01       	movw	r30, r24
    4f42:	32 96       	adiw	r30, 0x02	; 2
    4f44:	80 81       	ld	r24, Z
    4f46:	28 2f       	mov	r18, r24
    4f48:	22 0f       	add	r18, r18
    4f4a:	22 0f       	add	r18, r18
    4f4c:	22 0f       	add	r18, r18
    4f4e:	89 85       	ldd	r24, Y+9	; 0x09
    4f50:	9a 85       	ldd	r25, Y+10	; 0x0a
    4f52:	03 96       	adiw	r24, 0x03	; 3
    4f54:	fc 01       	movw	r30, r24
    4f56:	31 96       	adiw	r30, 0x01	; 1
    4f58:	80 81       	ld	r24, Z
    4f5a:	82 95       	swap	r24
    4f5c:	86 95       	lsr	r24
    4f5e:	87 70       	andi	r24, 0x07	; 7
    4f60:	82 0f       	add	r24, r18
    4f62:	8c 93       	st	X, r24
    4f64:	a1 ef       	ldi	r26, 0xF1	; 241
    4f66:	b0 e0       	ldi	r27, 0x00	; 0
    4f68:	89 85       	ldd	r24, Y+9	; 0x09
    4f6a:	9a 85       	ldd	r25, Y+10	; 0x0a
    4f6c:	03 96       	adiw	r24, 0x03	; 3
    4f6e:	fc 01       	movw	r30, r24
    4f70:	31 96       	adiw	r30, 0x01	; 1
    4f72:	80 81       	ld	r24, Z
    4f74:	28 2f       	mov	r18, r24
    4f76:	22 0f       	add	r18, r18
    4f78:	22 0f       	add	r18, r18
    4f7a:	22 0f       	add	r18, r18
    4f7c:	89 85       	ldd	r24, Y+9	; 0x09
    4f7e:	9a 85       	ldd	r25, Y+10	; 0x0a
    4f80:	03 96       	adiw	r24, 0x03	; 3
    4f82:	fc 01       	movw	r30, r24
    4f84:	80 81       	ld	r24, Z
    4f86:	82 95       	swap	r24
    4f88:	86 95       	lsr	r24
    4f8a:	87 70       	andi	r24, 0x07	; 7
    4f8c:	82 0f       	add	r24, r18
    4f8e:	8c 93       	st	X, r24
    4f90:	a0 ef       	ldi	r26, 0xF0	; 240
    4f92:	b0 e0       	ldi	r27, 0x00	; 0
    4f94:	89 85       	ldd	r24, Y+9	; 0x09
    4f96:	9a 85       	ldd	r25, Y+10	; 0x0a
    4f98:	03 96       	adiw	r24, 0x03	; 3
    4f9a:	fc 01       	movw	r30, r24
    4f9c:	80 81       	ld	r24, Z
    4f9e:	88 0f       	add	r24, r24
    4fa0:	88 0f       	add	r24, r24
    4fa2:	88 0f       	add	r24, r24
    4fa4:	8c 93       	st	X, r24
    4fa6:	af ee       	ldi	r26, 0xEF	; 239
    4fa8:	b0 e0       	ldi	r27, 0x00	; 0
    4faa:	ef ee       	ldi	r30, 0xEF	; 239
    4fac:	f0 e0       	ldi	r31, 0x00	; 0
    4fae:	80 81       	ld	r24, Z
    4fb0:	80 61       	ori	r24, 0x10	; 16
    4fb2:	8c 93       	st	X, r24
    4fb4:	28 c0       	rjmp	.+80     	; 0x5006 <can_cmd+0xdce>
          else              { Can_set_std_id(cmd->id.std);}
    4fb6:	a3 ef       	ldi	r26, 0xF3	; 243
    4fb8:	b0 e0       	ldi	r27, 0x00	; 0
    4fba:	89 85       	ldd	r24, Y+9	; 0x09
    4fbc:	9a 85       	ldd	r25, Y+10	; 0x0a
    4fbe:	03 96       	adiw	r24, 0x03	; 3
    4fc0:	fc 01       	movw	r30, r24
    4fc2:	31 96       	adiw	r30, 0x01	; 1
    4fc4:	80 81       	ld	r24, Z
    4fc6:	28 2f       	mov	r18, r24
    4fc8:	22 95       	swap	r18
    4fca:	22 0f       	add	r18, r18
    4fcc:	20 7e       	andi	r18, 0xE0	; 224
    4fce:	89 85       	ldd	r24, Y+9	; 0x09
    4fd0:	9a 85       	ldd	r25, Y+10	; 0x0a
    4fd2:	03 96       	adiw	r24, 0x03	; 3
    4fd4:	fc 01       	movw	r30, r24
    4fd6:	80 81       	ld	r24, Z
    4fd8:	86 95       	lsr	r24
    4fda:	86 95       	lsr	r24
    4fdc:	86 95       	lsr	r24
    4fde:	82 0f       	add	r24, r18
    4fe0:	8c 93       	st	X, r24
    4fe2:	a2 ef       	ldi	r26, 0xF2	; 242
    4fe4:	b0 e0       	ldi	r27, 0x00	; 0
    4fe6:	89 85       	ldd	r24, Y+9	; 0x09
    4fe8:	9a 85       	ldd	r25, Y+10	; 0x0a
    4fea:	03 96       	adiw	r24, 0x03	; 3
    4fec:	fc 01       	movw	r30, r24
    4fee:	80 81       	ld	r24, Z
    4ff0:	82 95       	swap	r24
    4ff2:	88 0f       	add	r24, r24
    4ff4:	80 7e       	andi	r24, 0xE0	; 224
    4ff6:	8c 93       	st	X, r24
    4ff8:	af ee       	ldi	r26, 0xEF	; 239
    4ffa:	b0 e0       	ldi	r27, 0x00	; 0
    4ffc:	ef ee       	ldi	r30, 0xEF	; 239
    4ffe:	f0 e0       	ldi	r31, 0x00	; 0
    5000:	80 81       	ld	r24, Z
    5002:	8f 7e       	andi	r24, 0xEF	; 239
    5004:	8c 93       	st	X, r24
          u32_temp=~0; Can_set_ext_msk(u32_temp);
    5006:	8f ef       	ldi	r24, 0xFF	; 255
    5008:	9f ef       	ldi	r25, 0xFF	; 255
    500a:	af ef       	ldi	r26, 0xFF	; 255
    500c:	bf ef       	ldi	r27, 0xFF	; 255
    500e:	8d 83       	std	Y+5, r24	; 0x05
    5010:	9e 83       	std	Y+6, r25	; 0x06
    5012:	af 83       	std	Y+7, r26	; 0x07
    5014:	b8 87       	std	Y+8, r27	; 0x08
    5016:	a7 ef       	ldi	r26, 0xF7	; 247
    5018:	b0 e0       	ldi	r27, 0x00	; 0
    501a:	ce 01       	movw	r24, r28
    501c:	05 96       	adiw	r24, 0x05	; 5
    501e:	fc 01       	movw	r30, r24
    5020:	33 96       	adiw	r30, 0x03	; 3
    5022:	80 81       	ld	r24, Z
    5024:	28 2f       	mov	r18, r24
    5026:	22 0f       	add	r18, r18
    5028:	22 0f       	add	r18, r18
    502a:	22 0f       	add	r18, r18
    502c:	ce 01       	movw	r24, r28
    502e:	05 96       	adiw	r24, 0x05	; 5
    5030:	fc 01       	movw	r30, r24
    5032:	32 96       	adiw	r30, 0x02	; 2
    5034:	80 81       	ld	r24, Z
    5036:	82 95       	swap	r24
    5038:	86 95       	lsr	r24
    503a:	87 70       	andi	r24, 0x07	; 7
    503c:	82 0f       	add	r24, r18
    503e:	8c 93       	st	X, r24
    5040:	a6 ef       	ldi	r26, 0xF6	; 246
    5042:	b0 e0       	ldi	r27, 0x00	; 0
    5044:	ce 01       	movw	r24, r28
    5046:	05 96       	adiw	r24, 0x05	; 5
    5048:	fc 01       	movw	r30, r24
    504a:	32 96       	adiw	r30, 0x02	; 2
    504c:	80 81       	ld	r24, Z
    504e:	28 2f       	mov	r18, r24
    5050:	22 0f       	add	r18, r18
    5052:	22 0f       	add	r18, r18
    5054:	22 0f       	add	r18, r18
    5056:	ce 01       	movw	r24, r28
    5058:	05 96       	adiw	r24, 0x05	; 5
    505a:	fc 01       	movw	r30, r24
    505c:	31 96       	adiw	r30, 0x01	; 1
    505e:	80 81       	ld	r24, Z
    5060:	82 95       	swap	r24
    5062:	86 95       	lsr	r24
    5064:	87 70       	andi	r24, 0x07	; 7
    5066:	82 0f       	add	r24, r18
    5068:	8c 93       	st	X, r24
    506a:	a5 ef       	ldi	r26, 0xF5	; 245
    506c:	b0 e0       	ldi	r27, 0x00	; 0
    506e:	ce 01       	movw	r24, r28
    5070:	05 96       	adiw	r24, 0x05	; 5
    5072:	fc 01       	movw	r30, r24
    5074:	31 96       	adiw	r30, 0x01	; 1
    5076:	80 81       	ld	r24, Z
    5078:	98 2f       	mov	r25, r24
    507a:	99 0f       	add	r25, r25
    507c:	99 0f       	add	r25, r25
    507e:	99 0f       	add	r25, r25
    5080:	fe 01       	movw	r30, r28
    5082:	35 96       	adiw	r30, 0x05	; 5
    5084:	80 81       	ld	r24, Z
    5086:	82 95       	swap	r24
    5088:	86 95       	lsr	r24
    508a:	87 70       	andi	r24, 0x07	; 7
    508c:	89 0f       	add	r24, r25
    508e:	8c 93       	st	X, r24
    5090:	a4 ef       	ldi	r26, 0xF4	; 244
    5092:	b0 e0       	ldi	r27, 0x00	; 0
    5094:	fe 01       	movw	r30, r28
    5096:	35 96       	adiw	r30, 0x05	; 5
    5098:	80 81       	ld	r24, Z
    509a:	88 0f       	add	r24, r24
    509c:	88 0f       	add	r24, r24
    509e:	88 0f       	add	r24, r24
    50a0:	8c 93       	st	X, r24
          Can_set_dlc(cmd->dlc);
    50a2:	af ee       	ldi	r26, 0xEF	; 239
    50a4:	b0 e0       	ldi	r27, 0x00	; 0
    50a6:	ef ee       	ldi	r30, 0xEF	; 239
    50a8:	f0 e0       	ldi	r31, 0x00	; 0
    50aa:	90 81       	ld	r25, Z
    50ac:	e9 85       	ldd	r30, Y+9	; 0x09
    50ae:	fa 85       	ldd	r31, Y+10	; 0x0a
    50b0:	87 81       	ldd	r24, Z+7	; 0x07
    50b2:	89 2b       	or	r24, r25
    50b4:	8c 93       	st	X, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    50b6:	e9 85       	ldd	r30, Y+9	; 0x09
    50b8:	fa 85       	ldd	r31, Y+10	; 0x0a
    50ba:	81 e0       	ldi	r24, 0x01	; 1
    50bc:	83 87       	std	Z+11, r24	; 0x0b
    50be:	a4 ef       	ldi	r26, 0xF4	; 244
    50c0:	b0 e0       	ldi	r27, 0x00	; 0
    50c2:	e4 ef       	ldi	r30, 0xF4	; 244
    50c4:	f0 e0       	ldi	r31, 0x00	; 0
    50c6:	80 81       	ld	r24, Z
    50c8:	84 60       	ori	r24, 0x04	; 4
    50ca:	8c 93       	st	X, r24
    50cc:	a0 ef       	ldi	r26, 0xF0	; 240
    50ce:	b0 e0       	ldi	r27, 0x00	; 0
    50d0:	e0 ef       	ldi	r30, 0xF0	; 240
    50d2:	f0 e0       	ldi	r31, 0x00	; 0
    50d4:	80 81       	ld	r24, Z
    50d6:	84 60       	ori	r24, 0x04	; 4
    50d8:	8c 93       	st	X, r24
          Can_clear_rplv();
    50da:	af ee       	ldi	r26, 0xEF	; 239
    50dc:	b0 e0       	ldi	r27, 0x00	; 0
    50de:	ef ee       	ldi	r30, 0xEF	; 239
    50e0:	f0 e0       	ldi	r31, 0x00	; 0
    50e2:	80 81       	ld	r24, Z
    50e4:	8f 7d       	andi	r24, 0xDF	; 223
    50e6:	8c 93       	st	X, r24
          Can_set_idemsk();
    50e8:	a4 ef       	ldi	r26, 0xF4	; 244
    50ea:	b0 e0       	ldi	r27, 0x00	; 0
    50ec:	e4 ef       	ldi	r30, 0xF4	; 244
    50ee:	f0 e0       	ldi	r31, 0x00	; 0
    50f0:	80 81       	ld	r24, Z
    50f2:	81 60       	ori	r24, 0x01	; 1
    50f4:	8c 93       	st	X, r24
          Can_config_rx();       
    50f6:	af ee       	ldi	r26, 0xEF	; 239
    50f8:	b0 e0       	ldi	r27, 0x00	; 0
    50fa:	ef ee       	ldi	r30, 0xEF	; 239
    50fc:	f0 e0       	ldi	r31, 0x00	; 0
    50fe:	90 81       	ld	r25, Z
    5100:	8f e3       	ldi	r24, 0x3F	; 63
    5102:	89 23       	and	r24, r25
    5104:	8c 93       	st	X, r24
    5106:	af ee       	ldi	r26, 0xEF	; 239
    5108:	b0 e0       	ldi	r27, 0x00	; 0
    510a:	ef ee       	ldi	r30, 0xEF	; 239
    510c:	f0 e0       	ldi	r31, 0x00	; 0
    510e:	80 81       	ld	r24, Z
    5110:	80 68       	ori	r24, 0x80	; 128
    5112:	8c 93       	st	X, r24
          break;
    5114:	ce c1       	rjmp	.+924    	; 0x54b2 <can_cmd+0x127a>
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    5116:	1b 82       	std	Y+3, r1	; 0x03
    5118:	10 c0       	rjmp	.+32     	; 0x513a <can_cmd+0xf02>
    511a:	aa ef       	ldi	r26, 0xFA	; 250
    511c:	b0 e0       	ldi	r27, 0x00	; 0
    511e:	e9 85       	ldd	r30, Y+9	; 0x09
    5120:	fa 85       	ldd	r31, Y+10	; 0x0a
    5122:	20 85       	ldd	r18, Z+8	; 0x08
    5124:	31 85       	ldd	r19, Z+9	; 0x09
    5126:	8b 81       	ldd	r24, Y+3	; 0x03
    5128:	99 27       	eor	r25, r25
    512a:	f9 01       	movw	r30, r18
    512c:	e8 0f       	add	r30, r24
    512e:	f9 1f       	adc	r31, r25
    5130:	80 81       	ld	r24, Z
    5132:	8c 93       	st	X, r24
    5134:	8b 81       	ldd	r24, Y+3	; 0x03
    5136:	8f 5f       	subi	r24, 0xFF	; 255
    5138:	8b 83       	std	Y+3, r24	; 0x03
    513a:	e9 85       	ldd	r30, Y+9	; 0x09
    513c:	fa 85       	ldd	r31, Y+10	; 0x0a
    513e:	97 81       	ldd	r25, Z+7	; 0x07
    5140:	8b 81       	ldd	r24, Y+3	; 0x03
    5142:	89 17       	cp	r24, r25
    5144:	50 f3       	brcs	.-44     	; 0x511a <can_cmd+0xee2>
          u32_temp=0; Can_set_ext_msk(u32_temp);
    5146:	1d 82       	std	Y+5, r1	; 0x05
    5148:	1e 82       	std	Y+6, r1	; 0x06
    514a:	1f 82       	std	Y+7, r1	; 0x07
    514c:	18 86       	std	Y+8, r1	; 0x08
    514e:	a7 ef       	ldi	r26, 0xF7	; 247
    5150:	b0 e0       	ldi	r27, 0x00	; 0
    5152:	ce 01       	movw	r24, r28
    5154:	05 96       	adiw	r24, 0x05	; 5
    5156:	fc 01       	movw	r30, r24
    5158:	33 96       	adiw	r30, 0x03	; 3
    515a:	80 81       	ld	r24, Z
    515c:	28 2f       	mov	r18, r24
    515e:	22 0f       	add	r18, r18
    5160:	22 0f       	add	r18, r18
    5162:	22 0f       	add	r18, r18
    5164:	ce 01       	movw	r24, r28
    5166:	05 96       	adiw	r24, 0x05	; 5
    5168:	fc 01       	movw	r30, r24
    516a:	32 96       	adiw	r30, 0x02	; 2
    516c:	80 81       	ld	r24, Z
    516e:	82 95       	swap	r24
    5170:	86 95       	lsr	r24
    5172:	87 70       	andi	r24, 0x07	; 7
    5174:	82 0f       	add	r24, r18
    5176:	8c 93       	st	X, r24
    5178:	a6 ef       	ldi	r26, 0xF6	; 246
    517a:	b0 e0       	ldi	r27, 0x00	; 0
    517c:	ce 01       	movw	r24, r28
    517e:	05 96       	adiw	r24, 0x05	; 5
    5180:	fc 01       	movw	r30, r24
    5182:	32 96       	adiw	r30, 0x02	; 2
    5184:	80 81       	ld	r24, Z
    5186:	28 2f       	mov	r18, r24
    5188:	22 0f       	add	r18, r18
    518a:	22 0f       	add	r18, r18
    518c:	22 0f       	add	r18, r18
    518e:	ce 01       	movw	r24, r28
    5190:	05 96       	adiw	r24, 0x05	; 5
    5192:	fc 01       	movw	r30, r24
    5194:	31 96       	adiw	r30, 0x01	; 1
    5196:	80 81       	ld	r24, Z
    5198:	82 95       	swap	r24
    519a:	86 95       	lsr	r24
    519c:	87 70       	andi	r24, 0x07	; 7
    519e:	82 0f       	add	r24, r18
    51a0:	8c 93       	st	X, r24
    51a2:	a5 ef       	ldi	r26, 0xF5	; 245
    51a4:	b0 e0       	ldi	r27, 0x00	; 0
    51a6:	ce 01       	movw	r24, r28
    51a8:	05 96       	adiw	r24, 0x05	; 5
    51aa:	fc 01       	movw	r30, r24
    51ac:	31 96       	adiw	r30, 0x01	; 1
    51ae:	80 81       	ld	r24, Z
    51b0:	98 2f       	mov	r25, r24
    51b2:	99 0f       	add	r25, r25
    51b4:	99 0f       	add	r25, r25
    51b6:	99 0f       	add	r25, r25
    51b8:	fe 01       	movw	r30, r28
    51ba:	35 96       	adiw	r30, 0x05	; 5
    51bc:	80 81       	ld	r24, Z
    51be:	82 95       	swap	r24
    51c0:	86 95       	lsr	r24
    51c2:	87 70       	andi	r24, 0x07	; 7
    51c4:	89 0f       	add	r24, r25
    51c6:	8c 93       	st	X, r24
    51c8:	a4 ef       	ldi	r26, 0xF4	; 244
    51ca:	b0 e0       	ldi	r27, 0x00	; 0
    51cc:	fe 01       	movw	r30, r28
    51ce:	35 96       	adiw	r30, 0x05	; 5
    51d0:	80 81       	ld	r24, Z
    51d2:	88 0f       	add	r24, r24
    51d4:	88 0f       	add	r24, r24
    51d6:	88 0f       	add	r24, r24
    51d8:	8c 93       	st	X, r24
          Can_set_dlc(cmd->dlc);
    51da:	af ee       	ldi	r26, 0xEF	; 239
    51dc:	b0 e0       	ldi	r27, 0x00	; 0
    51de:	ef ee       	ldi	r30, 0xEF	; 239
    51e0:	f0 e0       	ldi	r31, 0x00	; 0
    51e2:	90 81       	ld	r25, Z
    51e4:	e9 85       	ldd	r30, Y+9	; 0x09
    51e6:	fa 85       	ldd	r31, Y+10	; 0x0a
    51e8:	87 81       	ldd	r24, Z+7	; 0x07
    51ea:	89 2b       	or	r24, r25
    51ec:	8c 93       	st	X, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    51ee:	e9 85       	ldd	r30, Y+9	; 0x09
    51f0:	fa 85       	ldd	r31, Y+10	; 0x0a
    51f2:	81 e0       	ldi	r24, 0x01	; 1
    51f4:	83 87       	std	Z+11, r24	; 0x0b
    51f6:	a4 ef       	ldi	r26, 0xF4	; 244
    51f8:	b0 e0       	ldi	r27, 0x00	; 0
    51fa:	e4 ef       	ldi	r30, 0xF4	; 244
    51fc:	f0 e0       	ldi	r31, 0x00	; 0
    51fe:	80 81       	ld	r24, Z
    5200:	84 60       	ori	r24, 0x04	; 4
    5202:	8c 93       	st	X, r24
    5204:	a0 ef       	ldi	r26, 0xF0	; 240
    5206:	b0 e0       	ldi	r27, 0x00	; 0
    5208:	e0 ef       	ldi	r30, 0xF0	; 240
    520a:	f0 e0       	ldi	r31, 0x00	; 0
    520c:	80 81       	ld	r24, Z
    520e:	84 60       	ori	r24, 0x04	; 4
    5210:	8c 93       	st	X, r24
          Can_set_rplv();
    5212:	af ee       	ldi	r26, 0xEF	; 239
    5214:	b0 e0       	ldi	r27, 0x00	; 0
    5216:	ef ee       	ldi	r30, 0xEF	; 239
    5218:	f0 e0       	ldi	r31, 0x00	; 0
    521a:	80 81       	ld	r24, Z
    521c:	80 62       	ori	r24, 0x20	; 32
    521e:	8c 93       	st	X, r24
          Can_clear_idemsk();
    5220:	a4 ef       	ldi	r26, 0xF4	; 244
    5222:	b0 e0       	ldi	r27, 0x00	; 0
    5224:	e4 ef       	ldi	r30, 0xF4	; 244
    5226:	f0 e0       	ldi	r31, 0x00	; 0
    5228:	80 81       	ld	r24, Z
    522a:	8e 7f       	andi	r24, 0xFE	; 254
    522c:	8c 93       	st	X, r24
          Can_config_rx();       
    522e:	af ee       	ldi	r26, 0xEF	; 239
    5230:	b0 e0       	ldi	r27, 0x00	; 0
    5232:	ef ee       	ldi	r30, 0xEF	; 239
    5234:	f0 e0       	ldi	r31, 0x00	; 0
    5236:	90 81       	ld	r25, Z
    5238:	8f e3       	ldi	r24, 0x3F	; 63
    523a:	89 23       	and	r24, r25
    523c:	8c 93       	st	X, r24
    523e:	af ee       	ldi	r26, 0xEF	; 239
    5240:	b0 e0       	ldi	r27, 0x00	; 0
    5242:	ef ee       	ldi	r30, 0xEF	; 239
    5244:	f0 e0       	ldi	r31, 0x00	; 0
    5246:	80 81       	ld	r24, Z
    5248:	80 68       	ori	r24, 0x80	; 128
    524a:	8c 93       	st	X, r24
          break;
    524c:	32 c1       	rjmp	.+612    	; 0x54b2 <can_cmd+0x127a>
        //------------      
        case CMD_REPLY_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    524e:	e9 85       	ldd	r30, Y+9	; 0x09
    5250:	fa 85       	ldd	r31, Y+10	; 0x0a
    5252:	84 85       	ldd	r24, Z+12	; 0x0c
    5254:	88 23       	and	r24, r24
    5256:	09 f4       	brne	.+2      	; 0x525a <can_cmd+0x1022>
    5258:	57 c0       	rjmp	.+174    	; 0x5308 <can_cmd+0x10d0>
    525a:	a3 ef       	ldi	r26, 0xF3	; 243
    525c:	b0 e0       	ldi	r27, 0x00	; 0
    525e:	89 85       	ldd	r24, Y+9	; 0x09
    5260:	9a 85       	ldd	r25, Y+10	; 0x0a
    5262:	03 96       	adiw	r24, 0x03	; 3
    5264:	fc 01       	movw	r30, r24
    5266:	33 96       	adiw	r30, 0x03	; 3
    5268:	80 81       	ld	r24, Z
    526a:	28 2f       	mov	r18, r24
    526c:	22 0f       	add	r18, r18
    526e:	22 0f       	add	r18, r18
    5270:	22 0f       	add	r18, r18
    5272:	89 85       	ldd	r24, Y+9	; 0x09
    5274:	9a 85       	ldd	r25, Y+10	; 0x0a
    5276:	03 96       	adiw	r24, 0x03	; 3
    5278:	fc 01       	movw	r30, r24
    527a:	32 96       	adiw	r30, 0x02	; 2
    527c:	80 81       	ld	r24, Z
    527e:	82 95       	swap	r24
    5280:	86 95       	lsr	r24
    5282:	87 70       	andi	r24, 0x07	; 7
    5284:	82 0f       	add	r24, r18
    5286:	8c 93       	st	X, r24
    5288:	a2 ef       	ldi	r26, 0xF2	; 242
    528a:	b0 e0       	ldi	r27, 0x00	; 0
    528c:	89 85       	ldd	r24, Y+9	; 0x09
    528e:	9a 85       	ldd	r25, Y+10	; 0x0a
    5290:	03 96       	adiw	r24, 0x03	; 3
    5292:	fc 01       	movw	r30, r24
    5294:	32 96       	adiw	r30, 0x02	; 2
    5296:	80 81       	ld	r24, Z
    5298:	28 2f       	mov	r18, r24
    529a:	22 0f       	add	r18, r18
    529c:	22 0f       	add	r18, r18
    529e:	22 0f       	add	r18, r18
    52a0:	89 85       	ldd	r24, Y+9	; 0x09
    52a2:	9a 85       	ldd	r25, Y+10	; 0x0a
    52a4:	03 96       	adiw	r24, 0x03	; 3
    52a6:	fc 01       	movw	r30, r24
    52a8:	31 96       	adiw	r30, 0x01	; 1
    52aa:	80 81       	ld	r24, Z
    52ac:	82 95       	swap	r24
    52ae:	86 95       	lsr	r24
    52b0:	87 70       	andi	r24, 0x07	; 7
    52b2:	82 0f       	add	r24, r18
    52b4:	8c 93       	st	X, r24
    52b6:	a1 ef       	ldi	r26, 0xF1	; 241
    52b8:	b0 e0       	ldi	r27, 0x00	; 0
    52ba:	89 85       	ldd	r24, Y+9	; 0x09
    52bc:	9a 85       	ldd	r25, Y+10	; 0x0a
    52be:	03 96       	adiw	r24, 0x03	; 3
    52c0:	fc 01       	movw	r30, r24
    52c2:	31 96       	adiw	r30, 0x01	; 1
    52c4:	80 81       	ld	r24, Z
    52c6:	28 2f       	mov	r18, r24
    52c8:	22 0f       	add	r18, r18
    52ca:	22 0f       	add	r18, r18
    52cc:	22 0f       	add	r18, r18
    52ce:	89 85       	ldd	r24, Y+9	; 0x09
    52d0:	9a 85       	ldd	r25, Y+10	; 0x0a
    52d2:	03 96       	adiw	r24, 0x03	; 3
    52d4:	fc 01       	movw	r30, r24
    52d6:	80 81       	ld	r24, Z
    52d8:	82 95       	swap	r24
    52da:	86 95       	lsr	r24
    52dc:	87 70       	andi	r24, 0x07	; 7
    52de:	82 0f       	add	r24, r18
    52e0:	8c 93       	st	X, r24
    52e2:	a0 ef       	ldi	r26, 0xF0	; 240
    52e4:	b0 e0       	ldi	r27, 0x00	; 0
    52e6:	89 85       	ldd	r24, Y+9	; 0x09
    52e8:	9a 85       	ldd	r25, Y+10	; 0x0a
    52ea:	03 96       	adiw	r24, 0x03	; 3
    52ec:	fc 01       	movw	r30, r24
    52ee:	80 81       	ld	r24, Z
    52f0:	88 0f       	add	r24, r24
    52f2:	88 0f       	add	r24, r24
    52f4:	88 0f       	add	r24, r24
    52f6:	8c 93       	st	X, r24
    52f8:	af ee       	ldi	r26, 0xEF	; 239
    52fa:	b0 e0       	ldi	r27, 0x00	; 0
    52fc:	ef ee       	ldi	r30, 0xEF	; 239
    52fe:	f0 e0       	ldi	r31, 0x00	; 0
    5300:	80 81       	ld	r24, Z
    5302:	80 61       	ori	r24, 0x10	; 16
    5304:	8c 93       	st	X, r24
    5306:	28 c0       	rjmp	.+80     	; 0x5358 <can_cmd+0x1120>
          else              { Can_set_std_id(cmd->id.std);}
    5308:	a3 ef       	ldi	r26, 0xF3	; 243
    530a:	b0 e0       	ldi	r27, 0x00	; 0
    530c:	89 85       	ldd	r24, Y+9	; 0x09
    530e:	9a 85       	ldd	r25, Y+10	; 0x0a
    5310:	03 96       	adiw	r24, 0x03	; 3
    5312:	fc 01       	movw	r30, r24
    5314:	31 96       	adiw	r30, 0x01	; 1
    5316:	80 81       	ld	r24, Z
    5318:	28 2f       	mov	r18, r24
    531a:	22 95       	swap	r18
    531c:	22 0f       	add	r18, r18
    531e:	20 7e       	andi	r18, 0xE0	; 224
    5320:	89 85       	ldd	r24, Y+9	; 0x09
    5322:	9a 85       	ldd	r25, Y+10	; 0x0a
    5324:	03 96       	adiw	r24, 0x03	; 3
    5326:	fc 01       	movw	r30, r24
    5328:	80 81       	ld	r24, Z
    532a:	86 95       	lsr	r24
    532c:	86 95       	lsr	r24
    532e:	86 95       	lsr	r24
    5330:	82 0f       	add	r24, r18
    5332:	8c 93       	st	X, r24
    5334:	a2 ef       	ldi	r26, 0xF2	; 242
    5336:	b0 e0       	ldi	r27, 0x00	; 0
    5338:	89 85       	ldd	r24, Y+9	; 0x09
    533a:	9a 85       	ldd	r25, Y+10	; 0x0a
    533c:	03 96       	adiw	r24, 0x03	; 3
    533e:	fc 01       	movw	r30, r24
    5340:	80 81       	ld	r24, Z
    5342:	82 95       	swap	r24
    5344:	88 0f       	add	r24, r24
    5346:	80 7e       	andi	r24, 0xE0	; 224
    5348:	8c 93       	st	X, r24
    534a:	af ee       	ldi	r26, 0xEF	; 239
    534c:	b0 e0       	ldi	r27, 0x00	; 0
    534e:	ef ee       	ldi	r30, 0xEF	; 239
    5350:	f0 e0       	ldi	r31, 0x00	; 0
    5352:	80 81       	ld	r24, Z
    5354:	8f 7e       	andi	r24, 0xEF	; 239
    5356:	8c 93       	st	X, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    5358:	1b 82       	std	Y+3, r1	; 0x03
    535a:	10 c0       	rjmp	.+32     	; 0x537c <can_cmd+0x1144>
    535c:	aa ef       	ldi	r26, 0xFA	; 250
    535e:	b0 e0       	ldi	r27, 0x00	; 0
    5360:	e9 85       	ldd	r30, Y+9	; 0x09
    5362:	fa 85       	ldd	r31, Y+10	; 0x0a
    5364:	20 85       	ldd	r18, Z+8	; 0x08
    5366:	31 85       	ldd	r19, Z+9	; 0x09
    5368:	8b 81       	ldd	r24, Y+3	; 0x03
    536a:	99 27       	eor	r25, r25
    536c:	f9 01       	movw	r30, r18
    536e:	e8 0f       	add	r30, r24
    5370:	f9 1f       	adc	r31, r25
    5372:	80 81       	ld	r24, Z
    5374:	8c 93       	st	X, r24
    5376:	8b 81       	ldd	r24, Y+3	; 0x03
    5378:	8f 5f       	subi	r24, 0xFF	; 255
    537a:	8b 83       	std	Y+3, r24	; 0x03
    537c:	e9 85       	ldd	r30, Y+9	; 0x09
    537e:	fa 85       	ldd	r31, Y+10	; 0x0a
    5380:	97 81       	ldd	r25, Z+7	; 0x07
    5382:	8b 81       	ldd	r24, Y+3	; 0x03
    5384:	89 17       	cp	r24, r25
    5386:	50 f3       	brcs	.-44     	; 0x535c <can_cmd+0x1124>
          u32_temp=~0; Can_set_ext_msk(u32_temp);
    5388:	8f ef       	ldi	r24, 0xFF	; 255
    538a:	9f ef       	ldi	r25, 0xFF	; 255
    538c:	af ef       	ldi	r26, 0xFF	; 255
    538e:	bf ef       	ldi	r27, 0xFF	; 255
    5390:	8d 83       	std	Y+5, r24	; 0x05
    5392:	9e 83       	std	Y+6, r25	; 0x06
    5394:	af 83       	std	Y+7, r26	; 0x07
    5396:	b8 87       	std	Y+8, r27	; 0x08
    5398:	a7 ef       	ldi	r26, 0xF7	; 247
    539a:	b0 e0       	ldi	r27, 0x00	; 0
    539c:	ce 01       	movw	r24, r28
    539e:	05 96       	adiw	r24, 0x05	; 5
    53a0:	fc 01       	movw	r30, r24
    53a2:	33 96       	adiw	r30, 0x03	; 3
    53a4:	80 81       	ld	r24, Z
    53a6:	28 2f       	mov	r18, r24
    53a8:	22 0f       	add	r18, r18
    53aa:	22 0f       	add	r18, r18
    53ac:	22 0f       	add	r18, r18
    53ae:	ce 01       	movw	r24, r28
    53b0:	05 96       	adiw	r24, 0x05	; 5
    53b2:	fc 01       	movw	r30, r24
    53b4:	32 96       	adiw	r30, 0x02	; 2
    53b6:	80 81       	ld	r24, Z
    53b8:	82 95       	swap	r24
    53ba:	86 95       	lsr	r24
    53bc:	87 70       	andi	r24, 0x07	; 7
    53be:	82 0f       	add	r24, r18
    53c0:	8c 93       	st	X, r24
    53c2:	a6 ef       	ldi	r26, 0xF6	; 246
    53c4:	b0 e0       	ldi	r27, 0x00	; 0
    53c6:	ce 01       	movw	r24, r28
    53c8:	05 96       	adiw	r24, 0x05	; 5
    53ca:	fc 01       	movw	r30, r24
    53cc:	32 96       	adiw	r30, 0x02	; 2
    53ce:	80 81       	ld	r24, Z
    53d0:	28 2f       	mov	r18, r24
    53d2:	22 0f       	add	r18, r18
    53d4:	22 0f       	add	r18, r18
    53d6:	22 0f       	add	r18, r18
    53d8:	ce 01       	movw	r24, r28
    53da:	05 96       	adiw	r24, 0x05	; 5
    53dc:	fc 01       	movw	r30, r24
    53de:	31 96       	adiw	r30, 0x01	; 1
    53e0:	80 81       	ld	r24, Z
    53e2:	82 95       	swap	r24
    53e4:	86 95       	lsr	r24
    53e6:	87 70       	andi	r24, 0x07	; 7
    53e8:	82 0f       	add	r24, r18
    53ea:	8c 93       	st	X, r24
    53ec:	a5 ef       	ldi	r26, 0xF5	; 245
    53ee:	b0 e0       	ldi	r27, 0x00	; 0
    53f0:	ce 01       	movw	r24, r28
    53f2:	05 96       	adiw	r24, 0x05	; 5
    53f4:	fc 01       	movw	r30, r24
    53f6:	31 96       	adiw	r30, 0x01	; 1
    53f8:	80 81       	ld	r24, Z
    53fa:	98 2f       	mov	r25, r24
    53fc:	99 0f       	add	r25, r25
    53fe:	99 0f       	add	r25, r25
    5400:	99 0f       	add	r25, r25
    5402:	fe 01       	movw	r30, r28
    5404:	35 96       	adiw	r30, 0x05	; 5
    5406:	80 81       	ld	r24, Z
    5408:	82 95       	swap	r24
    540a:	86 95       	lsr	r24
    540c:	87 70       	andi	r24, 0x07	; 7
    540e:	89 0f       	add	r24, r25
    5410:	8c 93       	st	X, r24
    5412:	a4 ef       	ldi	r26, 0xF4	; 244
    5414:	b0 e0       	ldi	r27, 0x00	; 0
    5416:	fe 01       	movw	r30, r28
    5418:	35 96       	adiw	r30, 0x05	; 5
    541a:	80 81       	ld	r24, Z
    541c:	88 0f       	add	r24, r24
    541e:	88 0f       	add	r24, r24
    5420:	88 0f       	add	r24, r24
    5422:	8c 93       	st	X, r24
          Can_set_dlc(cmd->dlc);
    5424:	af ee       	ldi	r26, 0xEF	; 239
    5426:	b0 e0       	ldi	r27, 0x00	; 0
    5428:	ef ee       	ldi	r30, 0xEF	; 239
    542a:	f0 e0       	ldi	r31, 0x00	; 0
    542c:	90 81       	ld	r25, Z
    542e:	e9 85       	ldd	r30, Y+9	; 0x09
    5430:	fa 85       	ldd	r31, Y+10	; 0x0a
    5432:	87 81       	ldd	r24, Z+7	; 0x07
    5434:	89 2b       	or	r24, r25
    5436:	8c 93       	st	X, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    5438:	e9 85       	ldd	r30, Y+9	; 0x09
    543a:	fa 85       	ldd	r31, Y+10	; 0x0a
    543c:	81 e0       	ldi	r24, 0x01	; 1
    543e:	83 87       	std	Z+11, r24	; 0x0b
    5440:	a4 ef       	ldi	r26, 0xF4	; 244
    5442:	b0 e0       	ldi	r27, 0x00	; 0
    5444:	e4 ef       	ldi	r30, 0xF4	; 244
    5446:	f0 e0       	ldi	r31, 0x00	; 0
    5448:	80 81       	ld	r24, Z
    544a:	84 60       	ori	r24, 0x04	; 4
    544c:	8c 93       	st	X, r24
    544e:	a0 ef       	ldi	r26, 0xF0	; 240
    5450:	b0 e0       	ldi	r27, 0x00	; 0
    5452:	e0 ef       	ldi	r30, 0xF0	; 240
    5454:	f0 e0       	ldi	r31, 0x00	; 0
    5456:	80 81       	ld	r24, Z
    5458:	84 60       	ori	r24, 0x04	; 4
    545a:	8c 93       	st	X, r24
          Can_set_rplv();
    545c:	af ee       	ldi	r26, 0xEF	; 239
    545e:	b0 e0       	ldi	r27, 0x00	; 0
    5460:	ef ee       	ldi	r30, 0xEF	; 239
    5462:	f0 e0       	ldi	r31, 0x00	; 0
    5464:	80 81       	ld	r24, Z
    5466:	80 62       	ori	r24, 0x20	; 32
    5468:	8c 93       	st	X, r24
          Can_set_idemsk();
    546a:	a4 ef       	ldi	r26, 0xF4	; 244
    546c:	b0 e0       	ldi	r27, 0x00	; 0
    546e:	e4 ef       	ldi	r30, 0xF4	; 244
    5470:	f0 e0       	ldi	r31, 0x00	; 0
    5472:	80 81       	ld	r24, Z
    5474:	81 60       	ori	r24, 0x01	; 1
    5476:	8c 93       	st	X, r24
          Can_config_rx();       
    5478:	af ee       	ldi	r26, 0xEF	; 239
    547a:	b0 e0       	ldi	r27, 0x00	; 0
    547c:	ef ee       	ldi	r30, 0xEF	; 239
    547e:	f0 e0       	ldi	r31, 0x00	; 0
    5480:	90 81       	ld	r25, Z
    5482:	8f e3       	ldi	r24, 0x3F	; 63
    5484:	89 23       	and	r24, r25
    5486:	8c 93       	st	X, r24
    5488:	af ee       	ldi	r26, 0xEF	; 239
    548a:	b0 e0       	ldi	r27, 0x00	; 0
    548c:	ef ee       	ldi	r30, 0xEF	; 239
    548e:	f0 e0       	ldi	r31, 0x00	; 0
    5490:	80 81       	ld	r24, Z
    5492:	80 68       	ori	r24, 0x80	; 128
    5494:	8c 93       	st	X, r24
          break;
    5496:	0d c0       	rjmp	.+26     	; 0x54b2 <can_cmd+0x127a>
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
    5498:	e9 85       	ldd	r30, Y+9	; 0x09
    549a:	fa 85       	ldd	r31, Y+10	; 0x0a
    549c:	12 86       	std	Z+10, r1	; 0x0a
    549e:	09 c0       	rjmp	.+18     	; 0x54b2 <can_cmd+0x127a>
          break;
        //------------      
      } // switch (cmd ...
    } // if (mob_handle ...
    else
    {
      cmd->status = MOB_NOT_REACHED;
    54a0:	e9 85       	ldd	r30, Y+9	; 0x09
    54a2:	fa 85       	ldd	r31, Y+10	; 0x0a
    54a4:	8f e1       	ldi	r24, 0x1F	; 31
    54a6:	82 87       	std	Z+10, r24	; 0x0a
      return CAN_CMD_REFUSED;
    54a8:	8f ef       	ldi	r24, 0xFF	; 255
    54aa:	90 e0       	ldi	r25, 0x00	; 0
    54ac:	9c 87       	std	Y+12, r25	; 0x0c
    54ae:	8b 87       	std	Y+11, r24	; 0x0b
    54b0:	02 c0       	rjmp	.+4      	; 0x54b6 <can_cmd+0x127e>
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    54b2:	1c 86       	std	Y+12, r1	; 0x0c
    54b4:	1b 86       	std	Y+11, r1	; 0x0b
    54b6:	8b 85       	ldd	r24, Y+11	; 0x0b
    54b8:	9c 85       	ldd	r25, Y+12	; 0x0c
    54ba:	2e 96       	adiw	r28, 0x0e	; 14
    54bc:	0f b6       	in	r0, 0x3f	; 63
    54be:	f8 94       	cli
    54c0:	de bf       	out	0x3e, r29	; 62
    54c2:	0f be       	out	0x3f, r0	; 63
    54c4:	cd bf       	out	0x3d, r28	; 61
    54c6:	df 91       	pop	r29
    54c8:	cf 91       	pop	r28
    54ca:	08 95       	ret

000054cc <can_get_status>:
}

//------------------------------------------------------------------------------
//  @fn can_get_status
//!
//! This function allows to return if the command has been performed or not.
//! In an reception case, all the CAN message is stored in the structure.
//! This function also updates the CAN descriptor status (MOB_TX_COMPLETED,    
//!  MOB_RX_COMPLETED, MOB_RX_COMPLETED_DLCW or MOB_???_ERROR).         
//!
//! @param  st_cmd_t* pointer on CAN descriptor structure.
//!
//! @return CAN_STATUS_COMPLETED     - Rx or Tx is completed
//!         CAN_STATUS_NOT_COMPLETED - Rx or Tx is not completed
//!         CAN_STATUS_ERROR         - Error in configuration or in the
//!                                    CAN communication
//!
//------------------------------------------------------------------------------
U8 can_get_status (st_cmd_t* cmd)
{
    54cc:	cf 93       	push	r28
    54ce:	df 93       	push	r29
    54d0:	cd b7       	in	r28, 0x3d	; 61
    54d2:	de b7       	in	r29, 0x3e	; 62
    54d4:	28 97       	sbiw	r28, 0x08	; 8
    54d6:	0f b6       	in	r0, 0x3f	; 63
    54d8:	f8 94       	cli
    54da:	de bf       	out	0x3e, r29	; 62
    54dc:	0f be       	out	0x3f, r0	; 63
    54de:	cd bf       	out	0x3d, r28	; 61
    54e0:	9c 83       	std	Y+4, r25	; 0x04
    54e2:	8b 83       	std	Y+3, r24	; 0x03
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    54e4:	eb 81       	ldd	r30, Y+3	; 0x03
    54e6:	fc 81       	ldd	r31, Y+4	; 0x04
    54e8:	82 85       	ldd	r24, Z+10	; 0x0a
    54ea:	8a 83       	std	Y+2, r24	; 0x02
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    54ec:	8a 81       	ldd	r24, Y+2	; 0x02
    54ee:	88 23       	and	r24, r24
    54f0:	31 f0       	breq	.+12     	; 0x54fe <can_get_status+0x32>
    54f2:	8a 81       	ldd	r24, Y+2	; 0x02
    54f4:	8f 31       	cpi	r24, 0x1F	; 31
    54f6:	19 f0       	breq	.+6      	; 0x54fe <can_get_status+0x32>
    54f8:	8a 81       	ldd	r24, Y+2	; 0x02
    54fa:	8f 3f       	cpi	r24, 0xFF	; 255
    54fc:	29 f4       	brne	.+10     	; 0x5508 <can_get_status+0x3c>
    {
        return CAN_STATUS_ERROR;
    54fe:	22 e0       	ldi	r18, 0x02	; 2
    5500:	30 e0       	ldi	r19, 0x00	; 0
    5502:	38 87       	std	Y+8, r19	; 0x08
    5504:	2f 83       	std	Y+7, r18	; 0x07
    5506:	ff c0       	rjmp	.+510    	; 0x5706 <can_get_status+0x23a>
    }

    Can_set_mob(cmd->handle);
    5508:	ad ee       	ldi	r26, 0xED	; 237
    550a:	b0 e0       	ldi	r27, 0x00	; 0
    550c:	eb 81       	ldd	r30, Y+3	; 0x03
    550e:	fc 81       	ldd	r31, Y+4	; 0x04
    5510:	80 81       	ld	r24, Z
    5512:	82 95       	swap	r24
    5514:	80 7f       	andi	r24, 0xF0	; 240
    5516:	8c 93       	st	X, r24
    a_status = can_get_mob_status();
    5518:	0e 94 02 2c 	call	0x5804	; 0x5804 <can_get_mob_status>
    551c:	8a 83       	std	Y+2, r24	; 0x02
    
    switch (a_status)
    551e:	8a 81       	ldd	r24, Y+2	; 0x02
    5520:	28 2f       	mov	r18, r24
    5522:	33 27       	eor	r19, r19
    5524:	3e 83       	std	Y+6, r19	; 0x06
    5526:	2d 83       	std	Y+5, r18	; 0x05
    5528:	8d 81       	ldd	r24, Y+5	; 0x05
    552a:	9e 81       	ldd	r25, Y+6	; 0x06
    552c:	80 32       	cpi	r24, 0x20	; 32
    552e:	91 05       	cpc	r25, r1
    5530:	c9 f0       	breq	.+50     	; 0x5564 <can_get_status+0x98>
    5532:	2d 81       	ldd	r18, Y+5	; 0x05
    5534:	3e 81       	ldd	r19, Y+6	; 0x06
    5536:	21 32       	cpi	r18, 0x21	; 33
    5538:	31 05       	cpc	r19, r1
    553a:	2c f4       	brge	.+10     	; 0x5546 <can_get_status+0x7a>
    553c:	8d 81       	ldd	r24, Y+5	; 0x05
    553e:	9e 81       	ldd	r25, Y+6	; 0x06
    5540:	00 97       	sbiw	r24, 0x00	; 0
    5542:	69 f0       	breq	.+26     	; 0x555e <can_get_status+0x92>
    5544:	ca c0       	rjmp	.+404    	; 0x56da <can_get_status+0x20e>
    5546:	2d 81       	ldd	r18, Y+5	; 0x05
    5548:	3e 81       	ldd	r19, Y+6	; 0x06
    554a:	20 34       	cpi	r18, 0x40	; 64
    554c:	31 05       	cpc	r19, r1
    554e:	09 f4       	brne	.+2      	; 0x5552 <can_get_status+0x86>
    5550:	b3 c0       	rjmp	.+358    	; 0x56b8 <can_get_status+0x1ec>
    5552:	8d 81       	ldd	r24, Y+5	; 0x05
    5554:	9e 81       	ldd	r25, Y+6	; 0x06
    5556:	80 3a       	cpi	r24, 0xA0	; 160
    5558:	91 05       	cpc	r25, r1
    555a:	21 f0       	breq	.+8      	; 0x5564 <can_get_status+0x98>
    555c:	be c0       	rjmp	.+380    	; 0x56da <can_get_status+0x20e>
    {
        case MOB_NOT_COMPLETED:
            // cmd->status not updated
            rtn_val = CAN_STATUS_NOT_COMPLETED;
    555e:	81 e0       	ldi	r24, 0x01	; 1
    5560:	89 83       	std	Y+1, r24	; 0x01
            break;
    5562:	cc c0       	rjmp	.+408    	; 0x56fc <can_get_status+0x230>
        //---------------      
        case MOB_RX_COMPLETED:     
        case MOB_RX_COMPLETED_DLCW:
            cmd->dlc = Can_get_dlc();
    5564:	ef ee       	ldi	r30, 0xEF	; 239
    5566:	f0 e0       	ldi	r31, 0x00	; 0
    5568:	80 81       	ld	r24, Z
    556a:	8f 70       	andi	r24, 0x0F	; 15
    556c:	eb 81       	ldd	r30, Y+3	; 0x03
    556e:	fc 81       	ldd	r31, Y+4	; 0x04
    5570:	87 83       	std	Z+7, r24	; 0x07
            can_get_data(cmd->pt_data);
    5572:	eb 81       	ldd	r30, Y+3	; 0x03
    5574:	fc 81       	ldd	r31, Y+4	; 0x04
    5576:	80 85       	ldd	r24, Z+8	; 0x08
    5578:	91 85       	ldd	r25, Z+9	; 0x09
    557a:	0e 94 49 2c 	call	0x5892	; 0x5892 <can_get_data>
            cmd->ctrl.rtr = Can_get_rtr();
    557e:	e0 ef       	ldi	r30, 0xF0	; 240
    5580:	f0 e0       	ldi	r31, 0x00	; 0
    5582:	80 81       	ld	r24, Z
    5584:	99 27       	eor	r25, r25
    5586:	84 70       	andi	r24, 0x04	; 4
    5588:	90 70       	andi	r25, 0x00	; 0
    558a:	95 95       	asr	r25
    558c:	87 95       	ror	r24
    558e:	95 95       	asr	r25
    5590:	87 95       	ror	r24
    5592:	eb 81       	ldd	r30, Y+3	; 0x03
    5594:	fc 81       	ldd	r31, Y+4	; 0x04
    5596:	83 87       	std	Z+11, r24	; 0x0b
            if (Can_get_ide()) // if extended frame
    5598:	ef ee       	ldi	r30, 0xEF	; 239
    559a:	f0 e0       	ldi	r31, 0x00	; 0
    559c:	80 81       	ld	r24, Z
    559e:	99 27       	eor	r25, r25
    55a0:	80 71       	andi	r24, 0x10	; 16
    55a2:	90 70       	andi	r25, 0x00	; 0
    55a4:	95 95       	asr	r25
    55a6:	87 95       	ror	r24
    55a8:	95 95       	asr	r25
    55aa:	87 95       	ror	r24
    55ac:	95 95       	asr	r25
    55ae:	87 95       	ror	r24
    55b0:	95 95       	asr	r25
    55b2:	87 95       	ror	r24
    55b4:	00 97       	sbiw	r24, 0x00	; 0
    55b6:	09 f4       	brne	.+2      	; 0x55ba <can_get_status+0xee>
    55b8:	4c c0       	rjmp	.+152    	; 0x5652 <can_get_status+0x186>
            {
                cmd->ctrl.ide = 1; // extended frame
    55ba:	eb 81       	ldd	r30, Y+3	; 0x03
    55bc:	fc 81       	ldd	r31, Y+4	; 0x04
    55be:	81 e0       	ldi	r24, 0x01	; 1
    55c0:	84 87       	std	Z+12, r24	; 0x0c
                Can_get_ext_id(cmd->id.ext);
    55c2:	8b 81       	ldd	r24, Y+3	; 0x03
    55c4:	9c 81       	ldd	r25, Y+4	; 0x04
    55c6:	03 96       	adiw	r24, 0x03	; 3
    55c8:	dc 01       	movw	r26, r24
    55ca:	13 96       	adiw	r26, 0x03	; 3
    55cc:	e3 ef       	ldi	r30, 0xF3	; 243
    55ce:	f0 e0       	ldi	r31, 0x00	; 0
    55d0:	80 81       	ld	r24, Z
    55d2:	86 95       	lsr	r24
    55d4:	86 95       	lsr	r24
    55d6:	86 95       	lsr	r24
    55d8:	8c 93       	st	X, r24
    55da:	8b 81       	ldd	r24, Y+3	; 0x03
    55dc:	9c 81       	ldd	r25, Y+4	; 0x04
    55de:	03 96       	adiw	r24, 0x03	; 3
    55e0:	dc 01       	movw	r26, r24
    55e2:	12 96       	adiw	r26, 0x02	; 2
    55e4:	e2 ef       	ldi	r30, 0xF2	; 242
    55e6:	f0 e0       	ldi	r31, 0x00	; 0
    55e8:	80 81       	ld	r24, Z
    55ea:	98 2f       	mov	r25, r24
    55ec:	96 95       	lsr	r25
    55ee:	96 95       	lsr	r25
    55f0:	96 95       	lsr	r25
    55f2:	e3 ef       	ldi	r30, 0xF3	; 243
    55f4:	f0 e0       	ldi	r31, 0x00	; 0
    55f6:	80 81       	ld	r24, Z
    55f8:	82 95       	swap	r24
    55fa:	88 0f       	add	r24, r24
    55fc:	80 7e       	andi	r24, 0xE0	; 224
    55fe:	89 0f       	add	r24, r25
    5600:	8c 93       	st	X, r24
    5602:	8b 81       	ldd	r24, Y+3	; 0x03
    5604:	9c 81       	ldd	r25, Y+4	; 0x04
    5606:	03 96       	adiw	r24, 0x03	; 3
    5608:	dc 01       	movw	r26, r24
    560a:	11 96       	adiw	r26, 0x01	; 1
    560c:	e1 ef       	ldi	r30, 0xF1	; 241
    560e:	f0 e0       	ldi	r31, 0x00	; 0
    5610:	80 81       	ld	r24, Z
    5612:	98 2f       	mov	r25, r24
    5614:	96 95       	lsr	r25
    5616:	96 95       	lsr	r25
    5618:	96 95       	lsr	r25
    561a:	e2 ef       	ldi	r30, 0xF2	; 242
    561c:	f0 e0       	ldi	r31, 0x00	; 0
    561e:	80 81       	ld	r24, Z
    5620:	82 95       	swap	r24
    5622:	88 0f       	add	r24, r24
    5624:	80 7e       	andi	r24, 0xE0	; 224
    5626:	89 0f       	add	r24, r25
    5628:	8c 93       	st	X, r24
    562a:	8b 81       	ldd	r24, Y+3	; 0x03
    562c:	9c 81       	ldd	r25, Y+4	; 0x04
    562e:	03 96       	adiw	r24, 0x03	; 3
    5630:	dc 01       	movw	r26, r24
    5632:	e0 ef       	ldi	r30, 0xF0	; 240
    5634:	f0 e0       	ldi	r31, 0x00	; 0
    5636:	80 81       	ld	r24, Z
    5638:	98 2f       	mov	r25, r24
    563a:	96 95       	lsr	r25
    563c:	96 95       	lsr	r25
    563e:	96 95       	lsr	r25
    5640:	e1 ef       	ldi	r30, 0xF1	; 241
    5642:	f0 e0       	ldi	r31, 0x00	; 0
    5644:	80 81       	ld	r24, Z
    5646:	82 95       	swap	r24
    5648:	88 0f       	add	r24, r24
    564a:	80 7e       	andi	r24, 0xE0	; 224
    564c:	89 0f       	add	r24, r25
    564e:	8c 93       	st	X, r24
    5650:	22 c0       	rjmp	.+68     	; 0x5696 <can_get_status+0x1ca>
            }
            else // else standard frame
                {
                    cmd->ctrl.ide = 0;
    5652:	eb 81       	ldd	r30, Y+3	; 0x03
    5654:	fc 81       	ldd	r31, Y+4	; 0x04
    5656:	14 86       	std	Z+12, r1	; 0x0c
                    Can_get_std_id(cmd->id.std);
    5658:	8b 81       	ldd	r24, Y+3	; 0x03
    565a:	9c 81       	ldd	r25, Y+4	; 0x04
    565c:	03 96       	adiw	r24, 0x03	; 3
    565e:	dc 01       	movw	r26, r24
    5660:	11 96       	adiw	r26, 0x01	; 1
    5662:	e3 ef       	ldi	r30, 0xF3	; 243
    5664:	f0 e0       	ldi	r31, 0x00	; 0
    5666:	80 81       	ld	r24, Z
    5668:	82 95       	swap	r24
    566a:	86 95       	lsr	r24
    566c:	87 70       	andi	r24, 0x07	; 7
    566e:	8c 93       	st	X, r24
    5670:	8b 81       	ldd	r24, Y+3	; 0x03
    5672:	9c 81       	ldd	r25, Y+4	; 0x04
    5674:	03 96       	adiw	r24, 0x03	; 3
    5676:	dc 01       	movw	r26, r24
    5678:	e2 ef       	ldi	r30, 0xF2	; 242
    567a:	f0 e0       	ldi	r31, 0x00	; 0
    567c:	80 81       	ld	r24, Z
    567e:	98 2f       	mov	r25, r24
    5680:	92 95       	swap	r25
    5682:	96 95       	lsr	r25
    5684:	97 70       	andi	r25, 0x07	; 7
    5686:	e3 ef       	ldi	r30, 0xF3	; 243
    5688:	f0 e0       	ldi	r31, 0x00	; 0
    568a:	80 81       	ld	r24, Z
    568c:	88 0f       	add	r24, r24
    568e:	88 0f       	add	r24, r24
    5690:	88 0f       	add	r24, r24
    5692:	89 0f       	add	r24, r25
    5694:	8c 93       	st	X, r24
                }
            // Status field of descriptor: 0x20 if Rx completed
            // Status field of descriptor: 0xA0 if Rx completed with DLCWarning    
            cmd->status = a_status;
    5696:	eb 81       	ldd	r30, Y+3	; 0x03
    5698:	fc 81       	ldd	r31, Y+4	; 0x04
    569a:	8a 81       	ldd	r24, Y+2	; 0x02
    569c:	82 87       	std	Z+10, r24	; 0x0a
            Can_mob_abort();        // Freed the MOB
    569e:	af ee       	ldi	r26, 0xEF	; 239
    56a0:	b0 e0       	ldi	r27, 0x00	; 0
    56a2:	ef ee       	ldi	r30, 0xEF	; 239
    56a4:	f0 e0       	ldi	r31, 0x00	; 0
    56a6:	90 81       	ld	r25, Z
    56a8:	8f e3       	ldi	r24, 0x3F	; 63
    56aa:	89 23       	and	r24, r25
    56ac:	8c 93       	st	X, r24
            Can_clear_status_mob(); //   and reset MOb status
    56ae:	ee ee       	ldi	r30, 0xEE	; 238
    56b0:	f0 e0       	ldi	r31, 0x00	; 0
    56b2:	10 82       	st	Z, r1
            rtn_val = CAN_STATUS_COMPLETED;
    56b4:	19 82       	std	Y+1, r1	; 0x01
            break;
    56b6:	22 c0       	rjmp	.+68     	; 0x56fc <can_get_status+0x230>
        //---------------      
        case MOB_TX_COMPLETED:     
            // Status field of descriptor: 0x40 if Tx completed
            cmd->status = a_status;
    56b8:	eb 81       	ldd	r30, Y+3	; 0x03
    56ba:	fc 81       	ldd	r31, Y+4	; 0x04
    56bc:	8a 81       	ldd	r24, Y+2	; 0x02
    56be:	82 87       	std	Z+10, r24	; 0x0a
            Can_mob_abort();        // Freed the MOB
    56c0:	af ee       	ldi	r26, 0xEF	; 239
    56c2:	b0 e0       	ldi	r27, 0x00	; 0
    56c4:	ef ee       	ldi	r30, 0xEF	; 239
    56c6:	f0 e0       	ldi	r31, 0x00	; 0
    56c8:	90 81       	ld	r25, Z
    56ca:	8f e3       	ldi	r24, 0x3F	; 63
    56cc:	89 23       	and	r24, r25
    56ce:	8c 93       	st	X, r24
            Can_clear_status_mob(); //   and reset MOb status
    56d0:	ee ee       	ldi	r30, 0xEE	; 238
    56d2:	f0 e0       	ldi	r31, 0x00	; 0
    56d4:	10 82       	st	Z, r1
            rtn_val = CAN_STATUS_COMPLETED;
    56d6:	19 82       	std	Y+1, r1	; 0x01
            break;
    56d8:	11 c0       	rjmp	.+34     	; 0x56fc <can_get_status+0x230>
        //---------------      
        default:
            // Status field of descriptor: (bin)000b.scfa if MOb error
            cmd->status = a_status;
    56da:	eb 81       	ldd	r30, Y+3	; 0x03
    56dc:	fc 81       	ldd	r31, Y+4	; 0x04
    56de:	8a 81       	ldd	r24, Y+2	; 0x02
    56e0:	82 87       	std	Z+10, r24	; 0x0a
            Can_mob_abort();        // Freed the MOB
    56e2:	af ee       	ldi	r26, 0xEF	; 239
    56e4:	b0 e0       	ldi	r27, 0x00	; 0
    56e6:	ef ee       	ldi	r30, 0xEF	; 239
    56e8:	f0 e0       	ldi	r31, 0x00	; 0
    56ea:	90 81       	ld	r25, Z
    56ec:	8f e3       	ldi	r24, 0x3F	; 63
    56ee:	89 23       	and	r24, r25
    56f0:	8c 93       	st	X, r24
            Can_clear_status_mob(); //   and reset MOb status
    56f2:	ee ee       	ldi	r30, 0xEE	; 238
    56f4:	f0 e0       	ldi	r31, 0x00	; 0
    56f6:	10 82       	st	Z, r1
            rtn_val = CAN_STATUS_ERROR;
    56f8:	82 e0       	ldi	r24, 0x02	; 2
    56fa:	89 83       	std	Y+1, r24	; 0x01
            break;
             
    } // switch (a_status...
 
    return (rtn_val);
    56fc:	89 81       	ldd	r24, Y+1	; 0x01
    56fe:	28 2f       	mov	r18, r24
    5700:	33 27       	eor	r19, r19
    5702:	38 87       	std	Y+8, r19	; 0x08
    5704:	2f 83       	std	Y+7, r18	; 0x07
    5706:	8f 81       	ldd	r24, Y+7	; 0x07
    5708:	98 85       	ldd	r25, Y+8	; 0x08
    570a:	28 96       	adiw	r28, 0x08	; 8
    570c:	0f b6       	in	r0, 0x3f	; 63
    570e:	f8 94       	cli
    5710:	de bf       	out	0x3e, r29	; 62
    5712:	0f be       	out	0x3f, r0	; 63
    5714:	cd bf       	out	0x3d, r28	; 61
    5716:	df 91       	pop	r29
    5718:	cf 91       	pop	r28
    571a:	08 95       	ret

0000571c <can_clear_all_mob>:
//!
//! @return none
//------------------------------------------------------------------------------
void can_clear_all_mob(void)
{
    571c:	cf 93       	push	r28
    571e:	df 93       	push	r29
    5720:	cd b7       	in	r28, 0x3d	; 61
    5722:	de b7       	in	r29, 0x3e	; 62
    5724:	23 97       	sbiw	r28, 0x03	; 3
    5726:	0f b6       	in	r0, 0x3f	; 63
    5728:	f8 94       	cli
    572a:	de bf       	out	0x3e, r29	; 62
    572c:	0f be       	out	0x3f, r0	; 63
    572e:	cd bf       	out	0x3d, r28	; 61
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    5730:	1b 82       	std	Y+3, r1	; 0x03
    5732:	1b c0       	rjmp	.+54     	; 0x576a <can_clear_all_mob+0x4e>
    {
        CANPAGE = (mob_number << 4);    //! Page index
    5734:	ed ee       	ldi	r30, 0xED	; 237
    5736:	f0 e0       	ldi	r31, 0x00	; 0
    5738:	8b 81       	ldd	r24, Y+3	; 0x03
    573a:	82 95       	swap	r24
    573c:	80 7f       	andi	r24, 0xF0	; 240
    573e:	80 83       	st	Z, r24
        Can_clear_mob();                //! All MOb Registers=0
    5740:	8e ee       	ldi	r24, 0xEE	; 238
    5742:	90 e0       	ldi	r25, 0x00	; 0
    5744:	9a 83       	std	Y+2, r25	; 0x02
    5746:	89 83       	std	Y+1, r24	; 0x01
    5748:	08 c0       	rjmp	.+16     	; 0x575a <can_clear_all_mob+0x3e>
    574a:	e9 81       	ldd	r30, Y+1	; 0x01
    574c:	fa 81       	ldd	r31, Y+2	; 0x02
    574e:	10 82       	st	Z, r1
    5750:	89 81       	ldd	r24, Y+1	; 0x01
    5752:	9a 81       	ldd	r25, Y+2	; 0x02
    5754:	01 96       	adiw	r24, 0x01	; 1
    5756:	9a 83       	std	Y+2, r25	; 0x02
    5758:	89 83       	std	Y+1, r24	; 0x01
    575a:	89 81       	ldd	r24, Y+1	; 0x01
    575c:	9a 81       	ldd	r25, Y+2	; 0x02
    575e:	88 3f       	cpi	r24, 0xF8	; 248
    5760:	91 05       	cpc	r25, r1
    5762:	98 f3       	brcs	.-26     	; 0x574a <can_clear_all_mob+0x2e>
    5764:	8b 81       	ldd	r24, Y+3	; 0x03
    5766:	8f 5f       	subi	r24, 0xFF	; 255
    5768:	8b 83       	std	Y+3, r24	; 0x03
    576a:	8b 81       	ldd	r24, Y+3	; 0x03
    576c:	8f 30       	cpi	r24, 0x0F	; 15
    576e:	10 f3       	brcs	.-60     	; 0x5734 <can_clear_all_mob+0x18>
    5770:	23 96       	adiw	r28, 0x03	; 3
    5772:	0f b6       	in	r0, 0x3f	; 63
    5774:	f8 94       	cli
    5776:	de bf       	out	0x3e, r29	; 62
    5778:	0f be       	out	0x3f, r0	; 63
    577a:	cd bf       	out	0x3d, r28	; 61
    577c:	df 91       	pop	r29
    577e:	cf 91       	pop	r28
    5780:	08 95       	ret

00005782 <can_get_mob_free>:
/*
        for (data_index = 0; data_index < NB_DATA_MAX; data_index++)
        {
            CANMSG = 0;                 //! MOb data FIFO
        }
*/
    }
}

//------------------------------------------------------------------------------
//  @fn can_get_mob_free
//!
//! This function returns the number of the first MOb available or 0xFF if
//! no MOb is available.
//!
//! @warning none.
//!
//! @param  none.
//!
//! @return Handle of MOb.
//!          - MOb[0] upto MOb[LAST_MOB_NB]
//!          - 0xFF if no MOb
//------------------------------------------------------------------------------
U8 can_get_mob_free(void)
{
    5782:	cf 93       	push	r28
    5784:	df 93       	push	r29
    5786:	cd b7       	in	r28, 0x3d	; 61
    5788:	de b7       	in	r29, 0x3e	; 62
    578a:	24 97       	sbiw	r28, 0x04	; 4
    578c:	0f b6       	in	r0, 0x3f	; 63
    578e:	f8 94       	cli
    5790:	de bf       	out	0x3e, r29	; 62
    5792:	0f be       	out	0x3f, r0	; 63
    5794:	cd bf       	out	0x3d, r28	; 61
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    5796:	ed ee       	ldi	r30, 0xED	; 237
    5798:	f0 e0       	ldi	r31, 0x00	; 0
    579a:	80 81       	ld	r24, Z
    579c:	89 83       	std	Y+1, r24	; 0x01
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    579e:	1a 82       	std	Y+2, r1	; 0x02
    57a0:	1b c0       	rjmp	.+54     	; 0x57d8 <can_get_mob_free+0x56>
    {
        Can_set_mob(mob_number);
    57a2:	ed ee       	ldi	r30, 0xED	; 237
    57a4:	f0 e0       	ldi	r31, 0x00	; 0
    57a6:	8a 81       	ldd	r24, Y+2	; 0x02
    57a8:	82 95       	swap	r24
    57aa:	80 7f       	andi	r24, 0xF0	; 240
    57ac:	80 83       	st	Z, r24
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
    57ae:	ef ee       	ldi	r30, 0xEF	; 239
    57b0:	f0 e0       	ldi	r31, 0x00	; 0
    57b2:	80 81       	ld	r24, Z
    57b4:	99 27       	eor	r25, r25
    57b6:	80 7c       	andi	r24, 0xC0	; 192
    57b8:	90 70       	andi	r25, 0x00	; 0
    57ba:	00 97       	sbiw	r24, 0x00	; 0
    57bc:	51 f4       	brne	.+20     	; 0x57d2 <can_get_mob_free+0x50>
        {
            CANPAGE = page_saved;
    57be:	ed ee       	ldi	r30, 0xED	; 237
    57c0:	f0 e0       	ldi	r31, 0x00	; 0
    57c2:	89 81       	ldd	r24, Y+1	; 0x01
    57c4:	80 83       	st	Z, r24
            return (mob_number);
    57c6:	8a 81       	ldd	r24, Y+2	; 0x02
    57c8:	28 2f       	mov	r18, r24
    57ca:	33 27       	eor	r19, r19
    57cc:	3c 83       	std	Y+4, r19	; 0x04
    57ce:	2b 83       	std	Y+3, r18	; 0x03
    57d0:	0e c0       	rjmp	.+28     	; 0x57ee <can_get_mob_free+0x6c>
    57d2:	8a 81       	ldd	r24, Y+2	; 0x02
    57d4:	8f 5f       	subi	r24, 0xFF	; 255
    57d6:	8a 83       	std	Y+2, r24	; 0x02
    57d8:	8a 81       	ldd	r24, Y+2	; 0x02
    57da:	8f 30       	cpi	r24, 0x0F	; 15
    57dc:	10 f3       	brcs	.-60     	; 0x57a2 <can_get_mob_free+0x20>
        }
    }
    CANPAGE = page_saved;
    57de:	ed ee       	ldi	r30, 0xED	; 237
    57e0:	f0 e0       	ldi	r31, 0x00	; 0
    57e2:	89 81       	ldd	r24, Y+1	; 0x01
    57e4:	80 83       	st	Z, r24
    return (NO_MOB);
    57e6:	8f ef       	ldi	r24, 0xFF	; 255
    57e8:	90 e0       	ldi	r25, 0x00	; 0
    57ea:	9c 83       	std	Y+4, r25	; 0x04
    57ec:	8b 83       	std	Y+3, r24	; 0x03
    57ee:	8b 81       	ldd	r24, Y+3	; 0x03
    57f0:	9c 81       	ldd	r25, Y+4	; 0x04
    57f2:	24 96       	adiw	r28, 0x04	; 4
    57f4:	0f b6       	in	r0, 0x3f	; 63
    57f6:	f8 94       	cli
    57f8:	de bf       	out	0x3e, r29	; 62
    57fa:	0f be       	out	0x3f, r0	; 63
    57fc:	cd bf       	out	0x3d, r28	; 61
    57fe:	df 91       	pop	r29
    5800:	cf 91       	pop	r28
    5802:	08 95       	ret

00005804 <can_get_mob_status>:
}

//------------------------------------------------------------------------------
//  @fn can_get_mob_status
//!
//! This function returns information "MOB completed its job"
//! if one of the RXOK or TXOK Flag is set or "MOB not completed its job
//! if no RXOK and TXOK flags are set.
//! Previously, this function checks if the MOb is configured or not and in
//!  case of the MOB not configured, the function returns "MOB_DISABLE".
//!
//! @warning none.
//!
//! @param none.
//!
//! @return MOb Status.
//!          -  MOB_NOT_COMPLETED
//!          -  MOB_TX_COMPLETED
//!          -  MOB_RX_COMPLETED
//!          -  MOB_RX_DLC_WARNING
//!          -  MOB_DISABLE
//!          or should be a combination of the following errors
//!          -  MOB_ACK_ERROR
//!          -  MOB_FORM_ERROR
//!          -  MOB_CRC_ERROR
//!          -  MOB_STUFF_ERROR
//!          -  MOB_BIT_ERROR
//------------------------------------------------------------------------------
U8 can_get_mob_status(void)
{
    5804:	cf 93       	push	r28
    5806:	df 93       	push	r29
    5808:	cd b7       	in	r28, 0x3d	; 61
    580a:	de b7       	in	r29, 0x3e	; 62
    580c:	24 97       	sbiw	r28, 0x04	; 4
    580e:	0f b6       	in	r0, 0x3f	; 63
    5810:	f8 94       	cli
    5812:	de bf       	out	0x3e, r29	; 62
    5814:	0f be       	out	0x3f, r0	; 63
    5816:	cd bf       	out	0x3d, r28	; 61
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
    5818:	ef ee       	ldi	r30, 0xEF	; 239
    581a:	f0 e0       	ldi	r31, 0x00	; 0
    581c:	80 81       	ld	r24, Z
    581e:	99 27       	eor	r25, r25
    5820:	80 7c       	andi	r24, 0xC0	; 192
    5822:	90 70       	andi	r25, 0x00	; 0
    5824:	00 97       	sbiw	r24, 0x00	; 0
    5826:	29 f4       	brne	.+10     	; 0x5832 <can_get_mob_status+0x2e>
    5828:	2f ef       	ldi	r18, 0xFF	; 255
    582a:	30 e0       	ldi	r19, 0x00	; 0
    582c:	3c 83       	std	Y+4, r19	; 0x04
    582e:	2b 83       	std	Y+3, r18	; 0x03
    5830:	25 c0       	rjmp	.+74     	; 0x587c <can_get_mob_status+0x78>

    canstmob_copy = CANSTMOB; // Copy for test integrity
    5832:	ee ee       	ldi	r30, 0xEE	; 238
    5834:	f0 e0       	ldi	r31, 0x00	; 0
    5836:	80 81       	ld	r24, Z
    5838:	89 83       	std	Y+1, r24	; 0x01

    // If MOb is ENABLE, test if MOb is COMPLETED
    // - MOb Status = 0x20 then MOB_RX_COMPLETED
    // - MOb Status = 0x40 then MOB_TX_COMPLETED
    // - MOb Status = 0xA0 then MOB_RX_COMPLETED_DLCW
    mob_status = canstmob_copy & ((1<<DLCW)|(1<<TXOK)|(1<<RXOK));
    583a:	90 ee       	ldi	r25, 0xE0	; 224
    583c:	89 81       	ldd	r24, Y+1	; 0x01
    583e:	89 23       	and	r24, r25
    5840:	8a 83       	std	Y+2, r24	; 0x02
    if ( (mob_status==MOB_RX_COMPLETED) ||   \
    5842:	8a 81       	ldd	r24, Y+2	; 0x02
    5844:	80 32       	cpi	r24, 0x20	; 32
    5846:	31 f0       	breq	.+12     	; 0x5854 <can_get_mob_status+0x50>
    5848:	8a 81       	ldd	r24, Y+2	; 0x02
    584a:	80 34       	cpi	r24, 0x40	; 64
    584c:	19 f0       	breq	.+6      	; 0x5854 <can_get_mob_status+0x50>
    584e:	8a 81       	ldd	r24, Y+2	; 0x02
    5850:	80 3a       	cpi	r24, 0xA0	; 160
    5852:	31 f4       	brne	.+12     	; 0x5860 <can_get_mob_status+0x5c>
    5854:	8a 81       	ldd	r24, Y+2	; 0x02
    5856:	28 2f       	mov	r18, r24
    5858:	33 27       	eor	r19, r19
    585a:	3c 83       	std	Y+4, r19	; 0x04
    585c:	2b 83       	std	Y+3, r18	; 0x03
    585e:	0e c0       	rjmp	.+28     	; 0x587c <can_get_mob_status+0x78>
         (mob_status==MOB_TX_COMPLETED) ||   \
         (mob_status==MOB_RX_COMPLETED_DLCW) ) { return(mob_status); }

    // If MOb is ENABLE & NOT_COMPLETED, test if MOb is in ERROR
    // - MOb Status bit_0 = MOB_ACK_ERROR
    // - MOb Status bit_1 = MOB_FORM_ERROR
    // - MOb Status bit_2 = MOB_CRC_ERROR
    // - MOb Status bit_3 = MOB_STUFF_ERROR
    // - MOb Status bit_4 = MOB_BIT_ERROR
    mob_status = canstmob_copy & ERR_MOB_MSK;
    5860:	89 81       	ldd	r24, Y+1	; 0x01
    5862:	8f 71       	andi	r24, 0x1F	; 31
    5864:	8a 83       	std	Y+2, r24	; 0x02
    if (mob_status != 0) { return(mob_status); }
    5866:	8a 81       	ldd	r24, Y+2	; 0x02
    5868:	88 23       	and	r24, r24
    586a:	31 f0       	breq	.+12     	; 0x5878 <can_get_mob_status+0x74>
    586c:	8a 81       	ldd	r24, Y+2	; 0x02
    586e:	28 2f       	mov	r18, r24
    5870:	33 27       	eor	r19, r19
    5872:	3c 83       	std	Y+4, r19	; 0x04
    5874:	2b 83       	std	Y+3, r18	; 0x03
    5876:	02 c0       	rjmp	.+4      	; 0x587c <can_get_mob_status+0x78>

    // If CANSTMOB = 0 then MOB_NOT_COMPLETED
    return(MOB_NOT_COMPLETED);
    5878:	1c 82       	std	Y+4, r1	; 0x04
    587a:	1b 82       	std	Y+3, r1	; 0x03
    587c:	8b 81       	ldd	r24, Y+3	; 0x03
    587e:	9c 81       	ldd	r25, Y+4	; 0x04
    5880:	24 96       	adiw	r28, 0x04	; 4
    5882:	0f b6       	in	r0, 0x3f	; 63
    5884:	f8 94       	cli
    5886:	de bf       	out	0x3e, r29	; 62
    5888:	0f be       	out	0x3f, r0	; 63
    588a:	cd bf       	out	0x3d, r28	; 61
    588c:	df 91       	pop	r29
    588e:	cf 91       	pop	r28
    5890:	08 95       	ret

00005892 <can_get_data>:
}

//------------------------------------------------------------------------------
//  @fn can_get_data
//!
//! This function copy the data from the selected MOb to the address
//! passed as parameter.
//!
//! @warning none.
//!
//! @param CAN message data address.
//!
//! @return none.
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    5892:	cf 93       	push	r28
    5894:	df 93       	push	r29
    5896:	cd b7       	in	r28, 0x3d	; 61
    5898:	de b7       	in	r29, 0x3e	; 62
    589a:	23 97       	sbiw	r28, 0x03	; 3
    589c:	0f b6       	in	r0, 0x3f	; 63
    589e:	f8 94       	cli
    58a0:	de bf       	out	0x3e, r29	; 62
    58a2:	0f be       	out	0x3f, r0	; 63
    58a4:	cd bf       	out	0x3d, r28	; 61
    58a6:	9b 83       	std	Y+3, r25	; 0x03
    58a8:	8a 83       	std	Y+2, r24	; 0x02
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
    58aa:	19 82       	std	Y+1, r1	; 0x01
    58ac:	0f c0       	rjmp	.+30     	; 0x58cc <can_get_data+0x3a>
    {
        *(p_can_message_data + data_index) = CANMSG;
    58ae:	89 81       	ldd	r24, Y+1	; 0x01
    58b0:	99 27       	eor	r25, r25
    58b2:	9c 01       	movw	r18, r24
    58b4:	8a 81       	ldd	r24, Y+2	; 0x02
    58b6:	9b 81       	ldd	r25, Y+3	; 0x03
    58b8:	d9 01       	movw	r26, r18
    58ba:	a8 0f       	add	r26, r24
    58bc:	b9 1f       	adc	r27, r25
    58be:	ea ef       	ldi	r30, 0xFA	; 250
    58c0:	f0 e0       	ldi	r31, 0x00	; 0
    58c2:	80 81       	ld	r24, Z
    58c4:	8c 93       	st	X, r24
    58c6:	89 81       	ldd	r24, Y+1	; 0x01
    58c8:	8f 5f       	subi	r24, 0xFF	; 255
    58ca:	89 83       	std	Y+1, r24	; 0x01
    58cc:	89 81       	ldd	r24, Y+1	; 0x01
    58ce:	28 2f       	mov	r18, r24
    58d0:	33 27       	eor	r19, r19
    58d2:	ef ee       	ldi	r30, 0xEF	; 239
    58d4:	f0 e0       	ldi	r31, 0x00	; 0
    58d6:	80 81       	ld	r24, Z
    58d8:	99 27       	eor	r25, r25
    58da:	8f 70       	andi	r24, 0x0F	; 15
    58dc:	90 70       	andi	r25, 0x00	; 0
    58de:	28 17       	cp	r18, r24
    58e0:	39 07       	cpc	r19, r25
    58e2:	2c f3       	brlt	.-54     	; 0x58ae <can_get_data+0x1c>
    58e4:	23 96       	adiw	r28, 0x03	; 3
    58e6:	0f b6       	in	r0, 0x3f	; 63
    58e8:	f8 94       	cli
    58ea:	de bf       	out	0x3e, r29	; 62
    58ec:	0f be       	out	0x3f, r0	; 63
    58ee:	cd bf       	out	0x3d, r28	; 61
    58f0:	df 91       	pop	r29
    58f2:	cf 91       	pop	r28
    58f4:	08 95       	ret

000058f6 <can_auto_baudrate>:
    }
}

//------------------------------------------------------------------------------
//  @fn can_auto_baudrate
//!
//! This function programs itself the CANBTx registers if there is some
//! communication (activity) on the CAN bus.
//!
//! @warning complex function not yet implemented
//!
//! @param  Evaluation needed
//!         ==0: start the evaluation from faster baudrate
//!         ==1: (re)start an evaluation with CANBTx registers contents
//!
//! @return Baudrate Status
//!         ==0: research of bit timing configuration failed
//!         ==1: baudrate performed
//------------------------------------------------------------------------------
U8 can_auto_baudrate (U8 mode)
{
    58f6:	cf 93       	push	r28
    58f8:	df 93       	push	r29
    58fa:	cd b7       	in	r28, 0x3d	; 61
    58fc:	de b7       	in	r29, 0x3e	; 62
    58fe:	67 97       	sbiw	r28, 0x17	; 23
    5900:	0f b6       	in	r0, 0x3f	; 63
    5902:	f8 94       	cli
    5904:	de bf       	out	0x3e, r29	; 62
    5906:	0f be       	out	0x3f, r0	; 63
    5908:	cd bf       	out	0x3d, r28	; 61
    590a:	8a 8b       	std	Y+18, r24	; 0x12
    U8  u8_temp0;                               //! Temporary variable
    U8  brp, prs, ntq, phs1, phs2;              //! Bit timing segment variables
    U8  phs1_inc;                               //! Computing needed
    U8  bt_not_found, wait_for_rx, evaluate;    //! Keys for "while()" loops
    U8  try_conf;                               //! Key for configurate CAN
    U8  ovrtim_flag=0;                          //! Timer overflow count
    590c:	1e 82       	std	Y+6, r1	; 0x06
    U16 conf_index;                             //! Count of bit timing configuration tried
    U8  bt_performed;                           //! Return flag

    //! --- Default setting
    phs1_inc = evaluate = 0;
    590e:	18 86       	std	Y+8, r1	; 0x08
    5910:	88 85       	ldd	r24, Y+8	; 0x08
    5912:	8b 87       	std	Y+11, r24	; 0x0b
    bt_performed = 0;
    5914:	1b 82       	std	Y+3, r1	; 0x03
    conf_index = 0;
    5916:	1d 82       	std	Y+5, r1	; 0x05
    5918:	1c 82       	std	Y+4, r1	; 0x04
    bt_not_found = 1;
    591a:	81 e0       	ldi	r24, 0x01	; 1
    591c:	8a 87       	std	Y+10, r24	; 0x0a

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    591e:	8a 89       	ldd	r24, Y+18	; 0x12
    5920:	88 23       	and	r24, r24
    5922:	a1 f4       	brne	.+40     	; 0x594c <can_auto_baudrate+0x56>
    {
        brp  = BRP_MIN;
    5924:	81 e0       	ldi	r24, 0x01	; 1
    5926:	88 8b       	std	Y+16, r24	; 0x10
        ntq  = NTQ_MIN;
    5928:	88 e0       	ldi	r24, 0x08	; 8
    592a:	8e 87       	std	Y+14, r24	; 0x0e
        phs1 = PHS1_MIN;
    592c:	82 e0       	ldi	r24, 0x02	; 2
    592e:	8d 87       	std	Y+13, r24	; 0x0d
        phs2 = PHS2_MIN;
    5930:	82 e0       	ldi	r24, 0x02	; 2
    5932:	8c 87       	std	Y+12, r24	; 0x0c
        prs  = ntq - ( phs1 + phs2 + 1 );
    5934:	9d 85       	ldd	r25, Y+13	; 0x0d
    5936:	8c 85       	ldd	r24, Y+12	; 0x0c
    5938:	98 0f       	add	r25, r24
    593a:	8e 85       	ldd	r24, Y+14	; 0x0e
    593c:	89 1b       	sub	r24, r25
    593e:	81 50       	subi	r24, 0x01	; 1
    5940:	8f 87       	std	Y+15, r24	; 0x0f
        try_conf = 1;       //! Try this configuration
    5942:	81 e0       	ldi	r24, 0x01	; 1
    5944:	8f 83       	std	Y+7, r24	; 0x07
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
    5946:	81 e0       	ldi	r24, 0x01	; 1
    5948:	89 87       	std	Y+9, r24	; 0x09
    594a:	99 c0       	rjmp	.+306    	; 0x5a7e <can_auto_baudrate+0x188>
    }
    else //! mode = 1
    {
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
    594c:	e2 ee       	ldi	r30, 0xE2	; 226
    594e:	f0 e0       	ldi	r31, 0x00	; 0
    5950:	80 81       	ld	r24, Z
    5952:	99 27       	eor	r25, r25
    5954:	8e 77       	andi	r24, 0x7E	; 126
    5956:	90 70       	andi	r25, 0x00	; 0
    5958:	95 95       	asr	r25
    595a:	87 95       	ror	r24
    595c:	18 16       	cp	r1, r24
    595e:	19 06       	cpc	r1, r25
    5960:	64 f4       	brge	.+24     	; 0x597a <can_auto_baudrate+0x84>
    5962:	e2 ee       	ldi	r30, 0xE2	; 226
    5964:	f0 e0       	ldi	r31, 0x00	; 0
    5966:	80 81       	ld	r24, Z
    5968:	99 27       	eor	r25, r25
    596a:	8e 77       	andi	r24, 0x7E	; 126
    596c:	90 70       	andi	r25, 0x00	; 0
    596e:	95 95       	asr	r25
    5970:	87 95       	ror	r24
    5972:	98 2f       	mov	r25, r24
    5974:	9f 5f       	subi	r25, 0xFF	; 255
    5976:	9f 8b       	std	Y+23, r25	; 0x17
    5978:	02 c0       	rjmp	.+4      	; 0x597e <can_auto_baudrate+0x88>
    597a:	81 e0       	ldi	r24, 0x01	; 1
    597c:	8f 8b       	std	Y+23, r24	; 0x17
    597e:	9f 89       	ldd	r25, Y+23	; 0x17
    5980:	98 8b       	std	Y+16, r25	; 0x10
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
    5982:	e3 ee       	ldi	r30, 0xE3	; 227
    5984:	f0 e0       	ldi	r31, 0x00	; 0
    5986:	80 81       	ld	r24, Z
    5988:	99 27       	eor	r25, r25
    598a:	8e 70       	andi	r24, 0x0E	; 14
    598c:	90 70       	andi	r25, 0x00	; 0
    598e:	95 95       	asr	r25
    5990:	87 95       	ror	r24
    5992:	18 16       	cp	r1, r24
    5994:	19 06       	cpc	r1, r25
    5996:	64 f4       	brge	.+24     	; 0x59b0 <can_auto_baudrate+0xba>
    5998:	e3 ee       	ldi	r30, 0xE3	; 227
    599a:	f0 e0       	ldi	r31, 0x00	; 0
    599c:	80 81       	ld	r24, Z
    599e:	99 27       	eor	r25, r25
    59a0:	8e 70       	andi	r24, 0x0E	; 14
    59a2:	90 70       	andi	r25, 0x00	; 0
    59a4:	95 95       	asr	r25
    59a6:	87 95       	ror	r24
    59a8:	98 2f       	mov	r25, r24
    59aa:	9f 5f       	subi	r25, 0xFF	; 255
    59ac:	9e 8b       	std	Y+22, r25	; 0x16
    59ae:	02 c0       	rjmp	.+4      	; 0x59b4 <can_auto_baudrate+0xbe>
    59b0:	81 e0       	ldi	r24, 0x01	; 1
    59b2:	8e 8b       	std	Y+22, r24	; 0x16
    59b4:	9e 89       	ldd	r25, Y+22	; 0x16
    59b6:	9f 87       	std	Y+15, r25	; 0x0f
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
    59b8:	e4 ee       	ldi	r30, 0xE4	; 228
    59ba:	f0 e0       	ldi	r31, 0x00	; 0
    59bc:	80 81       	ld	r24, Z
    59be:	99 27       	eor	r25, r25
    59c0:	8e 70       	andi	r24, 0x0E	; 14
    59c2:	90 70       	andi	r25, 0x00	; 0
    59c4:	95 95       	asr	r25
    59c6:	87 95       	ror	r24
    59c8:	82 30       	cpi	r24, 0x02	; 2
    59ca:	91 05       	cpc	r25, r1
    59cc:	64 f0       	brlt	.+24     	; 0x59e6 <can_auto_baudrate+0xf0>
    59ce:	e4 ee       	ldi	r30, 0xE4	; 228
    59d0:	f0 e0       	ldi	r31, 0x00	; 0
    59d2:	80 81       	ld	r24, Z
    59d4:	99 27       	eor	r25, r25
    59d6:	8e 70       	andi	r24, 0x0E	; 14
    59d8:	90 70       	andi	r25, 0x00	; 0
    59da:	95 95       	asr	r25
    59dc:	87 95       	ror	r24
    59de:	98 2f       	mov	r25, r24
    59e0:	9f 5f       	subi	r25, 0xFF	; 255
    59e2:	9d 8b       	std	Y+21, r25	; 0x15
    59e4:	02 c0       	rjmp	.+4      	; 0x59ea <can_auto_baudrate+0xf4>
    59e6:	82 e0       	ldi	r24, 0x02	; 2
    59e8:	8d 8b       	std	Y+21, r24	; 0x15
    59ea:	9d 89       	ldd	r25, Y+21	; 0x15
    59ec:	9d 87       	std	Y+13, r25	; 0x0d
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
    59ee:	e4 ee       	ldi	r30, 0xE4	; 228
    59f0:	f0 e0       	ldi	r31, 0x00	; 0
    59f2:	80 81       	ld	r24, Z
    59f4:	99 27       	eor	r25, r25
    59f6:	80 77       	andi	r24, 0x70	; 112
    59f8:	90 70       	andi	r25, 0x00	; 0
    59fa:	95 95       	asr	r25
    59fc:	87 95       	ror	r24
    59fe:	95 95       	asr	r25
    5a00:	87 95       	ror	r24
    5a02:	95 95       	asr	r25
    5a04:	87 95       	ror	r24
    5a06:	95 95       	asr	r25
    5a08:	87 95       	ror	r24
    5a0a:	82 30       	cpi	r24, 0x02	; 2
    5a0c:	91 05       	cpc	r25, r1
    5a0e:	94 f0       	brlt	.+36     	; 0x5a34 <can_auto_baudrate+0x13e>
    5a10:	e4 ee       	ldi	r30, 0xE4	; 228
    5a12:	f0 e0       	ldi	r31, 0x00	; 0
    5a14:	80 81       	ld	r24, Z
    5a16:	99 27       	eor	r25, r25
    5a18:	80 77       	andi	r24, 0x70	; 112
    5a1a:	90 70       	andi	r25, 0x00	; 0
    5a1c:	95 95       	asr	r25
    5a1e:	87 95       	ror	r24
    5a20:	95 95       	asr	r25
    5a22:	87 95       	ror	r24
    5a24:	95 95       	asr	r25
    5a26:	87 95       	ror	r24
    5a28:	95 95       	asr	r25
    5a2a:	87 95       	ror	r24
    5a2c:	98 2f       	mov	r25, r24
    5a2e:	9f 5f       	subi	r25, 0xFF	; 255
    5a30:	9c 8b       	std	Y+20, r25	; 0x14
    5a32:	02 c0       	rjmp	.+4      	; 0x5a38 <can_auto_baudrate+0x142>
    5a34:	82 e0       	ldi	r24, 0x02	; 2
    5a36:	8c 8b       	std	Y+20, r24	; 0x14
    5a38:	9c 89       	ldd	r25, Y+20	; 0x14
    5a3a:	9c 87       	std	Y+12, r25	; 0x0c
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
    5a3c:	8f 85       	ldd	r24, Y+15	; 0x0f
    5a3e:	28 2f       	mov	r18, r24
    5a40:	33 27       	eor	r19, r19
    5a42:	8d 85       	ldd	r24, Y+13	; 0x0d
    5a44:	99 27       	eor	r25, r25
    5a46:	28 0f       	add	r18, r24
    5a48:	39 1f       	adc	r19, r25
    5a4a:	8c 85       	ldd	r24, Y+12	; 0x0c
    5a4c:	99 27       	eor	r25, r25
    5a4e:	82 0f       	add	r24, r18
    5a50:	93 1f       	adc	r25, r19
    5a52:	88 30       	cpi	r24, 0x08	; 8
    5a54:	91 05       	cpc	r25, r1
    5a56:	4c f0       	brlt	.+18     	; 0x5a6a <can_auto_baudrate+0x174>
    5a58:	9f 85       	ldd	r25, Y+15	; 0x0f
    5a5a:	8d 85       	ldd	r24, Y+13	; 0x0d
    5a5c:	98 0f       	add	r25, r24
    5a5e:	8c 85       	ldd	r24, Y+12	; 0x0c
    5a60:	89 0f       	add	r24, r25
    5a62:	98 2f       	mov	r25, r24
    5a64:	9f 5f       	subi	r25, 0xFF	; 255
    5a66:	9b 8b       	std	Y+19, r25	; 0x13
    5a68:	02 c0       	rjmp	.+4      	; 0x5a6e <can_auto_baudrate+0x178>
    5a6a:	88 e0       	ldi	r24, 0x08	; 8
    5a6c:	8b 8b       	std	Y+19, r24	; 0x13
    5a6e:	9b 89       	ldd	r25, Y+19	; 0x13
    5a70:	9e 87       	std	Y+14, r25	; 0x0e
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
    5a72:	81 e0       	ldi	r24, 0x01	; 1
    5a74:	88 87       	std	Y+8, r24	; 0x08
    5a76:	88 85       	ldd	r24, Y+8	; 0x08
    5a78:	8b 87       	std	Y+11, r24	; 0x0b
        try_conf = 0;       //! Look for the next configuration
    5a7a:	1f 82       	std	Y+7, r1	; 0x07
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    5a7c:	19 86       	std	Y+9, r1	; 0x09
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
    5a7e:	19 8a       	std	Y+17, r1	; 0x11
    5a80:	1b c0       	rjmp	.+54     	; 0x5ab8 <can_auto_baudrate+0x1c2>
    {
        Can_set_mob(u8_temp0);  //! Page index
    5a82:	ed ee       	ldi	r30, 0xED	; 237
    5a84:	f0 e0       	ldi	r31, 0x00	; 0
    5a86:	89 89       	ldd	r24, Y+17	; 0x11
    5a88:	82 95       	swap	r24
    5a8a:	80 7f       	andi	r24, 0xF0	; 240
    5a8c:	80 83       	st	Z, r24
        Can_clear_mob();        //! All MOb Registers = 0x00
    5a8e:	8e ee       	ldi	r24, 0xEE	; 238
    5a90:	90 e0       	ldi	r25, 0x00	; 0
    5a92:	9a 83       	std	Y+2, r25	; 0x02
    5a94:	89 83       	std	Y+1, r24	; 0x01
    5a96:	08 c0       	rjmp	.+16     	; 0x5aa8 <can_auto_baudrate+0x1b2>
    5a98:	e9 81       	ldd	r30, Y+1	; 0x01
    5a9a:	fa 81       	ldd	r31, Y+2	; 0x02
    5a9c:	10 82       	st	Z, r1
    5a9e:	89 81       	ldd	r24, Y+1	; 0x01
    5aa0:	9a 81       	ldd	r25, Y+2	; 0x02
    5aa2:	01 96       	adiw	r24, 0x01	; 1
    5aa4:	9a 83       	std	Y+2, r25	; 0x02
    5aa6:	89 83       	std	Y+1, r24	; 0x01
    5aa8:	89 81       	ldd	r24, Y+1	; 0x01
    5aaa:	9a 81       	ldd	r25, Y+2	; 0x02
    5aac:	88 3f       	cpi	r24, 0xF8	; 248
    5aae:	91 05       	cpc	r25, r1
    5ab0:	98 f3       	brcs	.-26     	; 0x5a98 <can_auto_baudrate+0x1a2>
    5ab2:	89 89       	ldd	r24, Y+17	; 0x11
    5ab4:	8f 5f       	subi	r24, 0xFF	; 255
    5ab6:	89 8b       	std	Y+17, r24	; 0x11
    5ab8:	89 89       	ldd	r24, Y+17	; 0x11
    5aba:	8f 30       	cpi	r24, 0x0F	; 15
    5abc:	10 f3       	brcs	.-60     	; 0x5a82 <can_auto_baudrate+0x18c>
    }

    while (bt_not_found == 1)
    5abe:	4d c1       	rjmp	.+666    	; 0x5d5a <can_auto_baudrate+0x464>
    {
        if (try_conf == 1)
    5ac0:	8f 81       	ldd	r24, Y+7	; 0x07
    5ac2:	81 30       	cpi	r24, 0x01	; 1
    5ac4:	09 f0       	breq	.+2      	; 0x5ac8 <can_auto_baudrate+0x1d2>
    5ac6:	b9 c0       	rjmp	.+370    	; 0x5c3a <can_auto_baudrate+0x344>
        {
            Can_reset();
    5ac8:	e8 ed       	ldi	r30, 0xD8	; 216
    5aca:	f0 e0       	ldi	r31, 0x00	; 0
    5acc:	81 e0       	ldi	r24, 0x01	; 1
    5ace:	80 83       	st	Z, r24
            conf_index++;
    5ad0:	8c 81       	ldd	r24, Y+4	; 0x04
    5ad2:	9d 81       	ldd	r25, Y+5	; 0x05
    5ad4:	01 96       	adiw	r24, 0x01	; 1
    5ad6:	9d 83       	std	Y+5, r25	; 0x05
    5ad8:	8c 83       	std	Y+4, r24	; 0x04
            ovrtim_flag=0;
    5ada:	1e 82       	std	Y+6, r1	; 0x06

            //! --- CANBTx registers update (sjw = phs2/2, 3 sample points)
            CANBT1 = ((brp-1) << BRP);
    5adc:	e2 ee       	ldi	r30, 0xE2	; 226
    5ade:	f0 e0       	ldi	r31, 0x00	; 0
    5ae0:	88 89       	ldd	r24, Y+16	; 0x10
    5ae2:	81 50       	subi	r24, 0x01	; 1
    5ae4:	88 0f       	add	r24, r24
    5ae6:	80 83       	st	Z, r24
            CANBT2 = (((phs2 >> 1)-1) << SJW) |((prs-1) << PRS);
    5ae8:	e3 ee       	ldi	r30, 0xE3	; 227
    5aea:	f0 e0       	ldi	r31, 0x00	; 0
    5aec:	8c 85       	ldd	r24, Y+12	; 0x0c
    5aee:	86 95       	lsr	r24
    5af0:	99 27       	eor	r25, r25
    5af2:	01 97       	sbiw	r24, 0x01	; 1
    5af4:	88 0f       	add	r24, r24
    5af6:	99 1f       	adc	r25, r25
    5af8:	82 95       	swap	r24
    5afa:	92 95       	swap	r25
    5afc:	90 7f       	andi	r25, 0xF0	; 240
    5afe:	98 27       	eor	r25, r24
    5b00:	80 7f       	andi	r24, 0xF0	; 240
    5b02:	98 27       	eor	r25, r24
    5b04:	28 2f       	mov	r18, r24
    5b06:	8f 85       	ldd	r24, Y+15	; 0x0f
    5b08:	99 27       	eor	r25, r25
    5b0a:	01 97       	sbiw	r24, 0x01	; 1
    5b0c:	88 0f       	add	r24, r24
    5b0e:	99 1f       	adc	r25, r25
    5b10:	82 2b       	or	r24, r18
    5b12:	80 83       	st	Z, r24
            CANBT3 = (((phs2-1) << PHS2) | ((phs1-1) << PHS1) | (1<<SMP));
    5b14:	e4 ee       	ldi	r30, 0xE4	; 228
    5b16:	f0 e0       	ldi	r31, 0x00	; 0
    5b18:	8c 85       	ldd	r24, Y+12	; 0x0c
    5b1a:	99 27       	eor	r25, r25
    5b1c:	01 97       	sbiw	r24, 0x01	; 1
    5b1e:	82 95       	swap	r24
    5b20:	92 95       	swap	r25
    5b22:	90 7f       	andi	r25, 0xF0	; 240
    5b24:	98 27       	eor	r25, r24
    5b26:	80 7f       	andi	r24, 0xF0	; 240
    5b28:	98 27       	eor	r25, r24
    5b2a:	28 2f       	mov	r18, r24
    5b2c:	8d 85       	ldd	r24, Y+13	; 0x0d
    5b2e:	99 27       	eor	r25, r25
    5b30:	01 97       	sbiw	r24, 0x01	; 1
    5b32:	88 0f       	add	r24, r24
    5b34:	99 1f       	adc	r25, r25
    5b36:	82 2b       	or	r24, r18
    5b38:	81 60       	ori	r24, 0x01	; 1
    5b3a:	80 83       	st	Z, r24

            //! --- Set CAN-Timer - Used for time-out
            //!     There are 641 (0x281) possible evaluations. The first one provides the faster
            //!         the faster bit timing, the last one gives the slower. It is necessary to
            //!         modulate the time-out versus bit timing (0x281>>3=0x50, matching an U8).
            CANTCON = (U8)(conf_index >> 3);
    5b3c:	e5 ee       	ldi	r30, 0xE5	; 229
    5b3e:	f0 e0       	ldi	r31, 0x00	; 0
    5b40:	8c 81       	ldd	r24, Y+4	; 0x04
    5b42:	9d 81       	ldd	r25, Y+5	; 0x05
    5b44:	96 95       	lsr	r25
    5b46:	87 95       	ror	r24
    5b48:	96 95       	lsr	r25
    5b4a:	87 95       	ror	r24
    5b4c:	96 95       	lsr	r25
    5b4e:	87 95       	ror	r24
    5b50:	80 83       	st	Z, r24

            //! --- MOb configuration
            Can_set_mob(MOB_0);                 //! Use MOb-0
    5b52:	ed ee       	ldi	r30, 0xED	; 237
    5b54:	f0 e0       	ldi	r31, 0x00	; 0
    5b56:	10 82       	st	Z, r1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
    5b58:	ee ee       	ldi	r30, 0xEE	; 238
    5b5a:	f0 e0       	ldi	r31, 0x00	; 0
    5b5c:	10 82       	st	Z, r1
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode
    5b5e:	ef ee       	ldi	r30, 0xEF	; 239
    5b60:	f0 e0       	ldi	r31, 0x00	; 0
    5b62:	80 e8       	ldi	r24, 0x80	; 128
    5b64:	80 83       	st	Z, r24

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
    5b66:	e8 ed       	ldi	r30, 0xD8	; 216
    5b68:	f0 e0       	ldi	r31, 0x00	; 0
    5b6a:	8a e0       	ldi	r24, 0x0A	; 10
    5b6c:	80 83       	st	Z, r24
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
    5b6e:	e9 ed       	ldi	r30, 0xD9	; 217
    5b70:	f0 e0       	ldi	r31, 0x00	; 0
    5b72:	80 81       	ld	r24, Z
    5b74:	99 27       	eor	r25, r25
    5b76:	84 70       	andi	r24, 0x04	; 4
    5b78:	90 70       	andi	r25, 0x00	; 0
    5b7a:	00 97       	sbiw	r24, 0x00	; 0
    5b7c:	c1 f3       	breq	.-16     	; 0x5b6e <can_auto_baudrate+0x278>
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
    5b7e:	ea ed       	ldi	r30, 0xDA	; 218
    5b80:	f0 e0       	ldi	r31, 0x00	; 0
    5b82:	8f ef       	ldi	r24, 0xFF	; 255
    5b84:	80 83       	st	Z, r24
        }

        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
    5b86:	59 c0       	rjmp	.+178    	; 0x5c3a <can_auto_baudrate+0x344>
        {
            u8_temp0 = CANSTMOB;
    5b88:	ee ee       	ldi	r30, 0xEE	; 238
    5b8a:	f0 e0       	ldi	r31, 0x00	; 0
    5b8c:	80 81       	ld	r24, Z
    5b8e:	89 8b       	std	Y+17, r24	; 0x11
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
    5b90:	89 89       	ldd	r24, Y+17	; 0x11
    5b92:	99 27       	eor	r25, r25
    5b94:	80 72       	andi	r24, 0x20	; 32
    5b96:	90 70       	andi	r25, 0x00	; 0
    5b98:	00 97       	sbiw	r24, 0x00	; 0
    5b9a:	c9 f0       	breq	.+50     	; 0x5bce <can_auto_baudrate+0x2d8>
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
    5b9c:	19 86       	std	Y+9, r1	; 0x09
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
    5b9e:	18 86       	std	Y+8, r1	; 0x08
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
    5ba0:	1a 86       	std	Y+10, r1	; 0x0a
                bt_performed = 1;   //! Return flag = TRUE
    5ba2:	81 e0       	ldi	r24, 0x01	; 1
    5ba4:	8b 83       	std	Y+3, r24	; 0x03
                DISABLE_MOB;        //! Disable MOb-0
    5ba6:	af ee       	ldi	r26, 0xEF	; 239
    5ba8:	b0 e0       	ldi	r27, 0x00	; 0
    5baa:	ef ee       	ldi	r30, 0xEF	; 239
    5bac:	f0 e0       	ldi	r31, 0x00	; 0
    5bae:	90 81       	ld	r25, Z
    5bb0:	8f e3       	ldi	r24, 0x3F	; 63
    5bb2:	89 23       	and	r24, r25
    5bb4:	8c 93       	st	X, r24
                CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
    5bb6:	e8 ed       	ldi	r30, 0xD8	; 216
    5bb8:	f0 e0       	ldi	r31, 0x00	; 0
    5bba:	10 82       	st	Z, r1
                while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
    5bbc:	e9 ed       	ldi	r30, 0xD9	; 217
    5bbe:	f0 e0       	ldi	r31, 0x00	; 0
    5bc0:	80 81       	ld	r24, Z
    5bc2:	99 27       	eor	r25, r25
    5bc4:	84 70       	andi	r24, 0x04	; 4
    5bc6:	90 70       	andi	r25, 0x00	; 0
    5bc8:	00 97       	sbiw	r24, 0x00	; 0
    5bca:	c1 f7       	brne	.-16     	; 0x5bbc <can_auto_baudrate+0x2c6>
    5bcc:	36 c0       	rjmp	.+108    	; 0x5c3a <can_auto_baudrate+0x344>
            }
             //! --- Else stop if any errors
             else
            {
                //! --- MOb error ?
                if ((u8_temp0 & ((1<<BERR)|(1<<SERR)|(1<<CERR)|(1<<FERR)|(1<<AERR))) !=0)
    5bce:	89 89       	ldd	r24, Y+17	; 0x11
    5bd0:	99 27       	eor	r25, r25
    5bd2:	8f 71       	andi	r24, 0x1F	; 31
    5bd4:	90 70       	andi	r25, 0x00	; 0
    5bd6:	00 97       	sbiw	r24, 0x00	; 0
    5bd8:	19 f0       	breq	.+6      	; 0x5be0 <can_auto_baudrate+0x2ea>
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
    5bda:	81 e0       	ldi	r24, 0x01	; 1
    5bdc:	88 87       	std	Y+8, r24	; 0x08
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
    5bde:	19 86       	std	Y+9, r1	; 0x09
                }

                u8_temp0 = CANGIT;
    5be0:	ea ed       	ldi	r30, 0xDA	; 218
    5be2:	f0 e0       	ldi	r31, 0x00	; 0
    5be4:	80 81       	ld	r24, Z
    5be6:	89 8b       	std	Y+17, r24	; 0x11

                //! --- Time_out reached ?
                if ((u8_temp0 & (1<<OVRTIM)) !=0 )
    5be8:	89 89       	ldd	r24, Y+17	; 0x11
    5bea:	99 27       	eor	r25, r25
    5bec:	80 72       	andi	r24, 0x20	; 32
    5bee:	90 70       	andi	r25, 0x00	; 0
    5bf0:	00 97       	sbiw	r24, 0x00	; 0
    5bf2:	c1 f0       	breq	.+48     	; 0x5c24 <can_auto_baudrate+0x32e>
                {
                    if (ovrtim_flag==0)
    5bf4:	8e 81       	ldd	r24, Y+6	; 0x06
    5bf6:	88 23       	and	r24, r24
    5bf8:	59 f4       	brne	.+22     	; 0x5c10 <can_auto_baudrate+0x31a>
                    {
                        //! --- First Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
    5bfa:	aa ed       	ldi	r26, 0xDA	; 218
    5bfc:	b0 e0       	ldi	r27, 0x00	; 0
    5bfe:	ea ed       	ldi	r30, 0xDA	; 218
    5c00:	f0 e0       	ldi	r31, 0x00	; 0
    5c02:	80 81       	ld	r24, Z
    5c04:	80 62       	ori	r24, 0x20	; 32
    5c06:	8c 93       	st	X, r24
                        ovrtim_flag++;
    5c08:	8e 81       	ldd	r24, Y+6	; 0x06
    5c0a:	8f 5f       	subi	r24, 0xFF	; 255
    5c0c:	8e 83       	std	Y+6, r24	; 0x06
    5c0e:	0a c0       	rjmp	.+20     	; 0x5c24 <can_auto_baudrate+0x32e>
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
    5c10:	aa ed       	ldi	r26, 0xDA	; 218
    5c12:	b0 e0       	ldi	r27, 0x00	; 0
    5c14:	ea ed       	ldi	r30, 0xDA	; 218
    5c16:	f0 e0       	ldi	r31, 0x00	; 0
    5c18:	80 81       	ld	r24, Z
    5c1a:	80 62       	ori	r24, 0x20	; 32
    5c1c:	8c 93       	st	X, r24
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
    5c1e:	81 e0       	ldi	r24, 0x01	; 1
    5c20:	88 87       	std	Y+8, r24	; 0x08
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
    5c22:	19 86       	std	Y+9, r1	; 0x09
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
    5c24:	89 89       	ldd	r24, Y+17	; 0x11
    5c26:	99 27       	eor	r25, r25
    5c28:	8f 70       	andi	r24, 0x0F	; 15
    5c2a:	90 70       	andi	r25, 0x00	; 0
    5c2c:	00 97       	sbiw	r24, 0x00	; 0
    5c2e:	29 f0       	breq	.+10     	; 0x5c3a <can_auto_baudrate+0x344>
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
    5c30:	81 e0       	ldi	r24, 0x01	; 1
    5c32:	88 87       	std	Y+8, r24	; 0x08
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
    5c34:	19 86       	std	Y+9, r1	; 0x09
                    try_conf = 1;       //! Try this configuration
    5c36:	81 e0       	ldi	r24, 0x01	; 1
    5c38:	8f 83       	std	Y+7, r24	; 0x07
    5c3a:	89 85       	ldd	r24, Y+9	; 0x09
    5c3c:	81 30       	cpi	r24, 0x01	; 1
    5c3e:	09 f4       	brne	.+2      	; 0x5c42 <can_auto_baudrate+0x34c>
    5c40:	a3 cf       	rjmp	.-186    	; 0x5b88 <can_auto_baudrate+0x292>
                }
            }
        } // while (wait_for_rx ...

        //! --- EVALUATE LOOP:
        //!     =============
        //!     Compute a new bit timing configuration. First, Phase 1 is increased,
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
    5c42:	87 c0       	rjmp	.+270    	; 0x5d52 <can_auto_baudrate+0x45c>
        {
            if (phs1_inc != 0) phs1++;
    5c44:	8b 85       	ldd	r24, Y+11	; 0x0b
    5c46:	88 23       	and	r24, r24
    5c48:	19 f0       	breq	.+6      	; 0x5c50 <can_auto_baudrate+0x35a>
    5c4a:	8d 85       	ldd	r24, Y+13	; 0x0d
    5c4c:	8f 5f       	subi	r24, 0xFF	; 255
    5c4e:	8d 87       	std	Y+13, r24	; 0x0d
            phs1_inc = 1;
    5c50:	81 e0       	ldi	r24, 0x01	; 1
    5c52:	8b 87       	std	Y+11, r24	; 0x0b

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
    5c54:	8d 85       	ldd	r24, Y+13	; 0x0d
    5c56:	89 30       	cpi	r24, 0x09	; 9
    5c58:	78 f1       	brcs	.+94     	; 0x5cb8 <can_auto_baudrate+0x3c2>
    5c5a:	8c 85       	ldd	r24, Y+12	; 0x0c
    5c5c:	88 30       	cpi	r24, 0x08	; 8
    5c5e:	60 f1       	brcs	.+88     	; 0x5cb8 <can_auto_baudrate+0x3c2>
            {
                phs1 = PHS1_MIN;
    5c60:	82 e0       	ldi	r24, 0x02	; 2
    5c62:	8d 87       	std	Y+13, r24	; 0x0d
                phs2 = PHS2_MIN;
    5c64:	82 e0       	ldi	r24, 0x02	; 2
    5c66:	8c 87       	std	Y+12, r24	; 0x0c
                phs1_inc = 0;
    5c68:	1b 86       	std	Y+11, r1	; 0x0b
                if (ntq != NTQ_MAX) ntq++;
    5c6a:	8e 85       	ldd	r24, Y+14	; 0x0e
    5c6c:	89 31       	cpi	r24, 0x19	; 25
    5c6e:	21 f0       	breq	.+8      	; 0x5c78 <can_auto_baudrate+0x382>
    5c70:	8e 85       	ldd	r24, Y+14	; 0x0e
    5c72:	8f 5f       	subi	r24, 0xFF	; 255
    5c74:	8e 87       	std	Y+14, r24	; 0x0e
    5c76:	6d c0       	rjmp	.+218    	; 0x5d52 <can_auto_baudrate+0x45c>
                else
                {
                    ntq = NTQ_MIN;
    5c78:	88 e0       	ldi	r24, 0x08	; 8
    5c7a:	8e 87       	std	Y+14, r24	; 0x0e
                    if (brp != BRP_MAX) brp++;
    5c7c:	88 89       	ldd	r24, Y+16	; 0x10
    5c7e:	80 34       	cpi	r24, 0x40	; 64
    5c80:	21 f0       	breq	.+8      	; 0x5c8a <can_auto_baudrate+0x394>
    5c82:	88 89       	ldd	r24, Y+16	; 0x10
    5c84:	8f 5f       	subi	r24, 0xFF	; 255
    5c86:	88 8b       	std	Y+16, r24	; 0x10
    5c88:	64 c0       	rjmp	.+200    	; 0x5d52 <can_auto_baudrate+0x45c>
                    else
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
    5c8a:	18 86       	std	Y+8, r1	; 0x08
                        bt_performed = 0;   //! Return flag = FALSE
    5c8c:	1b 82       	std	Y+3, r1	; 0x03
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
    5c8e:	1a 86       	std	Y+10, r1	; 0x0a
                        DISABLE_MOB;        //! Disable MOb-0
    5c90:	af ee       	ldi	r26, 0xEF	; 239
    5c92:	b0 e0       	ldi	r27, 0x00	; 0
    5c94:	ef ee       	ldi	r30, 0xEF	; 239
    5c96:	f0 e0       	ldi	r31, 0x00	; 0
    5c98:	90 81       	ld	r25, Z
    5c9a:	8f e3       	ldi	r24, 0x3F	; 63
    5c9c:	89 23       	and	r24, r25
    5c9e:	8c 93       	st	X, r24
                        CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
    5ca0:	e8 ed       	ldi	r30, 0xD8	; 216
    5ca2:	f0 e0       	ldi	r31, 0x00	; 0
    5ca4:	10 82       	st	Z, r1
                        while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
    5ca6:	e9 ed       	ldi	r30, 0xD9	; 217
    5ca8:	f0 e0       	ldi	r31, 0x00	; 0
    5caa:	80 81       	ld	r24, Z
    5cac:	99 27       	eor	r25, r25
    5cae:	84 70       	andi	r24, 0x04	; 4
    5cb0:	90 70       	andi	r25, 0x00	; 0
    5cb2:	00 97       	sbiw	r24, 0x00	; 0
    5cb4:	c1 f7       	brne	.-16     	; 0x5ca6 <can_auto_baudrate+0x3b0>
    5cb6:	4d c0       	rjmp	.+154    	; 0x5d52 <can_auto_baudrate+0x45c>
                    }
                }
            }
            else    // if (phs1 > PHS1_MAX ...
            {
                //! --- If psh1 > 5 then phs1 =phs2 or =phs2+1, else phs1=phs2
                if (phs1>5)
    5cb8:	8d 85       	ldd	r24, Y+13	; 0x0d
    5cba:	86 30       	cpi	r24, 0x06	; 6
    5cbc:	78 f0       	brcs	.+30     	; 0x5cdc <can_auto_baudrate+0x3e6>
                {
                    if (phs1>(phs2+1)) phs1=(++phs2);
    5cbe:	8d 85       	ldd	r24, Y+13	; 0x0d
    5cc0:	28 2f       	mov	r18, r24
    5cc2:	33 27       	eor	r19, r19
    5cc4:	8c 85       	ldd	r24, Y+12	; 0x0c
    5cc6:	99 27       	eor	r25, r25
    5cc8:	01 96       	adiw	r24, 0x01	; 1
    5cca:	82 17       	cp	r24, r18
    5ccc:	93 07       	cpc	r25, r19
    5cce:	44 f4       	brge	.+16     	; 0x5ce0 <can_auto_baudrate+0x3ea>
    5cd0:	8c 85       	ldd	r24, Y+12	; 0x0c
    5cd2:	8f 5f       	subi	r24, 0xFF	; 255
    5cd4:	8c 87       	std	Y+12, r24	; 0x0c
    5cd6:	8c 85       	ldd	r24, Y+12	; 0x0c
    5cd8:	8d 87       	std	Y+13, r24	; 0x0d
    5cda:	02 c0       	rjmp	.+4      	; 0x5ce0 <can_auto_baudrate+0x3ea>
                }
                else
                {
                phs2=phs1;
    5cdc:	8d 85       	ldd	r24, Y+13	; 0x0d
    5cde:	8c 87       	std	Y+12, r24	; 0x0c
                }
                prs = ntq - ( phs1 + phs2 + 1 );
    5ce0:	9d 85       	ldd	r25, Y+13	; 0x0d
    5ce2:	8c 85       	ldd	r24, Y+12	; 0x0c
    5ce4:	98 0f       	add	r25, r24
    5ce6:	8e 85       	ldd	r24, Y+14	; 0x0e
    5ce8:	89 1b       	sub	r24, r25
    5cea:	81 50       	subi	r24, 0x01	; 1
    5cec:	8f 87       	std	Y+15, r24	; 0x0f

                //! --- Test PRS limits
                if ((prs <= PRS_MAX) && (prs >= PRS_MIN))
    5cee:	8f 85       	ldd	r24, Y+15	; 0x0f
    5cf0:	89 30       	cpi	r24, 0x09	; 9
    5cf2:	78 f5       	brcc	.+94     	; 0x5d52 <can_auto_baudrate+0x45c>
    5cf4:	8f 85       	ldd	r24, Y+15	; 0x0f
    5cf6:	88 23       	and	r24, r24
    5cf8:	61 f1       	breq	.+88     	; 0x5d52 <can_auto_baudrate+0x45c>
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
    5cfa:	8c 85       	ldd	r24, Y+12	; 0x0c
    5cfc:	99 27       	eor	r25, r25
    5cfe:	ac 01       	movw	r20, r24
    5d00:	44 0f       	add	r20, r20
    5d02:	55 1f       	adc	r21, r21
    5d04:	44 0f       	add	r20, r20
    5d06:	55 1f       	adc	r21, r21
    5d08:	8f 85       	ldd	r24, Y+15	; 0x0f
    5d0a:	28 2f       	mov	r18, r24
    5d0c:	33 27       	eor	r19, r19
    5d0e:	8d 85       	ldd	r24, Y+13	; 0x0d
    5d10:	99 27       	eor	r25, r25
    5d12:	82 0f       	add	r24, r18
    5d14:	93 1f       	adc	r25, r19
    5d16:	01 96       	adiw	r24, 0x01	; 1
    5d18:	48 17       	cp	r20, r24
    5d1a:	59 07       	cpc	r21, r25
    5d1c:	d4 f0       	brlt	.+52     	; 0x5d52 <can_auto_baudrate+0x45c>
    5d1e:	8c 85       	ldd	r24, Y+12	; 0x0c
    5d20:	28 2f       	mov	r18, r24
    5d22:	33 27       	eor	r19, r19
    5d24:	8c 85       	ldd	r24, Y+12	; 0x0c
    5d26:	99 27       	eor	r25, r25
    5d28:	28 0f       	add	r18, r24
    5d2a:	39 1f       	adc	r19, r25
    5d2c:	8c 85       	ldd	r24, Y+12	; 0x0c
    5d2e:	99 27       	eor	r25, r25
    5d30:	a9 01       	movw	r20, r18
    5d32:	48 0f       	add	r20, r24
    5d34:	59 1f       	adc	r21, r25
    5d36:	8f 85       	ldd	r24, Y+15	; 0x0f
    5d38:	28 2f       	mov	r18, r24
    5d3a:	33 27       	eor	r19, r19
    5d3c:	8d 85       	ldd	r24, Y+13	; 0x0d
    5d3e:	99 27       	eor	r25, r25
    5d40:	82 0f       	add	r24, r18
    5d42:	93 1f       	adc	r25, r19
    5d44:	01 96       	adiw	r24, 0x01	; 1
    5d46:	84 17       	cp	r24, r20
    5d48:	95 07       	cpc	r25, r21
    5d4a:	1c f0       	brlt	.+6      	; 0x5d52 <can_auto_baudrate+0x45c>
                    {
                        evaluate = 0;     //! Out of "while (evaluate ..." loop &
    5d4c:	18 86       	std	Y+8, r1	; 0x08
                        wait_for_rx = 1;  //!    new "while (bt_not_found ..." loop
    5d4e:	81 e0       	ldi	r24, 0x01	; 1
    5d50:	89 87       	std	Y+9, r24	; 0x09
    5d52:	88 85       	ldd	r24, Y+8	; 0x08
    5d54:	81 30       	cpi	r24, 0x01	; 1
    5d56:	09 f4       	brne	.+2      	; 0x5d5a <can_auto_baudrate+0x464>
    5d58:	75 cf       	rjmp	.-278    	; 0x5c44 <can_auto_baudrate+0x34e>
    5d5a:	8a 85       	ldd	r24, Y+10	; 0x0a
    5d5c:	81 30       	cpi	r24, 0x01	; 1
    5d5e:	09 f4       	brne	.+2      	; 0x5d62 <can_auto_baudrate+0x46c>
    5d60:	af ce       	rjmp	.-674    	; 0x5ac0 <can_auto_baudrate+0x1ca>
                    }
                }
            }
        } // while (evaluate ...
    } // while (bt_not_found ...

    return (bt_performed);
    5d62:	8b 81       	ldd	r24, Y+3	; 0x03
    5d64:	99 27       	eor	r25, r25
    5d66:	67 96       	adiw	r28, 0x17	; 23
    5d68:	0f b6       	in	r0, 0x3f	; 63
    5d6a:	f8 94       	cli
    5d6c:	de bf       	out	0x3e, r29	; 62
    5d6e:	0f be       	out	0x3f, r0	; 63
    5d70:	cd bf       	out	0x3d, r28	; 61
    5d72:	df 91       	pop	r29
    5d74:	cf 91       	pop	r28
    5d76:	08 95       	ret

00005d78 <can_fixed_baudrate>:
}

//------------------------------------------------------------------------------
//  @fn can_fixed_baudrate
//!
//! This function programs the CANBTx registers with the predefined values
//! CONF_CANBT1, CONF_CANBT2, CONF_CANBT3.
//!
//! @warning
//!
//! @param (unused!)
//!
//! @return Baudrate Status
//!         fixed = 1: baudrate performed
//------------------------------------------------------------------------------
U8 can_fixed_baudrate(U8 mode)
{
    5d78:	cf 93       	push	r28
    5d7a:	df 93       	push	r29
    5d7c:	cd b7       	in	r28, 0x3d	; 61
    5d7e:	de b7       	in	r29, 0x3e	; 62
    5d80:	21 97       	sbiw	r28, 0x01	; 1
    5d82:	0f b6       	in	r0, 0x3f	; 63
    5d84:	f8 94       	cli
    5d86:	de bf       	out	0x3e, r29	; 62
    5d88:	0f be       	out	0x3f, r0	; 63
    5d8a:	cd bf       	out	0x3d, r28	; 61
    5d8c:	89 83       	std	Y+1, r24	; 0x01
    Can_reset();
    5d8e:	e8 ed       	ldi	r30, 0xD8	; 216
    5d90:	f0 e0       	ldi	r31, 0x00	; 0
    5d92:	81 e0       	ldi	r24, 0x01	; 1
    5d94:	80 83       	st	Z, r24
    Can_conf_bt();
    5d96:	e2 ee       	ldi	r30, 0xE2	; 226
    5d98:	f0 e0       	ldi	r31, 0x00	; 0
    5d9a:	10 82       	st	Z, r1
    5d9c:	e3 ee       	ldi	r30, 0xE3	; 227
    5d9e:	f0 e0       	ldi	r31, 0x00	; 0
    5da0:	10 82       	st	Z, r1
    5da2:	e4 ee       	ldi	r30, 0xE4	; 228
    5da4:	f0 e0       	ldi	r31, 0x00	; 0
    5da6:	10 82       	st	Z, r1
    return 1;
    5da8:	81 e0       	ldi	r24, 0x01	; 1
    5daa:	90 e0       	ldi	r25, 0x00	; 0
    5dac:	21 96       	adiw	r28, 0x01	; 1
    5dae:	0f b6       	in	r0, 0x3f	; 63
    5db0:	f8 94       	cli
    5db2:	de bf       	out	0x3e, r29	; 62
    5db4:	0f be       	out	0x3f, r0	; 63
    5db6:	cd bf       	out	0x3d, r28	; 61
    5db8:	df 91       	pop	r29
    5dba:	cf 91       	pop	r28
    5dbc:	08 95       	ret

00005dbe <__mulsi3>:
    5dbe:	62 9f       	mul	r22, r18
    5dc0:	d0 01       	movw	r26, r0
    5dc2:	73 9f       	mul	r23, r19
    5dc4:	f0 01       	movw	r30, r0
    5dc6:	82 9f       	mul	r24, r18
    5dc8:	e0 0d       	add	r30, r0
    5dca:	f1 1d       	adc	r31, r1
    5dcc:	64 9f       	mul	r22, r20
    5dce:	e0 0d       	add	r30, r0
    5dd0:	f1 1d       	adc	r31, r1
    5dd2:	92 9f       	mul	r25, r18
    5dd4:	f0 0d       	add	r31, r0
    5dd6:	83 9f       	mul	r24, r19
    5dd8:	f0 0d       	add	r31, r0
    5dda:	74 9f       	mul	r23, r20
    5ddc:	f0 0d       	add	r31, r0
    5dde:	65 9f       	mul	r22, r21
    5de0:	f0 0d       	add	r31, r0
    5de2:	99 27       	eor	r25, r25
    5de4:	72 9f       	mul	r23, r18
    5de6:	b0 0d       	add	r27, r0
    5de8:	e1 1d       	adc	r30, r1
    5dea:	f9 1f       	adc	r31, r25
    5dec:	63 9f       	mul	r22, r19
    5dee:	b0 0d       	add	r27, r0
    5df0:	e1 1d       	adc	r30, r1
    5df2:	f9 1f       	adc	r31, r25
    5df4:	bd 01       	movw	r22, r26
    5df6:	cf 01       	movw	r24, r30
    5df8:	11 24       	eor	r1, r1
    5dfa:	08 95       	ret

00005dfc <__udivmodhi4>:
    5dfc:	aa 1b       	sub	r26, r26
    5dfe:	bb 1b       	sub	r27, r27
    5e00:	51 e1       	ldi	r21, 0x11	; 17
    5e02:	07 c0       	rjmp	.+14     	; 0x5e12 <__udivmodhi4_ep>

00005e04 <__udivmodhi4_loop>:
    5e04:	aa 1f       	adc	r26, r26
    5e06:	bb 1f       	adc	r27, r27
    5e08:	a6 17       	cp	r26, r22
    5e0a:	b7 07       	cpc	r27, r23
    5e0c:	10 f0       	brcs	.+4      	; 0x5e12 <__udivmodhi4_ep>
    5e0e:	a6 1b       	sub	r26, r22
    5e10:	b7 0b       	sbc	r27, r23

00005e12 <__udivmodhi4_ep>:
    5e12:	88 1f       	adc	r24, r24
    5e14:	99 1f       	adc	r25, r25
    5e16:	5a 95       	dec	r21
    5e18:	a9 f7       	brne	.-22     	; 0x5e04 <__udivmodhi4_loop>
    5e1a:	80 95       	com	r24
    5e1c:	90 95       	com	r25
    5e1e:	bc 01       	movw	r22, r24
    5e20:	cd 01       	movw	r24, r26
    5e22:	08 95       	ret

00005e24 <__divmodhi4>:
    5e24:	97 fb       	bst	r25, 7
    5e26:	09 2e       	mov	r0, r25
    5e28:	07 26       	eor	r0, r23
    5e2a:	0a d0       	rcall	.+20     	; 0x5e40 <__divmodhi4_neg1>
    5e2c:	77 fd       	sbrc	r23, 7
    5e2e:	04 d0       	rcall	.+8      	; 0x5e38 <__divmodhi4_neg2>
    5e30:	e5 df       	rcall	.-54     	; 0x5dfc <__udivmodhi4>
    5e32:	06 d0       	rcall	.+12     	; 0x5e40 <__divmodhi4_neg1>
    5e34:	00 20       	and	r0, r0
    5e36:	1a f4       	brpl	.+6      	; 0x5e3e <__divmodhi4_exit>

00005e38 <__divmodhi4_neg2>:
    5e38:	70 95       	com	r23
    5e3a:	61 95       	neg	r22
    5e3c:	7f 4f       	sbci	r23, 0xFF	; 255

00005e3e <__divmodhi4_exit>:
    5e3e:	08 95       	ret

00005e40 <__divmodhi4_neg1>:
    5e40:	f6 f7       	brtc	.-4      	; 0x5e3e <__divmodhi4_exit>
    5e42:	90 95       	com	r25
    5e44:	81 95       	neg	r24
    5e46:	9f 4f       	sbci	r25, 0xFF	; 255
    5e48:	08 95       	ret

00005e4a <__udivmodsi4>:
    5e4a:	a1 e2       	ldi	r26, 0x21	; 33
    5e4c:	1a 2e       	mov	r1, r26
    5e4e:	aa 1b       	sub	r26, r26
    5e50:	bb 1b       	sub	r27, r27
    5e52:	fd 01       	movw	r30, r26
    5e54:	0d c0       	rjmp	.+26     	; 0x5e70 <__udivmodsi4_ep>

00005e56 <__udivmodsi4_loop>:
    5e56:	aa 1f       	adc	r26, r26
    5e58:	bb 1f       	adc	r27, r27
    5e5a:	ee 1f       	adc	r30, r30
    5e5c:	ff 1f       	adc	r31, r31
    5e5e:	a2 17       	cp	r26, r18
    5e60:	b3 07       	cpc	r27, r19
    5e62:	e4 07       	cpc	r30, r20
    5e64:	f5 07       	cpc	r31, r21
    5e66:	20 f0       	brcs	.+8      	; 0x5e70 <__udivmodsi4_ep>
    5e68:	a2 1b       	sub	r26, r18
    5e6a:	b3 0b       	sbc	r27, r19
    5e6c:	e4 0b       	sbc	r30, r20
    5e6e:	f5 0b       	sbc	r31, r21

00005e70 <__udivmodsi4_ep>:
    5e70:	66 1f       	adc	r22, r22
    5e72:	77 1f       	adc	r23, r23
    5e74:	88 1f       	adc	r24, r24
    5e76:	99 1f       	adc	r25, r25
    5e78:	1a 94       	dec	r1
    5e7a:	69 f7       	brne	.-38     	; 0x5e56 <__udivmodsi4_loop>
    5e7c:	60 95       	com	r22
    5e7e:	70 95       	com	r23
    5e80:	80 95       	com	r24
    5e82:	90 95       	com	r25
    5e84:	9b 01       	movw	r18, r22
    5e86:	ac 01       	movw	r20, r24
    5e88:	bd 01       	movw	r22, r26
    5e8a:	cf 01       	movw	r24, r30
    5e8c:	08 95       	ret

00005e8e <__divmodsi4>:
    5e8e:	97 fb       	bst	r25, 7
    5e90:	09 2e       	mov	r0, r25
    5e92:	05 26       	eor	r0, r21
    5e94:	0e d0       	rcall	.+28     	; 0x5eb2 <__divmodsi4_neg1>
    5e96:	57 fd       	sbrc	r21, 7
    5e98:	04 d0       	rcall	.+8      	; 0x5ea2 <__divmodsi4_neg2>
    5e9a:	d7 df       	rcall	.-82     	; 0x5e4a <__udivmodsi4>
    5e9c:	0a d0       	rcall	.+20     	; 0x5eb2 <__divmodsi4_neg1>
    5e9e:	00 1c       	adc	r0, r0
    5ea0:	38 f4       	brcc	.+14     	; 0x5eb0 <__divmodsi4_exit>

00005ea2 <__divmodsi4_neg2>:
    5ea2:	50 95       	com	r21
    5ea4:	40 95       	com	r20
    5ea6:	30 95       	com	r19
    5ea8:	21 95       	neg	r18
    5eaa:	3f 4f       	sbci	r19, 0xFF	; 255
    5eac:	4f 4f       	sbci	r20, 0xFF	; 255
    5eae:	5f 4f       	sbci	r21, 0xFF	; 255

00005eb0 <__divmodsi4_exit>:
    5eb0:	08 95       	ret

00005eb2 <__divmodsi4_neg1>:
    5eb2:	f6 f7       	brtc	.-4      	; 0x5eb0 <__divmodsi4_exit>
    5eb4:	90 95       	com	r25
    5eb6:	80 95       	com	r24
    5eb8:	70 95       	com	r23
    5eba:	61 95       	neg	r22
    5ebc:	7f 4f       	sbci	r23, 0xFF	; 255
    5ebe:	8f 4f       	sbci	r24, 0xFF	; 255
    5ec0:	9f 4f       	sbci	r25, 0xFF	; 255
    5ec2:	08 95       	ret

00005ec4 <_exit>:
    5ec4:	ff cf       	rjmp	.-2      	; 0x5ec4 <_exit>
