Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Jun 23 20:55:34 2025
| Host         : SwigSwag running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  83          
TIMING-16  Warning   Large setup violation                       52          
TIMING-18  Warning   Missing input or output delay               27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.187     -298.769                    469                10851        0.040        0.000                      0                10851        4.020        0.000                       0                  4701  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.187     -298.769                    469                10851        0.040        0.000                      0                10851        4.020        0.000                       0                  4701  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          469  Failing Endpoints,  Worst Slack       -1.187ns,  Total Violation     -298.769ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.187ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/spriteRotationReg45_9_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteMemories_9/RamInitSpWf/RAM_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.595ns  (logic 6.463ns (61.000%)  route 4.132ns (39.000%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.639     5.242    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X9Y65          FDRE                                         r  gameTop/graphicEngineVGA/spriteRotationReg45_9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.456     5.698 r  gameTop/graphicEngineVGA/spriteRotationReg45_9_reg/Q
                         net (fo=56, routed)          0.795     6.493    gameTop/graphicEngineVGA/spriteRotationReg45_9
    SLICE_X8Y65          LUT3 (Prop_lut3_I2_O)        0.124     6.617 r  gameTop/graphicEngineVGA/i___55/O
                         net (fo=1, routed)           0.000     6.617    gameTop/graphicEngineVGA/i___55_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.993 r  gameTop/graphicEngineVGA/_T_1608_i_29/CO[3]
                         net (fo=1, routed)           0.000     6.993    gameTop/graphicEngineVGA/_T_1608_i_29_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.212 f  gameTop/graphicEngineVGA/_T_1608_i_27/O[0]
                         net (fo=5, routed)           0.553     7.765    gameTop/graphicEngineVGA/_T_1538[5]
    SLICE_X8Y64          LUT4 (Prop_lut4_I2_O)        0.295     8.060 r  gameTop/graphicEngineVGA/_T_1608_i_45/O
                         net (fo=1, routed)           0.333     8.393    gameTop/graphicEngineVGA/_T_1608_i_45_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.900 r  gameTop/graphicEngineVGA/_T_1608_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.900    gameTop/graphicEngineVGA/_T_1608_i_28_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.122 r  gameTop/graphicEngineVGA/_T_1608_i_26/O[0]
                         net (fo=3, routed)           0.453     9.575    gameTop/graphicEngineVGA/_T_1552[9]
    SLICE_X9Y68          LUT5 (Prop_lut5_I4_O)        0.299     9.874 r  gameTop/graphicEngineVGA/_T_1608_i_3/O
                         net (fo=1, routed)           0.538    10.412    gameTop/graphicEngineVGA/_T_1608_i_3_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      3.841    14.253 r  gameTop/graphicEngineVGA/_T_1608/P[1]
                         net (fo=3, routed)           0.721    14.974    gameTop/graphicEngineVGA/rotation45deg_9/RamInitSpWf/addr[1]
    SLICE_X11Y70         LUT3 (Prop_lut3_I2_O)        0.124    15.098 r  gameTop/graphicEngineVGA/rotation45deg_9/RamInitSpWf/RAM_reg_i_9__4/O
                         net (fo=1, routed)           0.739    15.837    gameTop/graphicEngineVGA/spriteMemories_9/RamInitSpWf/ADDRARDADDR[1]
    RAMB18_X0Y29         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_9/RamInitSpWf/RAM_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.552    14.974    gameTop/graphicEngineVGA/spriteMemories_9/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y29         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_9/RamInitSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.277    15.251    
                         clock uncertainty           -0.035    15.216    
    RAMB18_X0Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.650    gameTop/graphicEngineVGA/spriteMemories_9/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -15.837    
  -------------------------------------------------------------------
                         slack                                 -1.187    

Slack (VIOLATED) :        -1.169ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/inSpriteX_17_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteMemories_17/RamInitSpWf/RAM_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.502ns  (logic 6.716ns (63.948%)  route 3.786ns (36.052%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.787     5.390    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X50Y26         FDRE                                         r  gameTop/graphicEngineVGA/inSpriteX_17_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDRE (Prop_fdre_C_Q)         0.518     5.908 r  gameTop/graphicEngineVGA/inSpriteX_17_reg[2]/Q
                         net (fo=7, routed)           0.625     6.533    gameTop/graphicEngineVGA/inSpriteX_17[2]
    SLICE_X49Y26         LUT3 (Prop_lut3_I2_O)        0.124     6.657 r  gameTop/graphicEngineVGA/_T_2560_i_52/O
                         net (fo=1, routed)           0.000     6.657    gameTop/graphicEngineVGA/_T_2560_i_52_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.297 f  gameTop/graphicEngineVGA/_T_2560_i_29/O[3]
                         net (fo=5, routed)           0.474     7.771    gameTop/graphicEngineVGA/_T_2490[4]
    SLICE_X51Y25         LUT4 (Prop_lut4_I2_O)        0.306     8.077 r  gameTop/graphicEngineVGA/_T_2560_i_46/O
                         net (fo=1, routed)           0.331     8.408    gameTop/graphicEngineVGA/_T_2560_i_46_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.934 r  gameTop/graphicEngineVGA/_T_2560_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.934    gameTop/graphicEngineVGA/_T_2560_i_28_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.268 r  gameTop/graphicEngineVGA/_T_2560_i_26/O[1]
                         net (fo=3, routed)           0.469     9.737    gameTop/graphicEngineVGA/_T_2504[10]
    SLICE_X55Y28         LUT5 (Prop_lut5_I4_O)        0.303    10.040 r  gameTop/graphicEngineVGA/_T_2560_i_2/O
                         net (fo=1, routed)           0.521    10.561    gameTop/graphicEngineVGA/_T_2560_i_2_n_0
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[10]_P[3])
                                                      3.841    14.402 r  gameTop/graphicEngineVGA/_T_2560/P[3]
                         net (fo=3, routed)           0.667    15.069    gameTop/graphicEngineVGA/rotation45deg_17/RamInitSpWf/addr[3]
    SLICE_X59Y24         LUT3 (Prop_lut3_I2_O)        0.124    15.193 r  gameTop/graphicEngineVGA/rotation45deg_17/RamInitSpWf/RAM_reg_i_7__9/O
                         net (fo=1, routed)           0.699    15.892    gameTop/graphicEngineVGA/spriteMemories_17/RamInitSpWf/ADDRARDADDR[3]
    RAMB18_X1Y10         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_17/RamInitSpWf/RAM_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.706    15.129    gameTop/graphicEngineVGA/spriteMemories_17/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X1Y10         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_17/RamInitSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.195    15.324    
                         clock uncertainty           -0.035    15.289    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.723    gameTop/graphicEngineVGA/spriteMemories_17/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                         -15.892    
  -------------------------------------------------------------------
                         slack                                 -1.169    

Slack (VIOLATED) :        -1.169ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/inSpriteX_15_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteMemories_15/RamInitSpWf/RAM_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.319ns  (logic 6.765ns (65.559%)  route 3.554ns (34.441%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 14.988 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.821     5.424    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X15Y47         FDRE                                         r  gameTop/graphicEngineVGA/inSpriteX_15_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.456     5.880 r  gameTop/graphicEngineVGA/inSpriteX_15_reg[1]/Q
                         net (fo=7, routed)           0.666     6.546    gameTop/graphicEngineVGA/inSpriteX_15[1]
    SLICE_X13Y47         LUT3 (Prop_lut3_I0_O)        0.124     6.670 r  gameTop/graphicEngineVGA/_T_2322_i_52/O
                         net (fo=1, routed)           0.000     6.670    gameTop/graphicEngineVGA/_T_2322_i_52_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.220 r  gameTop/graphicEngineVGA/_T_2322_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.220    gameTop/graphicEngineVGA/_T_2322_i_29_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.442 f  gameTop/graphicEngineVGA/_T_2322_i_27/O[0]
                         net (fo=5, routed)           0.430     7.872    gameTop/graphicEngineVGA/_T_2252[5]
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.299     8.171 r  gameTop/graphicEngineVGA/_T_2322_i_45/O
                         net (fo=1, routed)           0.323     8.495    gameTop/graphicEngineVGA/_T_2322_i_45_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.015 r  gameTop/graphicEngineVGA/_T_2322_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.015    gameTop/graphicEngineVGA/_T_2322_i_28_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.338 r  gameTop/graphicEngineVGA/_T_2322_i_26/O[1]
                         net (fo=3, routed)           0.421     9.758    gameTop/graphicEngineVGA/_T_2266[10]
    SLICE_X13Y51         LUT5 (Prop_lut5_I4_O)        0.306    10.064 r  gameTop/graphicEngineVGA/_T_2322_i_2/O
                         net (fo=1, routed)           0.418    10.483    gameTop/graphicEngineVGA/_T_2322_i_2_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[10]_P[0])
                                                      3.841    14.324 r  gameTop/graphicEngineVGA/_T_2322/P[0]
                         net (fo=3, routed)           0.665    14.989    gameTop/graphicEngineVGA/rotation45deg_15/RamInitSpWf/addr[0]
    SLICE_X9Y52          LUT3 (Prop_lut3_I2_O)        0.124    15.113 r  gameTop/graphicEngineVGA/rotation45deg_15/RamInitSpWf/RAM_reg_i_10__7/O
                         net (fo=1, routed)           0.630    15.743    gameTop/graphicEngineVGA/spriteMemories_15/RamInitSpWf/ADDRARDADDR[0]
    RAMB18_X0Y22         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_15/RamInitSpWf/RAM_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.566    14.988    gameTop/graphicEngineVGA/spriteMemories_15/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_15/RamInitSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.187    15.175    
                         clock uncertainty           -0.035    15.140    
    RAMB18_X0Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.574    gameTop/graphicEngineVGA/spriteMemories_15/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -15.743    
  -------------------------------------------------------------------
                         slack                                 -1.169    

Slack (VIOLATED) :        -1.168ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/inSpriteX_15_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteMemories_15/RamInitSpWf/RAM_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.318ns  (logic 6.765ns (65.562%)  route 3.553ns (34.438%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 14.988 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.821     5.424    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X15Y47         FDRE                                         r  gameTop/graphicEngineVGA/inSpriteX_15_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.456     5.880 r  gameTop/graphicEngineVGA/inSpriteX_15_reg[1]/Q
                         net (fo=7, routed)           0.666     6.546    gameTop/graphicEngineVGA/inSpriteX_15[1]
    SLICE_X13Y47         LUT3 (Prop_lut3_I0_O)        0.124     6.670 r  gameTop/graphicEngineVGA/_T_2322_i_52/O
                         net (fo=1, routed)           0.000     6.670    gameTop/graphicEngineVGA/_T_2322_i_52_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.220 r  gameTop/graphicEngineVGA/_T_2322_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.220    gameTop/graphicEngineVGA/_T_2322_i_29_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.442 f  gameTop/graphicEngineVGA/_T_2322_i_27/O[0]
                         net (fo=5, routed)           0.430     7.872    gameTop/graphicEngineVGA/_T_2252[5]
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.299     8.171 r  gameTop/graphicEngineVGA/_T_2322_i_45/O
                         net (fo=1, routed)           0.323     8.495    gameTop/graphicEngineVGA/_T_2322_i_45_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.015 r  gameTop/graphicEngineVGA/_T_2322_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.015    gameTop/graphicEngineVGA/_T_2322_i_28_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.338 r  gameTop/graphicEngineVGA/_T_2322_i_26/O[1]
                         net (fo=3, routed)           0.421     9.758    gameTop/graphicEngineVGA/_T_2266[10]
    SLICE_X13Y51         LUT5 (Prop_lut5_I4_O)        0.306    10.064 r  gameTop/graphicEngineVGA/_T_2322_i_2/O
                         net (fo=1, routed)           0.418    10.483    gameTop/graphicEngineVGA/_T_2322_i_2_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[10]_P[1])
                                                      3.841    14.324 r  gameTop/graphicEngineVGA/_T_2322/P[1]
                         net (fo=3, routed)           0.505    14.828    gameTop/graphicEngineVGA/rotation45deg_15/RamInitSpWf/addr[1]
    SLICE_X11Y50         LUT3 (Prop_lut3_I2_O)        0.124    14.952 r  gameTop/graphicEngineVGA/rotation45deg_15/RamInitSpWf/RAM_reg_i_9__7/O
                         net (fo=1, routed)           0.790    15.742    gameTop/graphicEngineVGA/spriteMemories_15/RamInitSpWf/ADDRARDADDR[1]
    RAMB18_X0Y22         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_15/RamInitSpWf/RAM_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.566    14.988    gameTop/graphicEngineVGA/spriteMemories_15/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_15/RamInitSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.187    15.175    
                         clock uncertainty           -0.035    15.140    
    RAMB18_X0Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.574    gameTop/graphicEngineVGA/spriteMemories_15/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -15.742    
  -------------------------------------------------------------------
                         slack                                 -1.168    

Slack (VIOLATED) :        -1.164ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/inSpriteX_15_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteMemories_15/RamInitSpWf/RAM_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.315ns  (logic 6.765ns (65.587%)  route 3.550ns (34.413%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 14.988 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.821     5.424    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X15Y47         FDRE                                         r  gameTop/graphicEngineVGA/inSpriteX_15_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.456     5.880 r  gameTop/graphicEngineVGA/inSpriteX_15_reg[1]/Q
                         net (fo=7, routed)           0.666     6.546    gameTop/graphicEngineVGA/inSpriteX_15[1]
    SLICE_X13Y47         LUT3 (Prop_lut3_I0_O)        0.124     6.670 r  gameTop/graphicEngineVGA/_T_2322_i_52/O
                         net (fo=1, routed)           0.000     6.670    gameTop/graphicEngineVGA/_T_2322_i_52_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.220 r  gameTop/graphicEngineVGA/_T_2322_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.220    gameTop/graphicEngineVGA/_T_2322_i_29_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.442 f  gameTop/graphicEngineVGA/_T_2322_i_27/O[0]
                         net (fo=5, routed)           0.430     7.872    gameTop/graphicEngineVGA/_T_2252[5]
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.299     8.171 r  gameTop/graphicEngineVGA/_T_2322_i_45/O
                         net (fo=1, routed)           0.323     8.495    gameTop/graphicEngineVGA/_T_2322_i_45_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.015 r  gameTop/graphicEngineVGA/_T_2322_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.015    gameTop/graphicEngineVGA/_T_2322_i_28_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.338 r  gameTop/graphicEngineVGA/_T_2322_i_26/O[1]
                         net (fo=3, routed)           0.421     9.758    gameTop/graphicEngineVGA/_T_2266[10]
    SLICE_X13Y51         LUT5 (Prop_lut5_I4_O)        0.306    10.064 r  gameTop/graphicEngineVGA/_T_2322_i_2/O
                         net (fo=1, routed)           0.418    10.483    gameTop/graphicEngineVGA/_T_2322_i_2_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[10]_P[2])
                                                      3.841    14.324 r  gameTop/graphicEngineVGA/_T_2322/P[2]
                         net (fo=3, routed)           0.516    14.839    gameTop/graphicEngineVGA/rotation45deg_15/RamInitSpWf/addr[2]
    SLICE_X10Y50         LUT3 (Prop_lut3_I2_O)        0.124    14.963 r  gameTop/graphicEngineVGA/rotation45deg_15/RamInitSpWf/RAM_reg_i_8__7/O
                         net (fo=1, routed)           0.775    15.738    gameTop/graphicEngineVGA/spriteMemories_15/RamInitSpWf/ADDRARDADDR[2]
    RAMB18_X0Y22         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_15/RamInitSpWf/RAM_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.566    14.988    gameTop/graphicEngineVGA/spriteMemories_15/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_15/RamInitSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.187    15.175    
                         clock uncertainty           -0.035    15.140    
    RAMB18_X0Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.574    gameTop/graphicEngineVGA/spriteMemories_15/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -15.738    
  -------------------------------------------------------------------
                         slack                                 -1.164    

Slack (VIOLATED) :        -1.159ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/inSpriteX_12_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteMemories_11/RamInitSpWf/RAM_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.657ns  (logic 6.562ns (61.573%)  route 4.095ns (38.427%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 15.141 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.625     5.228    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X55Y54         FDRE                                         r  gameTop/graphicEngineVGA/inSpriteX_12_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  gameTop/graphicEngineVGA/inSpriteX_12_reg[1]/Q
                         net (fo=7, routed)           0.626     6.310    gameTop/graphicEngineVGA/inSpriteX_12[1]
    SLICE_X56Y54         LUT3 (Prop_lut3_I0_O)        0.124     6.434 r  gameTop/graphicEngineVGA/_T_1965_i_52/O
                         net (fo=1, routed)           0.000     6.434    gameTop/graphicEngineVGA/_T_1965_i_52_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.077 f  gameTop/graphicEngineVGA/_T_1965_i_29/O[3]
                         net (fo=5, routed)           0.348     7.425    gameTop/graphicEngineVGA/_T_1895[4]
    SLICE_X57Y56         LUT4 (Prop_lut4_I2_O)        0.307     7.732 r  gameTop/graphicEngineVGA/_T_1965_i_46/O
                         net (fo=1, routed)           0.476     8.208    gameTop/graphicEngineVGA/_T_1965_i_46_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.734 r  gameTop/graphicEngineVGA/_T_1965_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.734    gameTop/graphicEngineVGA/_T_1965_i_28_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.973 r  gameTop/graphicEngineVGA/_T_1965_i_26/O[2]
                         net (fo=1, routed)           0.586     9.558    gameTop/graphicEngineVGA/spriteBlender/_T_1909[3]
    SLICE_X56Y53         LUT5 (Prop_lut5_I4_O)        0.302     9.860 r  gameTop/graphicEngineVGA/spriteBlender/_T_1965_i_1/O
                         net (fo=6, routed)           0.430    10.290    gameTop/graphicEngineVGA/spriteBlender_n_207
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[11]_P[6])
                                                      3.841    14.131 r  gameTop/graphicEngineVGA/_T_1965/P[6]
                         net (fo=3, routed)           0.893    15.024    gameTop/graphicEngineVGA/rotation45deg_11/RamInitSpWf/P[6]
    SLICE_X62Y50         LUT3 (Prop_lut3_I2_O)        0.124    15.148 r  gameTop/graphicEngineVGA/rotation45deg_11/RamInitSpWf/RAM_reg_i_14__1__0/O
                         net (fo=1, routed)           0.737    15.885    gameTop/graphicEngineVGA/spriteMemories_11/RamInitSpWf/ADDRBWRADDR[6]
    RAMB18_X1Y18         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_11/RamInitSpWf/RAM_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.718    15.141    gameTop/graphicEngineVGA/spriteMemories_11/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X1Y18         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_11/RamInitSpWf/RAM_reg/CLKBWRCLK
                         clock pessimism              0.187    15.328    
                         clock uncertainty           -0.035    15.292    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    14.726    gameTop/graphicEngineVGA/spriteMemories_11/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -15.885    
  -------------------------------------------------------------------
                         slack                                 -1.159    

Slack (VIOLATED) :        -1.154ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/spriteRotationReg45_9_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteMemories_9/RamInitSpWf/RAM_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.562ns  (logic 6.463ns (61.189%)  route 4.099ns (38.811%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.242ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.639     5.242    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X9Y65          FDRE                                         r  gameTop/graphicEngineVGA/spriteRotationReg45_9_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.456     5.698 r  gameTop/graphicEngineVGA/spriteRotationReg45_9_reg/Q
                         net (fo=56, routed)          0.795     6.493    gameTop/graphicEngineVGA/spriteRotationReg45_9
    SLICE_X8Y65          LUT3 (Prop_lut3_I2_O)        0.124     6.617 r  gameTop/graphicEngineVGA/i___55/O
                         net (fo=1, routed)           0.000     6.617    gameTop/graphicEngineVGA/i___55_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.993 r  gameTop/graphicEngineVGA/_T_1608_i_29/CO[3]
                         net (fo=1, routed)           0.000     6.993    gameTop/graphicEngineVGA/_T_1608_i_29_n_0
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.212 f  gameTop/graphicEngineVGA/_T_1608_i_27/O[0]
                         net (fo=5, routed)           0.553     7.765    gameTop/graphicEngineVGA/_T_1538[5]
    SLICE_X8Y64          LUT4 (Prop_lut4_I2_O)        0.295     8.060 r  gameTop/graphicEngineVGA/_T_1608_i_45/O
                         net (fo=1, routed)           0.333     8.393    gameTop/graphicEngineVGA/_T_1608_i_45_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.900 r  gameTop/graphicEngineVGA/_T_1608_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.900    gameTop/graphicEngineVGA/_T_1608_i_28_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.122 r  gameTop/graphicEngineVGA/_T_1608_i_26/O[0]
                         net (fo=3, routed)           0.453     9.575    gameTop/graphicEngineVGA/_T_1552[9]
    SLICE_X9Y68          LUT5 (Prop_lut5_I4_O)        0.299     9.874 r  gameTop/graphicEngineVGA/_T_1608_i_3/O
                         net (fo=1, routed)           0.538    10.412    gameTop/graphicEngineVGA/_T_1608_i_3_n_0
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      3.841    14.253 r  gameTop/graphicEngineVGA/_T_1608/P[0]
                         net (fo=3, routed)           0.793    15.046    gameTop/graphicEngineVGA/rotation45deg_9/RamInitSpWf/addr[0]
    SLICE_X11Y70         LUT3 (Prop_lut3_I2_O)        0.124    15.170 r  gameTop/graphicEngineVGA/rotation45deg_9/RamInitSpWf/RAM_reg_i_10__4/O
                         net (fo=1, routed)           0.634    15.804    gameTop/graphicEngineVGA/spriteMemories_9/RamInitSpWf/ADDRARDADDR[0]
    RAMB18_X0Y29         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_9/RamInitSpWf/RAM_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.552    14.974    gameTop/graphicEngineVGA/spriteMemories_9/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y29         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_9/RamInitSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.277    15.251    
                         clock uncertainty           -0.035    15.216    
    RAMB18_X0Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.650    gameTop/graphicEngineVGA/spriteMemories_9/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -15.804    
  -------------------------------------------------------------------
                         slack                                 -1.154    

Slack (VIOLATED) :        -1.154ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/inSpriteX_15_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteMemories_15/RamInitSpWf/RAM_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.304ns  (logic 6.765ns (65.656%)  route 3.539ns (34.344%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 14.988 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.821     5.424    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X15Y47         FDRE                                         r  gameTop/graphicEngineVGA/inSpriteX_15_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.456     5.880 r  gameTop/graphicEngineVGA/inSpriteX_15_reg[1]/Q
                         net (fo=7, routed)           0.666     6.546    gameTop/graphicEngineVGA/inSpriteX_15[1]
    SLICE_X13Y47         LUT3 (Prop_lut3_I0_O)        0.124     6.670 r  gameTop/graphicEngineVGA/_T_2322_i_52/O
                         net (fo=1, routed)           0.000     6.670    gameTop/graphicEngineVGA/_T_2322_i_52_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.220 r  gameTop/graphicEngineVGA/_T_2322_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.220    gameTop/graphicEngineVGA/_T_2322_i_29_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.442 f  gameTop/graphicEngineVGA/_T_2322_i_27/O[0]
                         net (fo=5, routed)           0.430     7.872    gameTop/graphicEngineVGA/_T_2252[5]
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.299     8.171 r  gameTop/graphicEngineVGA/_T_2322_i_45/O
                         net (fo=1, routed)           0.323     8.495    gameTop/graphicEngineVGA/_T_2322_i_45_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.015 r  gameTop/graphicEngineVGA/_T_2322_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.015    gameTop/graphicEngineVGA/_T_2322_i_28_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.338 r  gameTop/graphicEngineVGA/_T_2322_i_26/O[1]
                         net (fo=3, routed)           0.421     9.758    gameTop/graphicEngineVGA/_T_2266[10]
    SLICE_X13Y51         LUT5 (Prop_lut5_I4_O)        0.306    10.064 r  gameTop/graphicEngineVGA/_T_2322_i_2/O
                         net (fo=1, routed)           0.418    10.483    gameTop/graphicEngineVGA/_T_2322_i_2_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[10]_P[4])
                                                      3.841    14.324 r  gameTop/graphicEngineVGA/_T_2322/P[4]
                         net (fo=3, routed)           0.504    14.828    gameTop/graphicEngineVGA/rotation45deg_15/RamInitSpWf/addr[4]
    SLICE_X11Y51         LUT3 (Prop_lut3_I2_O)        0.124    14.952 r  gameTop/graphicEngineVGA/rotation45deg_15/RamInitSpWf/RAM_reg_i_6__7/O
                         net (fo=1, routed)           0.776    15.727    gameTop/graphicEngineVGA/spriteMemories_15/RamInitSpWf/ADDRARDADDR[4]
    RAMB18_X0Y22         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_15/RamInitSpWf/RAM_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.566    14.988    gameTop/graphicEngineVGA/spriteMemories_15/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_15/RamInitSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.187    15.175    
                         clock uncertainty           -0.035    15.140    
    RAMB18_X0Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.574    gameTop/graphicEngineVGA/spriteMemories_15/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -15.727    
  -------------------------------------------------------------------
                         slack                                 -1.154    

Slack (VIOLATED) :        -1.152ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/inSpriteX_15_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteMemories_15/RamInitSpWf/RAM_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.302ns  (logic 6.765ns (65.668%)  route 3.537ns (34.332%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 14.988 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.821     5.424    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X15Y47         FDRE                                         r  gameTop/graphicEngineVGA/inSpriteX_15_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.456     5.880 r  gameTop/graphicEngineVGA/inSpriteX_15_reg[1]/Q
                         net (fo=7, routed)           0.666     6.546    gameTop/graphicEngineVGA/inSpriteX_15[1]
    SLICE_X13Y47         LUT3 (Prop_lut3_I0_O)        0.124     6.670 r  gameTop/graphicEngineVGA/_T_2322_i_52/O
                         net (fo=1, routed)           0.000     6.670    gameTop/graphicEngineVGA/_T_2322_i_52_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.220 r  gameTop/graphicEngineVGA/_T_2322_i_29/CO[3]
                         net (fo=1, routed)           0.000     7.220    gameTop/graphicEngineVGA/_T_2322_i_29_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.442 f  gameTop/graphicEngineVGA/_T_2322_i_27/O[0]
                         net (fo=5, routed)           0.430     7.872    gameTop/graphicEngineVGA/_T_2252[5]
    SLICE_X15Y48         LUT4 (Prop_lut4_I2_O)        0.299     8.171 r  gameTop/graphicEngineVGA/_T_2322_i_45/O
                         net (fo=1, routed)           0.323     8.495    gameTop/graphicEngineVGA/_T_2322_i_45_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.015 r  gameTop/graphicEngineVGA/_T_2322_i_28/CO[3]
                         net (fo=1, routed)           0.000     9.015    gameTop/graphicEngineVGA/_T_2322_i_28_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.338 r  gameTop/graphicEngineVGA/_T_2322_i_26/O[1]
                         net (fo=3, routed)           0.421     9.758    gameTop/graphicEngineVGA/_T_2266[10]
    SLICE_X13Y51         LUT5 (Prop_lut5_I4_O)        0.306    10.064 r  gameTop/graphicEngineVGA/_T_2322_i_2/O
                         net (fo=1, routed)           0.418    10.483    gameTop/graphicEngineVGA/_T_2322_i_2_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_A[10]_P[3])
                                                      3.841    14.324 r  gameTop/graphicEngineVGA/_T_2322/P[3]
                         net (fo=3, routed)           0.702    15.025    gameTop/graphicEngineVGA/rotation45deg_15/RamInitSpWf/addr[3]
    SLICE_X9Y54          LUT3 (Prop_lut3_I2_O)        0.124    15.149 r  gameTop/graphicEngineVGA/rotation45deg_15/RamInitSpWf/RAM_reg_i_7__7/O
                         net (fo=1, routed)           0.576    15.725    gameTop/graphicEngineVGA/spriteMemories_15/RamInitSpWf/ADDRARDADDR[3]
    RAMB18_X0Y22         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_15/RamInitSpWf/RAM_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.566    14.988    gameTop/graphicEngineVGA/spriteMemories_15/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_15/RamInitSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.187    15.175    
                         clock uncertainty           -0.035    15.140    
    RAMB18_X0Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.574    gameTop/graphicEngineVGA/spriteMemories_15/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -15.725    
  -------------------------------------------------------------------
                         slack                                 -1.152    

Slack (VIOLATED) :        -1.115ns  (required time - arrival time)
  Source:                 gameTop/graphicEngineVGA/inSpriteX_17_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteMemories_17/RamInitSpWf/RAM_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.448ns  (logic 6.716ns (64.278%)  route 3.732ns (35.722%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.787     5.390    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X50Y26         FDRE                                         r  gameTop/graphicEngineVGA/inSpriteX_17_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y26         FDRE (Prop_fdre_C_Q)         0.518     5.908 r  gameTop/graphicEngineVGA/inSpriteX_17_reg[2]/Q
                         net (fo=7, routed)           0.625     6.533    gameTop/graphicEngineVGA/inSpriteX_17[2]
    SLICE_X49Y26         LUT3 (Prop_lut3_I2_O)        0.124     6.657 r  gameTop/graphicEngineVGA/_T_2560_i_52/O
                         net (fo=1, routed)           0.000     6.657    gameTop/graphicEngineVGA/_T_2560_i_52_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.297 f  gameTop/graphicEngineVGA/_T_2560_i_29/O[3]
                         net (fo=5, routed)           0.474     7.771    gameTop/graphicEngineVGA/_T_2490[4]
    SLICE_X51Y25         LUT4 (Prop_lut4_I2_O)        0.306     8.077 r  gameTop/graphicEngineVGA/_T_2560_i_46/O
                         net (fo=1, routed)           0.331     8.408    gameTop/graphicEngineVGA/_T_2560_i_46_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.934 r  gameTop/graphicEngineVGA/_T_2560_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.934    gameTop/graphicEngineVGA/_T_2560_i_28_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.268 r  gameTop/graphicEngineVGA/_T_2560_i_26/O[1]
                         net (fo=3, routed)           0.469     9.737    gameTop/graphicEngineVGA/_T_2504[10]
    SLICE_X55Y28         LUT5 (Prop_lut5_I4_O)        0.303    10.040 r  gameTop/graphicEngineVGA/_T_2560_i_2/O
                         net (fo=1, routed)           0.521    10.561    gameTop/graphicEngineVGA/_T_2560_i_2_n_0
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[10]_P[0])
                                                      3.841    14.402 r  gameTop/graphicEngineVGA/_T_2560/P[0]
                         net (fo=3, routed)           0.643    15.045    gameTop/graphicEngineVGA/rotation45deg_17/RamInitSpWf/addr[0]
    SLICE_X59Y26         LUT3 (Prop_lut3_I2_O)        0.124    15.169 r  gameTop/graphicEngineVGA/rotation45deg_17/RamInitSpWf/RAM_reg_i_10__9/O
                         net (fo=1, routed)           0.669    15.838    gameTop/graphicEngineVGA/spriteMemories_17/RamInitSpWf/ADDRARDADDR[0]
    RAMB18_X1Y10         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_17/RamInitSpWf/RAM_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.706    15.129    gameTop/graphicEngineVGA/spriteMemories_17/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X1Y10         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_17/RamInitSpWf/RAM_reg/CLKARDCLK
                         clock pessimism              0.195    15.324    
                         clock uncertainty           -0.035    15.289    
    RAMB18_X1Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.723    gameTop/graphicEngineVGA/spriteMemories_17/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                         -15.838    
  -------------------------------------------------------------------
                         slack                                 -1.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/Randomizer_10/placeholder_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/Ystart_12_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.948%)  route 0.237ns (56.052%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.560     1.479    gameTop/gameLogic/Randomizer_10/clock_IBUF_BUFG
    SLICE_X53Y63         FDRE                                         r  gameTop/gameLogic/Randomizer_10/placeholder_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y63         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  gameTop/gameLogic/Randomizer_10/placeholder_reg[3]/Q
                         net (fo=1, routed)           0.237     1.858    gameTop/gameLogic/Randomizer_10/placeholder_reg_n_0_[3]
    SLICE_X50Y66         LUT3 (Prop_lut3_I2_O)        0.045     1.903 r  gameTop/gameLogic/Randomizer_10/Ystart_12[3]_i_1/O
                         net (fo=1, routed)           0.000     1.903    gameTop/gameLogic/Randomizer_10_n_5
    SLICE_X50Y66         FDSE                                         r  gameTop/gameLogic/Ystart_12_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.828     1.993    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X50Y66         FDSE                                         r  gameTop/gameLogic/Ystart_12_reg[3]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X50Y66         FDSE (Hold_fdse_C_D)         0.120     1.862    gameTop/gameLogic/Ystart_12_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/boxDetection/_T_4320_6_8_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/kill_1_4_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.192ns (38.391%)  route 0.308ns (61.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.569     1.488    gameTop/gameLogic/boxDetection/clock_IBUF_BUFG
    SLICE_X37Y59         FDRE                                         r  gameTop/gameLogic/boxDetection/_T_4320_6_8_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  gameTop/gameLogic/boxDetection/_T_4320_6_8_reg/Q
                         net (fo=1, routed)           0.308     1.937    gameTop/gameLogic/boxDetection/_T_4320_6_8_reg_n_0
    SLICE_X41Y48         LUT3 (Prop_lut3_I0_O)        0.051     1.988 r  gameTop/gameLogic/boxDetection/kill_1_4_i_1/O
                         net (fo=1, routed)           0.000     1.988    gameTop/gameLogic/_T_1306
    SLICE_X41Y48         FDRE                                         r  gameTop/gameLogic/kill_1_4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.911     2.076    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X41Y48         FDRE                                         r  gameTop/gameLogic/kill_1_4_reg/C
                         clock pessimism             -0.250     1.825    
    SLICE_X41Y48         FDRE (Hold_fdre_C_D)         0.107     1.932    gameTop/gameLogic/kill_1_4_reg
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/Ystart_14_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.808%)  route 0.242ns (63.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.564     1.483    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X44Y65         FDSE                                         r  gameTop/gameLogic/Ystart_14_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDSE (Prop_fdse_C_Q)         0.141     1.624 r  gameTop/gameLogic/Ystart_14_reg[3]/Q
                         net (fo=25, routed)          0.242     1.866    gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[9]_0[3]
    SLICE_X54Y67         FDRE                                         r  gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.826     1.991    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X54Y67         FDRE                                         r  gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[3]/C
                         clock pessimism             -0.250     1.740    
    SLICE_X54Y67         FDRE (Hold_fdre_C_D)         0.063     1.803    gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/inSpriteX_122_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteMemories_122/RamInitSpWf/RAM_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.447%)  route 0.355ns (71.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.655     1.575    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X77Y45         FDRE                                         r  gameTop/graphicEngineVGA/inSpriteX_122_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y45         FDRE (Prop_fdre_C_Q)         0.141     1.716 r  gameTop/graphicEngineVGA/inSpriteX_122_reg[2]/Q
                         net (fo=1, routed)           0.355     2.071    gameTop/graphicEngineVGA/spriteMemories_122/RamInitSpWf/ADDRARDADDR[2]
    RAMB18_X2Y21         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_122/RamInitSpWf/RAM_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.909     2.074    gameTop/graphicEngineVGA/spriteMemories_122/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X2Y21         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_122/RamInitSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.250     1.824    
    RAMB18_X2Y21         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.007    gameTop/graphicEngineVGA/spriteMemories_122/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/inSpriteX_122_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteMemories_122/RamInitSpWf/RAM_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.265%)  route 0.358ns (71.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.655     1.575    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X77Y45         FDRE                                         r  gameTop/graphicEngineVGA/inSpriteX_122_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y45         FDRE (Prop_fdre_C_Q)         0.141     1.716 r  gameTop/graphicEngineVGA/inSpriteX_122_reg[1]/Q
                         net (fo=1, routed)           0.358     2.074    gameTop/graphicEngineVGA/spriteMemories_122/RamInitSpWf/ADDRARDADDR[1]
    RAMB18_X2Y21         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_122/RamInitSpWf/RAM_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.909     2.074    gameTop/graphicEngineVGA/spriteMemories_122/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X2Y21         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_122/RamInitSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.250     1.824    
    RAMB18_X2Y21         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.007    gameTop/graphicEngineVGA/spriteMemories_122/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/_T_925_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/Xstart_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.306%)  route 0.224ns (51.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.628     1.548    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X54Y38         FDRE                                         r  gameTop/gameLogic/_T_925_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y38         FDRE (Prop_fdre_C_Q)         0.164     1.712 r  gameTop/gameLogic/_T_925_reg[2]/Q
                         net (fo=5, routed)           0.224     1.936    gameTop/gameLogic/_T_925[2]
    SLICE_X51Y38         LUT5 (Prop_lut5_I1_O)        0.045     1.981 r  gameTop/gameLogic/Xstart_3[2]_i_1/O
                         net (fo=1, routed)           0.000     1.981    gameTop/gameLogic/p_0_in__13[2]
    SLICE_X51Y38         FDRE                                         r  gameTop/gameLogic/Xstart_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.903     2.068    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X51Y38         FDRE                                         r  gameTop/gameLogic/Xstart_3_reg[2]/C
                         clock pessimism             -0.254     1.814    
    SLICE_X51Y38         FDRE (Hold_fdre_C_D)         0.091     1.905    gameTop/gameLogic/Xstart_3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/astInteract_7_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/gameLogic/kill_7_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.212ns (44.484%)  route 0.265ns (55.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.631     1.551    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X54Y48         FDRE                                         r  gameTop/gameLogic/astInteract_7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y48         FDRE (Prop_fdre_C_Q)         0.164     1.715 r  gameTop/gameLogic/astInteract_7_reg/Q
                         net (fo=9, routed)           0.265     1.980    gameTop/gameLogic/boxDetection/astInteract_7
    SLICE_X46Y47         LUT3 (Prop_lut3_I2_O)        0.048     2.028 r  gameTop/gameLogic/boxDetection/kill_7_1_i_1/O
                         net (fo=1, routed)           0.000     2.028    gameTop/gameLogic/_T_1402
    SLICE_X46Y47         FDRE                                         r  gameTop/gameLogic/kill_7_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.908     2.073    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X46Y47         FDRE                                         r  gameTop/gameLogic/kill_7_1_reg/C
                         clock pessimism             -0.254     1.819    
    SLICE_X46Y47         FDRE (Hold_fdre_C_D)         0.131     1.950    gameTop/gameLogic/kill_7_1_reg
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 gameTop/graphicEngineVGA/inSpriteX_122_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteMemories_122/RamInitSpWf/RAM_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.650%)  route 0.369ns (72.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.655     1.575    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X77Y45         FDRE                                         r  gameTop/graphicEngineVGA/inSpriteX_122_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y45         FDRE (Prop_fdre_C_Q)         0.141     1.716 r  gameTop/graphicEngineVGA/inSpriteX_122_reg[0]/Q
                         net (fo=1, routed)           0.369     2.085    gameTop/graphicEngineVGA/spriteMemories_122/RamInitSpWf/ADDRARDADDR[0]
    RAMB18_X2Y21         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_122/RamInitSpWf/RAM_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.909     2.074    gameTop/graphicEngineVGA/spriteMemories_122/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X2Y21         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_122/RamInitSpWf/RAM_reg/CLKARDCLK
                         clock pessimism             -0.250     1.824    
    RAMB18_X2Y21         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.007    gameTop/graphicEngineVGA/spriteMemories_122/RamInitSpWf/RAM_reg
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/Ystart_14_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.659%)  route 0.266ns (65.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.563     1.482    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X44Y66         FDRE                                         r  gameTop/gameLogic/Ystart_14_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  gameTop/gameLogic/Ystart_14_reg[7]/Q
                         net (fo=27, routed)          0.266     1.889    gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[9]_0[7]
    SLICE_X53Y69         FDRE                                         r  gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.824     1.989    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X53Y69         FDRE                                         r  gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[7]/C
                         clock pessimism             -0.250     1.738    
    SLICE_X53Y69         FDRE (Hold_fdre_C_D)         0.072     1.810    gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 gameTop/gameLogic/Ystart_14_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.907%)  route 0.263ns (65.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.564     1.483    gameTop/gameLogic/clock_IBUF_BUFG
    SLICE_X44Y65         FDRE                                         r  gameTop/gameLogic/Ystart_14_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  gameTop/gameLogic/Ystart_14_reg[1]/Q
                         net (fo=25, routed)          0.263     1.887    gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[9]_0[1]
    SLICE_X53Y69         FDRE                                         r  gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.824     1.989    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X53Y69         FDRE                                         r  gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[1]/C
                         clock pessimism             -0.250     1.738    
    SLICE_X53Y69         FDRE (Hold_fdre_C_D)         0.070     1.808    gameTop/graphicEngineVGA/spriteYPositionReg_14_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y27  gameTop/graphicEngineVGA/backBufferMemories_0/RamSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y26  gameTop/graphicEngineVGA/backBufferMemories_1/RamSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y24  gameTop/graphicEngineVGA/backBufferRestoreMemories_0/RamInitSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y25  gameTop/graphicEngineVGA/backBufferRestoreMemories_1/RamInitSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y24  gameTop/graphicEngineVGA/backBufferShadowMemories_0/RamSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y25  gameTop/graphicEngineVGA/backBufferShadowMemories_1/RamSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y29  gameTop/graphicEngineVGA/backTileMemories_0_0/RamInitSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y29  gameTop/graphicEngineVGA/backTileMemories_0_0/RamInitSpWf/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y30  gameTop/graphicEngineVGA/backTileMemories_0_1/RamInitSpWf/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y30  gameTop/graphicEngineVGA/backTileMemories_0_1/RamInitSpWf/RAM_reg/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y74  gameTop/graphicEngineVGA/_T_14_1_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y74  gameTop/graphicEngineVGA/_T_14_1_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y40  gameTop/graphicEngineVGA/_T_15660_1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y40  gameTop/graphicEngineVGA/_T_15660_1_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X62Y67  gameTop/graphicEngineVGA/_T_16_1_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X62Y67  gameTop/graphicEngineVGA/_T_16_1_reg_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y61   _T_1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y61   _T_1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y61   _T_2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y61   _T_2_reg/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y74  gameTop/graphicEngineVGA/_T_14_1_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y74  gameTop/graphicEngineVGA/_T_14_1_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y40  gameTop/graphicEngineVGA/_T_15660_1_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X66Y40  gameTop/graphicEngineVGA/_T_15660_1_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X62Y67  gameTop/graphicEngineVGA/_T_16_1_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X62Y67  gameTop/graphicEngineVGA/_T_16_1_reg_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y61   _T_1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y61   _T_1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y61   _T_2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y61   _T_2_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.567ns  (logic 8.700ns (23.159%)  route 28.867ns (76.841%))
  Logic Levels:           15  (LUT3=3 LUT5=4 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.675     5.277    gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y28         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     7.731 f  gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/RAM_reg/DOBDO[6]
                         net (fo=8, routed)           2.757    10.488    gameTop/graphicEngineVGA/spriteBlender/i___17_i_2_0[4]
    SLICE_X55Y53         LUT3 (Prop_lut3_I2_O)        0.124    10.612 r  gameTop/graphicEngineVGA/spriteBlender/i___17_i_5/O
                         net (fo=4, routed)           1.207    11.819    gameTop/graphicEngineVGA/spriteBlender/multiHotPriortyReductionTree_io_selectInput_10
    SLICE_X58Y46         LUT5 (Prop_lut5_I4_O)        0.146    11.965 r  gameTop/graphicEngineVGA/spriteBlender/i___12__0_i_9/O
                         net (fo=11, routed)          1.385    13.350    gameTop/graphicEngineVGA/spriteBlender/multiHotPriortyReductionTree/p_52_in
    SLICE_X55Y37         LUT6 (Prop_lut6_I3_O)        0.328    13.678 r  gameTop/graphicEngineVGA/spriteBlender/i___12__0_i_2/O
                         net (fo=24, routed)          2.400    16.079    gameTop/graphicEngineVGA/spriteBlender/p_62_in
    SLICE_X62Y22         LUT6 (Prop_lut6_I2_O)        0.124    16.203 r  gameTop/graphicEngineVGA/spriteBlender/i___16_i_1/O
                         net (fo=91, routed)          2.395    18.598    gameTop/graphicEngineVGA/spriteBlender/selectNodeOutputs_1
    SLICE_X56Y33         LUT5 (Prop_lut5_I3_O)        0.124    18.722 r  gameTop/graphicEngineVGA/spriteBlender/i___13_i_1/O
                         net (fo=129, routed)         4.010    22.732    gameTop/graphicEngineVGA/spriteBlender/multiHotPriortyReductionTree_io_indexOutput[0]
    SLICE_X54Y26         LUT5 (Prop_lut5_I1_O)        0.124    22.856 r  gameTop/graphicEngineVGA/spriteBlender/i___2_i_28/O
                         net (fo=10, routed)          2.358    25.214    gameTop/graphicEngineVGA/spriteBlender/i___2_i_28_n_0
    SLICE_X24Y17         LUT3 (Prop_lut3_I0_O)        0.152    25.366 f  gameTop/graphicEngineVGA/spriteBlender/i__i_216/O
                         net (fo=3, routed)           0.885    26.251    gameTop/graphicEngineVGA/spriteBlender/i__i_216_n_0
    SLICE_X24Y23         LUT5 (Prop_lut5_I3_O)        0.326    26.577 f  gameTop/graphicEngineVGA/spriteBlender/i___0_i_165/O
                         net (fo=1, routed)           0.000    26.577    gameTop/graphicEngineVGA/spriteBlender/i___0_i_165_n_0
    SLICE_X24Y23         MUXF7 (Prop_muxf7_I0_O)      0.238    26.815 f  gameTop/graphicEngineVGA/spriteBlender/i___0_i_76/O
                         net (fo=1, routed)           1.586    28.401    gameTop/graphicEngineVGA/spriteBlender/i___0_i_76_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I3_O)        0.298    28.699 r  gameTop/graphicEngineVGA/spriteBlender/i___0_i_23/O
                         net (fo=1, routed)           1.234    29.934    gameTop/graphicEngineVGA/spriteBlender/i___0_i_23_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I4_O)        0.124    30.058 f  gameTop/graphicEngineVGA/spriteBlender/i___0_i_7/O
                         net (fo=2, routed)           0.939    30.997    gameTop/graphicEngineVGA/spriteBlender/i___0_i_7_n_0
    SLICE_X65Y39         LUT6 (Prop_lut6_I3_O)        0.124    31.121 r  gameTop/graphicEngineVGA/spriteBlender/i___0_i_2/O
                         net (fo=3, routed)           0.444    31.565    gameTop/graphicEngineVGA/spriteBlender/pixelColorBackReg_reg[2]_0
    SLICE_X65Y39         LUT3 (Prop_lut3_I1_O)        0.150    31.715 r  gameTop/graphicEngineVGA/spriteBlender/io_vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.813    32.528    gameTop/graphicEngineVGA/spriteBlender/io_vgaGreen_OBUF[3]_inst_i_3_n_0
    SLICE_X67Y39         LUT6 (Prop_lut6_I3_O)        0.326    32.854 r  gameTop/graphicEngineVGA/spriteBlender/io_vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           6.452    39.306    io_vgaGreen_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    42.844 r  io_vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.844    io_vgaGreen[0]
    C6                                                                r  io_vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.432ns  (logic 8.708ns (23.264%)  route 28.724ns (76.736%))
  Logic Levels:           15  (LUT3=3 LUT5=4 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.675     5.277    gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y28         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     7.731 f  gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/RAM_reg/DOBDO[6]
                         net (fo=8, routed)           2.757    10.488    gameTop/graphicEngineVGA/spriteBlender/i___17_i_2_0[4]
    SLICE_X55Y53         LUT3 (Prop_lut3_I2_O)        0.124    10.612 r  gameTop/graphicEngineVGA/spriteBlender/i___17_i_5/O
                         net (fo=4, routed)           1.207    11.819    gameTop/graphicEngineVGA/spriteBlender/multiHotPriortyReductionTree_io_selectInput_10
    SLICE_X58Y46         LUT5 (Prop_lut5_I4_O)        0.146    11.965 r  gameTop/graphicEngineVGA/spriteBlender/i___12__0_i_9/O
                         net (fo=11, routed)          1.385    13.350    gameTop/graphicEngineVGA/spriteBlender/multiHotPriortyReductionTree/p_52_in
    SLICE_X55Y37         LUT6 (Prop_lut6_I3_O)        0.328    13.678 r  gameTop/graphicEngineVGA/spriteBlender/i___12__0_i_2/O
                         net (fo=24, routed)          2.400    16.079    gameTop/graphicEngineVGA/spriteBlender/p_62_in
    SLICE_X62Y22         LUT6 (Prop_lut6_I2_O)        0.124    16.203 r  gameTop/graphicEngineVGA/spriteBlender/i___16_i_1/O
                         net (fo=91, routed)          2.395    18.598    gameTop/graphicEngineVGA/spriteBlender/selectNodeOutputs_1
    SLICE_X56Y33         LUT5 (Prop_lut5_I3_O)        0.124    18.722 r  gameTop/graphicEngineVGA/spriteBlender/i___13_i_1/O
                         net (fo=129, routed)         4.010    22.732    gameTop/graphicEngineVGA/spriteBlender/multiHotPriortyReductionTree_io_indexOutput[0]
    SLICE_X54Y26         LUT5 (Prop_lut5_I1_O)        0.124    22.856 r  gameTop/graphicEngineVGA/spriteBlender/i___2_i_28/O
                         net (fo=10, routed)          2.358    25.214    gameTop/graphicEngineVGA/spriteBlender/i___2_i_28_n_0
    SLICE_X24Y17         LUT3 (Prop_lut3_I0_O)        0.152    25.366 f  gameTop/graphicEngineVGA/spriteBlender/i__i_216/O
                         net (fo=3, routed)           0.885    26.251    gameTop/graphicEngineVGA/spriteBlender/i__i_216_n_0
    SLICE_X24Y23         LUT5 (Prop_lut5_I3_O)        0.326    26.577 f  gameTop/graphicEngineVGA/spriteBlender/i___0_i_165/O
                         net (fo=1, routed)           0.000    26.577    gameTop/graphicEngineVGA/spriteBlender/i___0_i_165_n_0
    SLICE_X24Y23         MUXF7 (Prop_muxf7_I0_O)      0.238    26.815 f  gameTop/graphicEngineVGA/spriteBlender/i___0_i_76/O
                         net (fo=1, routed)           1.586    28.401    gameTop/graphicEngineVGA/spriteBlender/i___0_i_76_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I3_O)        0.298    28.699 r  gameTop/graphicEngineVGA/spriteBlender/i___0_i_23/O
                         net (fo=1, routed)           1.234    29.934    gameTop/graphicEngineVGA/spriteBlender/i___0_i_23_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I4_O)        0.124    30.058 f  gameTop/graphicEngineVGA/spriteBlender/i___0_i_7/O
                         net (fo=2, routed)           0.939    30.997    gameTop/graphicEngineVGA/spriteBlender/i___0_i_7_n_0
    SLICE_X65Y39         LUT6 (Prop_lut6_I3_O)        0.124    31.121 r  gameTop/graphicEngineVGA/spriteBlender/i___0_i_2/O
                         net (fo=3, routed)           0.444    31.565    gameTop/graphicEngineVGA/spriteBlender/pixelColorBackReg_reg[2]_0
    SLICE_X65Y39         LUT3 (Prop_lut3_I1_O)        0.150    31.715 r  gameTop/graphicEngineVGA/spriteBlender/io_vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.813    32.528    gameTop/graphicEngineVGA/spriteBlender/io_vgaGreen_OBUF[3]_inst_i_3_n_0
    SLICE_X67Y39         LUT6 (Prop_lut6_I3_O)        0.326    32.854 r  gameTop/graphicEngineVGA/spriteBlender/io_vgaGreen_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           6.310    39.163    io_vgaGreen_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    42.709 r  io_vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    42.709    io_vgaGreen[2]
    B6                                                                r  io_vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.376ns  (logic 8.708ns (23.300%)  route 28.668ns (76.700%))
  Logic Levels:           15  (LUT3=3 LUT5=4 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.675     5.277    gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y28         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     7.731 f  gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/RAM_reg/DOBDO[6]
                         net (fo=8, routed)           2.757    10.488    gameTop/graphicEngineVGA/spriteBlender/i___17_i_2_0[4]
    SLICE_X55Y53         LUT3 (Prop_lut3_I2_O)        0.124    10.612 r  gameTop/graphicEngineVGA/spriteBlender/i___17_i_5/O
                         net (fo=4, routed)           1.207    11.819    gameTop/graphicEngineVGA/spriteBlender/multiHotPriortyReductionTree_io_selectInput_10
    SLICE_X58Y46         LUT5 (Prop_lut5_I4_O)        0.146    11.965 r  gameTop/graphicEngineVGA/spriteBlender/i___12__0_i_9/O
                         net (fo=11, routed)          1.385    13.350    gameTop/graphicEngineVGA/spriteBlender/multiHotPriortyReductionTree/p_52_in
    SLICE_X55Y37         LUT6 (Prop_lut6_I3_O)        0.328    13.678 r  gameTop/graphicEngineVGA/spriteBlender/i___12__0_i_2/O
                         net (fo=24, routed)          2.400    16.079    gameTop/graphicEngineVGA/spriteBlender/p_62_in
    SLICE_X62Y22         LUT6 (Prop_lut6_I2_O)        0.124    16.203 r  gameTop/graphicEngineVGA/spriteBlender/i___16_i_1/O
                         net (fo=91, routed)          2.395    18.598    gameTop/graphicEngineVGA/spriteBlender/selectNodeOutputs_1
    SLICE_X56Y33         LUT5 (Prop_lut5_I3_O)        0.124    18.722 r  gameTop/graphicEngineVGA/spriteBlender/i___13_i_1/O
                         net (fo=129, routed)         4.010    22.732    gameTop/graphicEngineVGA/spriteBlender/multiHotPriortyReductionTree_io_indexOutput[0]
    SLICE_X54Y26         LUT5 (Prop_lut5_I1_O)        0.124    22.856 r  gameTop/graphicEngineVGA/spriteBlender/i___2_i_28/O
                         net (fo=10, routed)          2.358    25.214    gameTop/graphicEngineVGA/spriteBlender/i___2_i_28_n_0
    SLICE_X24Y17         LUT3 (Prop_lut3_I0_O)        0.152    25.366 f  gameTop/graphicEngineVGA/spriteBlender/i__i_216/O
                         net (fo=3, routed)           0.885    26.251    gameTop/graphicEngineVGA/spriteBlender/i__i_216_n_0
    SLICE_X24Y23         LUT5 (Prop_lut5_I3_O)        0.326    26.577 f  gameTop/graphicEngineVGA/spriteBlender/i___0_i_165/O
                         net (fo=1, routed)           0.000    26.577    gameTop/graphicEngineVGA/spriteBlender/i___0_i_165_n_0
    SLICE_X24Y23         MUXF7 (Prop_muxf7_I0_O)      0.238    26.815 f  gameTop/graphicEngineVGA/spriteBlender/i___0_i_76/O
                         net (fo=1, routed)           1.586    28.401    gameTop/graphicEngineVGA/spriteBlender/i___0_i_76_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I3_O)        0.298    28.699 r  gameTop/graphicEngineVGA/spriteBlender/i___0_i_23/O
                         net (fo=1, routed)           1.234    29.934    gameTop/graphicEngineVGA/spriteBlender/i___0_i_23_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I4_O)        0.124    30.058 f  gameTop/graphicEngineVGA/spriteBlender/i___0_i_7/O
                         net (fo=2, routed)           0.939    30.997    gameTop/graphicEngineVGA/spriteBlender/i___0_i_7_n_0
    SLICE_X65Y39         LUT6 (Prop_lut6_I3_O)        0.124    31.121 r  gameTop/graphicEngineVGA/spriteBlender/i___0_i_2/O
                         net (fo=3, routed)           0.444    31.565    gameTop/graphicEngineVGA/spriteBlender/pixelColorBackReg_reg[2]_0
    SLICE_X65Y39         LUT3 (Prop_lut3_I1_O)        0.150    31.715 r  gameTop/graphicEngineVGA/spriteBlender/io_vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.818    32.533    gameTop/graphicEngineVGA/spriteBlender/io_vgaGreen_OBUF[3]_inst_i_3_n_0
    SLICE_X67Y39         LUT6 (Prop_lut6_I2_O)        0.326    32.859 r  gameTop/graphicEngineVGA/spriteBlender/io_vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           6.248    39.107    io_vgaGreen_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         3.546    42.653 r  io_vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.653    io_vgaGreen[3]
    A6                                                                r  io_vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.308ns  (logic 8.296ns (22.237%)  route 29.012ns (77.763%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT5=6 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.675     5.277    gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y28         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     7.731 f  gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/RAM_reg/DOBDO[6]
                         net (fo=8, routed)           2.757    10.488    gameTop/graphicEngineVGA/spriteBlender/i___17_i_2_0[4]
    SLICE_X55Y53         LUT3 (Prop_lut3_I2_O)        0.124    10.612 r  gameTop/graphicEngineVGA/spriteBlender/i___17_i_5/O
                         net (fo=4, routed)           1.207    11.819    gameTop/graphicEngineVGA/spriteBlender/multiHotPriortyReductionTree_io_selectInput_10
    SLICE_X58Y46         LUT5 (Prop_lut5_I4_O)        0.146    11.965 r  gameTop/graphicEngineVGA/spriteBlender/i___12__0_i_9/O
                         net (fo=11, routed)          1.385    13.350    gameTop/graphicEngineVGA/spriteBlender/multiHotPriortyReductionTree/p_52_in
    SLICE_X55Y37         LUT6 (Prop_lut6_I3_O)        0.328    13.678 r  gameTop/graphicEngineVGA/spriteBlender/i___12__0_i_2/O
                         net (fo=24, routed)          2.400    16.079    gameTop/graphicEngineVGA/spriteBlender/p_62_in
    SLICE_X62Y22         LUT6 (Prop_lut6_I2_O)        0.124    16.203 r  gameTop/graphicEngineVGA/spriteBlender/i___16_i_1/O
                         net (fo=91, routed)          2.395    18.598    gameTop/graphicEngineVGA/spriteBlender/selectNodeOutputs_1
    SLICE_X56Y33         LUT5 (Prop_lut5_I3_O)        0.124    18.722 r  gameTop/graphicEngineVGA/spriteBlender/i___13_i_1/O
                         net (fo=129, routed)         3.895    22.617    gameTop/graphicEngineVGA/spriteBlender/multiHotPriortyReductionTree_io_indexOutput[0]
    SLICE_X55Y39         LUT5 (Prop_lut5_I1_O)        0.124    22.741 r  gameTop/graphicEngineVGA/spriteBlender/i___17_i_3/O
                         net (fo=14, routed)          1.523    24.264    gameTop/graphicEngineVGA/spriteBlender_n_124
    SLICE_X51Y54         LUT2 (Prop_lut2_I0_O)        0.154    24.418 r  gameTop/graphicEngineVGA/i___23/O
                         net (fo=2, routed)           1.459    25.878    gameTop/graphicEngineVGA/spriteBlender/i__i_20_0
    SLICE_X56Y38         LUT5 (Prop_lut5_I3_O)        0.327    26.205 r  gameTop/graphicEngineVGA/spriteBlender/i__i_58/O
                         net (fo=9, routed)           1.848    28.053    gameTop/graphicEngineVGA/spriteBlender/i__i_58_n_0
    SLICE_X59Y56         LUT6 (Prop_lut6_I0_O)        0.124    28.177 r  gameTop/graphicEngineVGA/spriteBlender/i___1_i_24/O
                         net (fo=1, routed)           1.652    29.828    gameTop/graphicEngineVGA/spriteBlender/i___1_i_24_n_0
    SLICE_X63Y37         LUT6 (Prop_lut6_I5_O)        0.124    29.952 r  gameTop/graphicEngineVGA/spriteBlender/i___1_i_7/O
                         net (fo=1, routed)           0.824    30.777    gameTop/graphicEngineVGA/spriteBlender/i___1_i_7_n_0
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.124    30.901 r  gameTop/graphicEngineVGA/spriteBlender/i___1_i_2/O
                         net (fo=4, routed)           0.980    31.880    gameTop/graphicEngineVGA/spriteBlender/pixelColorBackReg_reg[4]_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I4_O)        0.152    32.032 r  gameTop/graphicEngineVGA/spriteBlender/io_vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.298    32.330    gameTop/graphicEngineVGA/spriteBlender/io_vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I4_O)        0.332    32.662 r  gameTop/graphicEngineVGA/spriteBlender/io_vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           6.388    39.050    io_vgaRed_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    42.585 r  io_vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    42.585    io_vgaRed[2]
    C5                                                                r  io_vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.233ns  (logic 8.707ns (23.384%)  route 28.527ns (76.616%))
  Logic Levels:           15  (LUT3=3 LUT5=4 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.675     5.277    gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y28         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     7.731 f  gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/RAM_reg/DOBDO[6]
                         net (fo=8, routed)           2.757    10.488    gameTop/graphicEngineVGA/spriteBlender/i___17_i_2_0[4]
    SLICE_X55Y53         LUT3 (Prop_lut3_I2_O)        0.124    10.612 r  gameTop/graphicEngineVGA/spriteBlender/i___17_i_5/O
                         net (fo=4, routed)           1.207    11.819    gameTop/graphicEngineVGA/spriteBlender/multiHotPriortyReductionTree_io_selectInput_10
    SLICE_X58Y46         LUT5 (Prop_lut5_I4_O)        0.146    11.965 r  gameTop/graphicEngineVGA/spriteBlender/i___12__0_i_9/O
                         net (fo=11, routed)          1.385    13.350    gameTop/graphicEngineVGA/spriteBlender/multiHotPriortyReductionTree/p_52_in
    SLICE_X55Y37         LUT6 (Prop_lut6_I3_O)        0.328    13.678 r  gameTop/graphicEngineVGA/spriteBlender/i___12__0_i_2/O
                         net (fo=24, routed)          2.400    16.079    gameTop/graphicEngineVGA/spriteBlender/p_62_in
    SLICE_X62Y22         LUT6 (Prop_lut6_I2_O)        0.124    16.203 r  gameTop/graphicEngineVGA/spriteBlender/i___16_i_1/O
                         net (fo=91, routed)          2.395    18.598    gameTop/graphicEngineVGA/spriteBlender/selectNodeOutputs_1
    SLICE_X56Y33         LUT5 (Prop_lut5_I3_O)        0.124    18.722 r  gameTop/graphicEngineVGA/spriteBlender/i___13_i_1/O
                         net (fo=129, routed)         4.010    22.732    gameTop/graphicEngineVGA/spriteBlender/multiHotPriortyReductionTree_io_indexOutput[0]
    SLICE_X54Y26         LUT5 (Prop_lut5_I1_O)        0.124    22.856 r  gameTop/graphicEngineVGA/spriteBlender/i___2_i_28/O
                         net (fo=10, routed)          2.358    25.214    gameTop/graphicEngineVGA/spriteBlender/i___2_i_28_n_0
    SLICE_X24Y17         LUT3 (Prop_lut3_I0_O)        0.152    25.366 f  gameTop/graphicEngineVGA/spriteBlender/i__i_216/O
                         net (fo=3, routed)           0.885    26.251    gameTop/graphicEngineVGA/spriteBlender/i__i_216_n_0
    SLICE_X24Y23         LUT5 (Prop_lut5_I3_O)        0.326    26.577 f  gameTop/graphicEngineVGA/spriteBlender/i___0_i_165/O
                         net (fo=1, routed)           0.000    26.577    gameTop/graphicEngineVGA/spriteBlender/i___0_i_165_n_0
    SLICE_X24Y23         MUXF7 (Prop_muxf7_I0_O)      0.238    26.815 f  gameTop/graphicEngineVGA/spriteBlender/i___0_i_76/O
                         net (fo=1, routed)           1.586    28.401    gameTop/graphicEngineVGA/spriteBlender/i___0_i_76_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I3_O)        0.298    28.699 r  gameTop/graphicEngineVGA/spriteBlender/i___0_i_23/O
                         net (fo=1, routed)           1.234    29.934    gameTop/graphicEngineVGA/spriteBlender/i___0_i_23_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I4_O)        0.124    30.058 f  gameTop/graphicEngineVGA/spriteBlender/i___0_i_7/O
                         net (fo=2, routed)           0.939    30.997    gameTop/graphicEngineVGA/spriteBlender/i___0_i_7_n_0
    SLICE_X65Y39         LUT6 (Prop_lut6_I3_O)        0.124    31.121 r  gameTop/graphicEngineVGA/spriteBlender/i___0_i_2/O
                         net (fo=3, routed)           0.444    31.565    gameTop/graphicEngineVGA/spriteBlender/pixelColorBackReg_reg[2]_0
    SLICE_X65Y39         LUT3 (Prop_lut3_I1_O)        0.150    31.715 r  gameTop/graphicEngineVGA/spriteBlender/io_vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.818    32.533    gameTop/graphicEngineVGA/spriteBlender/io_vgaGreen_OBUF[3]_inst_i_3_n_0
    SLICE_X67Y39         LUT6 (Prop_lut6_I2_O)        0.326    32.859 r  gameTop/graphicEngineVGA/spriteBlender/io_vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           6.107    38.966    io_vgaGreen_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    42.510 r  io_vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.510    io_vgaGreen[1]
    A5                                                                r  io_vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.225ns  (logic 8.077ns (21.696%)  route 29.149ns (78.303%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.675     5.277    gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y28         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     7.731 f  gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/RAM_reg/DOBDO[6]
                         net (fo=8, routed)           2.757    10.488    gameTop/graphicEngineVGA/spriteBlender/i___17_i_2_0[4]
    SLICE_X55Y53         LUT3 (Prop_lut3_I2_O)        0.124    10.612 r  gameTop/graphicEngineVGA/spriteBlender/i___17_i_5/O
                         net (fo=4, routed)           1.207    11.819    gameTop/graphicEngineVGA/spriteBlender/multiHotPriortyReductionTree_io_selectInput_10
    SLICE_X58Y46         LUT5 (Prop_lut5_I4_O)        0.146    11.965 r  gameTop/graphicEngineVGA/spriteBlender/i___12__0_i_9/O
                         net (fo=11, routed)          1.385    13.350    gameTop/graphicEngineVGA/spriteBlender/multiHotPriortyReductionTree/p_52_in
    SLICE_X55Y37         LUT6 (Prop_lut6_I3_O)        0.328    13.678 r  gameTop/graphicEngineVGA/spriteBlender/i___12__0_i_2/O
                         net (fo=24, routed)          2.400    16.079    gameTop/graphicEngineVGA/spriteBlender/p_62_in
    SLICE_X62Y22         LUT6 (Prop_lut6_I2_O)        0.124    16.203 r  gameTop/graphicEngineVGA/spriteBlender/i___16_i_1/O
                         net (fo=91, routed)          2.395    18.598    gameTop/graphicEngineVGA/spriteBlender/selectNodeOutputs_1
    SLICE_X56Y33         LUT5 (Prop_lut5_I3_O)        0.124    18.722 f  gameTop/graphicEngineVGA/spriteBlender/i___13_i_1/O
                         net (fo=129, routed)         3.895    22.617    gameTop/graphicEngineVGA/spriteBlender/multiHotPriortyReductionTree_io_indexOutput[0]
    SLICE_X55Y39         LUT5 (Prop_lut5_I1_O)        0.124    22.741 f  gameTop/graphicEngineVGA/spriteBlender/i___17_i_3/O
                         net (fo=14, routed)          1.523    24.264    gameTop/graphicEngineVGA/spriteBlender_n_124
    SLICE_X51Y54         LUT2 (Prop_lut2_I0_O)        0.154    24.418 f  gameTop/graphicEngineVGA/i___23/O
                         net (fo=2, routed)           1.459    25.878    gameTop/graphicEngineVGA/spriteBlender/i__i_20_0
    SLICE_X56Y38         LUT5 (Prop_lut5_I3_O)        0.327    26.205 f  gameTop/graphicEngineVGA/spriteBlender/i__i_58/O
                         net (fo=9, routed)           1.527    27.732    gameTop/graphicEngineVGA/spriteBlender/i__i_58_n_0
    SLICE_X57Y49         LUT6 (Prop_lut6_I0_O)        0.124    27.856 f  gameTop/graphicEngineVGA/spriteBlender/i__i_22/O
                         net (fo=1, routed)           1.389    29.245    gameTop/graphicEngineVGA/spriteBlender/i__i_22_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I5_O)        0.124    29.369 r  gameTop/graphicEngineVGA/spriteBlender/i__i_6/O
                         net (fo=5, routed)           0.969    30.337    gameTop/graphicEngineVGA/spriteBlender/i__i_6_n_0
    SLICE_X63Y39         LUT6 (Prop_lut6_I0_O)        0.124    30.461 r  gameTop/graphicEngineVGA/spriteBlender/i__i_1/O
                         net (fo=2, routed)           1.201    31.662    gameTop/graphicEngineVGA/spriteBlender_n_78
    SLICE_X62Y39         LUT6 (Prop_lut6_I1_O)        0.124    31.786 f  gameTop/graphicEngineVGA/i_/O
                         net (fo=1, routed)           0.996    32.782    gameTop/graphicEngineVGA/spriteBlender/io_vgaBlue_1_sn_1
    SLICE_X63Y40         LUT6 (Prop_lut6_I4_O)        0.124    32.906 r  gameTop/graphicEngineVGA/spriteBlender/io_vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           6.045    38.951    io_vgaBlue_OBUF[1]
    D8                   OBUF (Prop_obuf_I_O)         3.552    42.502 r  io_vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.502    io_vgaBlue[3]
    D8                                                                r  io_vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.084ns  (logic 8.076ns (21.778%)  route 29.007ns (78.222%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.675     5.277    gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y28         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     7.731 f  gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/RAM_reg/DOBDO[6]
                         net (fo=8, routed)           2.757    10.488    gameTop/graphicEngineVGA/spriteBlender/i___17_i_2_0[4]
    SLICE_X55Y53         LUT3 (Prop_lut3_I2_O)        0.124    10.612 r  gameTop/graphicEngineVGA/spriteBlender/i___17_i_5/O
                         net (fo=4, routed)           1.207    11.819    gameTop/graphicEngineVGA/spriteBlender/multiHotPriortyReductionTree_io_selectInput_10
    SLICE_X58Y46         LUT5 (Prop_lut5_I4_O)        0.146    11.965 r  gameTop/graphicEngineVGA/spriteBlender/i___12__0_i_9/O
                         net (fo=11, routed)          1.385    13.350    gameTop/graphicEngineVGA/spriteBlender/multiHotPriortyReductionTree/p_52_in
    SLICE_X55Y37         LUT6 (Prop_lut6_I3_O)        0.328    13.678 r  gameTop/graphicEngineVGA/spriteBlender/i___12__0_i_2/O
                         net (fo=24, routed)          2.400    16.079    gameTop/graphicEngineVGA/spriteBlender/p_62_in
    SLICE_X62Y22         LUT6 (Prop_lut6_I2_O)        0.124    16.203 r  gameTop/graphicEngineVGA/spriteBlender/i___16_i_1/O
                         net (fo=91, routed)          2.395    18.598    gameTop/graphicEngineVGA/spriteBlender/selectNodeOutputs_1
    SLICE_X56Y33         LUT5 (Prop_lut5_I3_O)        0.124    18.722 f  gameTop/graphicEngineVGA/spriteBlender/i___13_i_1/O
                         net (fo=129, routed)         3.895    22.617    gameTop/graphicEngineVGA/spriteBlender/multiHotPriortyReductionTree_io_indexOutput[0]
    SLICE_X55Y39         LUT5 (Prop_lut5_I1_O)        0.124    22.741 f  gameTop/graphicEngineVGA/spriteBlender/i___17_i_3/O
                         net (fo=14, routed)          1.523    24.264    gameTop/graphicEngineVGA/spriteBlender_n_124
    SLICE_X51Y54         LUT2 (Prop_lut2_I0_O)        0.154    24.418 f  gameTop/graphicEngineVGA/i___23/O
                         net (fo=2, routed)           1.459    25.878    gameTop/graphicEngineVGA/spriteBlender/i__i_20_0
    SLICE_X56Y38         LUT5 (Prop_lut5_I3_O)        0.327    26.205 f  gameTop/graphicEngineVGA/spriteBlender/i__i_58/O
                         net (fo=9, routed)           1.527    27.732    gameTop/graphicEngineVGA/spriteBlender/i__i_58_n_0
    SLICE_X57Y49         LUT6 (Prop_lut6_I0_O)        0.124    27.856 f  gameTop/graphicEngineVGA/spriteBlender/i__i_22/O
                         net (fo=1, routed)           1.389    29.245    gameTop/graphicEngineVGA/spriteBlender/i__i_22_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I5_O)        0.124    29.369 r  gameTop/graphicEngineVGA/spriteBlender/i__i_6/O
                         net (fo=5, routed)           0.969    30.337    gameTop/graphicEngineVGA/spriteBlender/i__i_6_n_0
    SLICE_X63Y39         LUT6 (Prop_lut6_I0_O)        0.124    30.461 r  gameTop/graphicEngineVGA/spriteBlender/i__i_1/O
                         net (fo=2, routed)           1.201    31.662    gameTop/graphicEngineVGA/spriteBlender_n_78
    SLICE_X62Y39         LUT6 (Prop_lut6_I1_O)        0.124    31.786 f  gameTop/graphicEngineVGA/i_/O
                         net (fo=1, routed)           0.996    32.782    gameTop/graphicEngineVGA/spriteBlender/io_vgaBlue_1_sn_1
    SLICE_X63Y40         LUT6 (Prop_lut6_I4_O)        0.124    32.906 r  gameTop/graphicEngineVGA/spriteBlender/io_vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           5.904    38.810    io_vgaBlue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    42.361 r  io_vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.361    io_vgaBlue[1]
    C7                                                                r  io_vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.013ns  (logic 8.305ns (22.436%)  route 28.709ns (77.564%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.675     5.277    gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y28         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     7.731 f  gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/RAM_reg/DOBDO[6]
                         net (fo=8, routed)           2.757    10.488    gameTop/graphicEngineVGA/spriteBlender/i___17_i_2_0[4]
    SLICE_X55Y53         LUT3 (Prop_lut3_I2_O)        0.124    10.612 r  gameTop/graphicEngineVGA/spriteBlender/i___17_i_5/O
                         net (fo=4, routed)           1.207    11.819    gameTop/graphicEngineVGA/spriteBlender/multiHotPriortyReductionTree_io_selectInput_10
    SLICE_X58Y46         LUT5 (Prop_lut5_I4_O)        0.146    11.965 r  gameTop/graphicEngineVGA/spriteBlender/i___12__0_i_9/O
                         net (fo=11, routed)          1.385    13.350    gameTop/graphicEngineVGA/spriteBlender/multiHotPriortyReductionTree/p_52_in
    SLICE_X55Y37         LUT6 (Prop_lut6_I3_O)        0.328    13.678 r  gameTop/graphicEngineVGA/spriteBlender/i___12__0_i_2/O
                         net (fo=24, routed)          2.400    16.079    gameTop/graphicEngineVGA/spriteBlender/p_62_in
    SLICE_X62Y22         LUT6 (Prop_lut6_I2_O)        0.124    16.203 r  gameTop/graphicEngineVGA/spriteBlender/i___16_i_1/O
                         net (fo=91, routed)          2.395    18.598    gameTop/graphicEngineVGA/spriteBlender/selectNodeOutputs_1
    SLICE_X56Y33         LUT5 (Prop_lut5_I3_O)        0.124    18.722 r  gameTop/graphicEngineVGA/spriteBlender/i___13_i_1/O
                         net (fo=129, routed)         3.895    22.617    gameTop/graphicEngineVGA/spriteBlender/multiHotPriortyReductionTree_io_indexOutput[0]
    SLICE_X55Y39         LUT5 (Prop_lut5_I1_O)        0.124    22.741 r  gameTop/graphicEngineVGA/spriteBlender/i___17_i_3/O
                         net (fo=14, routed)          1.523    24.264    gameTop/graphicEngineVGA/spriteBlender_n_124
    SLICE_X51Y54         LUT2 (Prop_lut2_I0_O)        0.154    24.418 r  gameTop/graphicEngineVGA/i___23/O
                         net (fo=2, routed)           1.459    25.878    gameTop/graphicEngineVGA/spriteBlender/i__i_20_0
    SLICE_X56Y38         LUT5 (Prop_lut5_I3_O)        0.327    26.205 r  gameTop/graphicEngineVGA/spriteBlender/i__i_58/O
                         net (fo=9, routed)           1.848    28.053    gameTop/graphicEngineVGA/spriteBlender/i__i_58_n_0
    SLICE_X59Y56         LUT6 (Prop_lut6_I0_O)        0.124    28.177 r  gameTop/graphicEngineVGA/spriteBlender/i___1_i_24/O
                         net (fo=1, routed)           1.652    29.828    gameTop/graphicEngineVGA/spriteBlender/i___1_i_24_n_0
    SLICE_X63Y37         LUT6 (Prop_lut6_I5_O)        0.124    29.952 r  gameTop/graphicEngineVGA/spriteBlender/i___1_i_7/O
                         net (fo=1, routed)           0.824    30.777    gameTop/graphicEngineVGA/spriteBlender/i___1_i_7_n_0
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.124    30.901 r  gameTop/graphicEngineVGA/spriteBlender/i___1_i_2/O
                         net (fo=4, routed)           0.674    31.575    gameTop/graphicEngineVGA/spriteBlender/pixelColorBackReg_reg[4]_0
    SLICE_X62Y39         LUT3 (Prop_lut3_I1_O)        0.148    31.723 r  gameTop/graphicEngineVGA/spriteBlender/io_vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.974    32.697    gameTop/graphicEngineVGA/spriteBlender/io_vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X64Y39         LUT6 (Prop_lut6_I2_O)        0.328    33.025 r  gameTop/graphicEngineVGA/spriteBlender/io_vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           5.714    38.739    io_vgaRed_OBUF[1]
    A4                   OBUF (Prop_obuf_I_O)         3.552    42.291 r  io_vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.291    io_vgaRed[3]
    A4                                                                r  io_vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.011ns  (logic 8.301ns (22.429%)  route 28.709ns (77.571%))
  Logic Levels:           14  (LUT2=1 LUT3=2 LUT5=4 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.675     5.277    gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y28         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     7.731 f  gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/RAM_reg/DOBDO[6]
                         net (fo=8, routed)           2.757    10.488    gameTop/graphicEngineVGA/spriteBlender/i___17_i_2_0[4]
    SLICE_X55Y53         LUT3 (Prop_lut3_I2_O)        0.124    10.612 r  gameTop/graphicEngineVGA/spriteBlender/i___17_i_5/O
                         net (fo=4, routed)           1.207    11.819    gameTop/graphicEngineVGA/spriteBlender/multiHotPriortyReductionTree_io_selectInput_10
    SLICE_X58Y46         LUT5 (Prop_lut5_I4_O)        0.146    11.965 r  gameTop/graphicEngineVGA/spriteBlender/i___12__0_i_9/O
                         net (fo=11, routed)          1.385    13.350    gameTop/graphicEngineVGA/spriteBlender/multiHotPriortyReductionTree/p_52_in
    SLICE_X55Y37         LUT6 (Prop_lut6_I3_O)        0.328    13.678 r  gameTop/graphicEngineVGA/spriteBlender/i___12__0_i_2/O
                         net (fo=24, routed)          2.400    16.079    gameTop/graphicEngineVGA/spriteBlender/p_62_in
    SLICE_X62Y22         LUT6 (Prop_lut6_I2_O)        0.124    16.203 r  gameTop/graphicEngineVGA/spriteBlender/i___16_i_1/O
                         net (fo=91, routed)          2.395    18.598    gameTop/graphicEngineVGA/spriteBlender/selectNodeOutputs_1
    SLICE_X56Y33         LUT5 (Prop_lut5_I3_O)        0.124    18.722 r  gameTop/graphicEngineVGA/spriteBlender/i___13_i_1/O
                         net (fo=129, routed)         3.895    22.617    gameTop/graphicEngineVGA/spriteBlender/multiHotPriortyReductionTree_io_indexOutput[0]
    SLICE_X55Y39         LUT5 (Prop_lut5_I1_O)        0.124    22.741 r  gameTop/graphicEngineVGA/spriteBlender/i___17_i_3/O
                         net (fo=14, routed)          1.523    24.264    gameTop/graphicEngineVGA/spriteBlender_n_124
    SLICE_X51Y54         LUT2 (Prop_lut2_I0_O)        0.154    24.418 r  gameTop/graphicEngineVGA/i___23/O
                         net (fo=2, routed)           1.459    25.878    gameTop/graphicEngineVGA/spriteBlender/i__i_20_0
    SLICE_X56Y38         LUT5 (Prop_lut5_I3_O)        0.327    26.205 r  gameTop/graphicEngineVGA/spriteBlender/i__i_58/O
                         net (fo=9, routed)           1.848    28.053    gameTop/graphicEngineVGA/spriteBlender/i__i_58_n_0
    SLICE_X59Y56         LUT6 (Prop_lut6_I0_O)        0.124    28.177 r  gameTop/graphicEngineVGA/spriteBlender/i___1_i_24/O
                         net (fo=1, routed)           1.652    29.828    gameTop/graphicEngineVGA/spriteBlender/i___1_i_24_n_0
    SLICE_X63Y37         LUT6 (Prop_lut6_I5_O)        0.124    29.952 r  gameTop/graphicEngineVGA/spriteBlender/i___1_i_7/O
                         net (fo=1, routed)           0.824    30.777    gameTop/graphicEngineVGA/spriteBlender/i___1_i_7_n_0
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.124    30.901 r  gameTop/graphicEngineVGA/spriteBlender/i___1_i_2/O
                         net (fo=4, routed)           0.674    31.575    gameTop/graphicEngineVGA/spriteBlender/pixelColorBackReg_reg[4]_0
    SLICE_X62Y39         LUT3 (Prop_lut3_I1_O)        0.148    31.723 r  gameTop/graphicEngineVGA/spriteBlender/io_vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.974    32.697    gameTop/graphicEngineVGA/spriteBlender/io_vgaRed_OBUF[3]_inst_i_3_n_0
    SLICE_X64Y39         LUT6 (Prop_lut6_I2_O)        0.328    33.025 r  gameTop/graphicEngineVGA/spriteBlender/io_vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           5.715    38.740    io_vgaRed_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    42.288 r  io_vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.288    io_vgaRed[1]
    B4                                                                r  io_vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/RAM_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.644ns  (logic 8.315ns (22.691%)  route 28.329ns (77.309%))
  Logic Levels:           14  (LUT2=1 LUT3=1 LUT5=6 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.675     5.277    gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/clock_IBUF_BUFG
    RAMB18_X0Y28         RAMB18E1                                     r  gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/RAM_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     7.731 f  gameTop/graphicEngineVGA/spriteMemories_8/RamInitSpWf/RAM_reg/DOBDO[6]
                         net (fo=8, routed)           2.757    10.488    gameTop/graphicEngineVGA/spriteBlender/i___17_i_2_0[4]
    SLICE_X55Y53         LUT3 (Prop_lut3_I2_O)        0.124    10.612 r  gameTop/graphicEngineVGA/spriteBlender/i___17_i_5/O
                         net (fo=4, routed)           1.207    11.819    gameTop/graphicEngineVGA/spriteBlender/multiHotPriortyReductionTree_io_selectInput_10
    SLICE_X58Y46         LUT5 (Prop_lut5_I4_O)        0.146    11.965 r  gameTop/graphicEngineVGA/spriteBlender/i___12__0_i_9/O
                         net (fo=11, routed)          1.385    13.350    gameTop/graphicEngineVGA/spriteBlender/multiHotPriortyReductionTree/p_52_in
    SLICE_X55Y37         LUT6 (Prop_lut6_I3_O)        0.328    13.678 r  gameTop/graphicEngineVGA/spriteBlender/i___12__0_i_2/O
                         net (fo=24, routed)          2.400    16.079    gameTop/graphicEngineVGA/spriteBlender/p_62_in
    SLICE_X62Y22         LUT6 (Prop_lut6_I2_O)        0.124    16.203 r  gameTop/graphicEngineVGA/spriteBlender/i___16_i_1/O
                         net (fo=91, routed)          2.395    18.598    gameTop/graphicEngineVGA/spriteBlender/selectNodeOutputs_1
    SLICE_X56Y33         LUT5 (Prop_lut5_I3_O)        0.124    18.722 r  gameTop/graphicEngineVGA/spriteBlender/i___13_i_1/O
                         net (fo=129, routed)         3.895    22.617    gameTop/graphicEngineVGA/spriteBlender/multiHotPriortyReductionTree_io_indexOutput[0]
    SLICE_X55Y39         LUT5 (Prop_lut5_I1_O)        0.124    22.741 r  gameTop/graphicEngineVGA/spriteBlender/i___17_i_3/O
                         net (fo=14, routed)          1.523    24.264    gameTop/graphicEngineVGA/spriteBlender_n_124
    SLICE_X51Y54         LUT2 (Prop_lut2_I0_O)        0.154    24.418 r  gameTop/graphicEngineVGA/i___23/O
                         net (fo=2, routed)           1.459    25.878    gameTop/graphicEngineVGA/spriteBlender/i__i_20_0
    SLICE_X56Y38         LUT5 (Prop_lut5_I3_O)        0.327    26.205 r  gameTop/graphicEngineVGA/spriteBlender/i__i_58/O
                         net (fo=9, routed)           1.848    28.053    gameTop/graphicEngineVGA/spriteBlender/i__i_58_n_0
    SLICE_X59Y56         LUT6 (Prop_lut6_I0_O)        0.124    28.177 r  gameTop/graphicEngineVGA/spriteBlender/i___1_i_24/O
                         net (fo=1, routed)           1.652    29.828    gameTop/graphicEngineVGA/spriteBlender/i___1_i_24_n_0
    SLICE_X63Y37         LUT6 (Prop_lut6_I5_O)        0.124    29.952 r  gameTop/graphicEngineVGA/spriteBlender/i___1_i_7/O
                         net (fo=1, routed)           0.824    30.777    gameTop/graphicEngineVGA/spriteBlender/i___1_i_7_n_0
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.124    30.901 r  gameTop/graphicEngineVGA/spriteBlender/i___1_i_2/O
                         net (fo=4, routed)           0.980    31.880    gameTop/graphicEngineVGA/spriteBlender/pixelColorBackReg_reg[4]_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I4_O)        0.152    32.032 r  gameTop/graphicEngineVGA/spriteBlender/io_vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.298    32.330    gameTop/graphicEngineVGA/spriteBlender/io_vgaRed_OBUF[3]_inst_i_2_n_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I4_O)        0.332    32.662 r  gameTop/graphicEngineVGA/spriteBlender/io_vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           5.706    38.368    io_vgaRed_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    41.921 r  io_vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.921    io_vgaRed[0]
    A3                                                                r  io_vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/missingFrameErrorReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_missingFrameError
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.925ns  (logic 1.433ns (74.447%)  route 0.492ns (25.553%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.574     1.493    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  gameTop/graphicEngineVGA/missingFrameErrorReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.164     1.657 r  gameTop/graphicEngineVGA/missingFrameErrorReg_reg/Q
                         net (fo=2, routed)           0.492     2.149    io_missingFrameError_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.419 r  io_missingFrameError_OBUF_inst/O
                         net (fo=0)                   0.000     3.419    io_missingFrameError
    V11                                                               r  io_missingFrameError (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/soundEngine/channel_6_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_soundOutput_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.930ns  (logic 1.409ns (73.014%)  route 0.521ns (26.986%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.590     1.509    gameTop/soundEngine/clock_IBUF_BUFG
    SLICE_X3Y119         FDRE                                         r  gameTop/soundEngine/channel_6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y119         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  gameTop/soundEngine/channel_6_reg/Q
                         net (fo=2, routed)           0.121     1.771    gameTop/soundEngine/channel_6_reg_n_0
    SLICE_X3Y119         LUT5 (Prop_lut5_I0_O)        0.045     1.816 r  gameTop/soundEngine/io_soundOutput_0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.400     2.216    io_soundOutput_0_OBUF
    F16                  OBUF (Prop_obuf_I_O)         1.223     3.439 r  io_soundOutput_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.439    io_soundOutput_0
    F16                                                               r  io_soundOutput_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/backBufferWriteErrorReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_backBufferWriteError
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.786ns  (logic 1.412ns (50.677%)  route 1.374ns (49.323%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.567     1.486    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X71Y59         FDRE                                         r  gameTop/graphicEngineVGA/backBufferWriteErrorReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y59         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  gameTop/graphicEngineVGA/backBufferWriteErrorReg_reg/Q
                         net (fo=2, routed)           1.374     3.001    io_backBufferWriteError_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.271     4.272 r  io_backBufferWriteError_OBUF_inst/O
                         net (fo=0)                   0.000     4.272    io_backBufferWriteError
    V12                                                               r  io_backBufferWriteError (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_14_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.142ns  (logic 1.466ns (46.657%)  route 1.676ns (53.343%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.555     1.474    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X38Y74         FDRE                                         r  gameTop/graphicEngineVGA/_T_14_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.148     1.622 r  gameTop/graphicEngineVGA/_T_14_0_reg__0/Q
                         net (fo=1, routed)           1.676     3.298    io_Hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.318     4.617 r  io_Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.617    io_Hsync
    B11                                                               r  io_Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_16_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.533ns  (logic 1.467ns (41.516%)  route 2.066ns (58.484%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.562     1.481    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X62Y67         FDRE                                         r  gameTop/graphicEngineVGA/_T_16_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.148     1.629 r  gameTop/graphicEngineVGA/_T_16_0_reg__0/Q
                         net (fo=1, routed)           2.066     3.696    io_Vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.319     5.014 r  io_Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.014    io_Vsync
    B12                                                               r  io_Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_15660_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.857ns  (logic 1.470ns (38.126%)  route 2.386ns (61.874%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.633     1.553    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X66Y40         FDRE                                         r  gameTop/graphicEngineVGA/_T_15660_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y40         FDRE (Prop_fdre_C_Q)         0.148     1.701 r  gameTop/graphicEngineVGA/_T_15660_0_reg__0/Q
                         net (fo=6, routed)           0.236     1.937    gameTop/graphicEngineVGA/spriteBlender/_T_15660_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I0_O)        0.098     2.035 r  gameTop/graphicEngineVGA/spriteBlender/io_vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.150     4.185    io_vgaBlue_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         1.224     5.410 r  io_vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.410    io_vgaBlue[2]
    D7                                                                r  io_vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_15660_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.931ns  (logic 1.498ns (38.109%)  route 2.433ns (61.891%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.633     1.553    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X66Y40         FDRE                                         r  gameTop/graphicEngineVGA/_T_15660_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y40         FDRE (Prop_fdre_C_Q)         0.148     1.701 r  gameTop/graphicEngineVGA/_T_15660_0_reg__0/Q
                         net (fo=6, routed)           0.243     1.944    gameTop/graphicEngineVGA/spriteBlender/_T_15660_0
    SLICE_X64Y39         LUT6 (Prop_lut6_I0_O)        0.098     2.042 r  gameTop/graphicEngineVGA/spriteBlender/io_vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.190     4.232    io_vgaRed_OBUF[1]
    A4                   OBUF (Prop_obuf_I_O)         1.252     5.484 r  io_vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.484    io_vgaRed[3]
    A4                                                                r  io_vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_15660_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.932ns  (logic 1.495ns (38.025%)  route 2.437ns (61.974%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.633     1.553    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X66Y40         FDRE                                         r  gameTop/graphicEngineVGA/_T_15660_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y40         FDRE (Prop_fdre_C_Q)         0.148     1.701 r  gameTop/graphicEngineVGA/_T_15660_0_reg__0/Q
                         net (fo=6, routed)           0.243     1.944    gameTop/graphicEngineVGA/spriteBlender/_T_15660_0
    SLICE_X64Y39         LUT6 (Prop_lut6_I0_O)        0.098     2.042 r  gameTop/graphicEngineVGA/spriteBlender/io_vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.194     4.235    io_vgaRed_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     5.484 r  io_vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.484    io_vgaRed[1]
    B4                                                                r  io_vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_15660_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.008ns  (logic 1.500ns (37.438%)  route 2.507ns (62.562%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.633     1.553    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X66Y40         FDRE                                         r  gameTop/graphicEngineVGA/_T_15660_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y40         FDRE (Prop_fdre_C_Q)         0.148     1.701 r  gameTop/graphicEngineVGA/_T_15660_0_reg__0/Q
                         net (fo=6, routed)           0.302     2.003    gameTop/graphicEngineVGA/spriteBlender/_T_15660_0
    SLICE_X64Y39         LUT5 (Prop_lut5_I0_O)        0.098     2.101 r  gameTop/graphicEngineVGA/spriteBlender/io_vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.206     4.306    io_vgaRed_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     5.561 r  io_vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.561    io_vgaRed[0]
    A3                                                                r  io_vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameTop/graphicEngineVGA/_T_15660_0_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.071ns  (logic 1.498ns (36.795%)  route 2.573ns (63.205%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.633     1.553    gameTop/graphicEngineVGA/clock_IBUF_BUFG
    SLICE_X66Y40         FDRE                                         r  gameTop/graphicEngineVGA/_T_15660_0_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y40         FDRE (Prop_fdre_C_Q)         0.148     1.701 r  gameTop/graphicEngineVGA/_T_15660_0_reg__0/Q
                         net (fo=6, routed)           0.291     1.992    gameTop/graphicEngineVGA/spriteBlender/_T_15660_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I0_O)        0.098     2.090 r  gameTop/graphicEngineVGA/spriteBlender/io_vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.282     4.372    io_vgaBlue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         1.252     5.624 r  io_vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.624    io_vgaBlue[1]
    C7                                                                r  io_vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_sw_1
                            (input port)
  Destination:            gameTop/_T_20_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.100ns  (logic 1.480ns (29.013%)  route 3.620ns (70.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  io_sw_1 (IN)
                         net (fo=0)                   0.000     0.000    io_sw_1
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  io_sw_1_IBUF_inst/O
                         net (fo=1, routed)           3.620     5.100    gameTop/io_sw_1
    SLICE_X62Y60         FDRE                                         r  gameTop/_T_20_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.509     4.932    gameTop/clock_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  gameTop/_T_20_2_reg/C

Slack:                    inf
  Source:                 io_sw_0
                            (input port)
  Destination:            gameTop/_T_17_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.986ns  (logic 1.478ns (29.632%)  route 3.509ns (70.368%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  io_sw_0 (IN)
                         net (fo=0)                   0.000     0.000    io_sw_0
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  io_sw_0_IBUF_inst/O
                         net (fo=1, routed)           3.509     4.986    gameTop/io_sw_0
    SLICE_X61Y63         FDRE                                         r  gameTop/_T_17_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.504     4.927    gameTop/clock_IBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  gameTop/_T_17_2_reg/C

Slack:                    inf
  Source:                 io_btnU
                            (input port)
  Destination:            gameTop/_T_9_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.664ns  (logic 1.486ns (31.854%)  route 3.179ns (68.146%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  io_btnU (IN)
                         net (fo=0)                   0.000     0.000    io_btnU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_btnU_IBUF_inst/O
                         net (fo=1, routed)           3.179     4.664    gameTop/io_btnU
    SLICE_X60Y67         FDRE                                         r  gameTop/_T_9_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.501     4.924    gameTop/clock_IBUF_BUFG
    SLICE_X60Y67         FDRE                                         r  gameTop/_T_9_2_reg/C

Slack:                    inf
  Source:                 io_sw_7
                            (input port)
  Destination:            gameTop/_T_38_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.521ns  (logic 1.508ns (33.351%)  route 3.013ns (66.649%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  io_sw_7 (IN)
                         net (fo=0)                   0.000     0.000    io_sw_7
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  io_sw_7_IBUF_inst/O
                         net (fo=1, routed)           3.013     4.521    gameTop/io_sw_7
    SLICE_X56Y63         FDRE                                         r  gameTop/_T_38_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.500     4.923    gameTop/clock_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  gameTop/_T_38_2_reg/C

Slack:                    inf
  Source:                 io_sw_2
                            (input port)
  Destination:            gameTop/_T_23_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.518ns  (logic 1.485ns (32.872%)  route 3.033ns (67.128%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  io_sw_2 (IN)
                         net (fo=0)                   0.000     0.000    io_sw_2
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  io_sw_2_IBUF_inst/O
                         net (fo=1, routed)           3.033     4.518    gameTop/io_sw_2
    SLICE_X60Y63         FDRE                                         r  gameTop/_T_23_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.504     4.927    gameTop/clock_IBUF_BUFG
    SLICE_X60Y63         FDRE                                         r  gameTop/_T_23_2_reg/C

Slack:                    inf
  Source:                 io_btnC
                            (input port)
  Destination:            gameTop/_T_7_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.445ns  (logic 1.477ns (33.216%)  route 2.969ns (66.784%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  io_btnC (IN)
                         net (fo=0)                   0.000     0.000    io_btnC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  io_btnC_IBUF_inst/O
                         net (fo=1, routed)           2.969     4.445    gameTop/io_btnC
    SLICE_X60Y67         FDRE                                         r  gameTop/_T_7_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.501     4.924    gameTop/clock_IBUF_BUFG
    SLICE_X60Y67         FDRE                                         r  gameTop/_T_7_2_reg/C

Slack:                    inf
  Source:                 io_btnD
                            (input port)
  Destination:            gameTop/_T_15_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.371ns  (logic 1.480ns (33.856%)  route 2.891ns (66.144%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  io_btnD (IN)
                         net (fo=0)                   0.000     0.000    io_btnD
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  io_btnD_IBUF_inst/O
                         net (fo=1, routed)           2.891     4.371    gameTop/io_btnD
    SLICE_X55Y63         FDRE                                         r  gameTop/_T_15_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.499     4.922    gameTop/clock_IBUF_BUFG
    SLICE_X55Y63         FDRE                                         r  gameTop/_T_15_2_reg/C

Slack:                    inf
  Source:                 io_btnR
                            (input port)
  Destination:            gameTop/_T_13_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.258ns  (logic 1.467ns (34.462%)  route 2.791ns (65.538%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  io_btnR (IN)
                         net (fo=0)                   0.000     0.000    io_btnR
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  io_btnR_IBUF_inst/O
                         net (fo=1, routed)           2.791     4.258    gameTop/io_btnR
    SLICE_X55Y63         FDRE                                         r  gameTop/_T_13_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.499     4.922    gameTop/clock_IBUF_BUFG
    SLICE_X55Y63         FDRE                                         r  gameTop/_T_13_2_reg/C

Slack:                    inf
  Source:                 io_btnL
                            (input port)
  Destination:            gameTop/_T_11_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.229ns  (logic 1.488ns (35.187%)  route 2.741ns (64.813%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  io_btnL (IN)
                         net (fo=0)                   0.000     0.000    io_btnL
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  io_btnL_IBUF_inst/O
                         net (fo=1, routed)           2.741     4.229    gameTop/io_btnL
    SLICE_X55Y63         FDRE                                         r  gameTop/_T_11_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.499     4.922    gameTop/clock_IBUF_BUFG
    SLICE_X55Y63         FDRE                                         r  gameTop/_T_11_2_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            _T_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.620ns  (logic 1.524ns (58.174%)  route 1.096ns (41.826%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.096     2.620    reset_IBUF
    SLICE_X4Y61          FDRE                                         r  _T_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        1.600     5.023    clock_IBUF_BUFG
    SLICE_X4Y61          FDRE                                         r  _T_1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            _T_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.292ns (40.137%)  route 0.435ns (59.863%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.435     0.726    reset_IBUF
    SLICE_X4Y61          FDRE                                         r  _T_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.872     2.037    clock_IBUF_BUFG
    SLICE_X4Y61          FDRE                                         r  _T_1_reg/C

Slack:                    inf
  Source:                 io_btnL
                            (input port)
  Destination:            gameTop/_T_11_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.492ns  (logic 0.256ns (17.133%)  route 1.237ns (82.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  io_btnL (IN)
                         net (fo=0)                   0.000     0.000    io_btnL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  io_btnL_IBUF_inst/O
                         net (fo=1, routed)           1.237     1.492    gameTop/io_btnL
    SLICE_X55Y63         FDRE                                         r  gameTop/_T_11_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.829     1.994    gameTop/clock_IBUF_BUFG
    SLICE_X55Y63         FDRE                                         r  gameTop/_T_11_2_reg/C

Slack:                    inf
  Source:                 io_btnR
                            (input port)
  Destination:            gameTop/_T_13_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.505ns  (logic 0.235ns (15.640%)  route 1.270ns (84.360%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  io_btnR (IN)
                         net (fo=0)                   0.000     0.000    io_btnR
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  io_btnR_IBUF_inst/O
                         net (fo=1, routed)           1.270     1.505    gameTop/io_btnR
    SLICE_X55Y63         FDRE                                         r  gameTop/_T_13_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.829     1.994    gameTop/clock_IBUF_BUFG
    SLICE_X55Y63         FDRE                                         r  gameTop/_T_13_2_reg/C

Slack:                    inf
  Source:                 io_btnD
                            (input port)
  Destination:            gameTop/_T_15_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.534ns  (logic 0.248ns (16.153%)  route 1.286ns (83.847%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  io_btnD (IN)
                         net (fo=0)                   0.000     0.000    io_btnD
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  io_btnD_IBUF_inst/O
                         net (fo=1, routed)           1.286     1.534    gameTop/io_btnD
    SLICE_X55Y63         FDRE                                         r  gameTop/_T_15_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.829     1.994    gameTop/clock_IBUF_BUFG
    SLICE_X55Y63         FDRE                                         r  gameTop/_T_15_2_reg/C

Slack:                    inf
  Source:                 io_btnC
                            (input port)
  Destination:            gameTop/_T_7_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.583ns  (logic 0.244ns (15.440%)  route 1.339ns (84.560%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  io_btnC (IN)
                         net (fo=0)                   0.000     0.000    io_btnC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  io_btnC_IBUF_inst/O
                         net (fo=1, routed)           1.339     1.583    gameTop/io_btnC
    SLICE_X60Y67         FDRE                                         r  gameTop/_T_7_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.829     1.994    gameTop/clock_IBUF_BUFG
    SLICE_X60Y67         FDRE                                         r  gameTop/_T_7_2_reg/C

Slack:                    inf
  Source:                 io_sw_2
                            (input port)
  Destination:            gameTop/_T_23_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.622ns  (logic 0.253ns (15.596%)  route 1.369ns (84.404%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  io_sw_2 (IN)
                         net (fo=0)                   0.000     0.000    io_sw_2
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  io_sw_2_IBUF_inst/O
                         net (fo=1, routed)           1.369     1.622    gameTop/io_sw_2
    SLICE_X60Y63         FDRE                                         r  gameTop/_T_23_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.832     1.997    gameTop/clock_IBUF_BUFG
    SLICE_X60Y63         FDRE                                         r  gameTop/_T_23_2_reg/C

Slack:                    inf
  Source:                 io_sw_7
                            (input port)
  Destination:            gameTop/_T_38_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.638ns  (logic 0.275ns (16.819%)  route 1.362ns (83.181%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  io_sw_7 (IN)
                         net (fo=0)                   0.000     0.000    io_sw_7
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  io_sw_7_IBUF_inst/O
                         net (fo=1, routed)           1.362     1.638    gameTop/io_sw_7
    SLICE_X56Y63         FDRE                                         r  gameTop/_T_38_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.830     1.995    gameTop/clock_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  gameTop/_T_38_2_reg/C

Slack:                    inf
  Source:                 io_btnU
                            (input port)
  Destination:            gameTop/_T_9_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.682ns  (logic 0.254ns (15.074%)  route 1.429ns (84.926%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  io_btnU (IN)
                         net (fo=0)                   0.000     0.000    io_btnU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_btnU_IBUF_inst/O
                         net (fo=1, routed)           1.429     1.682    gameTop/io_btnU
    SLICE_X60Y67         FDRE                                         r  gameTop/_T_9_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.829     1.994    gameTop/clock_IBUF_BUFG
    SLICE_X60Y67         FDRE                                         r  gameTop/_T_9_2_reg/C

Slack:                    inf
  Source:                 io_sw_0
                            (input port)
  Destination:            gameTop/_T_17_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.728ns  (logic 0.245ns (14.202%)  route 1.483ns (85.798%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  io_sw_0 (IN)
                         net (fo=0)                   0.000     0.000    io_sw_0
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  io_sw_0_IBUF_inst/O
                         net (fo=1, routed)           1.483     1.728    gameTop/io_sw_0
    SLICE_X61Y63         FDRE                                         r  gameTop/_T_17_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.832     1.997    gameTop/clock_IBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  gameTop/_T_17_2_reg/C

Slack:                    inf
  Source:                 io_sw_1
                            (input port)
  Destination:            gameTop/_T_20_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.908ns  (logic 0.247ns (12.971%)  route 1.660ns (87.029%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  io_sw_1 (IN)
                         net (fo=0)                   0.000     0.000    io_sw_1
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  io_sw_1_IBUF_inst/O
                         net (fo=1, routed)           1.660     1.908    gameTop/io_sw_1
    SLICE_X62Y60         FDRE                                         r  gameTop/_T_20_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=4700, routed)        0.837     2.002    gameTop/clock_IBUF_BUFG
    SLICE_X62Y60         FDRE                                         r  gameTop/_T_20_2_reg/C





