Magia is available at https://github.com/pulp-platform/MAGIA.git
please run "source setup_env.sh" in the magia folder before running this script
and make sure the risc-v objdump binary is visible on path using "which riscv32-unknown-elf-objdump".
mkdir -p ../sw/tests/test_mesh_gemv_noc && cd ../sw/tests/test_mesh_gemv_noc && mkdir -p build
cp ./build/bin/test_mesh_gemv_noc ../sw/tests/test_mesh_gemv_noc/build/verif
objcopy --srec-len 1 --output-target=srec ../sw/tests/test_mesh_gemv_noc/build/verif ../sw/tests/test_mesh_gemv_noc/build/verif.s19
scripts/parse_s19.pl ../sw/tests/test_mesh_gemv_noc/build/verif.s19 > ../sw/tests/test_mesh_gemv_noc/build/verif.txt
python3 scripts/s19tomem.py ../sw/tests/test_mesh_gemv_noc/build/verif.txt ../sw/tests/test_mesh_gemv_noc/build/stim_instr.txt ../sw/tests/test_mesh_gemv_noc/build/stim_data.txt	
cd ../sw/tests/test_mesh_gemv_noc													&& \
cp -sf ../../../sim/modelsim.ini modelsim.ini    				&& \
ln -sfn ../../../sim/work work         			
riscv32-unknown-elf-objdump -d -S ../sw/tests/test_mesh_gemv_noc/build/verif > ../sw/tests/test_mesh_gemv_noc/build/verif.dump
riscv32-unknown-elf-objdump -d -l -s ../sw/tests/test_mesh_gemv_noc/build/verif > ../sw/tests/test_mesh_gemv_noc/build/verif.objdump
python3 scripts/objdump2itb.py ../sw/tests/test_mesh_gemv_noc/build/verif.objdump > ../sw/tests/test_mesh_gemv_noc/build/verif.itb
cd /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA 												&& \
make run test=test_mesh_gemv_noc gui=0 mesh_dv=1
make[1]: Entering directory '/scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA'
cd sw/tests &&							\
mkdir -p test_mesh_gemv_noc &&							\
cd test_mesh_gemv_noc &&								\
mkdir -p build								
riscv32-unknown-elf-gcc -march=rv32imafc -mabi=ilp32f -D__riscv__ -O3 -g -Wextra -Wall -Wno-unused-parameter -Wno-unused-variable -Wno-unused-function -Wundef -fdata-sections -ffunction-sections -MMD -MP -c sw/kernel/crt0.S -o sw/tests/test_mesh_gemv_noc/build/crt0.o
cd sw/tests/test_mesh_gemv_noc;                                                                		 \
questa-2025.1 vsim -c vopt_tb -t 1ns -suppress 3009 -l transcript -do "run -a"                 \
+INST_HEX=build/stim_instr.txt                                                                    \
+DATA_HEX=build/stim_data.txt                                                                    \
+INST_ENTRY=0xCC000000                                                                    \
+DATA_ENTRY=0xCC100000                                                                    \
+BOOT_ADDR=0xCC000080                                                                      \
 +log_file_0=./core_0_traces.log   +log_file_1=./core_1_traces.log   +log_file_2=./core_2_traces.log   +log_file_3=./core_3_traces.log   +log_file_4=./core_4_traces.log   +log_file_5=./core_5_traces.log   +log_file_6=./core_6_traces.log   +log_file_7=./core_7_traces.log   +log_file_8=./core_8_traces.log   +log_file_9=./core_9_traces.log   +log_file_10=./core_10_traces.log   +log_file_11=./core_11_traces.log   +log_file_12=./core_12_traces.log   +log_file_13=./core_13_traces.log   +log_file_14=./core_14_traces.log   +log_file_15=./core_15_traces.log   +log_file_16=./core_16_traces.log   +log_file_17=./core_17_traces.log   +log_file_18=./core_18_traces.log   +log_file_19=./core_19_traces.log   +log_file_20=./core_20_traces.log   +log_file_21=./core_21_traces.log   +log_file_22=./core_22_traces.log   +log_file_23=./core_23_traces.log   +log_file_24=./core_24_traces.log   +log_file_25=./core_25_traces.log   +log_file_26=./core_26_traces.log   +log_file_27=./core_27_traces.log   +log_file_28=./core_28_traces.log   +log_file_29=./core_29_traces.log   +log_file_30=./core_30_traces.log   +log_file_31=./core_31_traces.log   +log_file_32=./core_32_traces.log   +log_file_33=./core_33_traces.log   +log_file_34=./core_34_traces.log   +log_file_35=./core_35_traces.log   +log_file_36=./core_36_traces.log   +log_file_37=./core_37_traces.log   +log_file_38=./core_38_traces.log   +log_file_39=./core_39_traces.log   +log_file_40=./core_40_traces.log   +log_file_41=./core_41_traces.log   +log_file_42=./core_42_traces.log   +log_file_43=./core_43_traces.log   +log_file_44=./core_44_traces.log   +log_file_45=./core_45_traces.log   +log_file_46=./core_46_traces.log   +log_file_47=./core_47_traces.log   +log_file_48=./core_48_traces.log   +log_file_49=./core_49_traces.log   +log_file_50=./core_50_traces.log   +log_file_51=./core_51_traces.log   +log_file_52=./core_52_traces.log   +log_file_53=./core_53_traces.log   +log_file_54=./core_54_traces.log   +log_file_55=./core_55_traces.log   +log_file_56=./core_56_traces.log   +log_file_57=./core_57_traces.log   +log_file_58=./core_58_traces.log   +log_file_59=./core_59_traces.log   +log_file_60=./core_60_traces.log   +log_file_61=./core_61_traces.log   +log_file_62=./core_62_traces.log   +log_file_63=./core_63_traces.log                                                                                             \
+itb_file=build/verif.itb
Reading pref.tcl

# 2025.1_2

# vsim -c vopt_tb -t 1ns -suppress 3009 -l transcript -do "run -a" "+INST_HEX=build/stim_instr.txt" "+DATA_HEX=build/stim_data.txt" "+INST_ENTRY=0xCC000000" "+DATA_ENTRY=0xCC100000" "+BOOT_ADDR=0xCC000080" "+log_file_0=./core_0_traces.log" "+log_file_1=./core_1_traces.log" "+log_file_2=./core_2_traces.log" "+log_file_3=./core_3_traces.log" "+log_file_4=./core_4_traces.log" "+log_file_5=./core_5_traces.log" "+log_file_6=./core_6_traces.log" "+log_file_7=./core_7_traces.log" "+log_file_8=./core_8_traces.log" "+log_file_9=./core_9_traces.log" "+log_file_10=./core_10_traces.log" "+log_file_11=./core_11_traces.log" "+log_file_12=./core_12_traces.log" "+log_file_13=./core_13_traces.log" "+log_file_14=./core_14_traces.log" "+log_file_15=./core_15_traces.log" "+log_file_16=./core_16_traces.log" "+log_file_17=./core_17_traces.log" "+log_file_18=./core_18_traces.log" "+log_file_19=./core_19_traces.log" "+log_file_20=./core_20_traces.log" "+log_file_21=./core_21_traces.log" "+log_file_22=./core_22_traces.log" "+log_file_23=./core_23_traces.log" "+log_file_24=./core_24_traces.log" "+log_file_25=./core_25_traces.log" "+log_file_26=./core_26_traces.log" "+log_file_27=./core_27_traces.log" "+log_file_28=./core_28_traces.log" "+log_file_29=./core_29_traces.log" "+log_file_30=./core_30_traces.log" "+log_file_31=./core_31_traces.log" "+log_file_32=./core_32_traces.log" "+log_file_33=./core_33_traces.log" "+log_file_34=./core_34_traces.log" "+log_file_35=./core_35_traces.log" "+log_file_36=./core_36_traces.log" "+log_file_37=./core_37_traces.log" "+log_file_38=./core_38_traces.log" "+log_file_39=./core_39_traces.log" "+log_file_40=./core_40_traces.log" "+log_file_41=./core_41_traces.log" "+log_file_42=./core_42_traces.log" "+log_file_43=./core_43_traces.log" "+log_file_44=./core_44_traces.log" "+log_file_45=./core_45_traces.log" "+log_file_46=./core_46_traces.log" "+log_file_47=./core_47_traces.log" "+log_file_48=./core_48_traces.log" "+log_file_49=./core_49_traces.log" "+log_file_50=./core_50_traces.log" "+log_file_51=./core_51_traces.log" "+log_file_52=./core_52_traces.log" "+log_file_53=./core_53_traces.log" "+log_file_54=./core_54_traces.log" "+log_file_55=./core_55_traces.log" "+log_file_56=./core_56_traces.log" "+log_file_57=./core_57_traces.log" "+log_file_58=./core_58_traces.log" "+log_file_59=./core_59_traces.log" "+log_file_60=./core_60_traces.log" "+log_file_61=./core_61_traces.log" "+log_file_62=./core_62_traces.log" "+log_file_63=./core_63_traces.log" "+itb_file=build/verif.itb" 
# Start time: 18:04:05 on Nov 26,2025
# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.axi_pkg(fast)
# Loading work.floo_pkg(fast)
# Loading work.floo_axi_nw_mesh_32x32_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_16x16_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_8x8_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_4x4_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_2x2_noc_pkg(fast)
# Loading work.idma_pkg(fast)
# Loading work.cf_math_pkg(fast)
# Loading work.obi_pkg(fast)
# Loading work.hwpe_stream_package(fast)
# Loading work.hci_package(fast)
# Loading work.fpnew_pkg(fast)
# Loading work.magia_pkg(fast)
# Loading work.magia_tile_pkg(fast)
# Loading work.magia_noc_pkg(fast)
# Loading work.magia_tile_tb_pkg(fast)
# Loading work.magia_tb_pkg(fast)
# Loading work.magia_tb(fast)
# Loading work.fpu_ss_instr_pkg(fast)
# Loading work.fpu_ss_pkg(fast)
# Loading work.fpu_ss_prd_f_pkg(fast)
# Loading work.hwpe_ctrl_package(fast)
# Loading work.snitch_icache_pkg(fast)
# Loading work.cv32e40x_pkg(fast)
# Loading work.redmule_pkg(fast)
# Loading work.magia_tile(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.rr_arb_tree(fast__1)
# Loading work.rr_arb_tree(fast__2)
# Loading work.redmule_ctrl_sv_unit(fast)
# Loading work.hwpe_stream_assign_sv_unit(fast)
# Loading work.redmule_castin_sv_unit(fast)
# Loading work.redmule_castout_sv_unit(fast)
# Loading work.hwpe_stream_fifo_sv_unit(fast)
# Loading work.hwpe_stream_addressgen_v3_sv_unit(fast)
# Loading work.redmule_top(fast)
# Loading work.redmule_mux(fast)
# Loading work.fpnew_cast_multi(fast)
# Loading work.redmule_row(fast)
# Loading work.cv32e40x_rvfi_pkg(fast)
# Loading work.cv32e40x_rvfi(fast)
# Loading work.spill_register(fast)
# Loading work.obi_demux(fast)
# Loading work.local_interconnect(fast)
# Loading work.hci_router(fast)
# Loading work.hci_router_reorder(fast)
# Loading work.hci_arbiter_tree(fast)
# Loading work.hci_router(fast__1)
# Loading work.hci_router_reorder(fast__1)
# Loading work.hci_arbiter_tree(fast__1)
# Loading work.hci_arbiter(fast)
# Loading work.hci_arbiter(fast__1)
# Loading work.hci_arbiter(fast__2)
# Loading work.hci_router(fast__2)
# Loading work.hci_router_reorder(fast__2)
# Loading work.hci_arbiter(fast__3)
# Loading work.l1_spm(fast)
# Loading work.xif_inst_dispatcher(fast)
# Loading work.idma_reg32_3d_reg_pkg(fast)
# Loading work.idma_ctrl(fast)
# Loading work.rr_arb_tree(fast__3)
# Loading work.idma_legalizer_page_splitter(fast)
# Loading work.riscv_instr_branch(fast)
# Loading work.pulp_icache_wrap(fast)
# Loading work.rr_arb_tree(fast__4)
# Loading work.rr_arb_tree(fast__5)
# Loading work.tc_sram_impl(fast)
# Loading work.rr_arb_tree(fast__6)
# Loading work.axi_xbar(fast)
# Loading work.spill_register(fast__5)
# Loading work.spill_register(fast__7)
# Loading work.spill_register(fast__8)
# Loading work.rr_arb_tree(fast__7)
# Loading work.rr_arb_tree(fast__8)
# Loading work.rr_arb_tree(fast__9)
# Loading work.floo_nw_router(fast)
# Loading work.rr_arb_tree(fast__10)
# Loading work.floo_nw_chimney(fast)
# Loading work.addr_decode(fast__2)
# Loading work.fractal_sync_xif_inst_decoder(fast)
# Loading work.fpnew_top(fast)
# Loading work.rr_arb_tree(fast__11)
# Loading work.rr_arb_tree(fast__12)
# Loading work.rr_arb_tree(fast__13)
# Loading work.rr_arb_tree(fast__14)
# Loading work.rr_arb_tree(fast__15)
# Loading work.rr_arb_tree(fast__16)
# Loading work.xif_if2struct(fast)
# Loading work.fractal_sync_pkg(fast)
# Loading work.fractal_sync_2x2_pkg(fast)
# Loading work.fractal_sync_8x8_pkg(fast)
# Loading work.fractal_sync_8x8(fast)
# Loading work.fractal_sync_4x4_pkg(fast)
# Loading work.fractal_sync_4x4_core(fast)
# Loading work.fractal_sync_2x2_core(fast)
# Loading work.fractal_sync_mp_rf(fast)
# Loading work.fractal_sync_mp_rf(fast__1)
# Loading work.fractal_sync_1d(fast__4)
# Loading work.fractal_sync_mp_rf(fast__2)
# Loading work.fractal_sync_1d(fast__5)
# Loading work.axi_dw_upsizer(fast)
# Loading work.rr_arb_tree(fast__17)
# Loading work.rr_arb_tree(fast__18)
# Loading work.rr_arb_tree(fast__19)
# Loading work.spill_register(fast__17)
# Loading work.spill_register(fast__19)
# Loading work.spill_register(fast__20)
# Loading work.rr_arb_tree(fast__20)
# Loading work.floo_nw_chimney(fast__1)
# Loading work.rr_arb_tree(fast__21)
# Loading work.rr_arb_tree(fast__22)
# Loading work.hci_core_intf(fast__10)
# Loading work.hci_core_intf(fast__11)
# Loading work.hci_core_intf(fast__12)
# Loading work.hci_core_intf(fast__1)
# Loading work.hci_core_intf(fast__8)
# Loading work.hci_core_intf(fast__13)
# Loading work.hci_core_intf(fast__14)
# Loading work.hci_core_intf(fast__17)
# Loading work.hci_core_intf(fast__18)
# Loading work.hci_core_intf(fast__19)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# run -a
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_0
# RISC-V Trace: Writing log to: ./core_0_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_1
# RISC-V Trace: Writing log to: ./core_1_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_2
# RISC-V Trace: Writing log to: ./core_2_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_3
# RISC-V Trace: Writing log to: ./core_3_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_4
# RISC-V Trace: Writing log to: ./core_4_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_5
# RISC-V Trace: Writing log to: ./core_5_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_6
# RISC-V Trace: Writing log to: ./core_6_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_7
# RISC-V Trace: Writing log to: ./core_7_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_8
# RISC-V Trace: Writing log to: ./core_8_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_9
# RISC-V Trace: Writing log to: ./core_9_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_10
# RISC-V Trace: Writing log to: ./core_10_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_11
# RISC-V Trace: Writing log to: ./core_11_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_12
# RISC-V Trace: Writing log to: ./core_12_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_13
# RISC-V Trace: Writing log to: ./core_13_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_14
# RISC-V Trace: Writing log to: ./core_14_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_15
# RISC-V Trace: Writing log to: ./core_15_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_16
# RISC-V Trace: Writing log to: ./core_16_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_17
# RISC-V Trace: Writing log to: ./core_17_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_18
# RISC-V Trace: Writing log to: ./core_18_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_19
# RISC-V Trace: Writing log to: ./core_19_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_20
# RISC-V Trace: Writing log to: ./core_20_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_21
# RISC-V Trace: Writing log to: ./core_21_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_22
# RISC-V Trace: Writing log to: ./core_22_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_23
# RISC-V Trace: Writing log to: ./core_23_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_24
# RISC-V Trace: Writing log to: ./core_24_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_25
# RISC-V Trace: Writing log to: ./core_25_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_26
# RISC-V Trace: Writing log to: ./core_26_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_27
# RISC-V Trace: Writing log to: ./core_27_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_28
# RISC-V Trace: Writing log to: ./core_28_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_29
# RISC-V Trace: Writing log to: ./core_29_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_30
# RISC-V Trace: Writing log to: ./core_30_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_31
# RISC-V Trace: Writing log to: ./core_31_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_32
# RISC-V Trace: Writing log to: ./core_32_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_33
# RISC-V Trace: Writing log to: ./core_33_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_34
# RISC-V Trace: Writing log to: ./core_34_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_35
# RISC-V Trace: Writing log to: ./core_35_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_36
# RISC-V Trace: Writing log to: ./core_36_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_37
# RISC-V Trace: Writing log to: ./core_37_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_38
# RISC-V Trace: Writing log to: ./core_38_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_39
# RISC-V Trace: Writing log to: ./core_39_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_40
# RISC-V Trace: Writing log to: ./core_40_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_41
# RISC-V Trace: Writing log to: ./core_41_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_42
# RISC-V Trace: Writing log to: ./core_42_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_43
# RISC-V Trace: Writing log to: ./core_43_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_44
# RISC-V Trace: Writing log to: ./core_44_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_45
# RISC-V Trace: Writing log to: ./core_45_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_46
# RISC-V Trace: Writing log to: ./core_46_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_47
# RISC-V Trace: Writing log to: ./core_47_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_48
# RISC-V Trace: Writing log to: ./core_48_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_49
# RISC-V Trace: Writing log to: ./core_49_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_50
# RISC-V Trace: Writing log to: ./core_50_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_51
# RISC-V Trace: Writing log to: ./core_51_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_52
# RISC-V Trace: Writing log to: ./core_52_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_53
# RISC-V Trace: Writing log to: ./core_53_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_54
# RISC-V Trace: Writing log to: ./core_54_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_55
# RISC-V Trace: Writing log to: ./core_55_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_56
# RISC-V Trace: Writing log to: ./core_56_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_57
# RISC-V Trace: Writing log to: ./core_57_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_58
# RISC-V Trace: Writing log to: ./core_58_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_59
# RISC-V Trace: Writing log to: ./core_59_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_60
# RISC-V Trace: Writing log to: ./core_60_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_61
# RISC-V Trace: Writing log to: ./core_61_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_62
# RISC-V Trace: Writing log to: ./core_62_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_63
# RISC-V Trace: Writing log to: ./core_63_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        3006 instructions.
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68030ns
# [TB][mhartid 8 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68030ns
# [TB][mhartid 16 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68030ns
# [TB][mhartid 24 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68030ns
# [TB][mhartid 32 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68030ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68030ns
# [TB][mhartid 48 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68030ns
# [TB][mhartid 56 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68030ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 81080ns
# [TB][mhartid 9 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 81080ns
# [TB][mhartid 17 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 81080ns
# [TB][mhartid 25 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 81080ns
# [TB][mhartid 33 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 81080ns
# [TB][mhartid 41 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 81080ns
# [TB][mhartid 49 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 81080ns
# [TB][mhartid 57 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 81080ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 97540ns
# [TB][mhartid 10 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 97540ns
# [TB][mhartid 18 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 97540ns
# [TB][mhartid 26 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 97540ns
# [TB][mhartid 34 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 97540ns
# [TB][mhartid 42 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 97540ns
# [TB][mhartid 50 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 97540ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 97540ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 98410ns: start-end pair with latency 30375ns (6075 clock cycles) and accumulated latency 30375ns (6075 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 98410ns: start-end pair with latency 30375ns (6075 clock cycles) and accumulated latency 30375ns (6075 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 98410ns: start-end pair with latency 30375ns (6075 clock cycles) and accumulated latency 30375ns (6075 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 98410ns: start-end pair with latency 30375ns (6075 clock cycles) and accumulated latency 30375ns (6075 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 98410ns: start-end pair with latency 30375ns (6075 clock cycles) and accumulated latency 30375ns (6075 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 98410ns: start-end pair with latency 30375ns (6075 clock cycles) and accumulated latency 30375ns (6075 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 98410ns: start-end pair with latency 30375ns (6075 clock cycles) and accumulated latency 30375ns (6075 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 98410ns: start-end pair with latency 30375ns (6075 clock cycles) and accumulated latency 30375ns (6075 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 98415ns
# [TB][mhartid 8 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 98415ns
# [TB][mhartid 16 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 98415ns
# [TB][mhartid 24 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 98415ns
# [TB][mhartid 32 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 98415ns
# [TB][mhartid 40 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 98415ns
# [TB][mhartid 48 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 98415ns
# [TB][mhartid 56 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 98415ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 105385ns
# [TB][mhartid 11 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 105385ns
# [TB][mhartid 19 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 105385ns
# [TB][mhartid 27 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 105385ns
# [TB][mhartid 35 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 105385ns
# [TB][mhartid 43 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 105385ns
# [TB][mhartid 51 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 105385ns
# [TB][mhartid 59 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 105385ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 113915ns
# [TB][mhartid 12 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 113915ns
# [TB][mhartid 20 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 113915ns
# [TB][mhartid 28 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 113915ns
# [TB][mhartid 36 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 113915ns
# [TB][mhartid 44 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 113915ns
# [TB][mhartid 52 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 113915ns
# [TB][mhartid 60 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 113915ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 122250ns: start-end pair with latency 41165ns (8233 clock cycles) and accumulated latency 41165ns (8233 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 122250ns: start-end pair with latency 41165ns (8233 clock cycles) and accumulated latency 41165ns (8233 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 122250ns: start-end pair with latency 41165ns (8233 clock cycles) and accumulated latency 41165ns (8233 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 122250ns: start-end pair with latency 41165ns (8233 clock cycles) and accumulated latency 41165ns (8233 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 122250ns: start-end pair with latency 41165ns (8233 clock cycles) and accumulated latency 41165ns (8233 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 122250ns: start-end pair with latency 41165ns (8233 clock cycles) and accumulated latency 41165ns (8233 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 122250ns: start-end pair with latency 41165ns (8233 clock cycles) and accumulated latency 41165ns (8233 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 122250ns: start-end pair with latency 41165ns (8233 clock cycles) and accumulated latency 41165ns (8233 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 122255ns
# [TB][mhartid 9 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 122255ns
# [TB][mhartid 17 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 122255ns
# [TB][mhartid 25 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 122255ns
# [TB][mhartid 33 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 122255ns
# [TB][mhartid 41 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 122255ns
# [TB][mhartid 49 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 122255ns
# [TB][mhartid 57 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 122255ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 122325ns
# [TB][mhartid 13 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 122325ns
# [TB][mhartid 21 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 122325ns
# [TB][mhartid 29 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 122325ns
# [TB][mhartid 37 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 122325ns
# [TB][mhartid 45 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 122325ns
# [TB][mhartid 53 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 122325ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 122325ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 127785ns
# [TB][mhartid 14 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 127785ns
# [TB][mhartid 22 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 127785ns
# [TB][mhartid 30 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 127785ns
# [TB][mhartid 38 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 127785ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 127785ns
# [TB][mhartid 54 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 127785ns
# [TB][mhartid 62 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 127785ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138110ns
# [TB][mhartid 15 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138110ns
# [TB][mhartid 23 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138110ns
# [TB][mhartid 31 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138110ns
# [TB][mhartid 39 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138110ns
# [TB][mhartid 47 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138110ns
# [TB][mhartid 55 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138110ns
# [TB][mhartid 63 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 138110ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145935ns: start-end pair with latency 48390ns (9678 clock cycles) and accumulated latency 48390ns (9678 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145935ns: start-end pair with latency 48390ns (9678 clock cycles) and accumulated latency 48390ns (9678 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145935ns: start-end pair with latency 48390ns (9678 clock cycles) and accumulated latency 48390ns (9678 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145935ns: start-end pair with latency 48390ns (9678 clock cycles) and accumulated latency 48390ns (9678 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145935ns: start-end pair with latency 48390ns (9678 clock cycles) and accumulated latency 48390ns (9678 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145935ns: start-end pair with latency 48390ns (9678 clock cycles) and accumulated latency 48390ns (9678 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145935ns: start-end pair with latency 48390ns (9678 clock cycles) and accumulated latency 48390ns (9678 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 145935ns: start-end pair with latency 48390ns (9678 clock cycles) and accumulated latency 48390ns (9678 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 145940ns
# [TB][mhartid 10 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 145940ns
# [TB][mhartid 18 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 145940ns
# [TB][mhartid 26 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 145940ns
# [TB][mhartid 34 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 145940ns
# [TB][mhartid 42 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 145940ns
# [TB][mhartid 50 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 145940ns
# [TB][mhartid 58 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 145940ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163015ns: start-end pair with latency 57625ns (11525 clock cycles) and accumulated latency 57625ns (11525 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163015ns: start-end pair with latency 57625ns (11525 clock cycles) and accumulated latency 57625ns (11525 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163015ns: start-end pair with latency 57625ns (11525 clock cycles) and accumulated latency 57625ns (11525 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163015ns: start-end pair with latency 57625ns (11525 clock cycles) and accumulated latency 57625ns (11525 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163015ns: start-end pair with latency 57625ns (11525 clock cycles) and accumulated latency 57625ns (11525 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163015ns: start-end pair with latency 57625ns (11525 clock cycles) and accumulated latency 57625ns (11525 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163015ns: start-end pair with latency 57625ns (11525 clock cycles) and accumulated latency 57625ns (11525 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 163015ns: start-end pair with latency 57625ns (11525 clock cycles) and accumulated latency 57625ns (11525 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 163020ns
# [TB][mhartid 11 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 163020ns
# [TB][mhartid 19 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 163020ns
# [TB][mhartid 27 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 163020ns
# [TB][mhartid 35 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 163020ns
# [TB][mhartid 43 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 163020ns
# [TB][mhartid 51 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 163020ns
# [TB][mhartid 59 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 163020ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180835ns: start-end pair with latency 66915ns (13383 clock cycles) and accumulated latency 66915ns (13383 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180835ns: start-end pair with latency 66915ns (13383 clock cycles) and accumulated latency 66915ns (13383 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180835ns: start-end pair with latency 66915ns (13383 clock cycles) and accumulated latency 66915ns (13383 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180835ns: start-end pair with latency 66915ns (13383 clock cycles) and accumulated latency 66915ns (13383 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180835ns: start-end pair with latency 66915ns (13383 clock cycles) and accumulated latency 66915ns (13383 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180835ns: start-end pair with latency 66915ns (13383 clock cycles) and accumulated latency 66915ns (13383 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180835ns: start-end pair with latency 66915ns (13383 clock cycles) and accumulated latency 66915ns (13383 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 180835ns: start-end pair with latency 66915ns (13383 clock cycles) and accumulated latency 66915ns (13383 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180840ns
# [TB][mhartid 12 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180840ns
# [TB][mhartid 20 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180840ns
# [TB][mhartid 28 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180840ns
# [TB][mhartid 36 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180840ns
# [TB][mhartid 44 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180840ns
# [TB][mhartid 52 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180840ns
# [TB][mhartid 60 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 180840ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 198695ns: start-end pair with latency 76365ns (15273 clock cycles) and accumulated latency 76365ns (15273 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 198695ns: start-end pair with latency 76365ns (15273 clock cycles) and accumulated latency 76365ns (15273 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 198695ns: start-end pair with latency 76365ns (15273 clock cycles) and accumulated latency 76365ns (15273 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 198695ns: start-end pair with latency 76365ns (15273 clock cycles) and accumulated latency 76365ns (15273 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 198695ns: start-end pair with latency 76365ns (15273 clock cycles) and accumulated latency 76365ns (15273 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 198695ns: start-end pair with latency 76365ns (15273 clock cycles) and accumulated latency 76365ns (15273 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 198695ns: start-end pair with latency 76365ns (15273 clock cycles) and accumulated latency 76365ns (15273 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 198695ns: start-end pair with latency 76365ns (15273 clock cycles) and accumulated latency 76365ns (15273 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 198700ns
# [TB][mhartid 13 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 198700ns
# [TB][mhartid 21 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 198700ns
# [TB][mhartid 29 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 198700ns
# [TB][mhartid 37 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 198700ns
# [TB][mhartid 45 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 198700ns
# [TB][mhartid 53 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 198700ns
# [TB][mhartid 61 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 198700ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 213685ns: start-end pair with latency 85895ns (17179 clock cycles) and accumulated latency 85895ns (17179 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 213685ns: start-end pair with latency 85895ns (17179 clock cycles) and accumulated latency 85895ns (17179 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 213685ns: start-end pair with latency 85895ns (17179 clock cycles) and accumulated latency 85895ns (17179 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 213685ns: start-end pair with latency 85895ns (17179 clock cycles) and accumulated latency 85895ns (17179 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 213685ns: start-end pair with latency 85895ns (17179 clock cycles) and accumulated latency 85895ns (17179 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 213685ns: start-end pair with latency 85895ns (17179 clock cycles) and accumulated latency 85895ns (17179 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 213685ns: start-end pair with latency 85895ns (17179 clock cycles) and accumulated latency 85895ns (17179 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 213685ns: start-end pair with latency 85895ns (17179 clock cycles) and accumulated latency 85895ns (17179 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 213690ns
# [TB][mhartid 14 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 213690ns
# [TB][mhartid 22 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 213690ns
# [TB][mhartid 30 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 213690ns
# [TB][mhartid 38 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 213690ns
# [TB][mhartid 46 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 213690ns
# [TB][mhartid 54 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 213690ns
# [TB][mhartid 62 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 213690ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 233425ns: start-end pair with latency 95310ns (19062 clock cycles) and accumulated latency 95310ns (19062 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 233425ns: start-end pair with latency 95310ns (19062 clock cycles) and accumulated latency 95310ns (19062 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 233425ns: start-end pair with latency 95310ns (19062 clock cycles) and accumulated latency 95310ns (19062 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 233425ns: start-end pair with latency 95310ns (19062 clock cycles) and accumulated latency 95310ns (19062 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 233425ns: start-end pair with latency 95310ns (19062 clock cycles) and accumulated latency 95310ns (19062 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 233425ns: start-end pair with latency 95310ns (19062 clock cycles) and accumulated latency 95310ns (19062 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 233425ns: start-end pair with latency 95310ns (19062 clock cycles) and accumulated latency 95310ns (19062 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 233425ns: start-end pair with latency 95310ns (19062 clock cycles) and accumulated latency 95310ns (19062 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 233430ns
# [TB][mhartid 15 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 233430ns
# [TB][mhartid 23 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 233430ns
# [TB][mhartid 31 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 233430ns
# [TB][mhartid 39 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 233430ns
# [TB][mhartid 47 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 233430ns
# [TB][mhartid 55 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 233430ns
# [TB][mhartid 63 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 233430ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 135870ns (27174 clock cycles) and accumulated latency 135870ns (27174 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 112030ns (22406 clock cycles) and accumulated latency 112030ns (22406 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 88345ns (17669 clock cycles) and accumulated latency 88345ns (17669 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 71265ns (14253 clock cycles) and accumulated latency 71265ns (14253 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 53445ns (10689 clock cycles) and accumulated latency 53445ns (10689 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 35585ns (7117 clock cycles) and accumulated latency 35585ns (7117 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 20595ns (4119 clock cycles) and accumulated latency 20595ns (4119 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 135870ns (27174 clock cycles) and accumulated latency 135870ns (27174 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 112030ns (22406 clock cycles) and accumulated latency 112030ns (22406 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 88345ns (17669 clock cycles) and accumulated latency 88345ns (17669 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 71265ns (14253 clock cycles) and accumulated latency 71265ns (14253 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 53445ns (10689 clock cycles) and accumulated latency 53445ns (10689 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 35585ns (7117 clock cycles) and accumulated latency 35585ns (7117 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 20595ns (4119 clock cycles) and accumulated latency 20595ns (4119 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 135870ns (27174 clock cycles) and accumulated latency 135870ns (27174 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 112030ns (22406 clock cycles) and accumulated latency 112030ns (22406 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 88345ns (17669 clock cycles) and accumulated latency 88345ns (17669 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 71265ns (14253 clock cycles) and accumulated latency 71265ns (14253 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 53445ns (10689 clock cycles) and accumulated latency 53445ns (10689 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 35585ns (7117 clock cycles) and accumulated latency 35585ns (7117 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 20595ns (4119 clock cycles) and accumulated latency 20595ns (4119 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 135870ns (27174 clock cycles) and accumulated latency 135870ns (27174 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 112030ns (22406 clock cycles) and accumulated latency 112030ns (22406 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 88345ns (17669 clock cycles) and accumulated latency 88345ns (17669 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 71265ns (14253 clock cycles) and accumulated latency 71265ns (14253 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 53445ns (10689 clock cycles) and accumulated latency 53445ns (10689 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 35585ns (7117 clock cycles) and accumulated latency 35585ns (7117 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 20595ns (4119 clock cycles) and accumulated latency 20595ns (4119 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 135870ns (27174 clock cycles) and accumulated latency 135870ns (27174 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 112030ns (22406 clock cycles) and accumulated latency 112030ns (22406 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 88345ns (17669 clock cycles) and accumulated latency 88345ns (17669 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 71265ns (14253 clock cycles) and accumulated latency 71265ns (14253 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 53445ns (10689 clock cycles) and accumulated latency 53445ns (10689 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 35585ns (7117 clock cycles) and accumulated latency 35585ns (7117 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 20595ns (4119 clock cycles) and accumulated latency 20595ns (4119 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 135870ns (27174 clock cycles) and accumulated latency 135870ns (27174 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 112030ns (22406 clock cycles) and accumulated latency 112030ns (22406 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 88345ns (17669 clock cycles) and accumulated latency 88345ns (17669 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 71265ns (14253 clock cycles) and accumulated latency 71265ns (14253 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 53445ns (10689 clock cycles) and accumulated latency 53445ns (10689 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 35585ns (7117 clock cycles) and accumulated latency 35585ns (7117 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 20595ns (4119 clock cycles) and accumulated latency 20595ns (4119 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 135870ns (27174 clock cycles) and accumulated latency 135870ns (27174 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 112030ns (22406 clock cycles) and accumulated latency 112030ns (22406 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 88345ns (17669 clock cycles) and accumulated latency 88345ns (17669 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 71265ns (14253 clock cycles) and accumulated latency 71265ns (14253 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 53445ns (10689 clock cycles) and accumulated latency 53445ns (10689 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 35585ns (7117 clock cycles) and accumulated latency 35585ns (7117 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 20595ns (4119 clock cycles) and accumulated latency 20595ns (4119 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 135870ns (27174 clock cycles) and accumulated latency 135870ns (27174 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 112030ns (22406 clock cycles) and accumulated latency 112030ns (22406 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 88345ns (17669 clock cycles) and accumulated latency 88345ns (17669 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 71265ns (14253 clock cycles) and accumulated latency 71265ns (14253 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 53445ns (10689 clock cycles) and accumulated latency 53445ns (10689 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 35585ns (7117 clock cycles) and accumulated latency 35585ns (7117 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234290ns: start-end pair with latency 20595ns (4119 clock cycles) and accumulated latency 20595ns (4119 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 234295ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234385ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234385ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234385ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234385ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234385ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234385ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234385ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234385ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234415ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 980ns (196 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234415ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 980ns (196 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234415ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 980ns (196 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234415ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 980ns (196 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234415ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 980ns (196 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234415ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 980ns (196 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234415ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 980ns (196 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 234415ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 980ns (196 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 234420ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 234420ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 234420ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 234420ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 234420ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 234420ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 234420ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 234420ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234430ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234430ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234430ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234430ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234430ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234430ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234430ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234430ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234475ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234475ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234475ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234475ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234475ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234475ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234475ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234475ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234520ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234520ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234520ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234520ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234520ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234520ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234520ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234520ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234565ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234565ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234565ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234565ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234565ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234565ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234565ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234565ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234610ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234610ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234610ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234610ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234610ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234610ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234610ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234610ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234655ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234655ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234655ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234655ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234655ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234655ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234655ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234655ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234770ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234770ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234770ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234770ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234770ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234770ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234770ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 234770ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 234840ns
# [TB][mhartid 8 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 234840ns
# [TB][mhartid 16 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 234840ns
# [TB][mhartid 24 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 234840ns
# [TB][mhartid 32 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 234840ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 234840ns
# [TB][mhartid 48 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 234840ns
# [TB][mhartid 56 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 234840ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235375ns
# [TB][mhartid 9 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235375ns
# [TB][mhartid 17 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235375ns
# [TB][mhartid 25 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235375ns
# [TB][mhartid 33 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235375ns
# [TB][mhartid 41 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235375ns
# [TB][mhartid 49 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235375ns
# [TB][mhartid 57 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235375ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235490ns
# [TB][mhartid 10 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235490ns
# [TB][mhartid 18 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235490ns
# [TB][mhartid 26 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235490ns
# [TB][mhartid 34 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235490ns
# [TB][mhartid 42 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235490ns
# [TB][mhartid 50 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235490ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235490ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235570ns
# [TB][mhartid 11 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235570ns
# [TB][mhartid 19 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235570ns
# [TB][mhartid 27 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235570ns
# [TB][mhartid 35 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235570ns
# [TB][mhartid 43 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235570ns
# [TB][mhartid 51 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235570ns
# [TB][mhartid 59 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235570ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235720ns
# [TB][mhartid 12 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235720ns
# [TB][mhartid 20 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235720ns
# [TB][mhartid 28 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235720ns
# [TB][mhartid 36 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235720ns
# [TB][mhartid 44 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235720ns
# [TB][mhartid 52 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235720ns
# [TB][mhartid 60 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235720ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235870ns
# [TB][mhartid 13 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235870ns
# [TB][mhartid 21 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235870ns
# [TB][mhartid 29 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235870ns
# [TB][mhartid 37 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235870ns
# [TB][mhartid 45 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235870ns
# [TB][mhartid 53 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235870ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235870ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235985ns
# [TB][mhartid 14 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235985ns
# [TB][mhartid 22 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235985ns
# [TB][mhartid 30 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235985ns
# [TB][mhartid 38 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235985ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235985ns
# [TB][mhartid 54 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235985ns
# [TB][mhartid 62 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 235985ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236135ns
# [TB][mhartid 15 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236135ns
# [TB][mhartid 23 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236135ns
# [TB][mhartid 31 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236135ns
# [TB][mhartid 39 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236135ns
# [TB][mhartid 47 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236135ns
# [TB][mhartid 55 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236135ns
# [TB][mhartid 63 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236135ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 236375ns: start-end pair with latency 1530ns (306 clock cycles) and accumulated latency 31905ns (6381 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 236375ns: start-end pair with latency 1530ns (306 clock cycles) and accumulated latency 31905ns (6381 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 236375ns: start-end pair with latency 1530ns (306 clock cycles) and accumulated latency 31905ns (6381 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 236375ns: start-end pair with latency 1530ns (306 clock cycles) and accumulated latency 31905ns (6381 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 236375ns: start-end pair with latency 1530ns (306 clock cycles) and accumulated latency 31905ns (6381 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 236375ns: start-end pair with latency 1530ns (306 clock cycles) and accumulated latency 31905ns (6381 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 236375ns: start-end pair with latency 1530ns (306 clock cycles) and accumulated latency 31905ns (6381 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 236380ns: start-end pair with latency 1535ns (307 clock cycles) and accumulated latency 31910ns (6382 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236775ns
# [TB][mhartid 8 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236775ns
# [TB][mhartid 16 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236775ns
# [TB][mhartid 24 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236775ns
# [TB][mhartid 32 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236775ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236775ns
# [TB][mhartid 48 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236775ns
# [TB][mhartid 56 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236775ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 236885ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 42670ns (8534 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 236885ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 42670ns (8534 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 236885ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 42670ns (8534 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 236885ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 42670ns (8534 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 236885ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 42670ns (8534 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 236885ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 42670ns (8534 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 236885ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 42670ns (8534 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 236945ns: start-end pair with latency 1565ns (313 clock cycles) and accumulated latency 42730ns (8546 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237025ns: start-end pair with latency 1530ns (306 clock cycles) and accumulated latency 49920ns (9984 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237025ns: start-end pair with latency 1530ns (306 clock cycles) and accumulated latency 49920ns (9984 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237025ns: start-end pair with latency 1530ns (306 clock cycles) and accumulated latency 49920ns (9984 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237025ns: start-end pair with latency 1530ns (306 clock cycles) and accumulated latency 49920ns (9984 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237025ns: start-end pair with latency 1530ns (306 clock cycles) and accumulated latency 49920ns (9984 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237025ns: start-end pair with latency 1530ns (306 clock cycles) and accumulated latency 49920ns (9984 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237025ns: start-end pair with latency 1530ns (306 clock cycles) and accumulated latency 49920ns (9984 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237135ns: start-end pair with latency 1640ns (328 clock cycles) and accumulated latency 50030ns (10006 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237240ns
# [TB][mhartid 9 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237240ns
# [TB][mhartid 17 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237240ns
# [TB][mhartid 25 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237240ns
# [TB][mhartid 33 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237240ns
# [TB][mhartid 49 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237240ns
# [TB][mhartid 57 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237240ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237245ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 59295ns (11859 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237245ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 59295ns (11859 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237245ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 59295ns (11859 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237245ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 59295ns (11859 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237245ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 59295ns (11859 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237245ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 59295ns (11859 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237245ns: start-end pair with latency 1670ns (334 clock cycles) and accumulated latency 59295ns (11859 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237280ns
# [TB][mhartid 43 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237320ns: start-end pair with latency 1745ns (349 clock cycles) and accumulated latency 59370ns (11874 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237365ns
# [TB][mhartid 10 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237365ns
# [TB][mhartid 18 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237365ns
# [TB][mhartid 26 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237365ns
# [TB][mhartid 34 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237365ns
# [TB][mhartid 50 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237365ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237365ns
# [TB][mhartid 42 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237505ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237520ns: start-end pair with latency 1795ns (359 clock cycles) and accumulated latency 68710ns (13742 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237520ns: start-end pair with latency 1795ns (359 clock cycles) and accumulated latency 68710ns (13742 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237520ns: start-end pair with latency 1795ns (359 clock cycles) and accumulated latency 68710ns (13742 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237520ns: start-end pair with latency 1795ns (359 clock cycles) and accumulated latency 68710ns (13742 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237520ns: start-end pair with latency 1795ns (359 clock cycles) and accumulated latency 68710ns (13742 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237520ns: start-end pair with latency 1795ns (359 clock cycles) and accumulated latency 68710ns (13742 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237520ns: start-end pair with latency 1795ns (359 clock cycles) and accumulated latency 68710ns (13742 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237620ns: start-end pair with latency 1895ns (379 clock cycles) and accumulated latency 68810ns (13762 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237690ns
# [TB][mhartid 11 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237690ns
# [TB][mhartid 19 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237690ns
# [TB][mhartid 27 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237690ns
# [TB][mhartid 35 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237690ns
# [TB][mhartid 51 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237690ns
# [TB][mhartid 59 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237690ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237695ns: start-end pair with latency 1820ns (364 clock cycles) and accumulated latency 78185ns (15637 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237695ns: start-end pair with latency 1820ns (364 clock cycles) and accumulated latency 78185ns (15637 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237695ns: start-end pair with latency 1820ns (364 clock cycles) and accumulated latency 78185ns (15637 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237695ns: start-end pair with latency 1820ns (364 clock cycles) and accumulated latency 78185ns (15637 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237695ns: start-end pair with latency 1820ns (364 clock cycles) and accumulated latency 78185ns (15637 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237695ns: start-end pair with latency 1820ns (364 clock cycles) and accumulated latency 78185ns (15637 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237695ns: start-end pair with latency 1820ns (364 clock cycles) and accumulated latency 78185ns (15637 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237715ns
# [TB][mhartid 45 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237935ns: start-end pair with latency 2060ns (412 clock cycles) and accumulated latency 78425ns (15685 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238005ns
# [TB][mhartid 12 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238005ns
# [TB][mhartid 20 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238005ns
# [TB][mhartid 28 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238005ns
# [TB][mhartid 36 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238005ns
# [TB][mhartid 52 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238005ns
# [TB][mhartid 60 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238005ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238040ns: start-end pair with latency 2050ns (410 clock cycles) and accumulated latency 87945ns (17589 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238040ns: start-end pair with latency 2050ns (410 clock cycles) and accumulated latency 87945ns (17589 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238040ns: start-end pair with latency 2050ns (410 clock cycles) and accumulated latency 87945ns (17589 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238040ns: start-end pair with latency 2050ns (410 clock cycles) and accumulated latency 87945ns (17589 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238040ns: start-end pair with latency 2050ns (410 clock cycles) and accumulated latency 87945ns (17589 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238040ns: start-end pair with latency 2050ns (410 clock cycles) and accumulated latency 87945ns (17589 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238040ns: start-end pair with latency 2050ns (410 clock cycles) and accumulated latency 87945ns (17589 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238055ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238150ns: start-end pair with latency 2160ns (432 clock cycles) and accumulated latency 88055ns (17611 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238155ns
# [TB][mhartid 13 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238155ns
# [TB][mhartid 21 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238155ns
# [TB][mhartid 29 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238155ns
# [TB][mhartid 37 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238155ns
# [TB][mhartid 53 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238155ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238155ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238300ns: start-end pair with latency 2160ns (432 clock cycles) and accumulated latency 97470ns (19494 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238300ns: start-end pair with latency 2160ns (432 clock cycles) and accumulated latency 97470ns (19494 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238300ns: start-end pair with latency 2160ns (432 clock cycles) and accumulated latency 97470ns (19494 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238300ns: start-end pair with latency 2160ns (432 clock cycles) and accumulated latency 97470ns (19494 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238300ns: start-end pair with latency 2160ns (432 clock cycles) and accumulated latency 97470ns (19494 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238300ns: start-end pair with latency 2160ns (432 clock cycles) and accumulated latency 97470ns (19494 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238300ns: start-end pair with latency 2160ns (432 clock cycles) and accumulated latency 97470ns (19494 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238355ns: start-end pair with latency 2215ns (443 clock cycles) and accumulated latency 97525ns (19505 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238375ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238540ns
# [TB][mhartid 14 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238540ns
# [TB][mhartid 22 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238540ns
# [TB][mhartid 30 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238540ns
# [TB][mhartid 38 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238540ns
# [TB][mhartid 54 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238540ns
# [TB][mhartid 62 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238540ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238695ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238860ns
# [TB][mhartid 15 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238860ns
# [TB][mhartid 23 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238860ns
# [TB][mhartid 31 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238860ns
# [TB][mhartid 39 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238860ns
# [TB][mhartid 55 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238860ns
# [TB][mhartid 63 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238860ns
# [TB][mhartid 47 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238890ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 287585ns: start-end pair with latency 50805ns (10161 clock cycles) and accumulated latency 82715ns (16543 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 287800ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 288505ns: start-end pair with latency 700ns (140 clock cycles) and accumulated latency 83415ns (16683 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 288625ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 289240ns: start-end pair with latency 52460ns (10492 clock cycles) and accumulated latency 84365ns (16873 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 289240ns: start-end pair with latency 52460ns (10492 clock cycles) and accumulated latency 84365ns (16873 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 289240ns: start-end pair with latency 52460ns (10492 clock cycles) and accumulated latency 84365ns (16873 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 289240ns: start-end pair with latency 52460ns (10492 clock cycles) and accumulated latency 84365ns (16873 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 289240ns: start-end pair with latency 52460ns (10492 clock cycles) and accumulated latency 84365ns (16873 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 289240ns: start-end pair with latency 52460ns (10492 clock cycles) and accumulated latency 84365ns (16873 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 289240ns: start-end pair with latency 52460ns (10492 clock cycles) and accumulated latency 84365ns (16873 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 289455ns
# [TB][mhartid 8 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 289455ns
# [TB][mhartid 16 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 289455ns
# [TB][mhartid 24 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 289455ns
# [TB][mhartid 32 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 289455ns
# [TB][mhartid 48 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 289455ns
# [TB][mhartid 56 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 289455ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 290210ns: start-end pair with latency 750ns (150 clock cycles) and accumulated latency 85115ns (17023 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 290210ns: start-end pair with latency 750ns (150 clock cycles) and accumulated latency 85115ns (17023 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 290210ns: start-end pair with latency 750ns (150 clock cycles) and accumulated latency 85115ns (17023 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 290210ns: start-end pair with latency 750ns (150 clock cycles) and accumulated latency 85115ns (17023 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 290210ns: start-end pair with latency 750ns (150 clock cycles) and accumulated latency 85115ns (17023 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 290210ns: start-end pair with latency 750ns (150 clock cycles) and accumulated latency 85115ns (17023 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 290210ns: start-end pair with latency 750ns (150 clock cycles) and accumulated latency 85115ns (17023 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 290325ns
# [TB][mhartid 8 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 290325ns
# [TB][mhartid 16 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 290325ns
# [TB][mhartid 24 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 290325ns
# [TB][mhartid 32 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 290325ns
# [TB][mhartid 48 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 290325ns
# [TB][mhartid 56 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 290325ns
# [TB][mhartid 41 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 296305ns: start-end pair with latency 59020ns (11804 clock cycles) and accumulated latency 101750ns (20350 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 296560ns
# [TB][mhartid 41 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297325ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 102510ns (20502 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 297465ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297530ns: start-end pair with latency 60285ns (12057 clock cycles) and accumulated latency 102955ns (20591 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297530ns: start-end pair with latency 60285ns (12057 clock cycles) and accumulated latency 102955ns (20591 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297530ns: start-end pair with latency 60285ns (12057 clock cycles) and accumulated latency 102955ns (20591 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297530ns: start-end pair with latency 60285ns (12057 clock cycles) and accumulated latency 102955ns (20591 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297530ns: start-end pair with latency 60285ns (12057 clock cycles) and accumulated latency 102955ns (20591 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297530ns: start-end pair with latency 60285ns (12057 clock cycles) and accumulated latency 102955ns (20591 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 297530ns: start-end pair with latency 60285ns (12057 clock cycles) and accumulated latency 102955ns (20591 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297780ns
# [TB][mhartid 9 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297780ns
# [TB][mhartid 17 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297780ns
# [TB][mhartid 25 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297780ns
# [TB][mhartid 33 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297780ns
# [TB][mhartid 49 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297780ns
# [TB][mhartid 57 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 297780ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298600ns: start-end pair with latency 815ns (163 clock cycles) and accumulated latency 103770ns (20754 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298600ns: start-end pair with latency 815ns (163 clock cycles) and accumulated latency 103770ns (20754 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298600ns: start-end pair with latency 815ns (163 clock cycles) and accumulated latency 103770ns (20754 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298600ns: start-end pair with latency 815ns (163 clock cycles) and accumulated latency 103770ns (20754 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298600ns: start-end pair with latency 815ns (163 clock cycles) and accumulated latency 103770ns (20754 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298600ns: start-end pair with latency 815ns (163 clock cycles) and accumulated latency 103770ns (20754 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298600ns: start-end pair with latency 815ns (163 clock cycles) and accumulated latency 103770ns (20754 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 298735ns
# [TB][mhartid 9 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 298735ns
# [TB][mhartid 17 - Tile (2, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 298735ns
# [TB][mhartid 25 - Tile (3, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 298735ns
# [TB][mhartid 33 - Tile (4, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 298735ns
# [TB][mhartid 49 - Tile (6, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 298735ns
# [TB][mhartid 57 - Tile (7, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 298735ns
# [TB][mhartid 40 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 299310ns: start-end pair with latency 10680ns (2136 clock cycles) and accumulated latency 10680ns (2136 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 299315ns
# [TB][mhartid 40 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 300810ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 301015ns: start-end pair with latency 10685ns (2137 clock cycles) and accumulated latency 10685ns (2137 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 301015ns: start-end pair with latency 10685ns (2137 clock cycles) and accumulated latency 10685ns (2137 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 301015ns: start-end pair with latency 10685ns (2137 clock cycles) and accumulated latency 10685ns (2137 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 301015ns: start-end pair with latency 10685ns (2137 clock cycles) and accumulated latency 10685ns (2137 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 301015ns: start-end pair with latency 10685ns (2137 clock cycles) and accumulated latency 10685ns (2137 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 301015ns: start-end pair with latency 10685ns (2137 clock cycles) and accumulated latency 10685ns (2137 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 301015ns: start-end pair with latency 10685ns (2137 clock cycles) and accumulated latency 10685ns (2137 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 301020ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 301020ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 301020ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 301020ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 301020ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 301020ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 301020ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 302515ns
# [TB][mhartid 8 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 302515ns
# [TB][mhartid 16 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 302515ns
# [TB][mhartid 24 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 302515ns
# [TB][mhartid 32 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 302515ns
# [TB][mhartid 48 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 302515ns
# [TB][mhartid 56 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 302515ns
# [TB][mhartid 42 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 304545ns: start-end pair with latency 67035ns (13407 clock cycles) and accumulated latency 117065ns (23413 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 304840ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 305060ns: start-end pair with latency 67690ns (13538 clock cycles) and accumulated latency 117610ns (23522 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 305060ns: start-end pair with latency 67690ns (13538 clock cycles) and accumulated latency 117610ns (23522 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 305060ns: start-end pair with latency 67690ns (13538 clock cycles) and accumulated latency 117610ns (23522 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 305060ns: start-end pair with latency 67690ns (13538 clock cycles) and accumulated latency 117610ns (23522 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 305060ns: start-end pair with latency 67690ns (13538 clock cycles) and accumulated latency 117610ns (23522 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 305060ns: start-end pair with latency 67690ns (13538 clock cycles) and accumulated latency 117610ns (23522 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 305060ns: start-end pair with latency 67690ns (13538 clock cycles) and accumulated latency 117610ns (23522 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 305350ns
# [TB][mhartid 10 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 305350ns
# [TB][mhartid 18 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 305350ns
# [TB][mhartid 26 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 305350ns
# [TB][mhartid 34 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 305350ns
# [TB][mhartid 50 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 305350ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 305350ns
# [TB][mhartid 42 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 305675ns: start-end pair with latency 830ns (166 clock cycles) and accumulated latency 117895ns (23579 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 305835ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 306210ns: start-end pair with latency 855ns (171 clock cycles) and accumulated latency 118465ns (23693 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 306210ns: start-end pair with latency 855ns (171 clock cycles) and accumulated latency 118465ns (23693 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 306210ns: start-end pair with latency 855ns (171 clock cycles) and accumulated latency 118465ns (23693 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 306210ns: start-end pair with latency 855ns (171 clock cycles) and accumulated latency 118465ns (23693 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 306210ns: start-end pair with latency 855ns (171 clock cycles) and accumulated latency 118465ns (23693 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 306210ns: start-end pair with latency 855ns (171 clock cycles) and accumulated latency 118465ns (23693 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 306210ns: start-end pair with latency 855ns (171 clock cycles) and accumulated latency 118465ns (23693 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 306370ns
# [TB][mhartid 10 - Tile (1, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 306370ns
# [TB][mhartid 18 - Tile (2, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 306370ns
# [TB][mhartid 26 - Tile (3, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 306370ns
# [TB][mhartid 34 - Tile (4, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 306370ns
# [TB][mhartid 50 - Tile (6, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 306370ns
# [TB][mhartid 58 - Tile (7, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 306370ns
# [TB][mhartid 41 - Tile (5, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 308175ns: start-end pair with latency 10705ns (2141 clock cycles) and accumulated latency 10705ns (2141 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 308180ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 309445ns: start-end pair with latency 10705ns (2141 clock cycles) and accumulated latency 10705ns (2141 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 309445ns: start-end pair with latency 10705ns (2141 clock cycles) and accumulated latency 10705ns (2141 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 309445ns: start-end pair with latency 10705ns (2141 clock cycles) and accumulated latency 10705ns (2141 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 309445ns: start-end pair with latency 10705ns (2141 clock cycles) and accumulated latency 10705ns (2141 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 309445ns: start-end pair with latency 10705ns (2141 clock cycles) and accumulated latency 10705ns (2141 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 309445ns: start-end pair with latency 10705ns (2141 clock cycles) and accumulated latency 10705ns (2141 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 309445ns: start-end pair with latency 10705ns (2141 clock cycles) and accumulated latency 10705ns (2141 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 309450ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 309450ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 309450ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 309450ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 309450ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 309450ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 309450ns
# [TB][mhartid 41 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 309895ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 311160ns
# [TB][mhartid 9 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 311160ns
# [TB][mhartid 17 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 311160ns
# [TB][mhartid 25 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 311160ns
# [TB][mhartid 33 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 311160ns
# [TB][mhartid 49 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 311160ns
# [TB][mhartid 57 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 311160ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312900ns: start-end pair with latency 75205ns (15041 clock cycles) and accumulated latency 134500ns (26900 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312900ns: start-end pair with latency 75205ns (15041 clock cycles) and accumulated latency 134500ns (26900 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312900ns: start-end pair with latency 75205ns (15041 clock cycles) and accumulated latency 134500ns (26900 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312900ns: start-end pair with latency 75205ns (15041 clock cycles) and accumulated latency 134500ns (26900 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312900ns: start-end pair with latency 75205ns (15041 clock cycles) and accumulated latency 134500ns (26900 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312900ns: start-end pair with latency 75205ns (15041 clock cycles) and accumulated latency 134500ns (26900 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 312900ns: start-end pair with latency 75205ns (15041 clock cycles) and accumulated latency 134500ns (26900 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 313235ns
# [TB][mhartid 11 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 313235ns
# [TB][mhartid 19 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 313235ns
# [TB][mhartid 27 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 313235ns
# [TB][mhartid 35 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 313235ns
# [TB][mhartid 51 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 313235ns
# [TB][mhartid 59 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 313235ns
# [TB][mhartid 43 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 313500ns: start-end pair with latency 75780ns (15156 clock cycles) and accumulated latency 135150ns (27030 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 313830ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 314205ns: start-end pair with latency 965ns (193 clock cycles) and accumulated latency 135465ns (27093 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 314205ns: start-end pair with latency 965ns (193 clock cycles) and accumulated latency 135465ns (27093 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 314205ns: start-end pair with latency 965ns (193 clock cycles) and accumulated latency 135465ns (27093 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 314205ns: start-end pair with latency 965ns (193 clock cycles) and accumulated latency 135465ns (27093 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 314205ns: start-end pair with latency 965ns (193 clock cycles) and accumulated latency 135465ns (27093 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 314205ns: start-end pair with latency 965ns (193 clock cycles) and accumulated latency 135465ns (27093 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 314205ns: start-end pair with latency 965ns (193 clock cycles) and accumulated latency 135465ns (27093 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 314380ns
# [TB][mhartid 11 - Tile (1, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 314380ns
# [TB][mhartid 19 - Tile (2, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 314380ns
# [TB][mhartid 27 - Tile (3, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 314380ns
# [TB][mhartid 35 - Tile (4, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 314380ns
# [TB][mhartid 51 - Tile (6, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 314380ns
# [TB][mhartid 59 - Tile (7, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 314380ns
# [TB][mhartid 43 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 314805ns: start-end pair with latency 970ns (194 clock cycles) and accumulated latency 136120ns (27224 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 314980ns
# [TB][mhartid 42 - Tile (5, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 316565ns: start-end pair with latency 10725ns (2145 clock cycles) and accumulated latency 10725ns (2145 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 316570ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 317095ns: start-end pair with latency 10720ns (2144 clock cycles) and accumulated latency 10720ns (2144 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 317095ns: start-end pair with latency 10720ns (2144 clock cycles) and accumulated latency 10720ns (2144 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 317095ns: start-end pair with latency 10720ns (2144 clock cycles) and accumulated latency 10720ns (2144 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 317095ns: start-end pair with latency 10720ns (2144 clock cycles) and accumulated latency 10720ns (2144 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 317095ns: start-end pair with latency 10720ns (2144 clock cycles) and accumulated latency 10720ns (2144 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 317095ns: start-end pair with latency 10720ns (2144 clock cycles) and accumulated latency 10720ns (2144 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 317095ns: start-end pair with latency 10720ns (2144 clock cycles) and accumulated latency 10720ns (2144 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 317100ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 317100ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 317100ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 317100ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 317100ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 317100ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 317100ns
# [TB][mhartid 42 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 318495ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 319015ns
# [TB][mhartid 10 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 319015ns
# [TB][mhartid 18 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 319015ns
# [TB][mhartid 26 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 319015ns
# [TB][mhartid 34 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 319015ns
# [TB][mhartid 50 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 319015ns
# [TB][mhartid 58 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 319015ns
# [TB][mhartid 41 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 319035ns: start-end pair with latency 9135ns (1827 clock cycles) and accumulated latency 121165ns (24233 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 319130ns
# [TB][mhartid 42 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 319225ns: start-end pair with latency 725ns (145 clock cycles) and accumulated latency 89070ns (17814 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 319255ns
# [TB][mhartid 40 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 319265ns: start-end pair with latency 18450ns (3690 clock cycles) and accumulated latency 154320ns (30864 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 319335ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 319355ns
# [TB][mhartid 40 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 319365ns
# [TB][mhartid 42 - Tile (5, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 319480ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 319520ns: start-end pair with latency 8355ns (1671 clock cycles) and accumulated latency 120385ns (24077 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 319520ns: start-end pair with latency 8355ns (1671 clock cycles) and accumulated latency 120385ns (24077 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 319520ns: start-end pair with latency 8355ns (1671 clock cycles) and accumulated latency 120385ns (24077 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 319520ns: start-end pair with latency 8355ns (1671 clock cycles) and accumulated latency 120385ns (24077 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 319520ns: start-end pair with latency 8355ns (1671 clock cycles) and accumulated latency 120385ns (24077 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 319520ns: start-end pair with latency 8355ns (1671 clock cycles) and accumulated latency 120385ns (24077 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 319520ns: start-end pair with latency 8355ns (1671 clock cycles) and accumulated latency 120385ns (24077 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 319615ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 319615ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 319615ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 319615ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 319615ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 319615ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 319615ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 319710ns: start-end pair with latency 690ns (138 clock cycles) and accumulated latency 89035ns (17807 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 319710ns: start-end pair with latency 690ns (138 clock cycles) and accumulated latency 89035ns (17807 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 319710ns: start-end pair with latency 690ns (138 clock cycles) and accumulated latency 89035ns (17807 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 319710ns: start-end pair with latency 690ns (138 clock cycles) and accumulated latency 89035ns (17807 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 319710ns: start-end pair with latency 690ns (138 clock cycles) and accumulated latency 89035ns (17807 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 319710ns: start-end pair with latency 690ns (138 clock cycles) and accumulated latency 89035ns (17807 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 319710ns: start-end pair with latency 690ns (138 clock cycles) and accumulated latency 89035ns (17807 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 319745ns
# [TB][mhartid 9 - Tile (1, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 319745ns
# [TB][mhartid 17 - Tile (2, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 319745ns
# [TB][mhartid 25 - Tile (3, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 319745ns
# [TB][mhartid 33 - Tile (4, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 319745ns
# [TB][mhartid 49 - Tile (6, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 319745ns
# [TB][mhartid 57 - Tile (7, 1)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 319745ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 319750ns: start-end pair with latency 17230ns (3446 clock cycles) and accumulated latency 153100ns (30620 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 319750ns: start-end pair with latency 17230ns (3446 clock cycles) and accumulated latency 153100ns (30620 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 319750ns: start-end pair with latency 17230ns (3446 clock cycles) and accumulated latency 153100ns (30620 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 319750ns: start-end pair with latency 17230ns (3446 clock cycles) and accumulated latency 153100ns (30620 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 319750ns: start-end pair with latency 17230ns (3446 clock cycles) and accumulated latency 153100ns (30620 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 319750ns: start-end pair with latency 17230ns (3446 clock cycles) and accumulated latency 153100ns (30620 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 319750ns: start-end pair with latency 17230ns (3446 clock cycles) and accumulated latency 153100ns (30620 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 319820ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 319820ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 319820ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 319820ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 319820ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 319820ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 319820ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 319845ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 319845ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 319845ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 319845ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 319845ns
# [TB][mhartid 41 - Tile (5, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 319845ns: start-end pair with latency 585ns (117 clock cycles) and accumulated latency 585ns (117 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 319845ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 319845ns
# [TB][mhartid 41 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 319850ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 319855ns
# [TB][mhartid 8 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 319855ns
# [TB][mhartid 16 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 319855ns
# [TB][mhartid 24 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 319855ns
# [TB][mhartid 32 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 319855ns
# [TB][mhartid 48 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 319855ns
# [TB][mhartid 56 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 319855ns
# [TB][mhartid 2 - Tile (0, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 319965ns
# [TB][mhartid 10 - Tile (1, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 319965ns
# [TB][mhartid 18 - Tile (2, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 319965ns
# [TB][mhartid 26 - Tile (3, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 319965ns
# [TB][mhartid 34 - Tile (4, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 319965ns
# [TB][mhartid 50 - Tile (6, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 319965ns
# [TB][mhartid 58 - Tile (7, 2)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 319965ns
# [TB][mhartid 42 - Tile (5, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 320115ns: start-end pair with latency 630ns (126 clock cycles) and accumulated latency 630ns (126 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 320120ns
# [TB][mhartid 1 - Tile (0, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 320325ns: start-end pair with latency 575ns (115 clock cycles) and accumulated latency 575ns (115 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 320325ns: start-end pair with latency 575ns (115 clock cycles) and accumulated latency 575ns (115 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 320325ns: start-end pair with latency 575ns (115 clock cycles) and accumulated latency 575ns (115 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 320325ns: start-end pair with latency 575ns (115 clock cycles) and accumulated latency 575ns (115 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 320325ns: start-end pair with latency 575ns (115 clock cycles) and accumulated latency 575ns (115 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 320325ns: start-end pair with latency 575ns (115 clock cycles) and accumulated latency 575ns (115 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 320325ns: start-end pair with latency 575ns (115 clock cycles) and accumulated latency 575ns (115 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 320330ns
# [TB][mhartid 9 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 320330ns
# [TB][mhartid 17 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 320330ns
# [TB][mhartid 25 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 320330ns
# [TB][mhartid 33 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 320330ns
# [TB][mhartid 49 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 320330ns
# [TB][mhartid 57 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 320330ns
# [TB][mhartid 2 - Tile (0, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 320600ns: start-end pair with latency 630ns (126 clock cycles) and accumulated latency 630ns (126 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 320600ns: start-end pair with latency 630ns (126 clock cycles) and accumulated latency 630ns (126 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 320600ns: start-end pair with latency 630ns (126 clock cycles) and accumulated latency 630ns (126 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 320600ns: start-end pair with latency 630ns (126 clock cycles) and accumulated latency 630ns (126 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 320600ns: start-end pair with latency 630ns (126 clock cycles) and accumulated latency 630ns (126 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 320600ns: start-end pair with latency 630ns (126 clock cycles) and accumulated latency 630ns (126 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 320600ns: start-end pair with latency 630ns (126 clock cycles) and accumulated latency 630ns (126 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 320605ns
# [TB][mhartid 10 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 320605ns
# [TB][mhartid 18 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 320605ns
# [TB][mhartid 26 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 320605ns
# [TB][mhartid 34 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 320605ns
# [TB][mhartid 50 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 320605ns
# [TB][mhartid 58 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 320605ns
# [TB][mhartid 41 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 320755ns: start-end pair with latency 900ns (180 clock cycles) and accumulated latency 122065ns (24413 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 320855ns: start-end pair with latency 1485ns (297 clock cycles) and accumulated latency 155805ns (31161 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 320880ns
# [TB][mhartid 40 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 320960ns
# [TB][mhartid 42 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 320960ns: start-end pair with latency 835ns (167 clock cycles) and accumulated latency 89905ns (17981 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320990ns: start-end pair with latency 82980ns (16596 clock cycles) and accumulated latency 151690ns (30338 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320990ns: start-end pair with latency 82980ns (16596 clock cycles) and accumulated latency 151690ns (30338 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320990ns: start-end pair with latency 82980ns (16596 clock cycles) and accumulated latency 151690ns (30338 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320990ns: start-end pair with latency 82980ns (16596 clock cycles) and accumulated latency 151690ns (30338 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320990ns: start-end pair with latency 82980ns (16596 clock cycles) and accumulated latency 151690ns (30338 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320990ns: start-end pair with latency 82980ns (16596 clock cycles) and accumulated latency 151690ns (30338 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 320990ns: start-end pair with latency 82980ns (16596 clock cycles) and accumulated latency 151690ns (30338 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 321005ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 321110ns
# [TB][mhartid 41 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 321140ns: start-end pair with latency 130ns (26 clock cycles) and accumulated latency 122195ns (24439 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 321145ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 321240ns: start-end pair with latency 905ns (181 clock cycles) and accumulated latency 121290ns (24258 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 321240ns: start-end pair with latency 905ns (181 clock cycles) and accumulated latency 121290ns (24258 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 321240ns: start-end pair with latency 905ns (181 clock cycles) and accumulated latency 121290ns (24258 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 321240ns: start-end pair with latency 905ns (181 clock cycles) and accumulated latency 121290ns (24258 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 321240ns: start-end pair with latency 905ns (181 clock cycles) and accumulated latency 121290ns (24258 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 321240ns: start-end pair with latency 905ns (181 clock cycles) and accumulated latency 121290ns (24258 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 321240ns: start-end pair with latency 905ns (181 clock cycles) and accumulated latency 121290ns (24258 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 321250ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 321280ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 321345ns: start-end pair with latency 1485ns (297 clock cycles) and accumulated latency 154585ns (30917 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 321345ns: start-end pair with latency 1485ns (297 clock cycles) and accumulated latency 154585ns (30917 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 321345ns: start-end pair with latency 1485ns (297 clock cycles) and accumulated latency 154585ns (30917 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 321345ns: start-end pair with latency 1485ns (297 clock cycles) and accumulated latency 154585ns (30917 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 321345ns: start-end pair with latency 1485ns (297 clock cycles) and accumulated latency 154585ns (30917 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 321345ns: start-end pair with latency 1485ns (297 clock cycles) and accumulated latency 154585ns (30917 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 321345ns: start-end pair with latency 1485ns (297 clock cycles) and accumulated latency 154585ns (30917 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321360ns
# [TB][mhartid 12 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321360ns
# [TB][mhartid 20 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321360ns
# [TB][mhartid 28 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321360ns
# [TB][mhartid 36 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321360ns
# [TB][mhartid 52 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321360ns
# [TB][mhartid 60 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 321360ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 321365ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 321365ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 321365ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 321365ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 321365ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 321365ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 321365ns
# [TB][mhartid 42 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 321390ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 90040ns (18008 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 321395ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 321450ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 321450ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 89875ns (17975 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 321450ns
# [TB][mhartid 10 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 321450ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 89875ns (17975 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 321450ns
# [TB][mhartid 18 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 321450ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 89875ns (17975 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 321450ns
# [TB][mhartid 26 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 321450ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 89875ns (17975 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 321450ns
# [TB][mhartid 34 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 321450ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 89875ns (17975 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 321450ns
# [TB][mhartid 50 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 321450ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 89875ns (17975 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 321450ns
# [TB][mhartid 58 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 321450ns: start-end pair with latency 840ns (168 clock cycles) and accumulated latency 89875ns (17975 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 321495ns
# [TB][mhartid 9 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 321495ns
# [TB][mhartid 17 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 321495ns
# [TB][mhartid 25 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 321495ns
# [TB][mhartid 33 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 321495ns
# [TB][mhartid 49 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 321495ns
# [TB][mhartid 57 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 321495ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 321545ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 321555ns: start-end pair with latency 87255ns (17451 clock cycles)
# [TB][PERF][mhartid 41 - Tile (5, 1)][CMI_PERF] Input communication sentinel accumulator state: 102510ns (20502 clock cycles)
# [TB][PERF][mhartid 41 - Tile (5, 1)][CMO_PERF] Output communication sentinel accumulator state: 585ns (117 clock cycles)
# [TB][PERF][mhartid 41 - Tile (5, 1)][CMP_PERF] Computation sentinel accumulator state: 10705ns (2141 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 321600ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 321600ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 321600ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 321600ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 321600ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 321600ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 321600ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 321630ns: start-end pair with latency 130ns (26 clock cycles) and accumulated latency 121420ns (24284 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 321630ns: start-end pair with latency 130ns (26 clock cycles) and accumulated latency 121420ns (24284 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 321630ns: start-end pair with latency 130ns (26 clock cycles) and accumulated latency 121420ns (24284 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 321630ns: start-end pair with latency 130ns (26 clock cycles) and accumulated latency 121420ns (24284 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 321630ns: start-end pair with latency 130ns (26 clock cycles) and accumulated latency 121420ns (24284 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 321630ns: start-end pair with latency 130ns (26 clock cycles) and accumulated latency 121420ns (24284 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 321630ns: start-end pair with latency 130ns (26 clock cycles) and accumulated latency 121420ns (24284 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 321635ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 321635ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 321635ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 321635ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 321635ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 321635ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 321635ns
# [TB][PERF][mhartid 41 - Tile (5, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 122195ns (24439 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 321760ns
# [TB][mhartid 10 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 321760ns
# [TB][mhartid 18 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 321760ns
# [TB][mhartid 26 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 321760ns
# [TB][mhartid 34 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 321760ns
# [TB][mhartid 50 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 321760ns
# [TB][mhartid 58 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 321760ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 321790ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 321790ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 321790ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 321790ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 321790ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 321790ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 321790ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 321855ns: start-end pair with latency 87555ns (17511 clock cycles)
# [TB][PERF][mhartid 42 - Tile (5, 2)][CMI_PERF] Input communication sentinel accumulator state: 117895ns (23579 clock cycles)
# [TB][PERF][mhartid 42 - Tile (5, 2)][CMO_PERF] Output communication sentinel accumulator state: 630ns (126 clock cycles)
# [TB][PERF][mhartid 42 - Tile (5, 2)][CMP_PERF] Computation sentinel accumulator state: 10725ns (2145 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 321900ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 90010ns (18002 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 321900ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 90010ns (18002 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 321900ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 90010ns (18002 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 321900ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 90010ns (18002 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 321900ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 90010ns (18002 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 321900ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 90010ns (18002 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 321900ns: start-end pair with latency 135ns (27 clock cycles) and accumulated latency 90010ns (18002 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 321905ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 321905ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 321905ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 321905ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 321905ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 321905ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 321905ns
# [TB][PERF][mhartid 42 - Tile (5, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 90040ns (18008 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 322060ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 322060ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 322060ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 322060ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 322060ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 322060ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 322060ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 322070ns: start-end pair with latency 87770ns (17554 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 322070ns: start-end pair with latency 87770ns (17554 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 322070ns: start-end pair with latency 87770ns (17554 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 322070ns: start-end pair with latency 87770ns (17554 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 322070ns: start-end pair with latency 87770ns (17554 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 322070ns: start-end pair with latency 87770ns (17554 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 322070ns: start-end pair with latency 87770ns (17554 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMI_PERF] Input communication sentinel accumulator state: 103770ns (20754 clock cycles)
# [TB][PERF][mhartid 9 - Tile (1, 1)][CMI_PERF] Input communication sentinel accumulator state: 103770ns (20754 clock cycles)
# [TB][PERF][mhartid 17 - Tile (2, 1)][CMI_PERF] Input communication sentinel accumulator state: 103770ns (20754 clock cycles)
# [TB][PERF][mhartid 25 - Tile (3, 1)][CMI_PERF] Input communication sentinel accumulator state: 103770ns (20754 clock cycles)
# [TB][PERF][mhartid 33 - Tile (4, 1)][CMI_PERF] Input communication sentinel accumulator state: 103770ns (20754 clock cycles)
# [TB][PERF][mhartid 49 - Tile (6, 1)][CMI_PERF] Input communication sentinel accumulator state: 103770ns (20754 clock cycles)
# [TB][PERF][mhartid 57 - Tile (7, 1)][CMI_PERF] Input communication sentinel accumulator state: 103770ns (20754 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMO_PERF] Output communication sentinel accumulator state: 575ns (115 clock cycles)
# [TB][PERF][mhartid 9 - Tile (1, 1)][CMO_PERF] Output communication sentinel accumulator state: 575ns (115 clock cycles)
# [TB][PERF][mhartid 17 - Tile (2, 1)][CMO_PERF] Output communication sentinel accumulator state: 575ns (115 clock cycles)
# [TB][PERF][mhartid 25 - Tile (3, 1)][CMO_PERF] Output communication sentinel accumulator state: 575ns (115 clock cycles)
# [TB][PERF][mhartid 33 - Tile (4, 1)][CMO_PERF] Output communication sentinel accumulator state: 575ns (115 clock cycles)
# [TB][PERF][mhartid 49 - Tile (6, 1)][CMO_PERF] Output communication sentinel accumulator state: 575ns (115 clock cycles)
# [TB][PERF][mhartid 57 - Tile (7, 1)][CMO_PERF] Output communication sentinel accumulator state: 575ns (115 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMP_PERF] Computation sentinel accumulator state: 10705ns (2141 clock cycles)
# [TB][PERF][mhartid 9 - Tile (1, 1)][CMP_PERF] Computation sentinel accumulator state: 10705ns (2141 clock cycles)
# [TB][PERF][mhartid 17 - Tile (2, 1)][CMP_PERF] Computation sentinel accumulator state: 10705ns (2141 clock cycles)
# [TB][PERF][mhartid 25 - Tile (3, 1)][CMP_PERF] Computation sentinel accumulator state: 10705ns (2141 clock cycles)
# [TB][PERF][mhartid 33 - Tile (4, 1)][CMP_PERF] Computation sentinel accumulator state: 10705ns (2141 clock cycles)
# [TB][PERF][mhartid 49 - Tile (6, 1)][CMP_PERF] Computation sentinel accumulator state: 10705ns (2141 clock cycles)
# [TB][PERF][mhartid 57 - Tile (7, 1)][CMP_PERF] Computation sentinel accumulator state: 10705ns (2141 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322100ns: start-end pair with latency 84040ns (16808 clock cycles) and accumulated latency 152850ns (30570 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 121420ns (24284 clock cycles)
# [TB][PERF][mhartid 9 - Tile (1, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 121420ns (24284 clock cycles)
# [TB][PERF][mhartid 17 - Tile (2, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 121420ns (24284 clock cycles)
# [TB][PERF][mhartid 25 - Tile (3, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 121420ns (24284 clock cycles)
# [TB][PERF][mhartid 33 - Tile (4, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 121420ns (24284 clock cycles)
# [TB][PERF][mhartid 49 - Tile (6, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 121420ns (24284 clock cycles)
# [TB][PERF][mhartid 57 - Tile (7, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 121420ns (24284 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 322375ns: start-end pair with latency 88075ns (17615 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 322375ns: start-end pair with latency 88075ns (17615 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 322375ns: start-end pair with latency 88075ns (17615 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 322375ns: start-end pair with latency 88075ns (17615 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 322375ns: start-end pair with latency 88075ns (17615 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 322375ns: start-end pair with latency 88075ns (17615 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 322375ns: start-end pair with latency 88075ns (17615 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMI_PERF] Input communication sentinel accumulator state: 118465ns (23693 clock cycles)
# [TB][PERF][mhartid 10 - Tile (1, 2)][CMI_PERF] Input communication sentinel accumulator state: 118465ns (23693 clock cycles)
# [TB][PERF][mhartid 18 - Tile (2, 2)][CMI_PERF] Input communication sentinel accumulator state: 118465ns (23693 clock cycles)
# [TB][PERF][mhartid 26 - Tile (3, 2)][CMI_PERF] Input communication sentinel accumulator state: 118465ns (23693 clock cycles)
# [TB][PERF][mhartid 34 - Tile (4, 2)][CMI_PERF] Input communication sentinel accumulator state: 118465ns (23693 clock cycles)
# [TB][PERF][mhartid 50 - Tile (6, 2)][CMI_PERF] Input communication sentinel accumulator state: 118465ns (23693 clock cycles)
# [TB][PERF][mhartid 58 - Tile (7, 2)][CMI_PERF] Input communication sentinel accumulator state: 118465ns (23693 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMO_PERF] Output communication sentinel accumulator state: 630ns (126 clock cycles)
# [TB][PERF][mhartid 10 - Tile (1, 2)][CMO_PERF] Output communication sentinel accumulator state: 630ns (126 clock cycles)
# [TB][PERF][mhartid 18 - Tile (2, 2)][CMO_PERF] Output communication sentinel accumulator state: 630ns (126 clock cycles)
# [TB][PERF][mhartid 26 - Tile (3, 2)][CMO_PERF] Output communication sentinel accumulator state: 630ns (126 clock cycles)
# [TB][PERF][mhartid 34 - Tile (4, 2)][CMO_PERF] Output communication sentinel accumulator state: 630ns (126 clock cycles)
# [TB][PERF][mhartid 50 - Tile (6, 2)][CMO_PERF] Output communication sentinel accumulator state: 630ns (126 clock cycles)
# [TB][PERF][mhartid 58 - Tile (7, 2)][CMO_PERF] Output communication sentinel accumulator state: 630ns (126 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMP_PERF] Computation sentinel accumulator state: 10720ns (2144 clock cycles)
# [TB][PERF][mhartid 10 - Tile (1, 2)][CMP_PERF] Computation sentinel accumulator state: 10720ns (2144 clock cycles)
# [TB][PERF][mhartid 18 - Tile (2, 2)][CMP_PERF] Computation sentinel accumulator state: 10720ns (2144 clock cycles)
# [TB][PERF][mhartid 26 - Tile (3, 2)][CMP_PERF] Computation sentinel accumulator state: 10720ns (2144 clock cycles)
# [TB][PERF][mhartid 34 - Tile (4, 2)][CMP_PERF] Computation sentinel accumulator state: 10720ns (2144 clock cycles)
# [TB][PERF][mhartid 50 - Tile (6, 2)][CMP_PERF] Computation sentinel accumulator state: 10720ns (2144 clock cycles)
# [TB][PERF][mhartid 58 - Tile (7, 2)][CMP_PERF] Computation sentinel accumulator state: 10720ns (2144 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 322470ns
# [TB][PERF][mhartid 2 - Tile (0, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 90010ns (18002 clock cycles)
# [TB][PERF][mhartid 10 - Tile (1, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 90010ns (18002 clock cycles)
# [TB][PERF][mhartid 18 - Tile (2, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 90010ns (18002 clock cycles)
# [TB][PERF][mhartid 26 - Tile (3, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 90010ns (18002 clock cycles)
# [TB][PERF][mhartid 34 - Tile (4, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 90010ns (18002 clock cycles)
# [TB][PERF][mhartid 50 - Tile (6, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 90010ns (18002 clock cycles)
# [TB][PERF][mhartid 58 - Tile (7, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 90010ns (18002 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322550ns: start-end pair with latency 1185ns (237 clock cycles) and accumulated latency 152875ns (30575 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322550ns: start-end pair with latency 1185ns (237 clock cycles) and accumulated latency 152875ns (30575 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322550ns: start-end pair with latency 1185ns (237 clock cycles) and accumulated latency 152875ns (30575 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322550ns: start-end pair with latency 1185ns (237 clock cycles) and accumulated latency 152875ns (30575 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322550ns: start-end pair with latency 1185ns (237 clock cycles) and accumulated latency 152875ns (30575 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322550ns: start-end pair with latency 1185ns (237 clock cycles) and accumulated latency 152875ns (30575 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322550ns: start-end pair with latency 1185ns (237 clock cycles) and accumulated latency 152875ns (30575 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322745ns
# [TB][mhartid 12 - Tile (1, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322745ns
# [TB][mhartid 20 - Tile (2, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322745ns
# [TB][mhartid 28 - Tile (3, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322745ns
# [TB][mhartid 36 - Tile (4, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322745ns
# [TB][mhartid 52 - Tile (6, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322745ns
# [TB][mhartid 60 - Tile (7, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 322745ns
# [TB][mhartid 44 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 323565ns: start-end pair with latency 1090ns (218 clock cycles) and accumulated latency 153940ns (30788 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 323765ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325125ns: start-end pair with latency 10740ns (2148 clock cycles) and accumulated latency 10740ns (2148 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325125ns: start-end pair with latency 10740ns (2148 clock cycles) and accumulated latency 10740ns (2148 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325125ns: start-end pair with latency 10740ns (2148 clock cycles) and accumulated latency 10740ns (2148 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325125ns: start-end pair with latency 10740ns (2148 clock cycles) and accumulated latency 10740ns (2148 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325125ns: start-end pair with latency 10740ns (2148 clock cycles) and accumulated latency 10740ns (2148 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325125ns: start-end pair with latency 10740ns (2148 clock cycles) and accumulated latency 10740ns (2148 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325125ns: start-end pair with latency 10740ns (2148 clock cycles) and accumulated latency 10740ns (2148 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325130ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325130ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325130ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325130ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325130ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325130ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325130ns
# [TB][mhartid 43 - Tile (5, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 325725ns: start-end pair with latency 10740ns (2148 clock cycles) and accumulated latency 10740ns (2148 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 325730ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 327270ns
# [TB][mhartid 11 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 327270ns
# [TB][mhartid 19 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 327270ns
# [TB][mhartid 27 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 327270ns
# [TB][mhartid 35 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 327270ns
# [TB][mhartid 51 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 327270ns
# [TB][mhartid 59 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 327270ns
# [TB][mhartid 43 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 327870ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329110ns: start-end pair with latency 90950ns (18190 clock cycles) and accumulated latency 169135ns (33827 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329110ns: start-end pair with latency 90950ns (18190 clock cycles) and accumulated latency 169135ns (33827 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329110ns: start-end pair with latency 90950ns (18190 clock cycles) and accumulated latency 169135ns (33827 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329110ns: start-end pair with latency 90950ns (18190 clock cycles) and accumulated latency 169135ns (33827 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329110ns: start-end pair with latency 90950ns (18190 clock cycles) and accumulated latency 169135ns (33827 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329110ns: start-end pair with latency 90950ns (18190 clock cycles) and accumulated latency 169135ns (33827 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 329110ns: start-end pair with latency 90950ns (18190 clock cycles) and accumulated latency 169135ns (33827 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329520ns
# [TB][mhartid 13 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329520ns
# [TB][mhartid 21 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329520ns
# [TB][mhartid 29 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329520ns
# [TB][mhartid 37 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329520ns
# [TB][mhartid 53 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329520ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 329520ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330760ns: start-end pair with latency 1235ns (247 clock cycles) and accumulated latency 170370ns (34074 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330760ns: start-end pair with latency 1235ns (247 clock cycles) and accumulated latency 170370ns (34074 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330760ns: start-end pair with latency 1235ns (247 clock cycles) and accumulated latency 170370ns (34074 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330760ns: start-end pair with latency 1235ns (247 clock cycles) and accumulated latency 170370ns (34074 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330760ns: start-end pair with latency 1235ns (247 clock cycles) and accumulated latency 170370ns (34074 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330760ns: start-end pair with latency 1235ns (247 clock cycles) and accumulated latency 170370ns (34074 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 330760ns: start-end pair with latency 1235ns (247 clock cycles) and accumulated latency 170370ns (34074 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330975ns
# [TB][mhartid 13 - Tile (1, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330975ns
# [TB][mhartid 21 - Tile (2, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330975ns
# [TB][mhartid 29 - Tile (3, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330975ns
# [TB][mhartid 37 - Tile (4, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330975ns
# [TB][mhartid 53 - Tile (6, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330975ns
# [TB][mhartid 61 - Tile (7, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 330975ns
# [TB][mhartid 45 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331280ns: start-end pair with latency 92900ns (18580 clock cycles) and accumulated latency 171325ns (34265 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 331650ns: start-end pair with latency 10685ns (2137 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331690ns
# [TB][mhartid 40 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 331910ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 332140ns: start-end pair with latency 10685ns (2137 clock cycles) and accumulated latency 21370ns (4274 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 332140ns: start-end pair with latency 10685ns (2137 clock cycles) and accumulated latency 21370ns (4274 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 332140ns: start-end pair with latency 10685ns (2137 clock cycles) and accumulated latency 21370ns (4274 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 332140ns: start-end pair with latency 10685ns (2137 clock cycles) and accumulated latency 21370ns (4274 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 332140ns: start-end pair with latency 10685ns (2137 clock cycles) and accumulated latency 21370ns (4274 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 332140ns: start-end pair with latency 10685ns (2137 clock cycles) and accumulated latency 21370ns (4274 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 332140ns: start-end pair with latency 10685ns (2137 clock cycles) and accumulated latency 21370ns (4274 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332370ns
# [TB][mhartid 8 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332370ns
# [TB][mhartid 16 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332370ns
# [TB][mhartid 24 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332370ns
# [TB][mhartid 32 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332370ns
# [TB][mhartid 48 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332370ns
# [TB][mhartid 56 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 332370ns
# [TB][mhartid 45 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332920ns: start-end pair with latency 1225ns (245 clock cycles) and accumulated latency 172550ns (34510 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 333135ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333510ns: start-end pair with latency 10760ns (2152 clock cycles) and accumulated latency 10760ns (2152 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333510ns: start-end pair with latency 10760ns (2152 clock cycles) and accumulated latency 10760ns (2152 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333510ns: start-end pair with latency 10760ns (2152 clock cycles) and accumulated latency 10760ns (2152 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333510ns: start-end pair with latency 10760ns (2152 clock cycles) and accumulated latency 10760ns (2152 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333510ns: start-end pair with latency 10760ns (2152 clock cycles) and accumulated latency 10760ns (2152 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333510ns: start-end pair with latency 10760ns (2152 clock cycles) and accumulated latency 10760ns (2152 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 333510ns: start-end pair with latency 10760ns (2152 clock cycles) and accumulated latency 10760ns (2152 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333515ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333515ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333515ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333515ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333515ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333515ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 333515ns
# [TB][mhartid 44 - Tile (5, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 334535ns: start-end pair with latency 10765ns (2153 clock cycles) and accumulated latency 10765ns (2153 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 334540ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335865ns
# [TB][mhartid 12 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335865ns
# [TB][mhartid 20 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335865ns
# [TB][mhartid 28 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335865ns
# [TB][mhartid 36 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335865ns
# [TB][mhartid 52 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335865ns
# [TB][mhartid 60 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335865ns
# [TB][mhartid 44 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336895ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337350ns: start-end pair with latency 98805ns (19761 clock cycles) and accumulated latency 186750ns (37350 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337350ns: start-end pair with latency 98805ns (19761 clock cycles) and accumulated latency 186750ns (37350 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337350ns: start-end pair with latency 98805ns (19761 clock cycles) and accumulated latency 186750ns (37350 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337350ns: start-end pair with latency 98805ns (19761 clock cycles) and accumulated latency 186750ns (37350 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337350ns: start-end pair with latency 98805ns (19761 clock cycles) and accumulated latency 186750ns (37350 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337350ns: start-end pair with latency 98805ns (19761 clock cycles) and accumulated latency 186750ns (37350 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 337350ns: start-end pair with latency 98805ns (19761 clock cycles) and accumulated latency 186750ns (37350 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 337800ns
# [TB][mhartid 14 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 337800ns
# [TB][mhartid 22 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 337800ns
# [TB][mhartid 30 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 337800ns
# [TB][mhartid 38 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 337800ns
# [TB][mhartid 54 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 337800ns
# [TB][mhartid 62 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 337800ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339190ns: start-end pair with latency 1385ns (277 clock cycles) and accumulated latency 188135ns (37627 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339190ns: start-end pair with latency 1385ns (277 clock cycles) and accumulated latency 188135ns (37627 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339190ns: start-end pair with latency 1385ns (277 clock cycles) and accumulated latency 188135ns (37627 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339190ns: start-end pair with latency 1385ns (277 clock cycles) and accumulated latency 188135ns (37627 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339190ns: start-end pair with latency 1385ns (277 clock cycles) and accumulated latency 188135ns (37627 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339190ns: start-end pair with latency 1385ns (277 clock cycles) and accumulated latency 188135ns (37627 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 339190ns: start-end pair with latency 1385ns (277 clock cycles) and accumulated latency 188135ns (37627 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 339430ns
# [TB][mhartid 14 - Tile (1, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 339430ns
# [TB][mhartid 22 - Tile (2, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 339430ns
# [TB][mhartid 30 - Tile (3, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 339430ns
# [TB][mhartid 38 - Tile (4, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 339430ns
# [TB][mhartid 54 - Tile (6, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 339430ns
# [TB][mhartid 62 - Tile (7, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 339430ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340555ns: start-end pair with latency 101855ns (20371 clock cycles) and accumulated latency 189910ns (37982 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 341005ns
# [TB][mhartid 5 - Tile (0, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341760ns: start-end pair with latency 10780ns (2156 clock cycles) and accumulated latency 10780ns (2156 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341760ns: start-end pair with latency 10780ns (2156 clock cycles) and accumulated latency 10780ns (2156 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341760ns: start-end pair with latency 10780ns (2156 clock cycles) and accumulated latency 10780ns (2156 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341760ns: start-end pair with latency 10780ns (2156 clock cycles) and accumulated latency 10780ns (2156 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341760ns: start-end pair with latency 10780ns (2156 clock cycles) and accumulated latency 10780ns (2156 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341760ns: start-end pair with latency 10780ns (2156 clock cycles) and accumulated latency 10780ns (2156 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 341760ns: start-end pair with latency 10780ns (2156 clock cycles) and accumulated latency 10780ns (2156 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341765ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341765ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341765ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341765ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341765ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341765ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 341765ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 342385ns: start-end pair with latency 1375ns (275 clock cycles) and accumulated latency 191285ns (38257 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342510ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 31960ns (6392 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342525ns
# [TB][mhartid 40 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 342540ns
# [TB][mhartid 46 - Tile (5, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 342625ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342970ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 31965ns (6393 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342970ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 31965ns (6393 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342970ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 31965ns (6393 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342970ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 31965ns (6393 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342970ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 31965ns (6393 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342970ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 31965ns (6393 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 342970ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 31965ns (6393 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342985ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342985ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342985ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342985ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342985ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342985ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 342985ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343000ns
# [TB][mhartid 8 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343000ns
# [TB][mhartid 16 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343000ns
# [TB][mhartid 24 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343000ns
# [TB][mhartid 32 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343000ns
# [TB][mhartid 48 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343000ns
# [TB][mhartid 56 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 343000ns
# [TB][mhartid 45 - Tile (5, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 343920ns: start-end pair with latency 10780ns (2156 clock cycles) and accumulated latency 10780ns (2156 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 343925ns
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344340ns
# [TB][mhartid 13 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344340ns
# [TB][mhartid 21 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344340ns
# [TB][mhartid 29 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344340ns
# [TB][mhartid 37 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344340ns
# [TB][mhartid 53 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344340ns
# [TB][mhartid 61 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344340ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 344985ns: start-end pair with latency 9115ns (1823 clock cycles) and accumulated latency 62560ns (12512 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 344985ns: start-end pair with latency 9115ns (1823 clock cycles) and accumulated latency 62560ns (12512 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 344985ns: start-end pair with latency 9115ns (1823 clock cycles) and accumulated latency 62560ns (12512 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 344985ns: start-end pair with latency 9115ns (1823 clock cycles) and accumulated latency 62560ns (12512 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 344985ns: start-end pair with latency 9115ns (1823 clock cycles) and accumulated latency 62560ns (12512 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 344985ns: start-end pair with latency 9115ns (1823 clock cycles) and accumulated latency 62560ns (12512 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 344985ns: start-end pair with latency 9115ns (1823 clock cycles) and accumulated latency 62560ns (12512 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345135ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345135ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345135ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345135ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345135ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345135ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345135ns
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345175ns: start-end pair with latency 830ns (166 clock cycles) and accumulated latency 36415ns (7283 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345175ns: start-end pair with latency 830ns (166 clock cycles) and accumulated latency 36415ns (7283 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345175ns: start-end pair with latency 830ns (166 clock cycles) and accumulated latency 36415ns (7283 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345175ns: start-end pair with latency 830ns (166 clock cycles) and accumulated latency 36415ns (7283 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345175ns: start-end pair with latency 830ns (166 clock cycles) and accumulated latency 36415ns (7283 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345175ns: start-end pair with latency 830ns (166 clock cycles) and accumulated latency 36415ns (7283 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345175ns: start-end pair with latency 830ns (166 clock cycles) and accumulated latency 36415ns (7283 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345215ns: start-end pair with latency 17940ns (3588 clock cycles) and accumulated latency 89205ns (17841 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345215ns: start-end pair with latency 17940ns (3588 clock cycles) and accumulated latency 89205ns (17841 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345215ns: start-end pair with latency 17940ns (3588 clock cycles) and accumulated latency 89205ns (17841 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345215ns: start-end pair with latency 17940ns (3588 clock cycles) and accumulated latency 89205ns (17841 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345215ns: start-end pair with latency 17940ns (3588 clock cycles) and accumulated latency 89205ns (17841 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345215ns: start-end pair with latency 17940ns (3588 clock cycles) and accumulated latency 89205ns (17841 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 345215ns: start-end pair with latency 17940ns (3588 clock cycles) and accumulated latency 89205ns (17841 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 345320ns
# [TB][mhartid 12 - Tile (1, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 345320ns
# [TB][mhartid 20 - Tile (2, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 345320ns
# [TB][mhartid 28 - Tile (3, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 345320ns
# [TB][mhartid 36 - Tile (4, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 345320ns
# [TB][mhartid 52 - Tile (6, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 345320ns
# [TB][mhartid 60 - Tile (7, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 345320ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345365ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345365ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345365ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345365ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345365ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345365ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345365ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345380ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345380ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345380ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345380ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345380ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345380ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 345380ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345390ns
# [TB][mhartid 11 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345390ns
# [TB][mhartid 19 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345390ns
# [TB][mhartid 27 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345390ns
# [TB][mhartid 35 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345390ns
# [TB][mhartid 51 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345390ns
# [TB][mhartid 59 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345390ns
# [TB][mhartid 5 - Tile (0, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 345600ns
# [TB][mhartid 13 - Tile (1, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 345600ns
# [TB][mhartid 21 - Tile (2, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 345600ns
# [TB][mhartid 29 - Tile (3, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 345600ns
# [TB][mhartid 37 - Tile (4, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 345600ns
# [TB][mhartid 53 - Tile (6, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 345600ns
# [TB][mhartid 61 - Tile (7, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 345600ns
# [TB][mhartid 4 - Tile (0, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 346095ns: start-end pair with latency 770ns (154 clock cycles) and accumulated latency 770ns (154 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 346095ns: start-end pair with latency 770ns (154 clock cycles) and accumulated latency 770ns (154 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 346095ns: start-end pair with latency 770ns (154 clock cycles) and accumulated latency 770ns (154 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 346095ns: start-end pair with latency 770ns (154 clock cycles) and accumulated latency 770ns (154 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 346095ns: start-end pair with latency 770ns (154 clock cycles) and accumulated latency 770ns (154 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 346095ns: start-end pair with latency 770ns (154 clock cycles) and accumulated latency 770ns (154 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 346095ns: start-end pair with latency 770ns (154 clock cycles) and accumulated latency 770ns (154 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346100ns
# [TB][mhartid 12 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346100ns
# [TB][mhartid 20 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346100ns
# [TB][mhartid 28 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346100ns
# [TB][mhartid 36 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346100ns
# [TB][mhartid 52 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346100ns
# [TB][mhartid 60 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346100ns
# [TB][mhartid 5 - Tile (0, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 346460ns: start-end pair with latency 855ns (171 clock cycles) and accumulated latency 855ns (171 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 346460ns: start-end pair with latency 855ns (171 clock cycles) and accumulated latency 855ns (171 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 346460ns: start-end pair with latency 855ns (171 clock cycles) and accumulated latency 855ns (171 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 346460ns: start-end pair with latency 855ns (171 clock cycles) and accumulated latency 855ns (171 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 346460ns: start-end pair with latency 855ns (171 clock cycles) and accumulated latency 855ns (171 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 346460ns: start-end pair with latency 855ns (171 clock cycles) and accumulated latency 855ns (171 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 346460ns: start-end pair with latency 855ns (171 clock cycles) and accumulated latency 855ns (171 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346465ns
# [TB][mhartid 13 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346465ns
# [TB][mhartid 21 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346465ns
# [TB][mhartid 29 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346465ns
# [TB][mhartid 37 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346465ns
# [TB][mhartid 53 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346465ns
# [TB][mhartid 61 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346465ns
# [TB][mhartid 45 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 346500ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346615ns: start-end pair with latency 107750ns (21550 clock cycles) and accumulated latency 205220ns (41044 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346615ns: start-end pair with latency 107750ns (21550 clock cycles) and accumulated latency 205220ns (41044 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346615ns: start-end pair with latency 107750ns (21550 clock cycles) and accumulated latency 205220ns (41044 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346615ns: start-end pair with latency 107750ns (21550 clock cycles) and accumulated latency 205220ns (41044 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346615ns: start-end pair with latency 107750ns (21550 clock cycles) and accumulated latency 205220ns (41044 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346615ns: start-end pair with latency 107750ns (21550 clock cycles) and accumulated latency 205220ns (41044 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 346615ns: start-end pair with latency 107750ns (21550 clock cycles) and accumulated latency 205220ns (41044 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 347105ns
# [TB][mhartid 15 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 347105ns
# [TB][mhartid 23 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 347105ns
# [TB][mhartid 31 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 347105ns
# [TB][mhartid 39 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 347105ns
# [TB][mhartid 55 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 347105ns
# [TB][mhartid 63 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 347105ns
# [TB][mhartid 44 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 347145ns: start-end pair with latency 10245ns (2049 clock cycles) and accumulated latency 63690ns (12738 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 347265ns: start-end pair with latency 1160ns (232 clock cycles) and accumulated latency 63720ns (12744 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 347265ns: start-end pair with latency 1160ns (232 clock cycles) and accumulated latency 63720ns (12744 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 347265ns: start-end pair with latency 1160ns (232 clock cycles) and accumulated latency 63720ns (12744 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 347265ns: start-end pair with latency 1160ns (232 clock cycles) and accumulated latency 63720ns (12744 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 347265ns: start-end pair with latency 1160ns (232 clock cycles) and accumulated latency 63720ns (12744 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 347265ns: start-end pair with latency 1160ns (232 clock cycles) and accumulated latency 63720ns (12744 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 347265ns: start-end pair with latency 1160ns (232 clock cycles) and accumulated latency 63720ns (12744 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 347295ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 347325ns: start-end pair with latency 1930ns (386 clock cycles) and accumulated latency 91135ns (18227 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 347325ns: start-end pair with latency 1930ns (386 clock cycles) and accumulated latency 91135ns (18227 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 347325ns: start-end pair with latency 1930ns (386 clock cycles) and accumulated latency 91135ns (18227 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 347325ns: start-end pair with latency 1930ns (386 clock cycles) and accumulated latency 91135ns (18227 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 347325ns: start-end pair with latency 1930ns (386 clock cycles) and accumulated latency 91135ns (18227 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 347325ns: start-end pair with latency 1930ns (386 clock cycles) and accumulated latency 91135ns (18227 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 347325ns: start-end pair with latency 1930ns (386 clock cycles) and accumulated latency 91135ns (18227 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 347335ns: start-end pair with latency 830ns (166 clock cycles) and accumulated latency 36415ns (7283 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 347375ns: start-end pair with latency 19500ns (3900 clock cycles) and accumulated latency 90765ns (18153 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347450ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347450ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347450ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347450ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347450ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347450ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347450ns
# [TB][mhartid 44 - Tile (5, 4)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 347480ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347520ns
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 347520ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 37465ns (7493 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347520ns
# [TB][mhartid 13 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 347520ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 37465ns (7493 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347520ns
# [TB][mhartid 21 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 347520ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 37465ns (7493 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347520ns
# [TB][mhartid 29 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 347520ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 37465ns (7493 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347520ns
# [TB][mhartid 37 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 347520ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 37465ns (7493 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347520ns
# [TB][mhartid 53 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 347520ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 37465ns (7493 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 347520ns
# [TB][mhartid 61 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 347520ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 37465ns (7493 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 347525ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 347540ns
# [TB][mhartid 43 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 347550ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 347630ns
# [TB][mhartid 12 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 347630ns
# [TB][mhartid 20 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 347630ns
# [TB][mhartid 28 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 347630ns
# [TB][mhartid 36 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 347630ns
# [TB][mhartid 52 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 347630ns
# [TB][mhartid 60 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 347630ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347730ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347730ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347730ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347730ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347730ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347730ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 347730ns
# [TB][mhartid 45 - Tile (5, 5)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 347760ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 347845ns: start-end pair with latency 210ns (42 clock cycles) and accumulated latency 63930ns (12786 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 347845ns: start-end pair with latency 210ns (42 clock cycles) and accumulated latency 63930ns (12786 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 347845ns: start-end pair with latency 210ns (42 clock cycles) and accumulated latency 63930ns (12786 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 347845ns: start-end pair with latency 210ns (42 clock cycles) and accumulated latency 63930ns (12786 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 347845ns: start-end pair with latency 210ns (42 clock cycles) and accumulated latency 63930ns (12786 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 347845ns: start-end pair with latency 210ns (42 clock cycles) and accumulated latency 63930ns (12786 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 347845ns: start-end pair with latency 210ns (42 clock cycles) and accumulated latency 63930ns (12786 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 347850ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 347850ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 347850ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 347850ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 347850ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 347850ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 347850ns
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 347930ns
# [TB][mhartid 13 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 347930ns
# [TB][mhartid 21 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 347930ns
# [TB][mhartid 29 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 347930ns
# [TB][mhartid 37 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 347930ns
# [TB][mhartid 53 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 347930ns
# [TB][mhartid 61 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 347930ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 348040ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 348040ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 348040ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 348040ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 348040ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 348040ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 348040ns
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 348130ns: start-end pair with latency 195ns (39 clock cycles) and accumulated latency 37660ns (7532 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 348130ns: start-end pair with latency 195ns (39 clock cycles) and accumulated latency 37660ns (7532 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 348130ns: start-end pair with latency 195ns (39 clock cycles) and accumulated latency 37660ns (7532 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 348130ns: start-end pair with latency 195ns (39 clock cycles) and accumulated latency 37660ns (7532 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 348130ns: start-end pair with latency 195ns (39 clock cycles) and accumulated latency 37660ns (7532 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 348130ns: start-end pair with latency 195ns (39 clock cycles) and accumulated latency 37660ns (7532 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 348130ns: start-end pair with latency 195ns (39 clock cycles) and accumulated latency 37660ns (7532 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 348135ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 348135ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 348135ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 348135ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 348135ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 348135ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 348135ns
# [TB][mhartid 44 - Tile (5, 4)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 348250ns: start-end pair with latency 765ns (153 clock cycles) and accumulated latency 765ns (153 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348255ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 348345ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 348345ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 348345ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 348345ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 348345ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 348345ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 348345ns
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 348410ns: start-end pair with latency 114110ns (22822 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 348410ns: start-end pair with latency 114110ns (22822 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 348410ns: start-end pair with latency 114110ns (22822 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 348410ns: start-end pair with latency 114110ns (22822 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 348410ns: start-end pair with latency 114110ns (22822 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 348410ns: start-end pair with latency 114110ns (22822 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 348410ns: start-end pair with latency 114110ns (22822 clock cycles)
# [TB][PERF][mhartid 4 - Tile (0, 4)][CMI_PERF] Input communication sentinel accumulator state: 152875ns (30575 clock cycles)
# [TB][PERF][mhartid 12 - Tile (1, 4)][CMI_PERF] Input communication sentinel accumulator state: 152875ns (30575 clock cycles)
# [TB][PERF][mhartid 20 - Tile (2, 4)][CMI_PERF] Input communication sentinel accumulator state: 152875ns (30575 clock cycles)
# [TB][PERF][mhartid 28 - Tile (3, 4)][CMI_PERF] Input communication sentinel accumulator state: 152875ns (30575 clock cycles)
# [TB][PERF][mhartid 36 - Tile (4, 4)][CMI_PERF] Input communication sentinel accumulator state: 152875ns (30575 clock cycles)
# [TB][PERF][mhartid 52 - Tile (6, 4)][CMI_PERF] Input communication sentinel accumulator state: 152875ns (30575 clock cycles)
# [TB][PERF][mhartid 60 - Tile (7, 4)][CMI_PERF] Input communication sentinel accumulator state: 152875ns (30575 clock cycles)
# [TB][PERF][mhartid 4 - Tile (0, 4)][CMO_PERF] Output communication sentinel accumulator state: 770ns (154 clock cycles)
# [TB][PERF][mhartid 12 - Tile (1, 4)][CMO_PERF] Output communication sentinel accumulator state: 770ns (154 clock cycles)
# [TB][PERF][mhartid 20 - Tile (2, 4)][CMO_PERF] Output communication sentinel accumulator state: 770ns (154 clock cycles)
# [TB][PERF][mhartid 28 - Tile (3, 4)][CMO_PERF] Output communication sentinel accumulator state: 770ns (154 clock cycles)
# [TB][PERF][mhartid 36 - Tile (4, 4)][CMO_PERF] Output communication sentinel accumulator state: 770ns (154 clock cycles)
# [TB][PERF][mhartid 52 - Tile (6, 4)][CMO_PERF] Output communication sentinel accumulator state: 770ns (154 clock cycles)
# [TB][PERF][mhartid 60 - Tile (7, 4)][CMO_PERF] Output communication sentinel accumulator state: 770ns (154 clock cycles)
# [TB][PERF][mhartid 4 - Tile (0, 4)][CMP_PERF] Computation sentinel accumulator state: 10760ns (2152 clock cycles)
# [TB][PERF][mhartid 12 - Tile (1, 4)][CMP_PERF] Computation sentinel accumulator state: 10760ns (2152 clock cycles)
# [TB][PERF][mhartid 20 - Tile (2, 4)][CMP_PERF] Computation sentinel accumulator state: 10760ns (2152 clock cycles)
# [TB][PERF][mhartid 28 - Tile (3, 4)][CMP_PERF] Computation sentinel accumulator state: 10760ns (2152 clock cycles)
# [TB][PERF][mhartid 36 - Tile (4, 4)][CMP_PERF] Computation sentinel accumulator state: 10760ns (2152 clock cycles)
# [TB][PERF][mhartid 52 - Tile (6, 4)][CMP_PERF] Computation sentinel accumulator state: 10760ns (2152 clock cycles)
# [TB][PERF][mhartid 60 - Tile (7, 4)][CMP_PERF] Computation sentinel accumulator state: 10760ns (2152 clock cycles)
# [TB][PERF][mhartid 4 - Tile (0, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 63930ns (12786 clock cycles)
# [TB][PERF][mhartid 12 - Tile (1, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 63930ns (12786 clock cycles)
# [TB][PERF][mhartid 20 - Tile (2, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 63930ns (12786 clock cycles)
# [TB][PERF][mhartid 28 - Tile (3, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 63930ns (12786 clock cycles)
# [TB][PERF][mhartid 36 - Tile (4, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 63930ns (12786 clock cycles)
# [TB][PERF][mhartid 52 - Tile (6, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 63930ns (12786 clock cycles)
# [TB][PERF][mhartid 60 - Tile (7, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 63930ns (12786 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348615ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 206725ns (41345 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348615ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 206725ns (41345 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348615ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 206725ns (41345 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348615ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 206725ns (41345 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348615ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 206725ns (41345 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348615ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 206725ns (41345 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348615ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 206725ns (41345 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 348625ns: start-end pair with latency 860ns (172 clock cycles) and accumulated latency 860ns (172 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 348630ns
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 348750ns: start-end pair with latency 114450ns (22890 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 348750ns: start-end pair with latency 114450ns (22890 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 348750ns: start-end pair with latency 114450ns (22890 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 348750ns: start-end pair with latency 114450ns (22890 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 348750ns: start-end pair with latency 114450ns (22890 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 348750ns: start-end pair with latency 114450ns (22890 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 348750ns: start-end pair with latency 114450ns (22890 clock cycles)
# [TB][PERF][mhartid 5 - Tile (0, 5)][CMI_PERF] Input communication sentinel accumulator state: 170370ns (34074 clock cycles)
# [TB][PERF][mhartid 13 - Tile (1, 5)][CMI_PERF] Input communication sentinel accumulator state: 170370ns (34074 clock cycles)
# [TB][PERF][mhartid 21 - Tile (2, 5)][CMI_PERF] Input communication sentinel accumulator state: 170370ns (34074 clock cycles)
# [TB][PERF][mhartid 29 - Tile (3, 5)][CMI_PERF] Input communication sentinel accumulator state: 170370ns (34074 clock cycles)
# [TB][PERF][mhartid 37 - Tile (4, 5)][CMI_PERF] Input communication sentinel accumulator state: 170370ns (34074 clock cycles)
# [TB][PERF][mhartid 53 - Tile (6, 5)][CMI_PERF] Input communication sentinel accumulator state: 170370ns (34074 clock cycles)
# [TB][PERF][mhartid 61 - Tile (7, 5)][CMI_PERF] Input communication sentinel accumulator state: 170370ns (34074 clock cycles)
# [TB][PERF][mhartid 5 - Tile (0, 5)][CMO_PERF] Output communication sentinel accumulator state: 855ns (171 clock cycles)
# [TB][PERF][mhartid 13 - Tile (1, 5)][CMO_PERF] Output communication sentinel accumulator state: 855ns (171 clock cycles)
# [TB][PERF][mhartid 21 - Tile (2, 5)][CMO_PERF] Output communication sentinel accumulator state: 855ns (171 clock cycles)
# [TB][PERF][mhartid 29 - Tile (3, 5)][CMO_PERF] Output communication sentinel accumulator state: 855ns (171 clock cycles)
# [TB][PERF][mhartid 37 - Tile (4, 5)][CMO_PERF] Output communication sentinel accumulator state: 855ns (171 clock cycles)
# [TB][PERF][mhartid 53 - Tile (6, 5)][CMO_PERF] Output communication sentinel accumulator state: 855ns (171 clock cycles)
# [TB][PERF][mhartid 61 - Tile (7, 5)][CMO_PERF] Output communication sentinel accumulator state: 855ns (171 clock cycles)
# [TB][PERF][mhartid 5 - Tile (0, 5)][CMP_PERF] Computation sentinel accumulator state: 10780ns (2156 clock cycles)
# [TB][PERF][mhartid 13 - Tile (1, 5)][CMP_PERF] Computation sentinel accumulator state: 10780ns (2156 clock cycles)
# [TB][PERF][mhartid 21 - Tile (2, 5)][CMP_PERF] Computation sentinel accumulator state: 10780ns (2156 clock cycles)
# [TB][PERF][mhartid 29 - Tile (3, 5)][CMP_PERF] Computation sentinel accumulator state: 10780ns (2156 clock cycles)
# [TB][PERF][mhartid 37 - Tile (4, 5)][CMP_PERF] Computation sentinel accumulator state: 10780ns (2156 clock cycles)
# [TB][PERF][mhartid 53 - Tile (6, 5)][CMP_PERF] Computation sentinel accumulator state: 10780ns (2156 clock cycles)
# [TB][PERF][mhartid 61 - Tile (7, 5)][CMP_PERF] Computation sentinel accumulator state: 10780ns (2156 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348870ns
# [TB][mhartid 15 - Tile (1, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348870ns
# [TB][mhartid 23 - Tile (2, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348870ns
# [TB][mhartid 31 - Tile (3, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348870ns
# [TB][mhartid 39 - Tile (4, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348870ns
# [TB][mhartid 55 - Tile (6, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348870ns
# [TB][mhartid 63 - Tile (7, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 348870ns
# [TB][PERF][mhartid 5 - Tile (0, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 37660ns (7532 clock cycles)
# [TB][PERF][mhartid 13 - Tile (1, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 37660ns (7532 clock cycles)
# [TB][PERF][mhartid 21 - Tile (2, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 37660ns (7532 clock cycles)
# [TB][PERF][mhartid 29 - Tile (3, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 37660ns (7532 clock cycles)
# [TB][PERF][mhartid 37 - Tile (4, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 37660ns (7532 clock cycles)
# [TB][PERF][mhartid 53 - Tile (6, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 37660ns (7532 clock cycles)
# [TB][PERF][mhartid 61 - Tile (7, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 37660ns (7532 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 349430ns: start-end pair with latency 1170ns (234 clock cycles) and accumulated latency 64860ns (12972 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 349490ns: start-end pair with latency 1935ns (387 clock cycles) and accumulated latency 92700ns (18540 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349615ns
# [TB][mhartid 43 - Tile (5, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 349685ns
# [TB][mhartid 45 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 349685ns: start-end pair with latency 1050ns (210 clock cycles) and accumulated latency 37465ns (7493 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 349795ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 349895ns
# [TB][mhartid 44 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 349975ns: start-end pair with latency 175ns (35 clock cycles) and accumulated latency 65035ns (13007 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 349980ns
# [TB][mhartid 45 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 350095ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350170ns
# [TB][mhartid 6 - Tile (0, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350235ns: start-end pair with latency 10800ns (2160 clock cycles) and accumulated latency 10800ns (2160 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350235ns: start-end pair with latency 10800ns (2160 clock cycles) and accumulated latency 10800ns (2160 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350235ns: start-end pair with latency 10800ns (2160 clock cycles) and accumulated latency 10800ns (2160 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350235ns: start-end pair with latency 10800ns (2160 clock cycles) and accumulated latency 10800ns (2160 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350235ns: start-end pair with latency 10800ns (2160 clock cycles) and accumulated latency 10800ns (2160 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350235ns: start-end pair with latency 10800ns (2160 clock cycles) and accumulated latency 10800ns (2160 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 350235ns: start-end pair with latency 10800ns (2160 clock cycles) and accumulated latency 10800ns (2160 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350240ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350240ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350240ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350240ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350240ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350240ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350240ns
# [TB][mhartid 45 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 350295ns: start-end pair with latency 195ns (39 clock cycles) and accumulated latency 37660ns (7532 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 350300ns
# [TB][mhartid 47 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350465ns: start-end pair with latency 111570ns (22314 clock cycles) and accumulated latency 209095ns (41819 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 350510ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 350535ns: start-end pair with latency 116235ns (23247 clock cycles)
# [TB][PERF][mhartid 44 - Tile (5, 4)][CMI_PERF] Input communication sentinel accumulator state: 153940ns (30788 clock cycles)
# [TB][PERF][mhartid 44 - Tile (5, 4)][CMO_PERF] Output communication sentinel accumulator state: 765ns (153 clock cycles)
# [TB][PERF][mhartid 44 - Tile (5, 4)][CMP_PERF] Computation sentinel accumulator state: 10765ns (2153 clock cycles)
# [TB][PERF][mhartid 44 - Tile (5, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 65035ns (13007 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 350915ns: start-end pair with latency 116615ns (23323 clock cycles)
# [TB][PERF][mhartid 45 - Tile (5, 5)][CMI_PERF] Input communication sentinel accumulator state: 172550ns (34510 clock cycles)
# [TB][PERF][mhartid 45 - Tile (5, 5)][CMO_PERF] Output communication sentinel accumulator state: 860ns (172 clock cycles)
# [TB][PERF][mhartid 45 - Tile (5, 5)][CMP_PERF] Computation sentinel accumulator state: 10780ns (2156 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 350975ns
# [TB][PERF][mhartid 45 - Tile (5, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 37660ns (7532 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 352485ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 210600ns (42120 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 352740ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353030ns
# [TB][mhartid 14 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353030ns
# [TB][mhartid 22 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353030ns
# [TB][mhartid 30 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353030ns
# [TB][mhartid 38 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353030ns
# [TB][mhartid 54 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353030ns
# [TB][mhartid 62 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 353030ns
# [TB][mhartid 46 - Tile (5, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 353435ns: start-end pair with latency 10805ns (2161 clock cycles) and accumulated latency 10805ns (2161 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 353440ns
# [TB][mhartid 46 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 356230ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 358270ns: start-end pair with latency 10745ns (2149 clock cycles) and accumulated latency 21485ns (4297 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 358270ns: start-end pair with latency 10745ns (2149 clock cycles) and accumulated latency 21485ns (4297 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 358270ns: start-end pair with latency 10745ns (2149 clock cycles) and accumulated latency 21485ns (4297 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 358270ns: start-end pair with latency 10745ns (2149 clock cycles) and accumulated latency 21485ns (4297 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 358270ns: start-end pair with latency 10745ns (2149 clock cycles) and accumulated latency 21485ns (4297 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 358270ns: start-end pair with latency 10745ns (2149 clock cycles) and accumulated latency 21485ns (4297 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 358270ns: start-end pair with latency 10745ns (2149 clock cycles) and accumulated latency 21485ns (4297 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 358620ns
# [TB][mhartid 11 - Tile (1, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 358620ns
# [TB][mhartid 19 - Tile (2, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 358620ns
# [TB][mhartid 27 - Tile (3, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 358620ns
# [TB][mhartid 35 - Tile (4, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 358620ns
# [TB][mhartid 51 - Tile (6, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 358620ns
# [TB][mhartid 59 - Tile (7, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 358620ns
# [TB][mhartid 7 - Tile (0, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 359695ns: start-end pair with latency 10820ns (2164 clock cycles) and accumulated latency 10820ns (2164 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 359695ns: start-end pair with latency 10820ns (2164 clock cycles) and accumulated latency 10820ns (2164 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 359695ns: start-end pair with latency 10820ns (2164 clock cycles) and accumulated latency 10820ns (2164 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 359695ns: start-end pair with latency 10820ns (2164 clock cycles) and accumulated latency 10820ns (2164 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 359695ns: start-end pair with latency 10820ns (2164 clock cycles) and accumulated latency 10820ns (2164 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 359695ns: start-end pair with latency 10820ns (2164 clock cycles) and accumulated latency 10820ns (2164 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 359695ns: start-end pair with latency 10820ns (2164 clock cycles) and accumulated latency 10820ns (2164 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 359700ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 359700ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 359700ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 359700ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 359700ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 359700ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 359700ns
# [TB][mhartid 43 - Tile (5, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 360435ns: start-end pair with latency 10745ns (2149 clock cycles) and accumulated latency 21485ns (4297 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 360785ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362710ns
# [TB][mhartid 15 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362710ns
# [TB][mhartid 23 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362710ns
# [TB][mhartid 31 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362710ns
# [TB][mhartid 39 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362710ns
# [TB][mhartid 55 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362710ns
# [TB][mhartid 63 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 362710ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363460ns: start-end pair with latency 745ns (149 clock cycles) and accumulated latency 1725ns (345 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363460ns: start-end pair with latency 745ns (149 clock cycles) and accumulated latency 1725ns (345 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363460ns: start-end pair with latency 745ns (149 clock cycles) and accumulated latency 1725ns (345 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363460ns: start-end pair with latency 745ns (149 clock cycles) and accumulated latency 1725ns (345 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363460ns: start-end pair with latency 745ns (149 clock cycles) and accumulated latency 1725ns (345 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363460ns: start-end pair with latency 745ns (149 clock cycles) and accumulated latency 1725ns (345 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363460ns: start-end pair with latency 745ns (149 clock cycles) and accumulated latency 1725ns (345 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363490ns: start-end pair with latency 10455ns (2091 clock cycles) and accumulated latency 31050ns (6210 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363490ns: start-end pair with latency 10455ns (2091 clock cycles) and accumulated latency 31050ns (6210 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363490ns: start-end pair with latency 10455ns (2091 clock cycles) and accumulated latency 31050ns (6210 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363490ns: start-end pair with latency 10455ns (2091 clock cycles) and accumulated latency 31050ns (6210 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363490ns: start-end pair with latency 10455ns (2091 clock cycles) and accumulated latency 31050ns (6210 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363490ns: start-end pair with latency 10455ns (2091 clock cycles) and accumulated latency 31050ns (6210 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 363490ns: start-end pair with latency 10455ns (2091 clock cycles) and accumulated latency 31050ns (6210 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 363565ns: start-end pair with latency 10820ns (2164 clock cycles) and accumulated latency 10820ns (2164 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 363570ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363670ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363670ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363670ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363670ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363670ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363670ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363670ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363700ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363700ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363700ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363700ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363700ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363700ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 363700ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363710ns
# [TB][mhartid 14 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363710ns
# [TB][mhartid 22 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363710ns
# [TB][mhartid 30 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363710ns
# [TB][mhartid 38 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363710ns
# [TB][mhartid 54 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363710ns
# [TB][mhartid 62 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363710ns
# [TB][mhartid 7 - Tile (0, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363915ns
# [TB][mhartid 15 - Tile (1, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363915ns
# [TB][mhartid 23 - Tile (2, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363915ns
# [TB][mhartid 31 - Tile (3, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363915ns
# [TB][mhartid 39 - Tile (4, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363915ns
# [TB][mhartid 55 - Tile (6, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363915ns
# [TB][mhartid 63 - Tile (7, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 363915ns
# [TB][mhartid 7 - Tile (0, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 364920ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 1000ns (200 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 364920ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 1000ns (200 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 364920ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 1000ns (200 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 364920ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 1000ns (200 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 364920ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 1000ns (200 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 364920ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 1000ns (200 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 364920ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 1000ns (200 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364925ns
# [TB][mhartid 15 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364925ns
# [TB][mhartid 23 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364925ns
# [TB][mhartid 31 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364925ns
# [TB][mhartid 39 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364925ns
# [TB][mhartid 55 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364925ns
# [TB][mhartid 63 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 364925ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 365710ns: start-end pair with latency 1995ns (399 clock cycles) and accumulated latency 33045ns (6609 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 365710ns: start-end pair with latency 1995ns (399 clock cycles) and accumulated latency 33045ns (6609 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 365710ns: start-end pair with latency 1995ns (399 clock cycles) and accumulated latency 33045ns (6609 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 365710ns: start-end pair with latency 1995ns (399 clock cycles) and accumulated latency 33045ns (6609 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 365710ns: start-end pair with latency 1995ns (399 clock cycles) and accumulated latency 33045ns (6609 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 365710ns: start-end pair with latency 1995ns (399 clock cycles) and accumulated latency 33045ns (6609 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 365710ns: start-end pair with latency 1995ns (399 clock cycles) and accumulated latency 33045ns (6609 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 365925ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 2720ns (544 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 365925ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 2720ns (544 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 365925ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 2720ns (544 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 365925ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 2720ns (544 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 365925ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 2720ns (544 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 365925ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 2720ns (544 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 365925ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 2720ns (544 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 365935ns
# [TB][mhartid 14 - Tile (1, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 365935ns
# [TB][mhartid 22 - Tile (2, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 365935ns
# [TB][mhartid 30 - Tile (3, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 365935ns
# [TB][mhartid 38 - Tile (4, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 365935ns
# [TB][mhartid 54 - Tile (6, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 365935ns
# [TB][mhartid 62 - Tile (7, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 365935ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366195ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366195ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366195ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366195ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366195ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366195ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366195ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366435ns
# [TB][mhartid 15 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366435ns
# [TB][mhartid 23 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366435ns
# [TB][mhartid 31 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366435ns
# [TB][mhartid 39 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366435ns
# [TB][mhartid 55 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366435ns
# [TB][mhartid 63 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366435ns
# [TB][mhartid 47 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366580ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 366675ns: start-end pair with latency 235ns (47 clock cycles) and accumulated latency 2955ns (591 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 366675ns: start-end pair with latency 235ns (47 clock cycles) and accumulated latency 2955ns (591 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 366675ns: start-end pair with latency 235ns (47 clock cycles) and accumulated latency 2955ns (591 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 366675ns: start-end pair with latency 235ns (47 clock cycles) and accumulated latency 2955ns (591 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 366675ns: start-end pair with latency 235ns (47 clock cycles) and accumulated latency 2955ns (591 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 366675ns: start-end pair with latency 235ns (47 clock cycles) and accumulated latency 2955ns (591 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 366675ns: start-end pair with latency 235ns (47 clock cycles) and accumulated latency 2955ns (591 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 366680ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 366680ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 366680ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 366680ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 366680ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 366680ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 366680ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366930ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366930ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366930ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366930ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366930ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366930ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366930ns
# [TB][mhartid 47 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367330ns: start-end pair with latency 745ns (149 clock cycles) and accumulated latency 1725ns (345 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 367360ns: start-end pair with latency 11125ns (2225 clock cycles) and accumulated latency 31720ns (6344 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 367415ns: start-end pair with latency 132990ns (26598 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 367415ns: start-end pair with latency 132990ns (26598 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 367415ns: start-end pair with latency 132990ns (26598 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 367415ns: start-end pair with latency 132990ns (26598 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 367415ns: start-end pair with latency 132990ns (26598 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 367415ns: start-end pair with latency 132990ns (26598 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 367415ns: start-end pair with latency 132990ns (26598 clock cycles)
# [TB][PERF][mhartid 7 - Tile (0, 7)][CMI_PERF] Input communication sentinel accumulator state: 206725ns (41345 clock cycles)
# [TB][PERF][mhartid 15 - Tile (1, 7)][CMI_PERF] Input communication sentinel accumulator state: 206725ns (41345 clock cycles)
# [TB][PERF][mhartid 23 - Tile (2, 7)][CMI_PERF] Input communication sentinel accumulator state: 206725ns (41345 clock cycles)
# [TB][PERF][mhartid 31 - Tile (3, 7)][CMI_PERF] Input communication sentinel accumulator state: 206725ns (41345 clock cycles)
# [TB][PERF][mhartid 39 - Tile (4, 7)][CMI_PERF] Input communication sentinel accumulator state: 206725ns (41345 clock cycles)
# [TB][PERF][mhartid 55 - Tile (6, 7)][CMI_PERF] Input communication sentinel accumulator state: 206725ns (41345 clock cycles)
# [TB][PERF][mhartid 63 - Tile (7, 7)][CMI_PERF] Input communication sentinel accumulator state: 206725ns (41345 clock cycles)
# [TB][PERF][mhartid 7 - Tile (0, 7)][CMO_PERF] Output communication sentinel accumulator state: 1000ns (200 clock cycles)
# [TB][PERF][mhartid 15 - Tile (1, 7)][CMO_PERF] Output communication sentinel accumulator state: 1000ns (200 clock cycles)
# [TB][PERF][mhartid 23 - Tile (2, 7)][CMO_PERF] Output communication sentinel accumulator state: 1000ns (200 clock cycles)
# [TB][PERF][mhartid 31 - Tile (3, 7)][CMO_PERF] Output communication sentinel accumulator state: 1000ns (200 clock cycles)
# [TB][PERF][mhartid 39 - Tile (4, 7)][CMO_PERF] Output communication sentinel accumulator state: 1000ns (200 clock cycles)
# [TB][PERF][mhartid 55 - Tile (6, 7)][CMO_PERF] Output communication sentinel accumulator state: 1000ns (200 clock cycles)
# [TB][PERF][mhartid 63 - Tile (7, 7)][CMO_PERF] Output communication sentinel accumulator state: 1000ns (200 clock cycles)
# [TB][PERF][mhartid 7 - Tile (0, 7)][CMP_PERF] Computation sentinel accumulator state: 10820ns (2164 clock cycles)
# [TB][PERF][mhartid 15 - Tile (1, 7)][CMP_PERF] Computation sentinel accumulator state: 10820ns (2164 clock cycles)
# [TB][PERF][mhartid 23 - Tile (2, 7)][CMP_PERF] Computation sentinel accumulator state: 10820ns (2164 clock cycles)
# [TB][PERF][mhartid 31 - Tile (3, 7)][CMP_PERF] Computation sentinel accumulator state: 10820ns (2164 clock cycles)
# [TB][PERF][mhartid 39 - Tile (4, 7)][CMP_PERF] Computation sentinel accumulator state: 10820ns (2164 clock cycles)
# [TB][PERF][mhartid 55 - Tile (6, 7)][CMP_PERF] Computation sentinel accumulator state: 10820ns (2164 clock cycles)
# [TB][PERF][mhartid 63 - Tile (7, 7)][CMP_PERF] Computation sentinel accumulator state: 10820ns (2164 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 367540ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 367570ns
# [TB][mhartid 46 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367580ns
# [TB][PERF][mhartid 7 - Tile (0, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 2955ns (591 clock cycles)
# [TB][PERF][mhartid 15 - Tile (1, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 2955ns (591 clock cycles)
# [TB][PERF][mhartid 23 - Tile (2, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 2955ns (591 clock cycles)
# [TB][PERF][mhartid 31 - Tile (3, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 2955ns (591 clock cycles)
# [TB][PERF][mhartid 39 - Tile (4, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 2955ns (591 clock cycles)
# [TB][PERF][mhartid 55 - Tile (6, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 2955ns (591 clock cycles)
# [TB][PERF][mhartid 63 - Tile (7, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 2955ns (591 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 367785ns
# [TB][mhartid 47 - Tile (5, 7)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 368790ns: start-end pair with latency 1000ns (200 clock cycles) and accumulated latency 1000ns (200 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 368795ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 369220ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 32080ns (6416 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 369220ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 32080ns (6416 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 369220ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 32080ns (6416 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 369220ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 32080ns (6416 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 369220ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 32080ns (6416 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 369220ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 32080ns (6416 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 369220ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 32080ns (6416 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 369235ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 369235ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 369235ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 369235ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 369235ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 369235ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 369235ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 369250ns
# [TB][mhartid 11 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 369250ns
# [TB][mhartid 19 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 369250ns
# [TB][mhartid 27 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 369250ns
# [TB][mhartid 35 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 369250ns
# [TB][mhartid 51 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 369250ns
# [TB][mhartid 59 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 369250ns
# [TB][mhartid 46 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 369580ns: start-end pair with latency 1995ns (399 clock cycles) and accumulated latency 33715ns (6743 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 369795ns: start-end pair with latency 995ns (199 clock cycles) and accumulated latency 2720ns (544 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 369805ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 370065ns
# [TB][mhartid 47 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 370305ns
# [TB][mhartid 47 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 370545ns: start-end pair with latency 235ns (47 clock cycles) and accumulated latency 2955ns (591 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 370550ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 370800ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 371285ns: start-end pair with latency 136860ns (27372 clock cycles)
# [TB][PERF][mhartid 47 - Tile (5, 7)][CMI_PERF] Input communication sentinel accumulator state: 210600ns (42120 clock cycles)
# [TB][PERF][mhartid 47 - Tile (5, 7)][CMO_PERF] Output communication sentinel accumulator state: 1000ns (200 clock cycles)
# [TB][PERF][mhartid 47 - Tile (5, 7)][CMP_PERF] Computation sentinel accumulator state: 10820ns (2164 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 371385ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 32080ns (6416 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 371400ns
# [TB][mhartid 43 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 371415ns
# [TB][PERF][mhartid 47 - Tile (5, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 2955ns (591 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 376745ns: start-end pair with latency 10805ns (2161 clock cycles) and accumulated latency 21605ns (4321 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 376745ns: start-end pair with latency 10805ns (2161 clock cycles) and accumulated latency 21605ns (4321 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 376745ns: start-end pair with latency 10805ns (2161 clock cycles) and accumulated latency 21605ns (4321 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 376745ns: start-end pair with latency 10805ns (2161 clock cycles) and accumulated latency 21605ns (4321 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 376745ns: start-end pair with latency 10805ns (2161 clock cycles) and accumulated latency 21605ns (4321 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 376745ns: start-end pair with latency 10805ns (2161 clock cycles) and accumulated latency 21605ns (4321 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 376745ns: start-end pair with latency 10805ns (2161 clock cycles) and accumulated latency 21605ns (4321 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377225ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377225ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377225ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377225ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377225ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377225ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 377225ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377240ns
# [TB][mhartid 14 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377240ns
# [TB][mhartid 22 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377240ns
# [TB][mhartid 30 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377240ns
# [TB][mhartid 38 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377240ns
# [TB][mhartid 54 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377240ns
# [TB][mhartid 62 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 377240ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378190ns: start-end pair with latency 8935ns (1787 clock cycles) and accumulated latency 100070ns (20014 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378190ns: start-end pair with latency 8935ns (1787 clock cycles) and accumulated latency 100070ns (20014 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378190ns: start-end pair with latency 8935ns (1787 clock cycles) and accumulated latency 100070ns (20014 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378190ns: start-end pair with latency 8935ns (1787 clock cycles) and accumulated latency 100070ns (20014 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378190ns: start-end pair with latency 8935ns (1787 clock cycles) and accumulated latency 100070ns (20014 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378190ns: start-end pair with latency 8935ns (1787 clock cycles) and accumulated latency 100070ns (20014 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378190ns: start-end pair with latency 8935ns (1787 clock cycles) and accumulated latency 100070ns (20014 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378195ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378195ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378195ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378195ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378195ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378195ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378195ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378325ns: start-end pair with latency 35320ns (7064 clock cycles) and accumulated latency 189905ns (37981 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378325ns: start-end pair with latency 35320ns (7064 clock cycles) and accumulated latency 189905ns (37981 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378325ns: start-end pair with latency 35320ns (7064 clock cycles) and accumulated latency 189905ns (37981 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378325ns: start-end pair with latency 35320ns (7064 clock cycles) and accumulated latency 189905ns (37981 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378325ns: start-end pair with latency 35320ns (7064 clock cycles) and accumulated latency 189905ns (37981 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378325ns: start-end pair with latency 35320ns (7064 clock cycles) and accumulated latency 189905ns (37981 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378325ns: start-end pair with latency 35320ns (7064 clock cycles) and accumulated latency 189905ns (37981 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378330ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378330ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378330ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378330ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378330ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378330ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378330ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378340ns
# [TB][mhartid 8 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378340ns
# [TB][mhartid 16 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378340ns
# [TB][mhartid 24 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378340ns
# [TB][mhartid 32 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378340ns
# [TB][mhartid 48 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378340ns
# [TB][mhartid 56 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378340ns
# [TB][mhartid 3 - Tile (0, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378355ns
# [TB][mhartid 11 - Tile (1, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378355ns
# [TB][mhartid 19 - Tile (2, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378355ns
# [TB][mhartid 27 - Tile (3, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378355ns
# [TB][mhartid 35 - Tile (4, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378355ns
# [TB][mhartid 51 - Tile (6, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378355ns
# [TB][mhartid 59 - Tile (7, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378355ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378470ns: start-end pair with latency 1225ns (245 clock cycles) and accumulated latency 34270ns (6854 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378470ns: start-end pair with latency 1225ns (245 clock cycles) and accumulated latency 34270ns (6854 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378470ns: start-end pair with latency 1225ns (245 clock cycles) and accumulated latency 34270ns (6854 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378470ns: start-end pair with latency 1225ns (245 clock cycles) and accumulated latency 34270ns (6854 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378470ns: start-end pair with latency 1225ns (245 clock cycles) and accumulated latency 34270ns (6854 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378470ns: start-end pair with latency 1225ns (245 clock cycles) and accumulated latency 34270ns (6854 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 378470ns: start-end pair with latency 1225ns (245 clock cycles) and accumulated latency 34270ns (6854 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378475ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378475ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378475ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378475ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378475ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378475ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 378475ns
# [TB][mhartid 6 - Tile (0, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378695ns
# [TB][mhartid 14 - Tile (1, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378695ns
# [TB][mhartid 22 - Tile (2, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378695ns
# [TB][mhartid 30 - Tile (3, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378695ns
# [TB][mhartid 38 - Tile (4, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378695ns
# [TB][mhartid 54 - Tile (6, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378695ns
# [TB][mhartid 62 - Tile (7, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 378695ns
# [TB][mhartid 3 - Tile (0, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379075ns: start-end pair with latency 715ns (143 clock cycles) and accumulated latency 715ns (143 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379075ns: start-end pair with latency 715ns (143 clock cycles) and accumulated latency 715ns (143 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379075ns: start-end pair with latency 715ns (143 clock cycles) and accumulated latency 715ns (143 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379075ns: start-end pair with latency 715ns (143 clock cycles) and accumulated latency 715ns (143 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379075ns: start-end pair with latency 715ns (143 clock cycles) and accumulated latency 715ns (143 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379075ns: start-end pair with latency 715ns (143 clock cycles) and accumulated latency 715ns (143 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379075ns: start-end pair with latency 715ns (143 clock cycles) and accumulated latency 715ns (143 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379080ns
# [TB][mhartid 11 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379080ns
# [TB][mhartid 19 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379080ns
# [TB][mhartid 27 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379080ns
# [TB][mhartid 35 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379080ns
# [TB][mhartid 51 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379080ns
# [TB][mhartid 59 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379080ns
# [TB][mhartid 6 - Tile (0, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379650ns: start-end pair with latency 950ns (190 clock cycles) and accumulated latency 950ns (190 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379650ns: start-end pair with latency 950ns (190 clock cycles) and accumulated latency 950ns (190 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379650ns: start-end pair with latency 950ns (190 clock cycles) and accumulated latency 950ns (190 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379650ns: start-end pair with latency 950ns (190 clock cycles) and accumulated latency 950ns (190 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379650ns: start-end pair with latency 950ns (190 clock cycles) and accumulated latency 950ns (190 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379650ns: start-end pair with latency 950ns (190 clock cycles) and accumulated latency 950ns (190 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 379650ns: start-end pair with latency 950ns (190 clock cycles) and accumulated latency 950ns (190 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379655ns
# [TB][mhartid 14 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379655ns
# [TB][mhartid 22 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379655ns
# [TB][mhartid 30 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379655ns
# [TB][mhartid 38 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379655ns
# [TB][mhartid 54 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379655ns
# [TB][mhartid 62 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379655ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380025ns: start-end pair with latency 940ns (188 clock cycles) and accumulated latency 101010ns (20202 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380025ns: start-end pair with latency 940ns (188 clock cycles) and accumulated latency 101010ns (20202 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380025ns: start-end pair with latency 940ns (188 clock cycles) and accumulated latency 101010ns (20202 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380025ns: start-end pair with latency 940ns (188 clock cycles) and accumulated latency 101010ns (20202 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380025ns: start-end pair with latency 940ns (188 clock cycles) and accumulated latency 101010ns (20202 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380025ns: start-end pair with latency 940ns (188 clock cycles) and accumulated latency 101010ns (20202 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380025ns: start-end pair with latency 940ns (188 clock cycles) and accumulated latency 101010ns (20202 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 380045ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 380045ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 380045ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 380045ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 380045ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 380045ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 380045ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380245ns: start-end pair with latency 585ns (117 clock cycles) and accumulated latency 34855ns (6971 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380245ns: start-end pair with latency 585ns (117 clock cycles) and accumulated latency 34855ns (6971 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380245ns: start-end pair with latency 585ns (117 clock cycles) and accumulated latency 34855ns (6971 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380245ns: start-end pair with latency 585ns (117 clock cycles) and accumulated latency 34855ns (6971 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380245ns: start-end pair with latency 585ns (117 clock cycles) and accumulated latency 34855ns (6971 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380245ns: start-end pair with latency 585ns (117 clock cycles) and accumulated latency 34855ns (6971 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380245ns: start-end pair with latency 585ns (117 clock cycles) and accumulated latency 34855ns (6971 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 380265ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 380265ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 380265ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 380265ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 380265ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 380265ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 380265ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380295ns: start-end pair with latency 1950ns (390 clock cycles) and accumulated latency 191855ns (38371 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380295ns: start-end pair with latency 1950ns (390 clock cycles) and accumulated latency 191855ns (38371 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380295ns: start-end pair with latency 1950ns (390 clock cycles) and accumulated latency 191855ns (38371 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380295ns: start-end pair with latency 1950ns (390 clock cycles) and accumulated latency 191855ns (38371 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380295ns: start-end pair with latency 1950ns (390 clock cycles) and accumulated latency 191855ns (38371 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380295ns: start-end pair with latency 1950ns (390 clock cycles) and accumulated latency 191855ns (38371 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 380295ns: start-end pair with latency 1950ns (390 clock cycles) and accumulated latency 191855ns (38371 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 380300ns
# [TB][mhartid 8 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 380300ns
# [TB][mhartid 16 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 380300ns
# [TB][mhartid 24 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 380300ns
# [TB][mhartid 32 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 380300ns
# [TB][mhartid 48 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 380300ns
# [TB][mhartid 56 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 380300ns
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 380515ns: start-end pair with latency 146215ns (29243 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 380515ns: start-end pair with latency 146215ns (29243 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 380515ns: start-end pair with latency 146215ns (29243 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 380515ns: start-end pair with latency 146215ns (29243 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 380515ns: start-end pair with latency 146215ns (29243 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 380515ns: start-end pair with latency 146215ns (29243 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 380515ns: start-end pair with latency 146215ns (29243 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMI_PERF] Input communication sentinel accumulator state: 135465ns (27093 clock cycles)
# [TB][PERF][mhartid 11 - Tile (1, 3)][CMI_PERF] Input communication sentinel accumulator state: 135465ns (27093 clock cycles)
# [TB][PERF][mhartid 19 - Tile (2, 3)][CMI_PERF] Input communication sentinel accumulator state: 135465ns (27093 clock cycles)
# [TB][PERF][mhartid 27 - Tile (3, 3)][CMI_PERF] Input communication sentinel accumulator state: 135465ns (27093 clock cycles)
# [TB][PERF][mhartid 35 - Tile (4, 3)][CMI_PERF] Input communication sentinel accumulator state: 135465ns (27093 clock cycles)
# [TB][PERF][mhartid 51 - Tile (6, 3)][CMI_PERF] Input communication sentinel accumulator state: 135465ns (27093 clock cycles)
# [TB][PERF][mhartid 59 - Tile (7, 3)][CMI_PERF] Input communication sentinel accumulator state: 135465ns (27093 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMO_PERF] Output communication sentinel accumulator state: 715ns (143 clock cycles)
# [TB][PERF][mhartid 11 - Tile (1, 3)][CMO_PERF] Output communication sentinel accumulator state: 715ns (143 clock cycles)
# [TB][PERF][mhartid 19 - Tile (2, 3)][CMO_PERF] Output communication sentinel accumulator state: 715ns (143 clock cycles)
# [TB][PERF][mhartid 27 - Tile (3, 3)][CMO_PERF] Output communication sentinel accumulator state: 715ns (143 clock cycles)
# [TB][PERF][mhartid 35 - Tile (4, 3)][CMO_PERF] Output communication sentinel accumulator state: 715ns (143 clock cycles)
# [TB][PERF][mhartid 51 - Tile (6, 3)][CMO_PERF] Output communication sentinel accumulator state: 715ns (143 clock cycles)
# [TB][PERF][mhartid 59 - Tile (7, 3)][CMO_PERF] Output communication sentinel accumulator state: 715ns (143 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMP_PERF] Computation sentinel accumulator state: 32080ns (6416 clock cycles)
# [TB][PERF][mhartid 11 - Tile (1, 3)][CMP_PERF] Computation sentinel accumulator state: 32080ns (6416 clock cycles)
# [TB][PERF][mhartid 19 - Tile (2, 3)][CMP_PERF] Computation sentinel accumulator state: 32080ns (6416 clock cycles)
# [TB][PERF][mhartid 27 - Tile (3, 3)][CMP_PERF] Computation sentinel accumulator state: 32080ns (6416 clock cycles)
# [TB][PERF][mhartid 35 - Tile (4, 3)][CMP_PERF] Computation sentinel accumulator state: 32080ns (6416 clock cycles)
# [TB][PERF][mhartid 51 - Tile (6, 3)][CMP_PERF] Computation sentinel accumulator state: 32080ns (6416 clock cycles)
# [TB][PERF][mhartid 59 - Tile (7, 3)][CMP_PERF] Computation sentinel accumulator state: 32080ns (6416 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 380615ns: start-end pair with latency 10805ns (2161 clock cycles) and accumulated latency 21610ns (4322 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 101010ns (20202 clock cycles)
# [TB][PERF][mhartid 11 - Tile (1, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 101010ns (20202 clock cycles)
# [TB][PERF][mhartid 19 - Tile (2, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 101010ns (20202 clock cycles)
# [TB][PERF][mhartid 27 - Tile (3, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 101010ns (20202 clock cycles)
# [TB][PERF][mhartid 35 - Tile (4, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 101010ns (20202 clock cycles)
# [TB][PERF][mhartid 51 - Tile (6, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 101010ns (20202 clock cycles)
# [TB][PERF][mhartid 59 - Tile (7, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 101010ns (20202 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 380955ns: start-end pair with latency 146655ns (29331 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 380955ns: start-end pair with latency 146655ns (29331 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 380955ns: start-end pair with latency 146655ns (29331 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 380955ns: start-end pair with latency 146655ns (29331 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 380955ns: start-end pair with latency 146655ns (29331 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 380955ns: start-end pair with latency 146655ns (29331 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 380955ns: start-end pair with latency 146655ns (29331 clock cycles)
# [TB][PERF][mhartid 6 - Tile (0, 6)][CMI_PERF] Input communication sentinel accumulator state: 188135ns (37627 clock cycles)
# [TB][PERF][mhartid 14 - Tile (1, 6)][CMI_PERF] Input communication sentinel accumulator state: 188135ns (37627 clock cycles)
# [TB][PERF][mhartid 22 - Tile (2, 6)][CMI_PERF] Input communication sentinel accumulator state: 188135ns (37627 clock cycles)
# [TB][PERF][mhartid 30 - Tile (3, 6)][CMI_PERF] Input communication sentinel accumulator state: 188135ns (37627 clock cycles)
# [TB][PERF][mhartid 38 - Tile (4, 6)][CMI_PERF] Input communication sentinel accumulator state: 188135ns (37627 clock cycles)
# [TB][PERF][mhartid 54 - Tile (6, 6)][CMI_PERF] Input communication sentinel accumulator state: 188135ns (37627 clock cycles)
# [TB][PERF][mhartid 62 - Tile (7, 6)][CMI_PERF] Input communication sentinel accumulator state: 188135ns (37627 clock cycles)
# [TB][PERF][mhartid 6 - Tile (0, 6)][CMO_PERF] Output communication sentinel accumulator state: 950ns (190 clock cycles)
# [TB][PERF][mhartid 14 - Tile (1, 6)][CMO_PERF] Output communication sentinel accumulator state: 950ns (190 clock cycles)
# [TB][PERF][mhartid 22 - Tile (2, 6)][CMO_PERF] Output communication sentinel accumulator state: 950ns (190 clock cycles)
# [TB][PERF][mhartid 30 - Tile (3, 6)][CMO_PERF] Output communication sentinel accumulator state: 950ns (190 clock cycles)
# [TB][PERF][mhartid 38 - Tile (4, 6)][CMO_PERF] Output communication sentinel accumulator state: 950ns (190 clock cycles)
# [TB][PERF][mhartid 54 - Tile (6, 6)][CMO_PERF] Output communication sentinel accumulator state: 950ns (190 clock cycles)
# [TB][PERF][mhartid 62 - Tile (7, 6)][CMO_PERF] Output communication sentinel accumulator state: 950ns (190 clock cycles)
# [TB][PERF][mhartid 6 - Tile (0, 6)][CMP_PERF] Computation sentinel accumulator state: 21605ns (4321 clock cycles)
# [TB][PERF][mhartid 14 - Tile (1, 6)][CMP_PERF] Computation sentinel accumulator state: 21605ns (4321 clock cycles)
# [TB][PERF][mhartid 22 - Tile (2, 6)][CMP_PERF] Computation sentinel accumulator state: 21605ns (4321 clock cycles)
# [TB][PERF][mhartid 30 - Tile (3, 6)][CMP_PERF] Computation sentinel accumulator state: 21605ns (4321 clock cycles)
# [TB][PERF][mhartid 38 - Tile (4, 6)][CMP_PERF] Computation sentinel accumulator state: 21605ns (4321 clock cycles)
# [TB][PERF][mhartid 54 - Tile (6, 6)][CMP_PERF] Computation sentinel accumulator state: 21605ns (4321 clock cycles)
# [TB][PERF][mhartid 62 - Tile (7, 6)][CMP_PERF] Computation sentinel accumulator state: 21605ns (4321 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 381095ns
# [TB][mhartid 46 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 381110ns
# [TB][PERF][mhartid 6 - Tile (0, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 34855ns (6971 clock cycles)
# [TB][PERF][mhartid 14 - Tile (1, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 34855ns (6971 clock cycles)
# [TB][PERF][mhartid 22 - Tile (2, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 34855ns (6971 clock cycles)
# [TB][PERF][mhartid 30 - Tile (3, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 34855ns (6971 clock cycles)
# [TB][PERF][mhartid 38 - Tile (4, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 34855ns (6971 clock cycles)
# [TB][PERF][mhartid 54 - Tile (6, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 34855ns (6971 clock cycles)
# [TB][PERF][mhartid 62 - Tile (7, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 34855ns (6971 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382065ns: start-end pair with latency 10645ns (2129 clock cycles) and accumulated latency 103345ns (20669 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 382070ns
# [TB][mhartid 40 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382200ns: start-end pair with latency 39655ns (7931 clock cycles) and accumulated latency 195460ns (39092 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 382205ns
# [TB][mhartid 40 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 382215ns
# [TB][mhartid 43 - Tile (5, 3)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 382230ns
# [TB][mhartid 46 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 382345ns: start-end pair with latency 1230ns (246 clock cycles) and accumulated latency 34945ns (6989 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 382350ns
# [TB][mhartid 46 - Tile (5, 6)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 382570ns
# [TB][mhartid 43 - Tile (5, 3)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 382950ns: start-end pair with latency 715ns (143 clock cycles) and accumulated latency 715ns (143 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 382955ns
# [TB][mhartid 46 - Tile (5, 6)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 383525ns: start-end pair with latency 950ns (190 clock cycles) and accumulated latency 950ns (190 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 383530ns
# [TB][mhartid 43 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 383900ns: start-end pair with latency 940ns (188 clock cycles) and accumulated latency 104285ns (20857 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 383920ns
# [TB][mhartid 46 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 384120ns: start-end pair with latency 585ns (117 clock cycles) and accumulated latency 35530ns (7106 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 384140ns
# [TB][mhartid 40 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 384170ns: start-end pair with latency 1950ns (390 clock cycles) and accumulated latency 197410ns (39482 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 384175ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 384390ns: start-end pair with latency 150090ns (30018 clock cycles)
# [TB][PERF][mhartid 43 - Tile (5, 3)][CMI_PERF] Input communication sentinel accumulator state: 136120ns (27224 clock cycles)
# [TB][PERF][mhartid 43 - Tile (5, 3)][CMO_PERF] Output communication sentinel accumulator state: 715ns (143 clock cycles)
# [TB][PERF][mhartid 43 - Tile (5, 3)][CMP_PERF] Computation sentinel accumulator state: 32080ns (6416 clock cycles)
# [TB][PERF][mhartid 43 - Tile (5, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 104285ns (20857 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 384830ns: start-end pair with latency 150530ns (30106 clock cycles)
# [TB][PERF][mhartid 46 - Tile (5, 6)][CMI_PERF] Input communication sentinel accumulator state: 191285ns (38257 clock cycles)
# [TB][PERF][mhartid 46 - Tile (5, 6)][CMO_PERF] Output communication sentinel accumulator state: 950ns (190 clock cycles)
# [TB][PERF][mhartid 46 - Tile (5, 6)][CMP_PERF] Computation sentinel accumulator state: 21610ns (4322 clock cycles)
# [TB][PERF][mhartid 46 - Tile (5, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 35530ns (7106 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 390985ns: start-end pair with latency 10680ns (2136 clock cycles) and accumulated latency 42645ns (8529 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 390985ns: start-end pair with latency 10680ns (2136 clock cycles) and accumulated latency 42645ns (8529 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 390985ns: start-end pair with latency 10680ns (2136 clock cycles) and accumulated latency 42645ns (8529 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 390985ns: start-end pair with latency 10680ns (2136 clock cycles) and accumulated latency 42645ns (8529 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 390985ns: start-end pair with latency 10680ns (2136 clock cycles) and accumulated latency 42645ns (8529 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 390985ns: start-end pair with latency 10680ns (2136 clock cycles) and accumulated latency 42645ns (8529 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 390985ns: start-end pair with latency 10680ns (2136 clock cycles) and accumulated latency 42645ns (8529 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 390990ns
# [TB][mhartid 8 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 390990ns
# [TB][mhartid 16 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 390990ns
# [TB][mhartid 24 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 390990ns
# [TB][mhartid 32 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 390990ns
# [TB][mhartid 48 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 390990ns
# [TB][mhartid 56 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 390990ns
# [TB][mhartid 40 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 394860ns: start-end pair with latency 10680ns (2136 clock cycles) and accumulated latency 42640ns (8528 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 394865ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 401590ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 53240ns (10648 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 401590ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 53240ns (10648 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 401590ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 53240ns (10648 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 401590ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 53240ns (10648 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 401590ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 53240ns (10648 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 401590ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 53240ns (10648 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 401590ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 53240ns (10648 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 401605ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 401605ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 401605ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 401605ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 401605ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 401605ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 401605ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 401815ns
# [TB][mhartid 8 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 401815ns
# [TB][mhartid 16 - Tile (2, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 401815ns
# [TB][mhartid 24 - Tile (3, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 401815ns
# [TB][mhartid 32 - Tile (4, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 401815ns
# [TB][mhartid 48 - Tile (6, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 401815ns
# [TB][mhartid 56 - Tile (7, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 401815ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 402445ns: start-end pair with latency 625ns (125 clock cycles) and accumulated latency 625ns (125 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 402445ns: start-end pair with latency 625ns (125 clock cycles) and accumulated latency 625ns (125 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 402445ns: start-end pair with latency 625ns (125 clock cycles) and accumulated latency 625ns (125 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 402445ns: start-end pair with latency 625ns (125 clock cycles) and accumulated latency 625ns (125 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 402445ns: start-end pair with latency 625ns (125 clock cycles) and accumulated latency 625ns (125 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 402445ns: start-end pair with latency 625ns (125 clock cycles) and accumulated latency 625ns (125 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 402445ns: start-end pair with latency 625ns (125 clock cycles) and accumulated latency 625ns (125 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 402450ns: start-end pair with latency 168150ns (33630 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 402450ns: start-end pair with latency 168150ns (33630 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 402450ns: start-end pair with latency 168150ns (33630 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 402450ns: start-end pair with latency 168150ns (33630 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 402450ns: start-end pair with latency 168150ns (33630 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 402450ns: start-end pair with latency 168150ns (33630 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 402450ns: start-end pair with latency 168150ns (33630 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMI_PERF] Input communication sentinel accumulator state: 85115ns (17023 clock cycles)
# [TB][PERF][mhartid 8 - Tile (1, 0)][CMI_PERF] Input communication sentinel accumulator state: 85115ns (17023 clock cycles)
# [TB][PERF][mhartid 16 - Tile (2, 0)][CMI_PERF] Input communication sentinel accumulator state: 85115ns (17023 clock cycles)
# [TB][PERF][mhartid 24 - Tile (3, 0)][CMI_PERF] Input communication sentinel accumulator state: 85115ns (17023 clock cycles)
# [TB][PERF][mhartid 32 - Tile (4, 0)][CMI_PERF] Input communication sentinel accumulator state: 85115ns (17023 clock cycles)
# [TB][PERF][mhartid 48 - Tile (6, 0)][CMI_PERF] Input communication sentinel accumulator state: 85115ns (17023 clock cycles)
# [TB][PERF][mhartid 56 - Tile (7, 0)][CMI_PERF] Input communication sentinel accumulator state: 85115ns (17023 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMO_PERF] Output communication sentinel accumulator state: 625ns (125 clock cycles)
# [TB][PERF][mhartid 8 - Tile (1, 0)][CMO_PERF] Output communication sentinel accumulator state: 625ns (125 clock cycles)
# [TB][PERF][mhartid 16 - Tile (2, 0)][CMO_PERF] Output communication sentinel accumulator state: 625ns (125 clock cycles)
# [TB][PERF][mhartid 24 - Tile (3, 0)][CMO_PERF] Output communication sentinel accumulator state: 625ns (125 clock cycles)
# [TB][PERF][mhartid 32 - Tile (4, 0)][CMO_PERF] Output communication sentinel accumulator state: 625ns (125 clock cycles)
# [TB][PERF][mhartid 48 - Tile (6, 0)][CMO_PERF] Output communication sentinel accumulator state: 625ns (125 clock cycles)
# [TB][PERF][mhartid 56 - Tile (7, 0)][CMO_PERF] Output communication sentinel accumulator state: 625ns (125 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMP_PERF] Computation sentinel accumulator state: 53240ns (10648 clock cycles)
# [TB][PERF][mhartid 8 - Tile (1, 0)][CMP_PERF] Computation sentinel accumulator state: 53240ns (10648 clock cycles)
# [TB][PERF][mhartid 16 - Tile (2, 0)][CMP_PERF] Computation sentinel accumulator state: 53240ns (10648 clock cycles)
# [TB][PERF][mhartid 24 - Tile (3, 0)][CMP_PERF] Computation sentinel accumulator state: 53240ns (10648 clock cycles)
# [TB][PERF][mhartid 32 - Tile (4, 0)][CMP_PERF] Computation sentinel accumulator state: 53240ns (10648 clock cycles)
# [TB][PERF][mhartid 48 - Tile (6, 0)][CMP_PERF] Computation sentinel accumulator state: 53240ns (10648 clock cycles)
# [TB][PERF][mhartid 56 - Tile (7, 0)][CMP_PERF] Computation sentinel accumulator state: 53240ns (10648 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 191855ns (38371 clock cycles)
# [TB][PERF][mhartid 8 - Tile (1, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 191855ns (38371 clock cycles)
# [TB][PERF][mhartid 16 - Tile (2, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 191855ns (38371 clock cycles)
# [TB][PERF][mhartid 24 - Tile (3, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 191855ns (38371 clock cycles)
# [TB][PERF][mhartid 32 - Tile (4, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 191855ns (38371 clock cycles)
# [TB][PERF][mhartid 48 - Tile (6, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 191855ns (38371 clock cycles)
# [TB][PERF][mhartid 56 - Tile (7, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 191855ns (38371 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 405465ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 53235ns (10647 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 405480ns
# [TB][mhartid 40 - Tile (5, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 405690ns
# [TB][mhartid 40 - Tile (5, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 406330ns: start-end pair with latency 635ns (127 clock cycles) and accumulated latency 635ns (127 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 406335ns: start-end pair with latency 172035ns (34407 clock cycles)
# [TB][PERF][mhartid 40 - Tile (5, 0)][CMI_PERF] Input communication sentinel accumulator state: 83415ns (16683 clock cycles)
# [TB][PERF][mhartid 40 - Tile (5, 0)][CMO_PERF] Output communication sentinel accumulator state: 635ns (127 clock cycles)
# [TB][PERF][mhartid 40 - Tile (5, 0)][CMP_PERF] Computation sentinel accumulator state: 53235ns (10647 clock cycles)
# [TB][PERF][mhartid 40 - Tile (5, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 197410ns (39482 clock cycles)
# [mhartid 0] **ERROR**: Y[1](=0x5bed) != Z[1](=0x5bd8)
# [mhartid 0] **ERROR**: Y[2](=0x5bda) != Z[2](=0x5bc8)
# [mhartid 0] **ERROR**: Y[7](=0x5c09) != Z[7](=0x5bf3)
# [mhartid 0] **ERROR**: Y[8](=0x5be8) != Z[8](=0x5bd4)
# [mhartid 0] **ERROR**: Y[10](=0x5bc2) != Z[10](=0x5bb0)
# [mhartid 0] **ERROR**: Y[13](=0x5bb2) != Z[13](=0x5b9f)
# [mhartid 0] **ERROR**: Y[15](=0x5bed) != Z[15](=0x5bdb)
# [mhartid 0] **ERROR**: Y[17](=0x5bc7) != Z[17](=0x5bb5)
# [mhartid 0] **ERROR**: Y[23](=0x5c02) != Z[23](=0x5beb)
# [mhartid 0] **ERROR**: Y[24](=0x5bfe) != Z[24](=0x5beb)
# [mhartid 0] **ERROR**: Y[27](=0x5bcf) != Z[27](=0x5bb4)
# [mhartid 0] **ERROR**: Y[30](=0x5bf2) != Z[30](=0x5bd9)
# [mhartid 0] **ERROR**: Y[37](=0x5bc4) != Z[37](=0x5bb0)
# [mhartid 0] **ERROR**: Y[40](=0x5bf1) != Z[40](=0x5bdf)
# [mhartid 0] **ERROR**: Y[43](=0x5bb8) != Z[43](=0x5ba4)
# [mhartid 0] **ERROR**: Y[52](=0x5bf2) != Z[52](=0x5be0)
# [mhartid 0] **ERROR**: Y[53](=0x5bd1) != Z[53](=0x5bb7)
# [mhartid 0] **ERROR**: Y[60](=0x5bf9) != Z[60](=0x5be6)
# [mhartid 0] **ERROR**: Y[65](=0x5bd4) != Z[65](=0x5bbe)
# [mhartid 0] **ERROR**: Y[68](=0x5bf9) != Z[68](=0x5be5)
# [mhartid 0] **ERROR**: Y[70](=0x5bfe) != Z[70](=0x5beb)
# [mhartid 0] **ERROR**: Y[79](=0x5bf0) != Z[79](=0x5bda)
# [mhartid 0] **ERROR**: Y[83](=0x5bcf) != Z[83](=0x5bbc)
# [mhartid 0] **ERROR**: Y[93](=0x5bec) != Z[93](=0x5bd0)
# [mhartid 0] **ERROR**: Y[94](=0x5bd5) != Z[94](=0x5bbe)
# [mhartid 0] **ERROR**: Y[98](=0x5bd2) != Z[98](=0x5bbf)
# [mhartid 0] **ERROR**: Y[108](=0x5bc2) != Z[108](=0x5baa)
# [mhartid 0] **ERROR**: Y[110](=0x5bdb) != Z[110](=0x5bc3)
# [mhartid 0] **ERROR**: Y[112](=0x5bee) != Z[112](=0x5bdb)
# [mhartid 0] **ERROR**: Y[114](=0x5bc4) != Z[114](=0x5bb0)
# [mhartid 0] **ERROR**: Y[119](=0x5be3) != Z[119](=0x5bcb)
# [mhartid 0] **ERROR**: Y[122](=0x5be2) != Z[122](=0x5bd0)
# [mhartid 0] **ERROR**: Y[124](=0x5ba2) != Z[124](=0x5b8a)
# [mhartid 0] **ERROR**: Y[126](=0x5bbd) != Z[126](=0x5b9d)
# [mhartid 0] **ERROR**: Y[138](=0x5be9) != Z[138](=0x5bd7)
# [mhartid 0] **ERROR**: Y[140](=0x5bc1) != Z[140](=0x5ba2)
# [mhartid 0] **ERROR**: Y[143](=0x5bec) != Z[143](=0x5bd1)
# [mhartid 0] **ERROR**: Y[146](=0x5bc6) != Z[146](=0x5baf)
# [mhartid 0] **ERROR**: Y[149](=0x5bb8) != Z[149](=0x5ba2)
# [mhartid 0] **ERROR**: Y[150](=0x5bc0) != Z[150](=0x5bad)
# [mhartid 0] **ERROR**: Y[155](=0x5bf5) != Z[155](=0x5be0)
# [mhartid 0] **ERROR**: Y[157](=0x5bcf) != Z[157](=0x5bbd)
# [mhartid 0] **ERROR**: Y[161](=0x5ba6) != Z[161](=0x5b8e)
# [mhartid 0] **ERROR**: Y[166](=0x5bd7) != Z[166](=0x5bbd)
# [mhartid 0] **ERROR**: Y[169](=0x5bb2) != Z[169](=0x5b9c)
# [mhartid 0] **ERROR**: Y[172](=0x5bf6) != Z[172](=0x5be2)
# [mhartid 0] **ERROR**: Y[177](=0x5c00) != Z[177](=0x5be8)
# [mhartid 0] **ERROR**: Y[181](=0x5bda) != Z[181](=0x5bc8)
# [mhartid 0] **ERROR**: Y[185](=0x5be0) != Z[185](=0x5bcd)
# [mhartid 0] **ERROR**: Y[186](=0x5be5) != Z[186](=0x5bc9)
# [mhartid 0] **ERROR**: Y[197](=0x5bcd) != Z[197](=0x5bb9)
# [mhartid 0] **ERROR**: Y[208](=0x5bc2) != Z[208](=0x5bad)
# [mhartid 0] **ERROR**: Y[213](=0x5bbd) != Z[213](=0x5ba1)
# [mhartid 0] **ERROR**: Y[219](=0x5bbe) != Z[219](=0x5ba8)
# [mhartid 0] **ERROR**: Y[220](=0x5c04) != Z[220](=0x5be8)
# [mhartid 0] **ERROR**: Y[221](=0x5bb2) != Z[221](=0x5ba0)
# [mhartid 0] **ERROR**: Y[224](=0x5bd0) != Z[224](=0x5bba)
# [mhartid 0] **ERROR**: Y[231](=0x5bfc) != Z[231](=0x5be5)
# [mhartid 0] **ERROR**: Y[239](=0x5b76) != Z[239](=0x5b5e)
# [mhartid 0] **ERROR**: Y[244](=0x5bea) != Z[244](=0x5bd6)
# [mhartid 0] **ERROR**: Y[249](=0x5bce) != Z[249](=0x5bba)
# [mhartid 0] **ERROR**: Y[250](=0x5bcc) != Z[250](=0x5bb8)
# [mhartid 0] **ERROR**: Y[256](=0x5ba4) != Z[256](=0x5b85)
# [mhartid 0] **ERROR**: Y[267](=0x5bca) != Z[267](=0x5bb5)
# [mhartid 0] **ERROR**: Y[272](=0x5bdd) != Z[272](=0x5bcb)
# [mhartid 0] **ERROR**: Y[275](=0x5bc0) != Z[275](=0x5ba2)
# [mhartid 0] **ERROR**: Y[279](=0x5bf2) != Z[279](=0x5be0)
# [mhartid 0] **ERROR**: Y[289](=0x5bdf) != Z[289](=0x5bca)
# [mhartid 0] **ERROR**: Y[292](=0x5bb9) != Z[292](=0x5ba5)
# [mhartid 0] **ERROR**: Y[295](=0x5bce) != Z[295](=0x5bb9)
# [mhartid 0] **ERROR**: Y[297](=0x5bc2) != Z[297](=0x5bae)
# [mhartid 0] **ERROR**: Y[298](=0x5bfc) != Z[298](=0x5be2)
# [mhartid 0] **ERROR**: Y[303](=0x5bfd) != Z[303](=0x5be2)
# [mhartid 0] **ERROR**: Y[305](=0x5bf0) != Z[305](=0x5bdb)
# [mhartid 0] **ERROR**: Y[307](=0x5bf3) != Z[307](=0x5be0)
# [mhartid 0] **ERROR**: Y[312](=0x5bd2) != Z[312](=0x5bbd)
# [mhartid 0] **ERROR**: Y[316](=0x5bbf) != Z[316](=0x5ba4)
# [mhartid 0] **ERROR**: Y[321](=0x5bd2) != Z[321](=0x5bc0)
# [mhartid 0] **ERROR**: Y[323](=0x5be0) != Z[323](=0x5bcb)
# [mhartid 0] **ERROR**: Y[326](=0x5be4) != Z[326](=0x5bd1)
# [mhartid 0] **ERROR**: Y[327](=0x5c04) != Z[327](=0x5bf1)
# [mhartid 0] **ERROR**: Y[359](=0x5ba5) != Z[359](=0x5b89)
# [mhartid 0] **ERROR**: Y[367](=0x5bb1) != Z[367](=0x5b9b)
# [mhartid 0] **ERROR**: Y[371](=0x5bd0) != Z[371](=0x5bba)
# [mhartid 0] **ERROR**: Y[374](=0x5bff) != Z[374](=0x5beb)
# [mhartid 0] **ERROR**: Y[378](=0x5be2) != Z[378](=0x5bcb)
# [mhartid 0] **ERROR**: Y[379](=0x5c05) != Z[379](=0x5bf1)
# [mhartid 0] **ERROR**: Y[382](=0x5bab) != Z[382](=0x5b98)
# [mhartid 0] **ERROR**: Y[383](=0x5bf6) != Z[383](=0x5be0)
# [mhartid 0] **ERROR**: Y[386](=0x5beb) != Z[386](=0x5bd8)
# [mhartid 0] **ERROR**: Y[387](=0x5bd5) != Z[387](=0x5bc2)
# [mhartid 0] **ERROR**: Y[392](=0x5bcc) != Z[392](=0x5bb8)
# [mhartid 0] **ERROR**: Y[398](=0x5bbc) != Z[398](=0x5ba5)
# [mhartid 0] **ERROR**: Y[400](=0x5be5) != Z[400](=0x5bcc)
# [mhartid 0] **ERROR**: Y[407](=0x5be6) != Z[407](=0x5bcf)
# [mhartid 0] **ERROR**: Y[408](=0x5be3) != Z[408](=0x5bd0)
# [mhartid 0] **ERROR**: Y[409](=0x5bfa) != Z[409](=0x5be4)
# [mhartid 0] **ERROR**: Y[414](=0x5bdc) != Z[414](=0x5bc3)
# [mhartid 0] **ERROR**: Y[417](=0x5bbe) != Z[417](=0x5ba9)
# [mhartid 0] **ERROR**: Y[421](=0x5bcd) != Z[421](=0x5bb5)
# [mhartid 0] **ERROR**: Y[425](=0x5c00) != Z[425](=0x5bec)
# [mhartid 0] **ERROR**: Y[428](=0x5bf2) != Z[428](=0x5bda)
# [mhartid 0] **ERROR**: Y[429](=0x5bb0) != Z[429](=0x5b9e)
# [mhartid 0] **ERROR**: Y[433](=0x5bc6) != Z[433](=0x5bad)
# [mhartid 0] **ERROR**: Y[441](=0x5be6) != Z[441](=0x5bd2)
# [mhartid 0] **ERROR**: Y[444](=0x5bee) != Z[444](=0x5bd2)
# [mhartid 0] **ERROR**: Y[447](=0x5bf8) != Z[447](=0x5bdd)
# [mhartid 0] **ERROR**: Y[450](=0x5bd9) != Z[450](=0x5bc4)
# [mhartid 0] **ERROR**: Y[451](=0x5c01) != Z[451](=0x5beb)
# [mhartid 0] **ERROR**: Y[452](=0x5bee) != Z[452](=0x5bd9)
# [mhartid 0] **ERROR**: Y[454](=0x5bc4) != Z[454](=0x5bb0)
# [mhartid 0] **ERROR**: Y[460](=0x5bda) != Z[460](=0x5bc7)
# [mhartid 0] **ERROR**: Y[472](=0x5bf5) != Z[472](=0x5bdd)
# [mhartid 0] **ERROR**: Y[476](=0x5bfa) != Z[476](=0x5be4)
# [mhartid 0] **ERROR**: Y[484](=0x5bd2) != Z[484](=0x5bbe)
# [mhartid 0] **ERROR**: Y[487](=0x5bdb) != Z[487](=0x5bc3)
# [mhartid 0] **ERROR**: Y[488](=0x5bd6) != Z[488](=0x5bc4)
# [mhartid 0] **ERROR**: Y[489](=0x5bc5) != Z[489](=0x5bae)
# [mhartid 0] **ERROR**: Y[490](=0x5bac) != Z[490](=0x5b9a)
# [mhartid 0] **ERROR**: Y[493](=0x5bcc) != Z[493](=0x5bba)
# [mhartid 0] **ERROR**: Y[499](=0x5bb6) != Z[499](=0x5ba0)
# [mhartid 0] **ERROR**: Y[500](=0x5bba) != Z[500](=0x5ba5)
# [mhartid 0] **ERROR**: Y[507](=0x5bb5) != Z[507](=0x5ba2)
# [mhartid 0] **ERROR**: Y[512](=0x5bc5) != Z[512](=0x5bb1)
# [mhartid 0] **ERROR**: Y[513](=0x5bc9) != Z[513](=0x5bac)
# [mhartid 0] **ERROR**: Y[515](=0x5ba1) != Z[515](=0x5b8f)
# [mhartid 0] **ERROR**: Y[516](=0x5bf1) != Z[516](=0x5bd6)
# [mhartid 0] **ERROR**: Y[521](=0x5bf0) != Z[521](=0x5bd8)
# [mhartid 0] **ERROR**: Y[527](=0x5be7) != Z[527](=0x5bd5)
# [mhartid 0] **ERROR**: Y[529](=0x5bda) != Z[529](=0x5bc3)
# [mhartid 0] **ERROR**: Y[536](=0x5c02) != Z[536](=0x5bee)
# [mhartid 0] **ERROR**: Y[537](=0x5b86) != Z[537](=0x5b65)
# [mhartid 0] **ERROR**: Y[538](=0x5bdc) != Z[538](=0x5bc3)
# [mhartid 0] **ERROR**: Y[539](=0x5be5) != Z[539](=0x5bd3)
# [mhartid 0] **ERROR**: Y[540](=0x5bee) != Z[540](=0x5bdc)
# [mhartid 0] **ERROR**: Y[542](=0x5bae) != Z[542](=0x5b96)
# [mhartid 0] **ERROR**: Y[543](=0x5bc0) != Z[543](=0x5ba9)
# [mhartid 0] **ERROR**: Y[545](=0x5bf3) != Z[545](=0x5be0)
# [mhartid 0] **ERROR**: Y[546](=0x5bf3) != Z[546](=0x5bdb)
# [mhartid 0] **ERROR**: Y[547](=0x5bda) != Z[547](=0x5bc8)
# [mhartid 0] **ERROR**: Y[553](=0x5bb5) != Z[553](=0x5ba3)
# [mhartid 0] **ERROR**: Y[555](=0x5bc4) != Z[555](=0x5ba7)
# [mhartid 0] **ERROR**: Y[557](=0x5bba) != Z[557](=0x5ba3)
# [mhartid 0] **ERROR**: Y[563](=0x5bf8) != Z[563](=0x5be6)
# [mhartid 0] **ERROR**: Y[564](=0x5bc4) != Z[564](=0x5bac)
# [mhartid 0] **ERROR**: Y[565](=0x5be3) != Z[565](=0x5bce)
# [mhartid 0] **ERROR**: Y[566](=0x5bc7) != Z[566](=0x5bb4)
# [mhartid 0] **ERROR**: Y[572](=0x5bb2) != Z[572](=0x5b9e)
# [mhartid 0] **ERROR**: Y[576](=0x5be8) != Z[576](=0x5bd0)
# [mhartid 0] **ERROR**: Y[585](=0x5c04) != Z[585](=0x5bf0)
# [mhartid 0] **ERROR**: Y[588](=0x5bfa) != Z[588](=0x5bd6)
# [mhartid 0] **ERROR**: Y[590](=0x5bb6) != Z[590](=0x5ba3)
# [mhartid 0] **ERROR**: Y[593](=0x5bdc) != Z[593](=0x5bca)
# [mhartid 0] **ERROR**: Y[598](=0x5bc8) != Z[598](=0x5bb0)
# [mhartid 0] **ERROR**: Y[600](=0x5bb0) != Z[600](=0x5b9b)
# [mhartid 0] **ERROR**: Y[604](=0x5bfb) != Z[604](=0x5be5)
# [mhartid 0] **ERROR**: Y[611](=0x5be2) != Z[611](=0x5bca)
# [mhartid 0] **ERROR**: Y[621](=0x5bcb) != Z[621](=0x5bb0)
# [mhartid 0] **ERROR**: Y[622](=0x5be6) != Z[622](=0x5bce)
# [mhartid 0] **ERROR**: Y[634](=0x5bb8) != Z[634](=0x5ba6)
# [mhartid 0] **ERROR**: Y[636](=0x5be9) != Z[636](=0x5bd1)
# [mhartid 0] **ERROR**: Y[637](=0x5bff) != Z[637](=0x5be2)
# [mhartid 0] **ERROR**: Y[638](=0x5bd7) != Z[638](=0x5bc0)
# [mhartid 0] **ERROR**: Y[642](=0x5bf5) != Z[642](=0x5be0)
# [mhartid 0] **ERROR**: Y[648](=0x5bcc) != Z[648](=0x5bb7)
# [mhartid 0] **ERROR**: Y[649](=0x5c01) != Z[649](=0x5be3)
# [mhartid 0] **ERROR**: Y[650](=0x5bbb) != Z[650](=0x5ba7)
# [mhartid 0] **ERROR**: Y[654](=0x5c01) != Z[654](=0x5bee)
# [mhartid 0] **ERROR**: Y[664](=0x5bcc) != Z[664](=0x5bb2)
# [mhartid 0] **ERROR**: Y[668](=0x5bc8) != Z[668](=0x5bb6)
# [mhartid 0] **ERROR**: Y[669](=0x5be7) != Z[669](=0x5bd1)
# [mhartid 0] **ERROR**: Y[670](=0x5bf0) != Z[670](=0x5bdb)
# [mhartid 0] **ERROR**: Y[671](=0x5bf6) != Z[671](=0x5be4)
# [mhartid 0] **ERROR**: Y[678](=0x5b91) != Z[678](=0x5b7f)
# [mhartid 0] **ERROR**: Y[681](=0x5bec) != Z[681](=0x5bd0)
# [mhartid 0] **ERROR**: Y[683](=0x5ba4) != Z[683](=0x5b8e)
# [mhartid 0] **ERROR**: Y[693](=0x5bfd) != Z[693](=0x5be5)
# [mhartid 0] **ERROR**: Y[694](=0x5bfd) != Z[694](=0x5be3)
# [mhartid 0] **ERROR**: Y[697](=0x5bfc) != Z[697](=0x5be5)
# [mhartid 0] **ERROR**: Y[700](=0x5bd0) != Z[700](=0x5bbe)
# [mhartid 0] **ERROR**: Y[707](=0x5bc0) != Z[707](=0x5ba9)
# [mhartid 0] **ERROR**: Y[708](=0x5beb) != Z[708](=0x5bd7)
# [mhartid 0] **ERROR**: Y[709](=0x5bb2) != Z[709](=0x5b9f)
# [mhartid 0] **ERROR**: Y[712](=0x5c08) != Z[712](=0x5bf4)
# [mhartid 0] **ERROR**: Y[716](=0x5bfc) != Z[716](=0x5be0)
# [mhartid 0] **ERROR**: Y[720](=0x5bc7) != Z[720](=0x5bb5)
# [mhartid 0] **ERROR**: Y[724](=0x5bc7) != Z[724](=0x5bac)
# [mhartid 0] **ERROR**: Y[726](=0x5bd4) != Z[726](=0x5bb4)
# [mhartid 0] **ERROR**: Y[739](=0x5be0) != Z[739](=0x5bc9)
# [mhartid 0] **ERROR**: Y[741](=0x5bd7) != Z[741](=0x5bbe)
# [mhartid 0] **ERROR**: Y[742](=0x5bfa) != Z[742](=0x5be0)
# [mhartid 0] **ERROR**: Y[744](=0x5bd9) != Z[744](=0x5bc5)
# [mhartid 0] **ERROR**: Y[749](=0x5bf1) != Z[749](=0x5bdf)
# [mhartid 0] **ERROR**: Y[750](=0x5bd0) != Z[750](=0x5bbb)
# [mhartid 0] **ERROR**: Y[753](=0x5bf2) != Z[753](=0x5bd9)
# [mhartid 0] **ERROR**: Y[754](=0x5ba0) != Z[754](=0x5b8d)
# [mhartid 0] **ERROR**: Y[756](=0x5bf6) != Z[756](=0x5be1)
# [mhartid 0] **ERROR**: Y[759](=0x5bc3) != Z[759](=0x5bb1)
# [mhartid 0] **ERROR**: Y[762](=0x5bde) != Z[762](=0x5bcb)
# [mhartid 0] **ERROR**: Y[763](=0x5bce) != Z[763](=0x5bb1)
# [mhartid 0] **ERROR**: Y[764](=0x5bd6) != Z[764](=0x5bc4)
# [mhartid 0] **ERROR**: Y[766](=0x5c06) != Z[766](=0x5bf2)
# [mhartid 0] **ERROR**: Y[774](=0x5b94) != Z[774](=0x5b7e)
# [mhartid 0] **ERROR**: Y[781](=0x5ba7) != Z[781](=0x5b95)
# [mhartid 0] **ERROR**: Y[785](=0x5bc6) != Z[785](=0x5bb1)
# [mhartid 0] **ERROR**: Y[795](=0x5ba0) != Z[795](=0x5b8b)
# [mhartid 0] **ERROR**: Y[797](=0x5c01) != Z[797](=0x5bef)
# [mhartid 0] **ERROR**: Y[802](=0x5bcc) != Z[802](=0x5bba)
# [mhartid 0] **ERROR**: Y[803](=0x5bba) != Z[803](=0x5ba7)
# [mhartid 0] **ERROR**: Y[804](=0x5c02) != Z[804](=0x5bec)
# [mhartid 0] **ERROR**: Y[806](=0x5bca) != Z[806](=0x5bb7)
# [mhartid 0] **ERROR**: Y[808](=0x5bce) != Z[808](=0x5bb5)
# [mhartid 0] **ERROR**: Y[811](=0x5bd3) != Z[811](=0x5bc0)
# [mhartid 0] **ERROR**: Y[813](=0x5bd9) != Z[813](=0x5bc6)
# [mhartid 0] **ERROR**: Y[815](=0x5bd4) != Z[815](=0x5bbb)
# [mhartid 0] **ERROR**: Y[817](=0x5bd3) != Z[817](=0x5bbc)
# [mhartid 0] **ERROR**: Y[822](=0x5bdc) != Z[822](=0x5bca)
# [mhartid 0] **ERROR**: Y[827](=0x5bd7) != Z[827](=0x5bc5)
# [mhartid 0] **ERROR**: Y[829](=0x5bd8) != Z[829](=0x5bc3)
# [mhartid 0] **ERROR**: Y[830](=0x5bf0) != Z[830](=0x5bde)
# [mhartid 0] **ERROR**: Y[836](=0x5bfe) != Z[836](=0x5bec)
# [mhartid 0] **ERROR**: Y[837](=0x5bac) != Z[837](=0x5b99)
# [mhartid 0] **ERROR**: Y[838](=0x5bc7) != Z[838](=0x5bb3)
# [mhartid 0] **ERROR**: Y[842](=0x5bee) != Z[842](=0x5bdb)
# [mhartid 0] **ERROR**: Y[846](=0x5bef) != Z[846](=0x5bd3)
# [mhartid 0] **ERROR**: Y[851](=0x5bbf) != Z[851](=0x5bac)
# [mhartid 0] **ERROR**: Y[853](=0x5bda) != Z[853](=0x5bc8)
# [mhartid 0] **ERROR**: Y[859](=0x5c01) != Z[859](=0x5bed)
# [mhartid 0] **ERROR**: Y[861](=0x5c03) != Z[861](=0x5bf0)
# [mhartid 0] **ERROR**: Y[862](=0x5be1) != Z[862](=0x5bcd)
# [mhartid 0] **ERROR**: Y[865](=0x5beb) != Z[865](=0x5bd8)
# [mhartid 0] **ERROR**: Y[875](=0x5bef) != Z[875](=0x5bda)
# [mhartid 0] **ERROR**: Y[877](=0x5be3) != Z[877](=0x5bce)
# [mhartid 0] **ERROR**: Y[879](=0x5bc3) != Z[879](=0x5baf)
# [mhartid 0] **ERROR**: Y[881](=0x5bd9) != Z[881](=0x5bc4)
# [mhartid 0] **ERROR**: Y[884](=0x5ba9) != Z[884](=0x5b97)
# [mhartid 0] **ERROR**: Y[892](=0x5b9a) != Z[892](=0x5b85)
# [mhartid 0] **ERROR**: Y[894](=0x5c0d) != Z[894](=0x5bfb)
# [mhartid 0] **ERROR**: Y[896](=0x5bc1) != Z[896](=0x5bad)
# [mhartid 0] **ERROR**: Y[901](=0x5bb0) != Z[901](=0x5b9c)
# [mhartid 0] **ERROR**: Y[909](=0x5bde) != Z[909](=0x5bcb)
# [mhartid 0] **ERROR**: Y[918](=0x5be4) != Z[918](=0x5bce)
# [mhartid 0] **ERROR**: Y[923](=0x5bfa) != Z[923](=0x5bdb)
# [mhartid 0] **ERROR**: Y[927](=0x5bea) != Z[927](=0x5bd6)
# [mhartid 0] **ERROR**: Y[928](=0x5bea) != Z[928](=0x5bd7)
# [mhartid 0] **ERROR**: Y[930](=0x5bdd) != Z[930](=0x5bcb)
# [mhartid 0] **ERROR**: Y[940](=0x5bc7) != Z[940](=0x5bb3)
# [mhartid 0] **ERROR**: Y[943](=0x5bbd) != Z[943](=0x5ba8)
# [mhartid 0] **ERROR**: Y[945](=0x5bdc) != Z[945](=0x5bc9)
# [mhartid 0] **ERROR**: Y[951](=0x5ba0) != Z[951](=0x5b8a)
# [mhartid 0] **ERROR**: Y[958](=0x5bea) != Z[958](=0x5bd8)
# [mhartid 0] **ERROR**: Y[961](=0x5be2) != Z[961](=0x5bcf)
# [mhartid 0] **ERROR**: Y[971](=0x5bde) != Z[971](=0x5bcc)
# [mhartid 0] **ERROR**: Y[975](=0x5bd7) != Z[975](=0x5bc1)
# [mhartid 0] **ERROR**: Y[976](=0x5bf3) != Z[976](=0x5bdc)
# [mhartid 0] **ERROR**: Y[978](=0x5bf1) != Z[978](=0x5bdf)
# [mhartid 0] **ERROR**: Y[982](=0x5be9) != Z[982](=0x5bd7)
# [mhartid 0] **ERROR**: Y[986](=0x5be6) != Z[986](=0x5bd2)
# [mhartid 0] **ERROR**: Y[991](=0x5bd2) != Z[991](=0x5bc0)
# [mhartid 0] **ERROR**: Y[994](=0x5bb0) != Z[994](=0x5b94)
# [mhartid 0] **ERROR**: Y[995](=0x5bf3) != Z[995](=0x5be0)
# [mhartid 0] **ERROR**: Y[1003](=0x5bb4) != Z[1003](=0x5ba2)
# [mhartid 0] **ERROR**: Y[1005](=0x5bbe) != Z[1005](=0x5ba6)
# [mhartid 0] **ERROR**: Y[1007](=0x5ba8) != Z[1007](=0x5b8b)
# [mhartid 0] **ERROR**: Y[1009](=0x5bb8) != Z[1009](=0x5ba3)
# [mhartid 0] **ERROR**: Y[1015](=0x5bdd) != Z[1015](=0x5bc8)
# [mhartid 0] **ERROR**: Y[1018](=0x5b8f) != Z[1018](=0x5b7a)
# [mhartid 0] **ERROR**: Y[1019](=0x5bcf) != Z[1019](=0x5bb7)
# [mhartid 0] Finished test with 268 errors
# TILE[          0] ERRORS:  268
# ** Fatal: SIMULATION FINISHED WITH EXIT CODE: 1
#    Time: 7582030 ns  Scope: magia_tb File: /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/target/sim/src/mesh/magia_tb.sv Line: 50
# ** Note: $finish    : /scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA/target/sim/src/mesh/magia_tb.sv(50)
#    Time: 7582030 ns  Iteration: 0  Instance: /magia_tb
# End time: 08:26:01 on Nov 27,2025, Elapsed time: 14:21:56
# Errors: 1, Warnings: 64
make[1]: Leaving directory '/scratch2/visachi/magia_profiling/mesh_gemv_noc/k2_m1024_8x8/MAGIA'
