****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : Mcu
Version: M-2016.12-SP1
Date   : Sat May  7 18:28:15 2022
****************************************


  Startpoint: cpu/ins_register_reg[6]
               (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cpu/psw_reg[0]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  cpu/ins_register_reg[6]/CK (DFFRHQX8)                   0.00       2.00 r
  cpu/ins_register_reg[6]/Q (DFFRHQX8)                    0.17       2.17 r
  cpu/insdecoder/U274/Y (INVX4)                           0.11       2.28 f
  cpu/insdecoder/U747/Y (NAND2X2)                         0.17       2.45 r
  cpu/insdecoder/U237/Y (INVX4)                           0.12       2.56 f
  cpu/insdecoder/U188/Y (NAND3X8)                         0.10       2.66 r
  cpu/insdecoder/U675/Y (INVX4)                           0.10       2.76 f
  cpu/insdecoder/U54/Y (CLKAND2X2)                        0.19       2.95 f
  cpu/insdecoder/U193/Y (OAI21BX4)                        0.09       3.04 f
  cpu/insdecoder/U13/Y (BUFX20)                           0.05       3.09 f
  cpu/insdecoder/U22/Y (NOR2X8)                           0.15       3.24 r
  cpu/insdecoder/U229/Y (NOR2X4)                          0.10       3.33 f
  cpu/insdecoder/U492/Y (AOI211X4)                        0.13       3.46 r
  cpu/insdecoder/U101/Y (INVX4)                           0.07       3.53 f
  cpu/insdecoder/U190/Y (NOR4BBX4)                        0.17       3.70 r
  cpu/insdecoder/U233/Y (BUFX2)                           0.14       3.84 r
  cpu/insdecoder/U340/Y (NAND4X4)                         0.15       3.99 f
  cpu/insdecoder/U787/Y (NAND4BX2)                        0.18       4.17 f
  cpu/U20/Y (CLKBUFX20)                                   0.07       4.24 f
  cpu/U33/Y (INVX6)                                       0.08       4.32 r
  cpu/U54/Y (NOR3X6)                                      0.05       4.37 f
  cpu/U46/Y (CLKAND2X6)                                   0.24       4.61 f
  cpu/U34/Y (AOI221X4)                                    0.17       4.78 r
  cpu/U32/Y (INVX4)                                       0.04       4.82 f
  cpu/U31/Y (NAND2X2)                                     0.08       4.90 r
  cpu/U117/Y (AND2X2)                                     0.10       5.00 r
  cpu/U150/Y (NAND2X4)                                    0.16       5.16 f
  cpu/pro/alu/div_35/U36/Y (OR3X8)                        0.09       5.25 f
  cpu/pro/alu/div_35/U38/Y (NAND2BX8)                     0.08       5.33 f
  cpu/pro/alu/div_35/U37/Y (NOR3X8)                       0.14       5.47 r
  cpu/pro/alu/div_35/U39/Y (MX2X8)                        0.08       5.55 r
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4)
                                                          0.10       5.65 r
  cpu/pro/alu/div_35/U81/Y (INVX2)                        0.06       5.71 f
  cpu/pro/alu/div_35/U17/Y (NOR3X8)                       0.09       5.80 r
  cpu/pro/alu/div_35/U10/Y (BUFX14)                       0.05       5.86 r
  cpu/pro/alu/div_35/U49/Y (CLKMX2X2)                     0.19       6.05 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_5_2/CO (ADDFX4)
                                                          0.17       6.22 f
  cpu/pro/alu/div_35/U32/Y (NAND2BX4)                     0.06       6.28 r
  cpu/pro/alu/div_35/U24/Y (INVX6)                        0.06       6.34 f
  cpu/pro/alu/div_35/U6/Y (MX2X4)                         0.13       6.47 r
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX4)
                                                          0.10       6.58 r
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX4)
                                                          0.07       6.65 r
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4)
                                                          0.07       6.72 r
  cpu/pro/alu/div_35/U34/Y (NAND2BX2)                     0.08       6.80 f
  cpu/pro/alu/div_35/U25/Y (INVX6)                        0.14       6.94 r
  cpu/pro/alu/div_35/U20/Y (MX2X6)                        0.08       7.02 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_3_1/CO (ADDFX1)
                                                          0.17       7.19 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_3_2/CO (ADDFX1)
                                                          0.17       7.36 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4)
                                                          0.09       7.44 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_3_4/CO (ADDFX4)
                                                          0.10       7.55 f
  cpu/pro/alu/div_35/U83/Y (INVX2)                        0.08       7.63 r
  cpu/pro/alu/div_35/U19/Y (OR3X2)                        0.12       7.75 r
  cpu/pro/alu/div_35/U9/Y (INVX10)                        0.07       7.82 f
  cpu/pro/alu/div_35/U29/Y (MX2X2)                        0.19       8.00 r
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_2_2/CO (ADDFX1)
                                                          0.18       8.19 r
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX4)
                                                          0.08       8.26 r
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_2_4/CO (ADDFX4)
                                                          0.10       8.37 r
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_2_5/CO (ADDFX4)
                                                          0.11       8.48 r
  cpu/pro/alu/div_35/U35/Y (NAND2BX8)                     0.03       8.51 f
  cpu/pro/alu/div_35/U22/Y (INVX8)                        0.14       8.65 r
  cpu/pro/alu/div_35/U7/Y (MXI2X6)                        0.09       8.74 r
  cpu/pro/alu/div_35/U66/Y (INVX2)                        0.07       8.81 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX4)
                                                          0.11       8.92 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_1_2/CO (ADDFX4)
                                                          0.10       9.03 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4)
                                                          0.08       9.10 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_1_4/CO (ADDFX1)
                                                          0.14       9.24 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_1_5/CO (ADDFX1)
                                                          0.16       9.41 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_1_6/CO (ADDFX4)
                                                          0.12       9.53 f
  cpu/pro/alu/div_35/U12/Y (NAND2BX2)                     0.10       9.63 r
  cpu/pro/alu/div_35/U23/Y (INVX8)                        0.11       9.73 f
  cpu/pro/alu/div_35/U33/Y (MX2X6)                        0.09       9.82 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_0_1/CO (ADDFX1)
                                                          0.16       9.99 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_0_2/CO (ADDFX4)
                                                          0.12      10.11 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_0_3/CO (ADDFHX4)
                                                          0.08      10.19 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_0_4/CO (ADDFX1)
                                                          0.14      10.33 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_0_5/CO (ADDFX1)
                                                          0.16      10.49 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_0_6/CO (ADDFX1)
                                                          0.17      10.66 f
  cpu/pro/alu/div_35/u_div/u_fa_PartRem_0_0_7/CO (ADDFHX4)
                                                          0.09      10.75 f
  cpu/pro/alu/U37/Y (AOI221X4)                            0.12      10.86 r
  cpu/pro/alu/U12/Y (AND3X2)                              0.10      10.96 r
  cpu/pro/alu/U36/Y (OAI222X4)                            0.06      11.02 f
  cpu/pro/U13/Y (AO22X4)                                  0.08      11.10 f
  cpu/U45/Y (BUFX14)                                      0.06      11.16 f
  cpu/U148/Y (XNOR2X4)                                    0.06      11.22 f
  cpu/U218/Y (XOR2X8)                                     0.06      11.28 f
  cpu/U217/Y (XOR2X8)                                     0.06      11.33 f
  cpu/U51/Y (OAI222X4)                                    0.11      11.45 r
  cpu/psw_reg[0]/D (DFFRQX2)                              0.00      11.45 r
  data arrival time                                                 11.45

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock reconvergence pessimism                           0.00      12.00
  clock uncertainty                                      -0.50      11.50
  cpu/psw_reg[0]/CK (DFFRQX2)                                       11.50 r
  library setup time                                     -0.05      11.45
  data required time                                                11.45
  ------------------------------------------------------------------------------
  data required time                                                11.45
  data arrival time                                                -11.45
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
****************************************
Report : timing
	-path_type full
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : Mcu
Version: M-2016.12-SP1
Date   : Sat May  7 18:28:15 2022
****************************************


  Startpoint: Uart_ins/UartFiFo_ins/fifo_ram_ins/r_data_out_reg[0]
               (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: Uart_ins/UartFiFo_ins/r_data_reg[0]
               (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Uart_ins/UartFiFo_ins/fifo_ram_ins/r_data_out_reg[0]/CK (EDFFX2)
                                                          0.00       0.00 r
  Uart_ins/UartFiFo_ins/fifo_ram_ins/r_data_out_reg[0]/Q (EDFFX2)
                                                          0.10       0.10 f
  Uart_ins/UartFiFo_ins/r_data_reg[0]/D (DFFTRX2)         0.00       0.10 f
  data arrival time                                                  0.10

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock reconvergence pessimism                           0.00       0.00
  Uart_ins/UartFiFo_ins/r_data_reg[0]/CK (DFFTRX2)                   0.00 r
  library hold time                                      -0.03      -0.03
  data required time                                                -0.03
  ------------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.10
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.13


1
