GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\Nano4KProjects\nano4k_spi_nor_flash\src\nano4k_spi_flash.v'
Compiling module 'nano4k_spi_flash'("D:\Nano4KProjects\nano4k_spi_nor_flash\src\nano4k_spi_flash.v":8)
WARN  (EX3780) : Using initial value of 'numOfDmmyBytes' since it is never assigned("D:\Nano4KProjects\nano4k_spi_nor_flash\src\nano4k_spi_flash.v":231)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("D:\Nano4KProjects\nano4k_spi_nor_flash\src\nano4k_spi_flash.v":80)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("D:\Nano4KProjects\nano4k_spi_nor_flash\src\nano4k_spi_flash.v":97)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\Nano4KProjects\nano4k_spi_nor_flash\src\nano4k_spi_flash.v":153)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("D:\Nano4KProjects\nano4k_spi_nor_flash\src\nano4k_spi_flash.v":174)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("D:\Nano4KProjects\nano4k_spi_nor_flash\src\nano4k_spi_flash.v":175)
NOTE  (EX0101) : Current top module is "nano4k_spi_flash"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input reset_n is unused("D:\Nano4KProjects\nano4k_spi_nor_flash\src\nano4k_spi_flash.v":9)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\Nano4KProjects\nano4k_spi_nor_flash\impl\gwsynthesis\nano4k_spi_nor_flash.vg" completed
[100%] Generate report file "D:\Nano4KProjects\nano4k_spi_nor_flash\impl\gwsynthesis\nano4k_spi_nor_flash_syn.rpt.html" completed
GowinSynthesis finish
