Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Jul 22 23:57:21 2025
| Host         : Moss running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ArithmeticLogicUnit8Bit_timing_summary_routed.rpt -pb ArithmeticLogicUnit8Bit_timing_summary_routed.pb -rpx ArithmeticLogicUnit8Bit_timing_summary_routed.rpx -warn_on_violation
| Design       : ArithmeticLogicUnit8Bit
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (15)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.604        0.000                      0                  118        0.117        0.000                      0                  118        3.500        0.000                       0                    94  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.604        0.000                      0                  118        0.117        0.000                      0                  118        3.500        0.000                       0                    94  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.604ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.604ns  (required time - arrival time)
  Source:                 arithLogicUnit/opcodeIn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            arithLogicUnit/Cout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.083ns  (logic 1.937ns (23.963%)  route 6.146ns (76.037%))
  Logic Levels:           12  (LUT2=1 LUT4=1 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 14.357 - 10.000 ) 
    Source Clock Delay      (SCD):    4.873ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.754     4.873    arithLogicUnit/CLK
    SLICE_X37Y41         FDRE                                         r  arithLogicUnit/opcodeIn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456     5.329 r  arithLogicUnit/opcodeIn_reg[2]/Q
                         net (fo=39, routed)          0.803     6.132    arithLogicUnit/opcodeIn[2]
    SLICE_X36Y41         LUT6 (Prop_lut6_I1_O)        0.124     6.256 r  arithLogicUnit/F[1]_i_7/O
                         net (fo=4, routed)           0.454     6.710    arithLogicUnit/F[1]_i_7_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I1_O)        0.124     6.834 r  arithLogicUnit/F[2]_i_15/O
                         net (fo=4, routed)           0.606     7.440    arithLogicUnit/F[2]_i_15_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I3_O)        0.124     7.564 r  arithLogicUnit/F[3]_i_8/O
                         net (fo=1, routed)           0.788     8.352    arithLogicUnit/F[3]_i_8_n_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.124     8.476 r  arithLogicUnit/F[3]_i_6/O
                         net (fo=2, routed)           0.362     8.838    arithLogicUnit/C_2
    SLICE_X36Y40         LUT6 (Prop_lut6_I4_O)        0.124     8.962 r  arithLogicUnit/F[5]_i_8/O
                         net (fo=1, routed)           0.280     9.242    arithLogicUnit/F[5]_i_8_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.366 r  arithLogicUnit/F[5]_i_7/O
                         net (fo=1, routed)           0.425     9.791    arithLogicUnit/F[5]_i_7_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.915 r  arithLogicUnit/F[5]_i_6/O
                         net (fo=2, routed)           0.309    10.225    arithLogicUnit/C_4
    SLICE_X36Y40         LUT6 (Prop_lut6_I4_O)        0.124    10.349 r  arithLogicUnit/Cout_i_8/O
                         net (fo=2, routed)           0.586    10.935    arithLogicUnit/Cout_i_8_n_0
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.124    11.059 r  arithLogicUnit/Cout_i_5/O
                         net (fo=2, routed)           0.414    11.472    arithLogicUnit/C_5
    SLICE_X37Y41         LUT6 (Prop_lut6_I2_O)        0.124    11.596 r  arithLogicUnit/Cout_i_4/O
                         net (fo=2, routed)           0.313    11.910    arithLogicUnit/C_6
    SLICE_X38Y41         LUT6 (Prop_lut6_I4_O)        0.124    12.034 r  arithLogicUnit/Cout_i_3/O
                         net (fo=1, routed)           0.282    12.316    arithLogicUnit/Cout_i_3_n_0
    SLICE_X38Y41         LUT4 (Prop_lut4_I3_O)        0.117    12.433 r  arithLogicUnit/Cout_i_2/O
                         net (fo=1, routed)           0.524    12.956    arithLogicUnit/Cout_i_2_n_0
    SLICE_X38Y41         FDRE                                         r  arithLogicUnit/Cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809    10.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.577    14.357    arithLogicUnit/CLK
    SLICE_X38Y41         FDRE                                         r  arithLogicUnit/Cout_reg/C
                         clock pessimism              0.491    14.848    
                         clock uncertainty           -0.035    14.813    
    SLICE_X38Y41         FDRE (Setup_fdre_C_D)       -0.252    14.561    arithLogicUnit/Cout_reg
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                         -12.956    
  -------------------------------------------------------------------
                         slack                                  1.604    

Slack (MET) :             2.269ns  (required time - arrival time)
  Source:                 arithLogicUnit/opcodeIn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            arithLogicUnit/F_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.714ns  (logic 1.944ns (25.202%)  route 5.770ns (74.798%))
  Logic Levels:           12  (LUT2=1 LUT6=11)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns = ( 14.358 - 10.000 ) 
    Source Clock Delay      (SCD):    4.873ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.754     4.873    arithLogicUnit/CLK
    SLICE_X37Y41         FDRE                                         r  arithLogicUnit/opcodeIn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456     5.329 r  arithLogicUnit/opcodeIn_reg[2]/Q
                         net (fo=39, routed)          0.803     6.132    arithLogicUnit/opcodeIn[2]
    SLICE_X36Y41         LUT6 (Prop_lut6_I1_O)        0.124     6.256 r  arithLogicUnit/F[1]_i_7/O
                         net (fo=4, routed)           0.454     6.710    arithLogicUnit/F[1]_i_7_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I1_O)        0.124     6.834 r  arithLogicUnit/F[2]_i_15/O
                         net (fo=4, routed)           0.606     7.440    arithLogicUnit/F[2]_i_15_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I3_O)        0.124     7.564 r  arithLogicUnit/F[3]_i_8/O
                         net (fo=1, routed)           0.788     8.352    arithLogicUnit/F[3]_i_8_n_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.124     8.476 r  arithLogicUnit/F[3]_i_6/O
                         net (fo=2, routed)           0.362     8.838    arithLogicUnit/C_2
    SLICE_X36Y40         LUT6 (Prop_lut6_I4_O)        0.124     8.962 r  arithLogicUnit/F[5]_i_8/O
                         net (fo=1, routed)           0.280     9.242    arithLogicUnit/F[5]_i_8_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.366 r  arithLogicUnit/F[5]_i_7/O
                         net (fo=1, routed)           0.425     9.791    arithLogicUnit/F[5]_i_7_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.915 r  arithLogicUnit/F[5]_i_6/O
                         net (fo=2, routed)           0.309    10.225    arithLogicUnit/C_4
    SLICE_X36Y40         LUT6 (Prop_lut6_I4_O)        0.124    10.349 r  arithLogicUnit/Cout_i_8/O
                         net (fo=2, routed)           0.586    10.935    arithLogicUnit/Cout_i_8_n_0
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.124    11.059 r  arithLogicUnit/Cout_i_5/O
                         net (fo=2, routed)           0.414    11.472    arithLogicUnit/C_5
    SLICE_X37Y41         LUT6 (Prop_lut6_I2_O)        0.124    11.596 r  arithLogicUnit/Cout_i_4/O
                         net (fo=2, routed)           0.291    11.888    arithLogicUnit/C_6
    SLICE_X39Y41         LUT6 (Prop_lut6_I1_O)        0.124    12.012 r  arithLogicUnit/F[7]_i_4/O
                         net (fo=1, routed)           0.451    12.463    arithLogicUnit/F[7]_i_4_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I2_O)        0.124    12.587 r  arithLogicUnit/F[7]_i_1/O
                         net (fo=1, routed)           0.000    12.587    arithLogicUnit/F[7]_i_1_n_0
    SLICE_X42Y41         FDRE                                         r  arithLogicUnit/F_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809    10.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.578    14.358    arithLogicUnit/CLK
    SLICE_X42Y41         FDRE                                         r  arithLogicUnit/F_reg[7]/C
                         clock pessimism              0.454    14.812    
                         clock uncertainty           -0.035    14.777    
    SLICE_X42Y41         FDRE (Setup_fdre_C_D)        0.079    14.856    arithLogicUnit/F_reg[7]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -12.587    
  -------------------------------------------------------------------
                         slack                                  2.269    

Slack (MET) :             2.629ns  (required time - arrival time)
  Source:                 arithLogicUnit/opcodeIn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            arithLogicUnit/F_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 2.032ns (27.555%)  route 5.342ns (72.445%))
  Logic Levels:           12  (LUT2=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 14.357 - 10.000 ) 
    Source Clock Delay      (SCD):    4.873ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.754     4.873    arithLogicUnit/CLK
    SLICE_X37Y41         FDRE                                         r  arithLogicUnit/opcodeIn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456     5.329 r  arithLogicUnit/opcodeIn_reg[2]/Q
                         net (fo=39, routed)          0.803     6.132    arithLogicUnit/opcodeIn[2]
    SLICE_X36Y41         LUT6 (Prop_lut6_I1_O)        0.124     6.256 r  arithLogicUnit/F[1]_i_7/O
                         net (fo=4, routed)           0.454     6.710    arithLogicUnit/F[1]_i_7_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I1_O)        0.124     6.834 r  arithLogicUnit/F[2]_i_15/O
                         net (fo=4, routed)           0.606     7.440    arithLogicUnit/F[2]_i_15_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I3_O)        0.124     7.564 r  arithLogicUnit/F[3]_i_8/O
                         net (fo=1, routed)           0.788     8.352    arithLogicUnit/F[3]_i_8_n_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.124     8.476 r  arithLogicUnit/F[3]_i_6/O
                         net (fo=2, routed)           0.362     8.838    arithLogicUnit/C_2
    SLICE_X36Y40         LUT6 (Prop_lut6_I4_O)        0.124     8.962 r  arithLogicUnit/F[5]_i_8/O
                         net (fo=1, routed)           0.280     9.242    arithLogicUnit/F[5]_i_8_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.366 r  arithLogicUnit/F[5]_i_7/O
                         net (fo=1, routed)           0.425     9.791    arithLogicUnit/F[5]_i_7_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.915 r  arithLogicUnit/F[5]_i_6/O
                         net (fo=2, routed)           0.309    10.225    arithLogicUnit/C_4
    SLICE_X36Y40         LUT6 (Prop_lut6_I4_O)        0.124    10.349 r  arithLogicUnit/Cout_i_8/O
                         net (fo=2, routed)           0.586    10.935    arithLogicUnit/Cout_i_8_n_0
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.124    11.059 r  arithLogicUnit/Cout_i_5/O
                         net (fo=2, routed)           0.578    11.636    arithLogicUnit/C_5
    SLICE_X39Y42         LUT6 (Prop_lut6_I1_O)        0.124    11.760 r  arithLogicUnit/F[6]_i_4/O
                         net (fo=1, routed)           0.151    11.911    arithLogicUnit/F[6]_i_4_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I0_O)        0.124    12.035 r  arithLogicUnit/F[6]_i_2/O
                         net (fo=1, routed)           0.000    12.035    arithLogicUnit/slice6/F__11
    SLICE_X39Y42         MUXF7 (Prop_muxf7_I0_O)      0.212    12.247 r  arithLogicUnit/F_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    12.247    arithLogicUnit/F_reg[6]_i_1_n_0
    SLICE_X39Y42         FDRE                                         r  arithLogicUnit/F_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809    10.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.577    14.357    arithLogicUnit/CLK
    SLICE_X39Y42         FDRE                                         r  arithLogicUnit/F_reg[6]/C
                         clock pessimism              0.491    14.848    
                         clock uncertainty           -0.035    14.813    
    SLICE_X39Y42         FDRE (Setup_fdre_C_D)        0.064    14.877    arithLogicUnit/F_reg[6]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -12.247    
  -------------------------------------------------------------------
                         slack                                  2.629    

Slack (MET) :             3.684ns  (required time - arrival time)
  Source:                 arithLogicUnit/opcodeIn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            arithLogicUnit/F_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.368ns  (logic 1.781ns (27.966%)  route 4.587ns (72.034%))
  Logic Levels:           10  (LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 14.357 - 10.000 ) 
    Source Clock Delay      (SCD):    4.873ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.754     4.873    arithLogicUnit/CLK
    SLICE_X37Y41         FDRE                                         r  arithLogicUnit/opcodeIn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.456     5.329 r  arithLogicUnit/opcodeIn_reg[2]/Q
                         net (fo=39, routed)          0.803     6.132    arithLogicUnit/opcodeIn[2]
    SLICE_X36Y41         LUT6 (Prop_lut6_I1_O)        0.124     6.256 r  arithLogicUnit/F[1]_i_7/O
                         net (fo=4, routed)           0.454     6.710    arithLogicUnit/F[1]_i_7_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I1_O)        0.124     6.834 r  arithLogicUnit/F[2]_i_15/O
                         net (fo=4, routed)           0.606     7.440    arithLogicUnit/F[2]_i_15_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I3_O)        0.124     7.564 r  arithLogicUnit/F[3]_i_8/O
                         net (fo=1, routed)           0.788     8.352    arithLogicUnit/F[3]_i_8_n_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.124     8.476 r  arithLogicUnit/F[3]_i_6/O
                         net (fo=2, routed)           0.362     8.838    arithLogicUnit/C_2
    SLICE_X36Y40         LUT6 (Prop_lut6_I4_O)        0.124     8.962 r  arithLogicUnit/F[5]_i_8/O
                         net (fo=1, routed)           0.280     9.242    arithLogicUnit/F[5]_i_8_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.366 r  arithLogicUnit/F[5]_i_7/O
                         net (fo=1, routed)           0.425     9.791    arithLogicUnit/F[5]_i_7_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.915 r  arithLogicUnit/F[5]_i_6/O
                         net (fo=2, routed)           0.449    10.365    arithLogicUnit/C_4
    SLICE_X36Y41         LUT6 (Prop_lut6_I1_O)        0.124    10.489 r  arithLogicUnit/F[5]_i_4/O
                         net (fo=1, routed)           0.420    10.909    arithLogicUnit/F[5]_i_4_n_0
    SLICE_X38Y41         LUT5 (Prop_lut5_I0_O)        0.124    11.033 r  arithLogicUnit/F[5]_i_2/O
                         net (fo=1, routed)           0.000    11.033    arithLogicUnit/slice5/F__11
    SLICE_X38Y41         MUXF7 (Prop_muxf7_I0_O)      0.209    11.242 r  arithLogicUnit/F_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    11.242    arithLogicUnit/F_reg[5]_i_1_n_0
    SLICE_X38Y41         FDRE                                         r  arithLogicUnit/F_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809    10.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.577    14.357    arithLogicUnit/CLK
    SLICE_X38Y41         FDRE                                         r  arithLogicUnit/F_reg[5]/C
                         clock pessimism              0.491    14.848    
                         clock uncertainty           -0.035    14.813    
    SLICE_X38Y41         FDRE (Setup_fdre_C_D)        0.113    14.926    arithLogicUnit/F_reg[5]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -11.242    
  -------------------------------------------------------------------
                         slack                                  3.684    

Slack (MET) :             4.273ns  (required time - arrival time)
  Source:                 Breg/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            arithLogicUnit/F_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.733ns  (logic 2.556ns (44.580%)  route 3.177ns (55.420%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 14.356 - 10.000 ) 
    Source Clock Delay      (SCD):    4.872ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.753     4.872    Breg/CLK
    SLICE_X37Y39         FDRE                                         r  Breg/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.456     5.328 r  Breg/Q_reg[0]/Q
                         net (fo=12, routed)          1.005     6.333    Breg/Q[0]
    SLICE_X32Y40         LUT2 (Prop_lut2_I0_O)        0.150     6.483 r  Breg/F[2]_i_17/O
                         net (fo=2, routed)           0.520     7.003    Breg/A[0]
    SLICE_X33Y40         LUT6 (Prop_lut6_I0_O)        0.348     7.351 r  Breg/F[2]_i_12/O
                         net (fo=1, routed)           0.000     7.351    Breg/F[2]_i_12_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.703 r  Breg/F_reg[2]_i_6/O[3]
                         net (fo=2, routed)           0.606     8.309    Breg/F_reg[2]_i_6_n_4
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.306     8.615 r  Breg/F[6]_i_12/O
                         net (fo=1, routed)           0.000     8.615    Breg/F[6]_i_12_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.039 r  Breg/F_reg[6]_i_6/O[1]
                         net (fo=1, routed)           1.046    10.086    Areg/p_0_out[4]
    SLICE_X36Y39         LUT5 (Prop_lut5_I0_O)        0.303    10.389 r  Areg/F[4]_i_3/O
                         net (fo=1, routed)           0.000    10.389    arithLogicUnit/F__0[4]
    SLICE_X36Y39         MUXF7 (Prop_muxf7_I1_O)      0.217    10.606 r  arithLogicUnit/F_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    10.606    arithLogicUnit/F_reg[4]_i_1_n_0
    SLICE_X36Y39         FDRE                                         r  arithLogicUnit/F_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809    10.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.576    14.356    arithLogicUnit/CLK
    SLICE_X36Y39         FDRE                                         r  arithLogicUnit/F_reg[4]/C
                         clock pessimism              0.494    14.850    
                         clock uncertainty           -0.035    14.815    
    SLICE_X36Y39         FDRE (Setup_fdre_C_D)        0.064    14.879    arithLogicUnit/F_reg[4]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -10.606    
  -------------------------------------------------------------------
                         slack                                  4.273    

Slack (MET) :             4.948ns  (required time - arrival time)
  Source:                 Breg/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            arithLogicUnit/F_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 2.403ns (47.520%)  route 2.654ns (52.480%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 14.357 - 10.000 ) 
    Source Clock Delay      (SCD):    4.872ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.753     4.872    Breg/CLK
    SLICE_X37Y39         FDRE                                         r  Breg/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.456     5.328 r  Breg/Q_reg[0]/Q
                         net (fo=12, routed)          1.005     6.333    Breg/Q[0]
    SLICE_X32Y40         LUT2 (Prop_lut2_I0_O)        0.150     6.483 r  Breg/F[2]_i_17/O
                         net (fo=2, routed)           0.520     7.003    Breg/A[0]
    SLICE_X33Y40         LUT6 (Prop_lut6_I0_O)        0.348     7.351 r  Breg/F[2]_i_12/O
                         net (fo=1, routed)           0.000     7.351    Breg/F[2]_i_12_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.703 r  Breg/F_reg[2]_i_6/O[3]
                         net (fo=2, routed)           0.606     8.309    Breg/F_reg[2]_i_6_n_4
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.306     8.615 r  Breg/F[6]_i_12/O
                         net (fo=1, routed)           0.000     8.615    Breg/F[6]_i_12_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     8.862 r  Breg/F_reg[6]_i_6/O[0]
                         net (fo=1, routed)           0.523     9.385    Areg/p_0_out[3]
    SLICE_X37Y42         LUT5 (Prop_lut5_I0_O)        0.299     9.684 r  Areg/F[3]_i_3/O
                         net (fo=1, routed)           0.000     9.684    arithLogicUnit/F__0[3]
    SLICE_X37Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     9.929 r  arithLogicUnit/F_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.929    arithLogicUnit/F_reg[3]_i_1_n_0
    SLICE_X37Y42         FDRE                                         r  arithLogicUnit/F_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809    10.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.577    14.357    arithLogicUnit/CLK
    SLICE_X37Y42         FDRE                                         r  arithLogicUnit/F_reg[3]/C
                         clock pessimism              0.491    14.848    
                         clock uncertainty           -0.035    14.813    
    SLICE_X37Y42         FDRE (Setup_fdre_C_D)        0.064    14.877    arithLogicUnit/F_reg[3]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -9.929    
  -------------------------------------------------------------------
                         slack                                  4.948    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 Breg/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            arithLogicUnit/F_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.426ns  (logic 1.721ns (38.882%)  route 2.705ns (61.118%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns = ( 14.357 - 10.000 ) 
    Source Clock Delay      (SCD):    4.872ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.753     4.872    Breg/CLK
    SLICE_X37Y39         FDRE                                         r  Breg/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.456     5.328 r  Breg/Q_reg[0]/Q
                         net (fo=12, routed)          1.005     6.333    Breg/Q[0]
    SLICE_X32Y40         LUT2 (Prop_lut2_I0_O)        0.150     6.483 r  Breg/F[2]_i_17/O
                         net (fo=2, routed)           0.520     7.003    Breg/A[0]
    SLICE_X33Y40         LUT6 (Prop_lut6_I0_O)        0.348     7.351 r  Breg/F[2]_i_12/O
                         net (fo=1, routed)           0.000     7.351    Breg/F[2]_i_12_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     7.599 r  Breg/F_reg[2]_i_6/O[2]
                         net (fo=1, routed)           1.180     8.779    Areg/p_0_out[2]
    SLICE_X37Y42         LUT5 (Prop_lut5_I0_O)        0.302     9.081 r  Areg/F[2]_i_3/O
                         net (fo=1, routed)           0.000     9.081    arithLogicUnit/F__0[2]
    SLICE_X37Y42         MUXF7 (Prop_muxf7_I1_O)      0.217     9.298 r  arithLogicUnit/F_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.298    arithLogicUnit/F_reg[2]_i_1_n_0
    SLICE_X37Y42         FDRE                                         r  arithLogicUnit/F_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809    10.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.577    14.357    arithLogicUnit/CLK
    SLICE_X37Y42         FDRE                                         r  arithLogicUnit/F_reg[2]/C
                         clock pessimism              0.491    14.848    
                         clock uncertainty           -0.035    14.813    
    SLICE_X37Y42         FDRE (Setup_fdre_C_D)        0.064    14.877    arithLogicUnit/F_reg[2]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                          -9.298    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             6.282ns  (required time - arrival time)
  Source:                 sevseg/counter__0/fastCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sevseg/counter__0/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.890ns (24.122%)  route 2.800ns (75.878%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.359ns = ( 14.359 - 10.000 ) 
    Source Clock Delay      (SCD):    4.876ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.757     4.876    sevseg/counter__0/CLK
    SLICE_X42Y44         FDRE                                         r  sevseg/counter__0/fastCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.518     5.394 r  sevseg/counter__0/fastCount_reg[7]/Q
                         net (fo=2, routed)           1.171     6.566    sevseg/counter__0/fastCount_reg[7]
    SLICE_X43Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.690 r  sevseg/counter__0/counter[1]_i_4/O
                         net (fo=1, routed)           0.843     7.532    sevseg/counter__0/counter[1]_i_4_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.656 r  sevseg/counter__0/counter[1]_i_2/O
                         net (fo=2, routed)           0.786     8.442    sevseg/counter__0/counter[1]_i_2_n_0
    SLICE_X43Y44         LUT2 (Prop_lut2_I0_O)        0.124     8.566 r  sevseg/counter__0/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.566    sevseg/counter__0/counter[0]_i_1_n_0
    SLICE_X43Y44         FDRE                                         r  sevseg/counter__0/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809    10.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.579    14.359    sevseg/counter__0/CLK
    SLICE_X43Y44         FDRE                                         r  sevseg/counter__0/counter_reg[0]/C
                         clock pessimism              0.495    14.854    
                         clock uncertainty           -0.035    14.819    
    SLICE_X43Y44         FDRE (Setup_fdre_C_D)        0.029    14.848    sevseg/counter__0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.848    
                         arrival time                          -8.566    
  -------------------------------------------------------------------
                         slack                                  6.282    

Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 sevseg/counter__0/fastCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sevseg/counter__0/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.716ns  (logic 0.916ns (24.653%)  route 2.800ns (75.347%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.359ns = ( 14.359 - 10.000 ) 
    Source Clock Delay      (SCD):    4.876ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.757     4.876    sevseg/counter__0/CLK
    SLICE_X42Y44         FDRE                                         r  sevseg/counter__0/fastCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.518     5.394 r  sevseg/counter__0/fastCount_reg[7]/Q
                         net (fo=2, routed)           1.171     6.566    sevseg/counter__0/fastCount_reg[7]
    SLICE_X43Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.690 r  sevseg/counter__0/counter[1]_i_4/O
                         net (fo=1, routed)           0.843     7.532    sevseg/counter__0/counter[1]_i_4_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I5_O)        0.124     7.656 r  sevseg/counter__0/counter[1]_i_2/O
                         net (fo=2, routed)           0.786     8.442    sevseg/counter__0/counter[1]_i_2_n_0
    SLICE_X43Y44         LUT3 (Prop_lut3_I1_O)        0.150     8.592 r  sevseg/counter__0/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.592    sevseg/counter__0/counter[1]_i_1_n_0
    SLICE_X43Y44         FDRE                                         r  sevseg/counter__0/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809    10.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.579    14.359    sevseg/counter__0/CLK
    SLICE_X43Y44         FDRE                                         r  sevseg/counter__0/counter_reg[1]/C
                         clock pessimism              0.495    14.854    
                         clock uncertainty           -0.035    14.819    
    SLICE_X43Y44         FDRE (Setup_fdre_C_D)        0.075    14.894    sevseg/counter__0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.894    
                         arrival time                          -8.592    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.458ns  (required time - arrival time)
  Source:                 clockDiv/cntr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            pushToA/pushReg1/btnOut_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.704ns (21.744%)  route 2.534ns (78.256%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns = ( 14.356 - 10.000 ) 
    Source Clock Delay      (SCD):    4.874ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.755     4.874    clockDiv/CLK
    SLICE_X40Y40         FDRE                                         r  clockDiv/cntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.456     5.330 r  clockDiv/cntr_reg[9]/Q
                         net (fo=2, routed)           1.113     6.443    clockDiv/cntr_reg[9]
    SLICE_X41Y40         LUT6 (Prop_lut6_I1_O)        0.124     6.567 r  clockDiv/btnOut_i_4/O
                         net (fo=4, routed)           1.043     7.610    clockDiv/btnOut_i_4_n_0
    SLICE_X39Y39         LUT4 (Prop_lut4_I2_O)        0.124     7.734 r  clockDiv/btnOut_i_1/O
                         net (fo=3, routed)           0.378     8.112    pushToA/pushReg1/btnOut_reg_0
    SLICE_X39Y39         FDRE                                         r  pushToA/pushReg1/btnOut_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809    10.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.576    14.356    pushToA/pushReg1/CLK
    SLICE_X39Y39         FDRE                                         r  pushToA/pushReg1/btnOut_reg/C
                         clock pessimism              0.454    14.810    
                         clock uncertainty           -0.035    14.775    
    SLICE_X39Y39         FDRE (Setup_fdre_C_CE)      -0.205    14.570    pushToA/pushReg1/btnOut_reg
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.112    
  -------------------------------------------------------------------
                         slack                                  6.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 pushToEn/pushReg1/btnOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            pushToEn/pushReg2/btnOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.590     1.414    pushToEn/pushReg1/CLK
    SLICE_X39Y39         FDRE                                         r  pushToEn/pushReg1/btnOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141     1.555 r  pushToEn/pushReg1/btnOut_reg/Q
                         net (fo=3, routed)           0.065     1.620    clockDiv/pushOut1_2
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.045     1.665 r  clockDiv/btnOut_i_1__2/O
                         net (fo=1, routed)           0.000     1.665    pushToEn/pushReg2/btnOut_reg_1
    SLICE_X38Y39         FDRE                                         r  pushToEn/pushReg2/btnOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.859     1.931    pushToEn/pushReg2/CLK
    SLICE_X38Y39         FDRE                                         r  pushToEn/pushReg2/btnOut_reg/C
                         clock pessimism             -0.504     1.427    
    SLICE_X38Y39         FDRE (Hold_fdre_C_D)         0.121     1.548    pushToEn/pushReg2/btnOut_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Breg/Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            arithLogicUnit/Bin_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.164ns (63.507%)  route 0.094ns (36.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.905ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.564     1.388    Breg/CLK
    SLICE_X34Y41         FDRE                                         r  Breg/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.164     1.552 r  Breg/Q_reg[6]/Q
                         net (fo=4, routed)           0.094     1.646    arithLogicUnit/D[6]
    SLICE_X35Y41         FDRE                                         r  arithLogicUnit/Bin_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.833     1.905    arithLogicUnit/CLK
    SLICE_X35Y41         FDRE                                         r  arithLogicUnit/Bin_reg[6]/C
                         clock pessimism             -0.504     1.401    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.057     1.458    arithLogicUnit/Bin_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Breg/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            arithLogicUnit/Bin_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.636%)  route 0.132ns (48.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.591     1.415    Breg/CLK
    SLICE_X37Y40         FDRE                                         r  Breg/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.556 r  Breg/Q_reg[3]/Q
                         net (fo=9, routed)           0.132     1.688    arithLogicUnit/D[3]
    SLICE_X36Y41         FDRE                                         r  arithLogicUnit/Bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.860     1.932    arithLogicUnit/CLK
    SLICE_X36Y41         FDRE                                         r  arithLogicUnit/Bin_reg[3]/C
                         clock pessimism             -0.501     1.431    
    SLICE_X36Y41         FDRE (Hold_fdre_C_D)         0.066     1.497    arithLogicUnit/Bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 pushToB/pushReg1/btnOut_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            pushToB/pushReg2/btnOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.159%)  route 0.151ns (44.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.590     1.414    pushToB/pushReg1/CLK
    SLICE_X39Y39         FDRE                                         r  pushToB/pushReg1/btnOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141     1.555 r  pushToB/pushReg1/btnOut_reg/Q
                         net (fo=2, routed)           0.151     1.706    clockDiv/pushOut1_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.045     1.751 r  clockDiv/btnOut_i_1__1/O
                         net (fo=1, routed)           0.000     1.751    pushToB/pushReg2/btnOut_reg_0
    SLICE_X38Y39         FDRE                                         r  pushToB/pushReg2/btnOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.859     1.931    pushToB/pushReg2/CLK
    SLICE_X38Y39         FDRE                                         r  pushToB/pushReg2/btnOut_reg/C
                         clock pessimism             -0.504     1.427    
    SLICE_X38Y39         FDRE (Hold_fdre_C_D)         0.120     1.547    pushToB/pushReg2/btnOut_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Breg/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            arithLogicUnit/Bin_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (54.971%)  route 0.134ns (45.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.564     1.388    Breg/CLK
    SLICE_X34Y40         FDRE                                         r  Breg/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDRE (Prop_fdre_C_Q)         0.164     1.552 r  Breg/Q_reg[4]/Q
                         net (fo=7, routed)           0.134     1.686    arithLogicUnit/D[4]
    SLICE_X35Y39         FDRE                                         r  arithLogicUnit/Bin_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.832     1.904    arithLogicUnit/CLK
    SLICE_X35Y39         FDRE                                         r  arithLogicUnit/Bin_reg[4]/C
                         clock pessimism             -0.501     1.403    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.070     1.473    arithLogicUnit/Bin_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Areg/Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            arithLogicUnit/Ain_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.504%)  route 0.183ns (56.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.591     1.415    Areg/CLK
    SLICE_X36Y40         FDRE                                         r  Areg/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.556 r  Areg/Q_reg[1]/Q
                         net (fo=16, routed)          0.183     1.739    arithLogicUnit/Ain_reg[7]_0[1]
    SLICE_X39Y40         FDRE                                         r  arithLogicUnit/Ain_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.860     1.932    arithLogicUnit/CLK
    SLICE_X39Y40         FDRE                                         r  arithLogicUnit/Ain_reg[1]/C
                         clock pessimism             -0.501     1.431    
    SLICE_X39Y40         FDRE (Hold_fdre_C_D)         0.070     1.501    arithLogicUnit/Ain_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Breg/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            arithLogicUnit/Bin_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.884%)  route 0.196ns (58.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.591     1.415    Breg/CLK
    SLICE_X37Y40         FDRE                                         r  Breg/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.556 r  Breg/Q_reg[2]/Q
                         net (fo=8, routed)           0.196     1.752    arithLogicUnit/D[2]
    SLICE_X37Y41         FDRE                                         r  arithLogicUnit/Bin_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.860     1.932    arithLogicUnit/CLK
    SLICE_X37Y41         FDRE                                         r  arithLogicUnit/Bin_reg[2]/C
                         clock pessimism             -0.501     1.431    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.070     1.501    arithLogicUnit/Bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 Areg/Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            arithLogicUnit/Ain_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.681%)  route 0.146ns (53.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.591     1.415    Areg/CLK
    SLICE_X36Y40         FDRE                                         r  Areg/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.128     1.543 r  Areg/Q_reg[5]/Q
                         net (fo=8, routed)           0.146     1.689    arithLogicUnit/Ain_reg[7]_0[5]
    SLICE_X38Y40         FDRE                                         r  arithLogicUnit/Ain_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.860     1.932    arithLogicUnit/CLK
    SLICE_X38Y40         FDRE                                         r  arithLogicUnit/Ain_reg[5]/C
                         clock pessimism             -0.501     1.431    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)        -0.002     1.429    arithLogicUnit/Ain_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sevseg/counter__0/fastCount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sevseg/counter__0/fastCount_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.594     1.418    sevseg/counter__0/CLK
    SLICE_X42Y46         FDRE                                         r  sevseg/counter__0/fastCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164     1.582 r  sevseg/counter__0/fastCount_reg[14]/Q
                         net (fo=2, routed)           0.125     1.707    sevseg/counter__0/fastCount_reg[14]
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.817 r  sevseg/counter__0/fastCount_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.817    sevseg/counter__0/fastCount_reg[12]_i_1_n_5
    SLICE_X42Y46         FDRE                                         r  sevseg/counter__0/fastCount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.863     1.935    sevseg/counter__0/CLK
    SLICE_X42Y46         FDRE                                         r  sevseg/counter__0/fastCount_reg[14]/C
                         clock pessimism             -0.517     1.418    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.134     1.552    sevseg/counter__0/fastCount_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 sevseg/counter__0/fastCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sevseg/counter__0/fastCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.594     1.418    sevseg/counter__0/CLK
    SLICE_X42Y43         FDRE                                         r  sevseg/counter__0/fastCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.164     1.582 r  sevseg/counter__0/fastCount_reg[2]/Q
                         net (fo=2, routed)           0.126     1.708    sevseg/counter__0/fastCount_reg[2]
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.818 r  sevseg/counter__0/fastCount_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.818    sevseg/counter__0/fastCount_reg[0]_i_1_n_5
    SLICE_X42Y43         FDRE                                         r  sevseg/counter__0/fastCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.863     1.935    sevseg/counter__0/CLK
    SLICE_X42Y43         FDRE                                         r  sevseg/counter__0/fastCount_reg[2]/C
                         clock pessimism             -0.517     1.418    
    SLICE_X42Y43         FDRE (Hold_fdre_C_D)         0.134     1.552    sevseg/counter__0/fastCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y38    Areg/Q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40    Areg/Q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40    Areg/Q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40    Areg/Q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40    Areg/Q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40    Areg/Q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y40    Areg/Q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y43    Areg/Q_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y39    Breg/Q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X36Y38    Areg/Q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X36Y38    Areg/Q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X36Y40    Areg/Q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X36Y40    Areg/Q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X36Y40    Areg/Q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X36Y40    Areg/Q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X36Y40    Areg/Q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X36Y40    Areg/Q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X36Y40    Areg/Q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X36Y40    Areg/Q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y38    Areg/Q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y38    Areg/Q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y40    Areg/Q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y40    Areg/Q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y40    Areg/Q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y40    Areg/Q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y40    Areg/Q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y40    Areg/Q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y40    Areg/Q_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y40    Areg/Q_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arithLogicUnit/F_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.592ns  (logic 4.874ns (33.399%)  route 9.718ns (66.601%))
  Logic Levels:           10  (LUT3=2 LUT4=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.754     4.873    arithLogicUnit/CLK
    SLICE_X36Y42         FDRE                                         r  arithLogicUnit/F_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.329 r  arithLogicUnit/F_reg[0]/Q
                         net (fo=9, routed)           1.116     6.445    arithLogicUnit/F[0]
    SLICE_X41Y43         LUT3 (Prop_lut3_I2_O)        0.124     6.569 r  arithLogicUnit/sseg_OBUF[6]_inst_i_18/O
                         net (fo=3, routed)           1.016     7.586    arithLogicUnit/sseg_OBUF[6]_inst_i_18_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.710 r  arithLogicUnit/sseg_OBUF[6]_inst_i_10/O
                         net (fo=5, routed)           0.961     8.671    arithLogicUnit/sseg_OBUF[6]_inst_i_10_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  arithLogicUnit/sseg_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           0.494     9.289    arithLogicUnit/sseg_OBUF[6]_inst_i_14_n_0
    SLICE_X42Y42         LUT3 (Prop_lut3_I0_O)        0.117     9.406 r  arithLogicUnit/sseg_OBUF[6]_inst_i_7/O
                         net (fo=5, routed)           0.306     9.712    arithLogicUnit/sseg_OBUF[6]_inst_i_7_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.348    10.060 f  arithLogicUnit/sseg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.670    10.730    arithLogicUnit/sseg_OBUF[6]_inst_i_17_n_0
    SLICE_X42Y42         LUT4 (Prop_lut4_I3_O)        0.124    10.854 r  arithLogicUnit/sseg_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           0.602    11.457    arithLogicUnit/sseg_OBUF[6]_inst_i_9_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.581 r  arithLogicUnit/sseg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.633    12.213    arithLogicUnit/sseg_OBUF[6]_inst_i_13_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I0_O)        0.150    12.363 f  arithLogicUnit/sseg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.307    13.670    arithLogicUnit/sseg_OBUF[6]_inst_i_5_n_0
    SLICE_X43Y46         LUT5 (Prop_lut5_I4_O)        0.354    14.024 r  arithLogicUnit/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.613    16.637    sseg_OBUF[4]
    J18                  OBUF (Prop_obuf_I_O)         2.829    19.465 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.465    sseg[4]
    J18                                                               r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arithLogicUnit/F_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.444ns  (logic 4.902ns (33.936%)  route 9.542ns (66.064%))
  Logic Levels:           10  (LUT3=2 LUT4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.754     4.873    arithLogicUnit/CLK
    SLICE_X36Y42         FDRE                                         r  arithLogicUnit/F_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.329 r  arithLogicUnit/F_reg[0]/Q
                         net (fo=9, routed)           1.116     6.445    arithLogicUnit/F[0]
    SLICE_X41Y43         LUT3 (Prop_lut3_I2_O)        0.124     6.569 r  arithLogicUnit/sseg_OBUF[6]_inst_i_18/O
                         net (fo=3, routed)           1.016     7.586    arithLogicUnit/sseg_OBUF[6]_inst_i_18_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.710 r  arithLogicUnit/sseg_OBUF[6]_inst_i_10/O
                         net (fo=5, routed)           0.961     8.671    arithLogicUnit/sseg_OBUF[6]_inst_i_10_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  arithLogicUnit/sseg_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           0.494     9.289    arithLogicUnit/sseg_OBUF[6]_inst_i_14_n_0
    SLICE_X42Y42         LUT3 (Prop_lut3_I0_O)        0.117     9.406 r  arithLogicUnit/sseg_OBUF[6]_inst_i_7/O
                         net (fo=5, routed)           0.306     9.712    arithLogicUnit/sseg_OBUF[6]_inst_i_7_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.348    10.060 f  arithLogicUnit/sseg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.670    10.730    arithLogicUnit/sseg_OBUF[6]_inst_i_17_n_0
    SLICE_X42Y42         LUT4 (Prop_lut4_I3_O)        0.124    10.854 r  arithLogicUnit/sseg_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           0.602    11.457    arithLogicUnit/sseg_OBUF[6]_inst_i_9_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.581 f  arithLogicUnit/sseg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.633    12.213    arithLogicUnit/sseg_OBUF[6]_inst_i_13_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I0_O)        0.150    12.363 r  arithLogicUnit/sseg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.641    13.005    arithLogicUnit/sseg_OBUF[6]_inst_i_5_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I0_O)        0.320    13.325 r  arithLogicUnit/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.102    16.426    sseg_OBUF[2]
    M17                  OBUF (Prop_obuf_I_O)         2.891    19.317 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.317    sseg[2]
    M17                                                               r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arithLogicUnit/F_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.985ns  (logic 4.626ns (33.074%)  route 9.360ns (66.926%))
  Logic Levels:           10  (LUT3=2 LUT4=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.754     4.873    arithLogicUnit/CLK
    SLICE_X36Y42         FDRE                                         r  arithLogicUnit/F_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.329 r  arithLogicUnit/F_reg[0]/Q
                         net (fo=9, routed)           1.116     6.445    arithLogicUnit/F[0]
    SLICE_X41Y43         LUT3 (Prop_lut3_I2_O)        0.124     6.569 r  arithLogicUnit/sseg_OBUF[6]_inst_i_18/O
                         net (fo=3, routed)           1.016     7.586    arithLogicUnit/sseg_OBUF[6]_inst_i_18_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.710 r  arithLogicUnit/sseg_OBUF[6]_inst_i_10/O
                         net (fo=5, routed)           0.961     8.671    arithLogicUnit/sseg_OBUF[6]_inst_i_10_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  arithLogicUnit/sseg_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           0.494     9.289    arithLogicUnit/sseg_OBUF[6]_inst_i_14_n_0
    SLICE_X42Y42         LUT3 (Prop_lut3_I0_O)        0.117     9.406 r  arithLogicUnit/sseg_OBUF[6]_inst_i_7/O
                         net (fo=5, routed)           0.306     9.712    arithLogicUnit/sseg_OBUF[6]_inst_i_7_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.348    10.060 f  arithLogicUnit/sseg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.670    10.730    arithLogicUnit/sseg_OBUF[6]_inst_i_17_n_0
    SLICE_X42Y42         LUT4 (Prop_lut4_I3_O)        0.124    10.854 r  arithLogicUnit/sseg_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           0.602    11.457    arithLogicUnit/sseg_OBUF[6]_inst_i_9_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.581 f  arithLogicUnit/sseg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.633    12.213    arithLogicUnit/sseg_OBUF[6]_inst_i_13_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I0_O)        0.150    12.363 r  arithLogicUnit/sseg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.307    13.670    arithLogicUnit/sseg_OBUF[6]_inst_i_5_n_0
    SLICE_X43Y46         LUT5 (Prop_lut5_I4_O)        0.326    13.996 r  arithLogicUnit/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.254    16.250    sseg_OBUF[5]
    H15                  OBUF (Prop_obuf_I_O)         2.609    18.859 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.859    sseg[5]
    H15                                                               r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arithLogicUnit/F_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.694ns  (logic 4.640ns (33.885%)  route 9.054ns (66.115%))
  Logic Levels:           10  (LUT3=2 LUT4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.754     4.873    arithLogicUnit/CLK
    SLICE_X36Y42         FDRE                                         r  arithLogicUnit/F_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.329 r  arithLogicUnit/F_reg[0]/Q
                         net (fo=9, routed)           1.116     6.445    arithLogicUnit/F[0]
    SLICE_X41Y43         LUT3 (Prop_lut3_I2_O)        0.124     6.569 r  arithLogicUnit/sseg_OBUF[6]_inst_i_18/O
                         net (fo=3, routed)           1.016     7.586    arithLogicUnit/sseg_OBUF[6]_inst_i_18_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.710 r  arithLogicUnit/sseg_OBUF[6]_inst_i_10/O
                         net (fo=5, routed)           0.961     8.671    arithLogicUnit/sseg_OBUF[6]_inst_i_10_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  arithLogicUnit/sseg_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           0.494     9.289    arithLogicUnit/sseg_OBUF[6]_inst_i_14_n_0
    SLICE_X42Y42         LUT3 (Prop_lut3_I0_O)        0.117     9.406 r  arithLogicUnit/sseg_OBUF[6]_inst_i_7/O
                         net (fo=5, routed)           0.306     9.712    arithLogicUnit/sseg_OBUF[6]_inst_i_7_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.348    10.060 f  arithLogicUnit/sseg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.670    10.730    arithLogicUnit/sseg_OBUF[6]_inst_i_17_n_0
    SLICE_X42Y42         LUT4 (Prop_lut4_I3_O)        0.124    10.854 r  arithLogicUnit/sseg_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           0.602    11.457    arithLogicUnit/sseg_OBUF[6]_inst_i_9_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.581 f  arithLogicUnit/sseg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.633    12.213    arithLogicUnit/sseg_OBUF[6]_inst_i_13_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I0_O)        0.150    12.363 r  arithLogicUnit/sseg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.641    13.005    arithLogicUnit/sseg_OBUF[6]_inst_i_5_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I2_O)        0.326    13.331 r  arithLogicUnit/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.613    15.944    sseg_OBUF[0]
    H18                  OBUF (Prop_obuf_I_O)         2.623    18.567 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.567    sseg[0]
    H18                                                               r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arithLogicUnit/F_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.587ns  (logic 4.671ns (34.377%)  route 8.916ns (65.623%))
  Logic Levels:           10  (LUT3=2 LUT4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.754     4.873    arithLogicUnit/CLK
    SLICE_X36Y42         FDRE                                         r  arithLogicUnit/F_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.329 r  arithLogicUnit/F_reg[0]/Q
                         net (fo=9, routed)           1.116     6.445    arithLogicUnit/F[0]
    SLICE_X41Y43         LUT3 (Prop_lut3_I2_O)        0.124     6.569 r  arithLogicUnit/sseg_OBUF[6]_inst_i_18/O
                         net (fo=3, routed)           1.016     7.586    arithLogicUnit/sseg_OBUF[6]_inst_i_18_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.710 r  arithLogicUnit/sseg_OBUF[6]_inst_i_10/O
                         net (fo=5, routed)           0.961     8.671    arithLogicUnit/sseg_OBUF[6]_inst_i_10_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  arithLogicUnit/sseg_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           0.494     9.289    arithLogicUnit/sseg_OBUF[6]_inst_i_14_n_0
    SLICE_X42Y42         LUT3 (Prop_lut3_I0_O)        0.117     9.406 r  arithLogicUnit/sseg_OBUF[6]_inst_i_7/O
                         net (fo=5, routed)           0.306     9.712    arithLogicUnit/sseg_OBUF[6]_inst_i_7_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.348    10.060 f  arithLogicUnit/sseg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.670    10.730    arithLogicUnit/sseg_OBUF[6]_inst_i_17_n_0
    SLICE_X42Y42         LUT4 (Prop_lut4_I3_O)        0.124    10.854 r  arithLogicUnit/sseg_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           0.602    11.457    arithLogicUnit/sseg_OBUF[6]_inst_i_9_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.581 f  arithLogicUnit/sseg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.633    12.213    arithLogicUnit/sseg_OBUF[6]_inst_i_13_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I0_O)        0.150    12.363 r  arithLogicUnit/sseg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.849    13.212    arithLogicUnit/sseg_OBUF[6]_inst_i_5_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I3_O)        0.326    13.538 r  arithLogicUnit/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.269    15.807    sseg_OBUF[6]
    K14                  OBUF (Prop_obuf_I_O)         2.654    18.461 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.461    sseg[6]
    K14                                                               r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arithLogicUnit/F_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.146ns  (logic 4.623ns (35.168%)  route 8.523ns (64.832%))
  Logic Levels:           10  (LUT3=2 LUT4=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.754     4.873    arithLogicUnit/CLK
    SLICE_X36Y42         FDRE                                         r  arithLogicUnit/F_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.329 r  arithLogicUnit/F_reg[0]/Q
                         net (fo=9, routed)           1.116     6.445    arithLogicUnit/F[0]
    SLICE_X41Y43         LUT3 (Prop_lut3_I2_O)        0.124     6.569 r  arithLogicUnit/sseg_OBUF[6]_inst_i_18/O
                         net (fo=3, routed)           1.016     7.586    arithLogicUnit/sseg_OBUF[6]_inst_i_18_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.710 r  arithLogicUnit/sseg_OBUF[6]_inst_i_10/O
                         net (fo=5, routed)           0.961     8.671    arithLogicUnit/sseg_OBUF[6]_inst_i_10_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  arithLogicUnit/sseg_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           0.494     9.289    arithLogicUnit/sseg_OBUF[6]_inst_i_14_n_0
    SLICE_X42Y42         LUT3 (Prop_lut3_I0_O)        0.117     9.406 r  arithLogicUnit/sseg_OBUF[6]_inst_i_7/O
                         net (fo=5, routed)           0.306     9.712    arithLogicUnit/sseg_OBUF[6]_inst_i_7_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.348    10.060 f  arithLogicUnit/sseg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.670    10.730    arithLogicUnit/sseg_OBUF[6]_inst_i_17_n_0
    SLICE_X42Y42         LUT4 (Prop_lut4_I3_O)        0.124    10.854 r  arithLogicUnit/sseg_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           0.602    11.457    arithLogicUnit/sseg_OBUF[6]_inst_i_9_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.581 f  arithLogicUnit/sseg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.633    12.213    arithLogicUnit/sseg_OBUF[6]_inst_i_13_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I0_O)        0.150    12.363 r  arithLogicUnit/sseg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.847    13.210    arithLogicUnit/sseg_OBUF[6]_inst_i_5_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I2_O)        0.326    13.536 r  arithLogicUnit/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.877    15.413    sseg_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         2.606    18.019 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.019    sseg[3]
    J15                                                               r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arithLogicUnit/F_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.495ns  (logic 4.631ns (37.065%)  route 7.864ns (62.935%))
  Logic Levels:           10  (LUT3=2 LUT4=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.754     4.873    arithLogicUnit/CLK
    SLICE_X36Y42         FDRE                                         r  arithLogicUnit/F_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.456     5.329 r  arithLogicUnit/F_reg[0]/Q
                         net (fo=9, routed)           1.116     6.445    arithLogicUnit/F[0]
    SLICE_X41Y43         LUT3 (Prop_lut3_I2_O)        0.124     6.569 r  arithLogicUnit/sseg_OBUF[6]_inst_i_18/O
                         net (fo=3, routed)           1.016     7.586    arithLogicUnit/sseg_OBUF[6]_inst_i_18_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I4_O)        0.124     7.710 r  arithLogicUnit/sseg_OBUF[6]_inst_i_10/O
                         net (fo=5, routed)           0.961     8.671    arithLogicUnit/sseg_OBUF[6]_inst_i_10_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.124     8.795 f  arithLogicUnit/sseg_OBUF[6]_inst_i_14/O
                         net (fo=2, routed)           0.494     9.289    arithLogicUnit/sseg_OBUF[6]_inst_i_14_n_0
    SLICE_X42Y42         LUT3 (Prop_lut3_I0_O)        0.117     9.406 r  arithLogicUnit/sseg_OBUF[6]_inst_i_7/O
                         net (fo=5, routed)           0.306     9.712    arithLogicUnit/sseg_OBUF[6]_inst_i_7_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.348    10.060 f  arithLogicUnit/sseg_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.670    10.730    arithLogicUnit/sseg_OBUF[6]_inst_i_17_n_0
    SLICE_X42Y42         LUT4 (Prop_lut4_I3_O)        0.124    10.854 r  arithLogicUnit/sseg_OBUF[6]_inst_i_9/O
                         net (fo=3, routed)           0.602    11.457    arithLogicUnit/sseg_OBUF[6]_inst_i_9_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.124    11.581 r  arithLogicUnit/sseg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.633    12.213    arithLogicUnit/sseg_OBUF[6]_inst_i_13_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I0_O)        0.150    12.363 f  arithLogicUnit/sseg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.342    12.705    arithLogicUnit/sseg_OBUF[6]_inst_i_5_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I2_O)        0.326    13.031 r  arithLogicUnit/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.723    14.754    sseg_OBUF[1]
    J16                  OBUF (Prop_obuf_I_O)         2.614    17.368 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.368    sseg[1]
    J16                                                               r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevseg/counter__0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ssegctrl[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.431ns  (logic 3.582ns (48.203%)  route 3.849ns (51.797%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.757     4.876    sevseg/counter__0/CLK
    SLICE_X43Y44         FDRE                                         r  sevseg/counter__0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.419     5.295 r  sevseg/counter__0/counter_reg[1]/Q
                         net (fo=14, routed)          0.948     6.243    sevseg/counter__0/counter_reg[1]_0
    SLICE_X43Y47         LUT2 (Prop_lut2_I0_O)        0.325     6.568 r  sevseg/counter__0/ssegctrl_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.901     9.469    ssegctrl_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         2.838    12.307 r  ssegctrl_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.307    ssegctrl[0]
    K19                                                               r  ssegctrl[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevseg/counter__0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ssegctrl[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.371ns  (logic 3.593ns (48.745%)  route 3.778ns (51.255%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.757     4.876    sevseg/counter__0/CLK
    SLICE_X43Y44         FDRE                                         r  sevseg/counter__0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.419     5.295 f  sevseg/counter__0/counter_reg[1]/Q
                         net (fo=14, routed)          1.170     6.465    sevseg/counter__0/counter_reg[1]_0
    SLICE_X43Y47         LUT2 (Prop_lut2_I0_O)        0.327     6.792 r  sevseg/counter__0/ssegctrl_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.608     9.400    ssegctrl_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         2.847    12.247 r  ssegctrl_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.247    ssegctrl[3]
    L16                                                               r  ssegctrl[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevseg/counter__0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ssegctrl[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.301ns  (logic 3.400ns (46.573%)  route 3.901ns (53.427%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.942     0.942 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.018    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.119 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.757     4.876    sevseg/counter__0/CLK
    SLICE_X43Y44         FDRE                                         r  sevseg/counter__0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.419     5.295 f  sevseg/counter__0/counter_reg[1]/Q
                         net (fo=14, routed)          1.170     6.465    sevseg/counter__0/counter_reg[1]_0
    SLICE_X43Y47         LUT2 (Prop_lut2_I1_O)        0.299     6.764 r  sevseg/counter__0/ssegctrl_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.731     9.495    ssegctrl_OBUF[2]
    M18                  OBUF (Prop_obuf_I_O)         2.682    12.177 r  ssegctrl_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.177    ssegctrl[2]
    M18                                                               r  ssegctrl[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sevseg/counter__0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.934ns  (logic 1.358ns (70.244%)  route 0.575ns (29.756%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.594     1.418    sevseg/counter__0/CLK
    SLICE_X43Y44         FDRE                                         r  sevseg/counter__0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.128     1.546 r  sevseg/counter__0/counter_reg[1]/Q
                         net (fo=14, routed)          0.211     1.757    arithLogicUnit/counter[1]
    SLICE_X43Y45         LUT6 (Prop_lut6_I0_O)        0.099     1.856 r  arithLogicUnit/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.365     2.220    sseg_OBUF[1]
    J16                  OBUF (Prop_obuf_I_O)         1.131     3.351 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.351    sseg[1]
    J16                                                               r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevseg/counter__0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.350ns (66.945%)  route 0.667ns (33.055%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.594     1.418    sevseg/counter__0/CLK
    SLICE_X43Y44         FDRE                                         r  sevseg/counter__0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.128     1.546 r  sevseg/counter__0/counter_reg[1]/Q
                         net (fo=14, routed)          0.256     1.802    arithLogicUnit/counter[1]
    SLICE_X43Y45         LUT6 (Prop_lut6_I0_O)        0.099     1.901 r  arithLogicUnit/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.411     2.312    sseg_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         1.123     3.435 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.435    sseg[3]
    J15                                                               r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arithLogicUnit/Cout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.092ns  (logic 1.320ns (63.108%)  route 0.772ns (36.892%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.591     1.415    arithLogicUnit/CLK
    SLICE_X38Y41         FDRE                                         r  arithLogicUnit/Cout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164     1.579 r  arithLogicUnit/Cout_reg/Q
                         net (fo=1, routed)           0.772     2.351    Cout_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.156     3.507 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000     3.507    Cout
    Y19                                                               r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevseg/counter__0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.138ns  (logic 1.312ns (61.348%)  route 0.826ns (38.652%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.594     1.418    sevseg/counter__0/CLK
    SLICE_X43Y44         FDRE                                         r  sevseg/counter__0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  sevseg/counter__0/counter_reg[0]/Q
                         net (fo=15, routed)          0.245     1.804    arithLogicUnit/counter[0]
    SLICE_X43Y46         LUT5 (Prop_lut5_I3_O)        0.045     1.849 r  arithLogicUnit/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.581     2.430    sseg_OBUF[5]
    H15                  OBUF (Prop_obuf_I_O)         1.126     3.556 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.556    sseg[5]
    H15                                                               r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevseg/counter__0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.293ns  (logic 1.443ns (62.913%)  route 0.850ns (37.087%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.594     1.418    sevseg/counter__0/CLK
    SLICE_X43Y44         FDRE                                         r  sevseg/counter__0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.128     1.546 r  sevseg/counter__0/counter_reg[1]/Q
                         net (fo=14, routed)          0.115     1.661    arithLogicUnit/counter[1]
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.099     1.760 r  arithLogicUnit/sseg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.147     1.907    arithLogicUnit/sseg_OBUF[6]_inst_i_3_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I1_O)        0.045     1.952 r  arithLogicUnit/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.589     2.540    sseg_OBUF[6]
    K14                  OBUF (Prop_obuf_I_O)         1.171     3.711 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.711    sseg[6]
    K14                                                               r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevseg/counter__0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ssegctrl[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.358ns  (logic 1.309ns (55.538%)  route 1.048ns (44.462%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.594     1.418    sevseg/counter__0/CLK
    SLICE_X43Y44         FDRE                                         r  sevseg/counter__0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141     1.559 f  sevseg/counter__0/counter_reg[0]/Q
                         net (fo=15, routed)          0.319     1.878    sevseg/counter__0/counter_reg[0]_0
    SLICE_X43Y47         LUT2 (Prop_lut2_I1_O)        0.045     1.923 r  sevseg/counter__0/ssegctrl_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.729     2.652    ssegctrl_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.123     3.776 r  ssegctrl_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.776    ssegctrl[1]
    H17                                                               r  ssegctrl[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevseg/counter__0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.376ns  (logic 1.394ns (58.683%)  route 0.982ns (41.317%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.594     1.418    sevseg/counter__0/CLK
    SLICE_X43Y44         FDRE                                         r  sevseg/counter__0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  sevseg/counter__0/counter_reg[0]/Q
                         net (fo=15, routed)          0.245     1.804    arithLogicUnit/counter[0]
    SLICE_X43Y46         LUT5 (Prop_lut5_I3_O)        0.048     1.852 r  arithLogicUnit/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.737     2.589    sseg_OBUF[4]
    J18                  OBUF (Prop_obuf_I_O)         1.205     3.794 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.794    sseg[4]
    J18                                                               r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevseg/counter__0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ssegctrl[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.454ns  (logic 1.413ns (57.561%)  route 1.042ns (42.439%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.594     1.418    sevseg/counter__0/CLK
    SLICE_X43Y44         FDRE                                         r  sevseg/counter__0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141     1.559 f  sevseg/counter__0/counter_reg[0]/Q
                         net (fo=15, routed)          0.320     1.879    sevseg/counter__0/counter_reg[0]_0
    SLICE_X43Y47         LUT2 (Prop_lut2_I1_O)        0.049     1.928 r  sevseg/counter__0/ssegctrl_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.721     2.650    ssegctrl_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         1.223     3.872 r  ssegctrl_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.872    ssegctrl[3]
    L16                                                               r  ssegctrl[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevseg/counter__0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 1.412ns (56.798%)  route 1.074ns (43.202%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.594     1.418    sevseg/counter__0/CLK
    SLICE_X43Y44         FDRE                                         r  sevseg/counter__0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.128     1.546 r  sevseg/counter__0/counter_reg[1]/Q
                         net (fo=14, routed)          0.115     1.661    arithLogicUnit/counter[1]
    SLICE_X43Y44         LUT6 (Prop_lut6_I4_O)        0.099     1.760 r  arithLogicUnit/sseg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.230     1.990    arithLogicUnit/sseg_OBUF[6]_inst_i_3_n_0
    SLICE_X43Y45         LUT4 (Prop_lut4_I3_O)        0.045     2.035 r  arithLogicUnit/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.729     2.764    sseg_OBUF[0]
    H18                  OBUF (Prop_obuf_I_O)         1.140     3.904 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.904    sseg[0]
    H18                                                               r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevseg/counter__0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            ssegctrl[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.513ns  (logic 1.385ns (55.101%)  route 1.128ns (44.899%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.798    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.824 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.594     1.418    sevseg/counter__0/CLK
    SLICE_X43Y44         FDRE                                         r  sevseg/counter__0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  sevseg/counter__0/counter_reg[0]/Q
                         net (fo=15, routed)          0.320     1.879    sevseg/counter__0/counter_reg[0]_0
    SLICE_X43Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.924 r  sevseg/counter__0/ssegctrl_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.808     2.732    ssegctrl_OBUF[2]
    M18                  OBUF (Prop_obuf_I_O)         1.199     3.931 r  ssegctrl_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.931    ssegctrl[2]
    M18                                                               r  ssegctrl[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 opcode[3]
                            (input port)
  Destination:            arithLogicUnit/Cout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.762ns  (logic 2.598ns (24.146%)  route 8.163ns (75.854%))
  Logic Levels:           14  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=10)
  Clock Path Skew:        4.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  opcode[3] (IN)
                         net (fo=0)                   0.000     0.000    opcode[3]
    T14                  IBUF (Prop_ibuf_I_O)         0.993     0.993 f  opcode_IBUF[3]_inst/O
                         net (fo=5, routed)           1.586     2.579    arithLogicUnit/opcode_IBUF[3]
    SLICE_X38Y41         LUT3 (Prop_lut3_I0_O)        0.124     2.703 r  arithLogicUnit/F[0]_i_6/O
                         net (fo=2, routed)           1.234     3.937    arithLogicUnit/F[0]_i_6_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I4_O)        0.124     4.061 r  arithLogicUnit/F[1]_i_7/O
                         net (fo=4, routed)           0.454     4.515    arithLogicUnit/F[1]_i_7_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I1_O)        0.124     4.639 r  arithLogicUnit/F[2]_i_15/O
                         net (fo=4, routed)           0.606     5.245    arithLogicUnit/F[2]_i_15_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I3_O)        0.124     5.369 r  arithLogicUnit/F[3]_i_8/O
                         net (fo=1, routed)           0.788     6.157    arithLogicUnit/F[3]_i_8_n_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.124     6.281 r  arithLogicUnit/F[3]_i_6/O
                         net (fo=2, routed)           0.362     6.644    arithLogicUnit/C_2
    SLICE_X36Y40         LUT6 (Prop_lut6_I4_O)        0.124     6.768 r  arithLogicUnit/F[5]_i_8/O
                         net (fo=1, routed)           0.280     7.047    arithLogicUnit/F[5]_i_8_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     7.171 r  arithLogicUnit/F[5]_i_7/O
                         net (fo=1, routed)           0.425     7.596    arithLogicUnit/F[5]_i_7_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I4_O)        0.124     7.720 r  arithLogicUnit/F[5]_i_6/O
                         net (fo=2, routed)           0.309     8.030    arithLogicUnit/C_4
    SLICE_X36Y40         LUT6 (Prop_lut6_I4_O)        0.124     8.154 r  arithLogicUnit/Cout_i_8/O
                         net (fo=2, routed)           0.586     8.740    arithLogicUnit/Cout_i_8_n_0
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.124     8.864 r  arithLogicUnit/Cout_i_5/O
                         net (fo=2, routed)           0.414     9.277    arithLogicUnit/C_5
    SLICE_X37Y41         LUT6 (Prop_lut6_I2_O)        0.124     9.401 r  arithLogicUnit/Cout_i_4/O
                         net (fo=2, routed)           0.313     9.715    arithLogicUnit/C_6
    SLICE_X38Y41         LUT6 (Prop_lut6_I4_O)        0.124     9.839 r  arithLogicUnit/Cout_i_3/O
                         net (fo=1, routed)           0.282    10.121    arithLogicUnit/Cout_i_3_n_0
    SLICE_X38Y41         LUT4 (Prop_lut4_I3_O)        0.117    10.238 r  arithLogicUnit/Cout_i_2/O
                         net (fo=1, routed)           0.524    10.762    arithLogicUnit/Cout_i_2_n_0
    SLICE_X38Y41         FDRE                                         r  arithLogicUnit/Cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.577     4.357    arithLogicUnit/CLK
    SLICE_X38Y41         FDRE                                         r  arithLogicUnit/Cout_reg/C

Slack:                    inf
  Source:                 opcode[3]
                            (input port)
  Destination:            arithLogicUnit/F_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.392ns  (logic 2.605ns (25.072%)  route 7.786ns (74.928%))
  Logic Levels:           14  (IBUF=1 LUT2=1 LUT3=1 LUT6=11)
  Clock Path Skew:        4.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.358ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  opcode[3] (IN)
                         net (fo=0)                   0.000     0.000    opcode[3]
    T14                  IBUF (Prop_ibuf_I_O)         0.993     0.993 f  opcode_IBUF[3]_inst/O
                         net (fo=5, routed)           1.586     2.579    arithLogicUnit/opcode_IBUF[3]
    SLICE_X38Y41         LUT3 (Prop_lut3_I0_O)        0.124     2.703 r  arithLogicUnit/F[0]_i_6/O
                         net (fo=2, routed)           1.234     3.937    arithLogicUnit/F[0]_i_6_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I4_O)        0.124     4.061 r  arithLogicUnit/F[1]_i_7/O
                         net (fo=4, routed)           0.454     4.515    arithLogicUnit/F[1]_i_7_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I1_O)        0.124     4.639 r  arithLogicUnit/F[2]_i_15/O
                         net (fo=4, routed)           0.606     5.245    arithLogicUnit/F[2]_i_15_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I3_O)        0.124     5.369 r  arithLogicUnit/F[3]_i_8/O
                         net (fo=1, routed)           0.788     6.157    arithLogicUnit/F[3]_i_8_n_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.124     6.281 r  arithLogicUnit/F[3]_i_6/O
                         net (fo=2, routed)           0.362     6.644    arithLogicUnit/C_2
    SLICE_X36Y40         LUT6 (Prop_lut6_I4_O)        0.124     6.768 r  arithLogicUnit/F[5]_i_8/O
                         net (fo=1, routed)           0.280     7.047    arithLogicUnit/F[5]_i_8_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     7.171 r  arithLogicUnit/F[5]_i_7/O
                         net (fo=1, routed)           0.425     7.596    arithLogicUnit/F[5]_i_7_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I4_O)        0.124     7.720 r  arithLogicUnit/F[5]_i_6/O
                         net (fo=2, routed)           0.309     8.030    arithLogicUnit/C_4
    SLICE_X36Y40         LUT6 (Prop_lut6_I4_O)        0.124     8.154 r  arithLogicUnit/Cout_i_8/O
                         net (fo=2, routed)           0.586     8.740    arithLogicUnit/Cout_i_8_n_0
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.124     8.864 r  arithLogicUnit/Cout_i_5/O
                         net (fo=2, routed)           0.414     9.277    arithLogicUnit/C_5
    SLICE_X37Y41         LUT6 (Prop_lut6_I2_O)        0.124     9.401 r  arithLogicUnit/Cout_i_4/O
                         net (fo=2, routed)           0.291     9.693    arithLogicUnit/C_6
    SLICE_X39Y41         LUT6 (Prop_lut6_I1_O)        0.124     9.817 r  arithLogicUnit/F[7]_i_4/O
                         net (fo=1, routed)           0.451    10.268    arithLogicUnit/F[7]_i_4_n_0
    SLICE_X42Y41         LUT6 (Prop_lut6_I2_O)        0.124    10.392 r  arithLogicUnit/F[7]_i_1/O
                         net (fo=1, routed)           0.000    10.392    arithLogicUnit/F[7]_i_1_n_0
    SLICE_X42Y41         FDRE                                         r  arithLogicUnit/F_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.578     4.358    arithLogicUnit/CLK
    SLICE_X42Y41         FDRE                                         r  arithLogicUnit/F_reg[7]/C

Slack:                    inf
  Source:                 opcode[3]
                            (input port)
  Destination:            arithLogicUnit/F_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.053ns  (logic 2.693ns (26.794%)  route 7.359ns (73.206%))
  Logic Levels:           14  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=9 MUXF7=1)
  Clock Path Skew:        4.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  opcode[3] (IN)
                         net (fo=0)                   0.000     0.000    opcode[3]
    T14                  IBUF (Prop_ibuf_I_O)         0.993     0.993 f  opcode_IBUF[3]_inst/O
                         net (fo=5, routed)           1.586     2.579    arithLogicUnit/opcode_IBUF[3]
    SLICE_X38Y41         LUT3 (Prop_lut3_I0_O)        0.124     2.703 r  arithLogicUnit/F[0]_i_6/O
                         net (fo=2, routed)           1.234     3.937    arithLogicUnit/F[0]_i_6_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I4_O)        0.124     4.061 r  arithLogicUnit/F[1]_i_7/O
                         net (fo=4, routed)           0.454     4.515    arithLogicUnit/F[1]_i_7_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I1_O)        0.124     4.639 r  arithLogicUnit/F[2]_i_15/O
                         net (fo=4, routed)           0.606     5.245    arithLogicUnit/F[2]_i_15_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I3_O)        0.124     5.369 r  arithLogicUnit/F[3]_i_8/O
                         net (fo=1, routed)           0.788     6.157    arithLogicUnit/F[3]_i_8_n_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.124     6.281 r  arithLogicUnit/F[3]_i_6/O
                         net (fo=2, routed)           0.362     6.644    arithLogicUnit/C_2
    SLICE_X36Y40         LUT6 (Prop_lut6_I4_O)        0.124     6.768 r  arithLogicUnit/F[5]_i_8/O
                         net (fo=1, routed)           0.280     7.047    arithLogicUnit/F[5]_i_8_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     7.171 r  arithLogicUnit/F[5]_i_7/O
                         net (fo=1, routed)           0.425     7.596    arithLogicUnit/F[5]_i_7_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I4_O)        0.124     7.720 r  arithLogicUnit/F[5]_i_6/O
                         net (fo=2, routed)           0.309     8.030    arithLogicUnit/C_4
    SLICE_X36Y40         LUT6 (Prop_lut6_I4_O)        0.124     8.154 r  arithLogicUnit/Cout_i_8/O
                         net (fo=2, routed)           0.586     8.740    arithLogicUnit/Cout_i_8_n_0
    SLICE_X37Y39         LUT2 (Prop_lut2_I0_O)        0.124     8.864 r  arithLogicUnit/Cout_i_5/O
                         net (fo=2, routed)           0.578     9.441    arithLogicUnit/C_5
    SLICE_X39Y42         LUT6 (Prop_lut6_I1_O)        0.124     9.565 r  arithLogicUnit/F[6]_i_4/O
                         net (fo=1, routed)           0.151     9.717    arithLogicUnit/F[6]_i_4_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I0_O)        0.124     9.841 r  arithLogicUnit/F[6]_i_2/O
                         net (fo=1, routed)           0.000     9.841    arithLogicUnit/slice6/F__11
    SLICE_X39Y42         MUXF7 (Prop_muxf7_I0_O)      0.212    10.053 r  arithLogicUnit/F_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    10.053    arithLogicUnit/F_reg[6]_i_1_n_0
    SLICE_X39Y42         FDRE                                         r  arithLogicUnit/F_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.577     4.357    arithLogicUnit/CLK
    SLICE_X39Y42         FDRE                                         r  arithLogicUnit/F_reg[6]/C

Slack:                    inf
  Source:                 opcode[3]
                            (input port)
  Destination:            arithLogicUnit/F_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.047ns  (logic 2.442ns (26.998%)  route 6.604ns (73.002%))
  Logic Levels:           12  (IBUF=1 LUT3=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        4.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  opcode[3] (IN)
                         net (fo=0)                   0.000     0.000    opcode[3]
    T14                  IBUF (Prop_ibuf_I_O)         0.993     0.993 f  opcode_IBUF[3]_inst/O
                         net (fo=5, routed)           1.586     2.579    arithLogicUnit/opcode_IBUF[3]
    SLICE_X38Y41         LUT3 (Prop_lut3_I0_O)        0.124     2.703 r  arithLogicUnit/F[0]_i_6/O
                         net (fo=2, routed)           1.234     3.937    arithLogicUnit/F[0]_i_6_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I4_O)        0.124     4.061 r  arithLogicUnit/F[1]_i_7/O
                         net (fo=4, routed)           0.454     4.515    arithLogicUnit/F[1]_i_7_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I1_O)        0.124     4.639 r  arithLogicUnit/F[2]_i_15/O
                         net (fo=4, routed)           0.606     5.245    arithLogicUnit/F[2]_i_15_n_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I3_O)        0.124     5.369 r  arithLogicUnit/F[3]_i_8/O
                         net (fo=1, routed)           0.788     6.157    arithLogicUnit/F[3]_i_8_n_0
    SLICE_X37Y40         LUT6 (Prop_lut6_I2_O)        0.124     6.281 r  arithLogicUnit/F[3]_i_6/O
                         net (fo=2, routed)           0.362     6.644    arithLogicUnit/C_2
    SLICE_X36Y40         LUT6 (Prop_lut6_I4_O)        0.124     6.768 r  arithLogicUnit/F[5]_i_8/O
                         net (fo=1, routed)           0.280     7.047    arithLogicUnit/F[5]_i_8_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     7.171 r  arithLogicUnit/F[5]_i_7/O
                         net (fo=1, routed)           0.425     7.596    arithLogicUnit/F[5]_i_7_n_0
    SLICE_X36Y39         LUT6 (Prop_lut6_I4_O)        0.124     7.720 r  arithLogicUnit/F[5]_i_6/O
                         net (fo=2, routed)           0.449     8.170    arithLogicUnit/C_4
    SLICE_X36Y41         LUT6 (Prop_lut6_I1_O)        0.124     8.294 r  arithLogicUnit/F[5]_i_4/O
                         net (fo=1, routed)           0.420     8.714    arithLogicUnit/F[5]_i_4_n_0
    SLICE_X38Y41         LUT5 (Prop_lut5_I0_O)        0.124     8.838 r  arithLogicUnit/F[5]_i_2/O
                         net (fo=1, routed)           0.000     8.838    arithLogicUnit/slice5/F__11
    SLICE_X38Y41         MUXF7 (Prop_muxf7_I0_O)      0.209     9.047 r  arithLogicUnit/F_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.047    arithLogicUnit/F_reg[5]_i_1_n_0
    SLICE_X38Y41         FDRE                                         r  arithLogicUnit/F_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.577     4.357    arithLogicUnit/CLK
    SLICE_X38Y41         FDRE                                         r  arithLogicUnit/F_reg[5]/C

Slack:                    inf
  Source:                 opcode[0]
                            (input port)
  Destination:            arithLogicUnit/F_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.555ns  (logic 2.854ns (33.366%)  route 5.700ns (66.634%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT5=2 MUXF7=1)
  Clock Path Skew:        4.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.356ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  opcode[0] (IN)
                         net (fo=0)                   0.000     0.000    opcode[0]
    T10                  IBUF (Prop_ibuf_I_O)         1.042     1.042 r  opcode_IBUF[0]_inst/O
                         net (fo=48, routed)          3.451     4.494    Areg/opcode_IBUF[0]
    SLICE_X32Y40         LUT5 (Prop_lut5_I4_O)        0.124     4.618 r  Areg/F[2]_i_9/O
                         net (fo=1, routed)           0.596     5.214    Breg/DI[0]
    SLICE_X33Y40         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     5.652 r  Breg/F_reg[2]_i_6/O[3]
                         net (fo=2, routed)           0.606     6.258    Breg/F_reg[2]_i_6_n_4
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.306     6.564 r  Breg/F[6]_i_12/O
                         net (fo=1, routed)           0.000     6.564    Breg/F[6]_i_12_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.988 r  Breg/F_reg[6]_i_6/O[1]
                         net (fo=1, routed)           1.046     8.035    Areg/p_0_out[4]
    SLICE_X36Y39         LUT5 (Prop_lut5_I0_O)        0.303     8.338 r  Areg/F[4]_i_3/O
                         net (fo=1, routed)           0.000     8.338    arithLogicUnit/F__0[4]
    SLICE_X36Y39         MUXF7 (Prop_muxf7_I1_O)      0.217     8.555 r  arithLogicUnit/F_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     8.555    arithLogicUnit/F_reg[4]_i_1_n_0
    SLICE_X36Y39         FDRE                                         r  arithLogicUnit/F_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.576     4.356    arithLogicUnit/CLK
    SLICE_X36Y39         FDRE                                         r  arithLogicUnit/F_reg[4]/C

Slack:                    inf
  Source:                 opcode[0]
                            (input port)
  Destination:            arithLogicUnit/F_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.878ns  (logic 2.701ns (34.290%)  route 5.177ns (65.710%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT2=1 LUT5=2 MUXF7=1)
  Clock Path Skew:        4.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  opcode[0] (IN)
                         net (fo=0)                   0.000     0.000    opcode[0]
    T10                  IBUF (Prop_ibuf_I_O)         1.042     1.042 r  opcode_IBUF[0]_inst/O
                         net (fo=48, routed)          3.451     4.494    Areg/opcode_IBUF[0]
    SLICE_X32Y40         LUT5 (Prop_lut5_I4_O)        0.124     4.618 r  Areg/F[2]_i_9/O
                         net (fo=1, routed)           0.596     5.214    Breg/DI[0]
    SLICE_X33Y40         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     5.652 r  Breg/F_reg[2]_i_6/O[3]
                         net (fo=2, routed)           0.606     6.258    Breg/F_reg[2]_i_6_n_4
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.306     6.564 r  Breg/F[6]_i_12/O
                         net (fo=1, routed)           0.000     6.564    Breg/F[6]_i_12_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.811 r  Breg/F_reg[6]_i_6/O[0]
                         net (fo=1, routed)           0.523     7.334    Areg/p_0_out[3]
    SLICE_X37Y42         LUT5 (Prop_lut5_I0_O)        0.299     7.633 r  Areg/F[3]_i_3/O
                         net (fo=1, routed)           0.000     7.633    arithLogicUnit/F__0[3]
    SLICE_X37Y42         MUXF7 (Prop_muxf7_I1_O)      0.245     7.878 r  arithLogicUnit/F_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.878    arithLogicUnit/F_reg[3]_i_1_n_0
    SLICE_X37Y42         FDRE                                         r  arithLogicUnit/F_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.577     4.357    arithLogicUnit/CLK
    SLICE_X37Y42         FDRE                                         r  arithLogicUnit/F_reg[3]/C

Slack:                    inf
  Source:                 opcode[0]
                            (input port)
  Destination:            arithLogicUnit/F_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.184ns  (logic 2.309ns (32.145%)  route 4.875ns (67.855%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        4.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  opcode[0] (IN)
                         net (fo=0)                   0.000     0.000    opcode[0]
    T10                  IBUF (Prop_ibuf_I_O)         1.042     1.042 r  opcode_IBUF[0]_inst/O
                         net (fo=48, routed)          3.095     4.137    Breg/opcode_IBUF[0]
    SLICE_X34Y40         LUT2 (Prop_lut2_I0_O)        0.152     4.289 r  Breg/F[2]_i_18/O
                         net (fo=2, routed)           0.600     4.889    Breg/A[1]
    SLICE_X33Y40         LUT6 (Prop_lut6_I2_O)        0.348     5.237 r  Breg/F[2]_i_12/O
                         net (fo=1, routed)           0.000     5.237    Breg/F[2]_i_12_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     5.485 r  Breg/F_reg[2]_i_6/O[2]
                         net (fo=1, routed)           1.180     6.665    Areg/p_0_out[2]
    SLICE_X37Y42         LUT5 (Prop_lut5_I0_O)        0.302     6.967 r  Areg/F[2]_i_3/O
                         net (fo=1, routed)           0.000     6.967    arithLogicUnit/F__0[2]
    SLICE_X37Y42         MUXF7 (Prop_muxf7_I1_O)      0.217     7.184 r  arithLogicUnit/F_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.184    arithLogicUnit/F_reg[2]_i_1_n_0
    SLICE_X37Y42         FDRE                                         r  arithLogicUnit/F_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.577     4.357    arithLogicUnit/CLK
    SLICE_X37Y42         FDRE                                         r  arithLogicUnit/F_reg[2]/C

Slack:                    inf
  Source:                 opcode[3]
                            (input port)
  Destination:            arithLogicUnit/F_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.160ns  (logic 1.825ns (29.636%)  route 4.334ns (70.364%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        4.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  opcode[3] (IN)
                         net (fo=0)                   0.000     0.000    opcode[3]
    T14                  IBUF (Prop_ibuf_I_O)         0.993     0.993 f  opcode_IBUF[3]_inst/O
                         net (fo=5, routed)           1.586     2.579    arithLogicUnit/opcode_IBUF[3]
    SLICE_X38Y41         LUT3 (Prop_lut3_I0_O)        0.124     2.703 r  arithLogicUnit/F[0]_i_6/O
                         net (fo=2, routed)           1.234     3.937    arithLogicUnit/F[0]_i_6_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I4_O)        0.124     4.061 r  arithLogicUnit/F[1]_i_7/O
                         net (fo=4, routed)           0.432     4.493    arithLogicUnit/F[1]_i_7_n_0
    SLICE_X41Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.617 r  arithLogicUnit/F[1]_i_6/O
                         net (fo=2, routed)           0.439     5.056    arithLogicUnit/C_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I1_O)        0.124     5.180 r  arithLogicUnit/F[1]_i_4/O
                         net (fo=1, routed)           0.644     5.824    arithLogicUnit/F[1]_i_4_n_0
    SLICE_X41Y40         LUT5 (Prop_lut5_I0_O)        0.124     5.948 r  arithLogicUnit/F[1]_i_2/O
                         net (fo=1, routed)           0.000     5.948    arithLogicUnit/slice1/F__11
    SLICE_X41Y40         MUXF7 (Prop_muxf7_I0_O)      0.212     6.160 r  arithLogicUnit/F_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.160    arithLogicUnit/F_reg[1]_i_1_n_0
    SLICE_X41Y40         FDRE                                         r  arithLogicUnit/F_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.577     4.357    arithLogicUnit/CLK
    SLICE_X41Y40         FDRE                                         r  arithLogicUnit/F_reg[1]/C

Slack:                    inf
  Source:                 opcode[0]
                            (input port)
  Destination:            arithLogicUnit/F_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.635ns  (logic 1.929ns (34.240%)  route 3.705ns (65.760%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        4.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 f  opcode[0] (IN)
                         net (fo=0)                   0.000     0.000    opcode[0]
    T10                  IBUF (Prop_ibuf_I_O)         1.042     1.042 f  opcode_IBUF[0]_inst/O
                         net (fo=48, routed)          3.014     4.056    Breg/opcode_IBUF[0]
    SLICE_X33Y40         LUT3 (Prop_lut3_I0_O)        0.124     4.180 r  Breg/F[2]_i_14/O
                         net (fo=1, routed)           0.000     4.180    Breg/F[2]_i_14_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     4.427 r  Breg/F_reg[2]_i_6/O[0]
                         net (fo=1, routed)           0.691     5.119    Areg/p_0_out[0]
    SLICE_X36Y42         LUT5 (Prop_lut5_I0_O)        0.299     5.418 r  Areg/F[0]_i_3/O
                         net (fo=1, routed)           0.000     5.418    arithLogicUnit/F__0[0]
    SLICE_X36Y42         MUXF7 (Prop_muxf7_I1_O)      0.217     5.635 r  arithLogicUnit/F_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.635    arithLogicUnit/F_reg[0]_i_1_n_0
    SLICE_X36Y42         FDRE                                         r  arithLogicUnit/F_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.577     4.357    arithLogicUnit/CLK
    SLICE_X36Y42         FDRE                                         r  arithLogicUnit/F_reg[0]/C

Slack:                    inf
  Source:                 opcode[3]
                            (input port)
  Destination:            arithLogicUnit/Bin_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.071ns  (logic 1.117ns (27.452%)  route 2.953ns (72.548%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  opcode[3] (IN)
                         net (fo=0)                   0.000     0.000    opcode[3]
    T14                  IBUF (Prop_ibuf_I_O)         0.993     0.993 f  opcode_IBUF[3]_inst/O
                         net (fo=5, routed)           1.732     2.725    pushToEn/pushReg2/opcode_IBUF[1]
    SLICE_X38Y39         LUT4 (Prop_lut4_I3_O)        0.124     2.849 r  pushToEn/pushReg2/Bin[7]_i_1/O
                         net (fo=20, routed)          1.222     4.071    arithLogicUnit/Bin_reg[7]_0[0]
    SLICE_X35Y39         FDRE                                         r  arithLogicUnit/Bin_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.809     0.809 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.689    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     2.780 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.501     4.281    arithLogicUnit/CLK
    SLICE_X35Y39         FDRE                                         r  arithLogicUnit/Bin_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 opcode[3]
                            (input port)
  Destination:            arithLogicUnit/opcodeIn_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.636ns  (logic 0.222ns (34.917%)  route 0.414ns (65.083%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  opcode[3] (IN)
                         net (fo=0)                   0.000     0.000    opcode[3]
    T14                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  opcode_IBUF[3]_inst/O
                         net (fo=5, routed)           0.414     0.636    arithLogicUnit/opcode_IBUF[3]
    SLICE_X38Y40         FDRE                                         r  arithLogicUnit/opcodeIn_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.860     1.932    arithLogicUnit/CLK
    SLICE_X38Y40         FDRE                                         r  arithLogicUnit/opcodeIn_reg[3]/C

Slack:                    inf
  Source:                 toPush[5]
                            (input port)
  Destination:            Areg/Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.231ns (36.260%)  route 0.406ns (63.740%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  toPush[5] (IN)
                         net (fo=0)                   0.000     0.000    toPush[5]
    P14                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  toPush_IBUF[5]_inst/O
                         net (fo=2, routed)           0.406     0.637    Areg/D[5]
    SLICE_X36Y40         FDRE                                         r  Areg/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.860     1.932    Areg/CLK
    SLICE_X36Y40         FDRE                                         r  Areg/Q_reg[5]/C

Slack:                    inf
  Source:                 toPush[4]
                            (input port)
  Destination:            Areg/Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.660ns  (logic 0.226ns (34.242%)  route 0.434ns (65.758%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  toPush[4] (IN)
                         net (fo=0)                   0.000     0.000    toPush[4]
    R14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  toPush_IBUF[4]_inst/O
                         net (fo=2, routed)           0.434     0.660    Areg/D[4]
    SLICE_X36Y40         FDRE                                         r  Areg/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.860     1.932    Areg/CLK
    SLICE_X36Y40         FDRE                                         r  Areg/Q_reg[4]/C

Slack:                    inf
  Source:                 pushA
                            (input port)
  Destination:            pushToA/pushReg1/btnOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.252ns (37.211%)  route 0.426ns (62.789%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  pushA (IN)
                         net (fo=0)                   0.000     0.000    pushA
    W13                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  pushA_IBUF_inst/O
                         net (fo=1, routed)           0.426     0.678    pushToA/pushReg1/pushA_IBUF
    SLICE_X39Y39         FDRE                                         r  pushToA/pushReg1/btnOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.859     1.931    pushToA/pushReg1/CLK
    SLICE_X39Y39         FDRE                                         r  pushToA/pushReg1/btnOut_reg/C

Slack:                    inf
  Source:                 opcode[1]
                            (input port)
  Destination:            arithLogicUnit/opcodeIn_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.255ns (35.507%)  route 0.463ns (64.493%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  opcode[1] (IN)
                         net (fo=0)                   0.000     0.000    opcode[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  opcode_IBUF[1]_inst/O
                         net (fo=10, routed)          0.463     0.718    arithLogicUnit/opcode_IBUF[1]
    SLICE_X36Y41         FDRE                                         r  arithLogicUnit/opcodeIn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.860     1.932    arithLogicUnit/CLK
    SLICE_X36Y41         FDRE                                         r  arithLogicUnit/opcodeIn_reg[1]/C

Slack:                    inf
  Source:                 opcode[2]
                            (input port)
  Destination:            arithLogicUnit/opcodeIn_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.756ns  (logic 0.278ns (36.796%)  route 0.478ns (63.204%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  opcode[2] (IN)
                         net (fo=0)                   0.000     0.000    opcode[2]
    T11                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  opcode_IBUF[2]_inst/O
                         net (fo=5, routed)           0.478     0.756    arithLogicUnit/opcode_IBUF[2]
    SLICE_X37Y41         FDRE                                         r  arithLogicUnit/opcodeIn_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.860     1.932    arithLogicUnit/CLK
    SLICE_X37Y41         FDRE                                         r  arithLogicUnit/opcodeIn_reg[2]/C

Slack:                    inf
  Source:                 toPush[5]
                            (input port)
  Destination:            Breg/Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.231ns (30.276%)  route 0.532ns (69.724%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  toPush[5] (IN)
                         net (fo=0)                   0.000     0.000    toPush[5]
    P14                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  toPush_IBUF[5]_inst/O
                         net (fo=2, routed)           0.532     0.762    Breg/Q_reg[7]_0[5]
    SLICE_X37Y40         FDRE                                         r  Breg/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.860     1.932    Breg/CLK
    SLICE_X37Y40         FDRE                                         r  Breg/Q_reg[5]/C

Slack:                    inf
  Source:                 pushB
                            (input port)
  Destination:            pushToB/pushReg1/btnOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.777ns  (logic 0.296ns (38.024%)  route 0.482ns (61.976%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  pushB (IN)
                         net (fo=0)                   0.000     0.000    pushB
    W14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  pushB_IBUF_inst/O
                         net (fo=1, routed)           0.482     0.777    pushToB/pushReg1/pushB_IBUF
    SLICE_X39Y39         FDRE                                         r  pushToB/pushReg1/btnOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.859     1.931    pushToB/pushReg1/CLK
    SLICE_X39Y39         FDRE                                         r  pushToB/pushReg1/btnOut_reg/C

Slack:                    inf
  Source:                 pushEn
                            (input port)
  Destination:            pushToEn/pushReg1/btnOut_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.190ns (24.262%)  route 0.594ns (75.738%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  pushEn (IN)
                         net (fo=0)                   0.000     0.000    pushEn
    M14                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  pushEn_IBUF_inst/O
                         net (fo=1, routed)           0.594     0.784    pushToEn/pushReg1/pushEn_IBUF
    SLICE_X39Y39         FDRE                                         r  pushToEn/pushReg1/btnOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.859     1.931    pushToEn/pushReg1/CLK
    SLICE_X39Y39         FDRE                                         r  pushToEn/pushReg1/btnOut_reg/C

Slack:                    inf
  Source:                 toPush[0]
                            (input port)
  Destination:            Areg/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.161ns (19.876%)  route 0.649ns (80.124%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.931ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  toPush[0] (IN)
                         net (fo=0)                   0.000     0.000    toPush[0]
    R17                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  toPush_IBUF[0]_inst/O
                         net (fo=2, routed)           0.649     0.810    Areg/D[0]
    SLICE_X36Y38         FDRE                                         r  Areg/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.043    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.072 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.859     1.931    Areg/CLK
    SLICE_X36Y38         FDRE                                         r  Areg/Q_reg[0]/C





