{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1429076157879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429076157881 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 15 11:05:57 2015 " "Processing started: Wed Apr 15 11:05:57 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429076157881 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1429076157881 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off examples -c examples " "Command: quartus_map --read_settings_files=on --write_settings_files=off examples -c examples" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1429076157881 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1429076158120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 2 2 " "Found 2 design units, including 2 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429076158215 ""} { "Info" "ISGN_ENTITY_NAME" "2 test_sram " "Found entity 2: test_sram" {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429076158215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429076158215 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd.v(111) " "Verilog HDL information at lcd.v(111): always construct contains both blocking and non-blocking assignments" {  } { { "lcd.v" "" { Text "/home/tinchuk/ee214/example_es/lcd.v" 111 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1429076158218 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd.v(310) " "Verilog HDL information at lcd.v(310): always construct contains both blocking and non-blocking assignments" {  } { { "lcd.v" "" { Text "/home/tinchuk/ee214/example_es/lcd.v" 310 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1429076158218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.v" "" { Text "/home/tinchuk/ee214/example_es/lcd.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429076158218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429076158218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sample.v 1 1 " "Found 1 design units, including 1 entities, in source file sample.v" { { "Info" "ISGN_ENTITY_NAME" "1 sample " "Found entity 1: sample" {  } { { "sample.v" "" { Text "/home/tinchuk/ee214/example_es/sample.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429076158220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429076158220 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sram " "Elaborating entity \"sram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1429076158296 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[0\] " "Inserted always-enabled tri-state buffer between \"sram_data\[0\]\" and its non-tri-state driver." {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1429076158708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[1\] " "Inserted always-enabled tri-state buffer between \"sram_data\[1\]\" and its non-tri-state driver." {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1429076158708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[2\] " "Inserted always-enabled tri-state buffer between \"sram_data\[2\]\" and its non-tri-state driver." {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1429076158708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[3\] " "Inserted always-enabled tri-state buffer between \"sram_data\[3\]\" and its non-tri-state driver." {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1429076158708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[4\] " "Inserted always-enabled tri-state buffer between \"sram_data\[4\]\" and its non-tri-state driver." {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1429076158708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[5\] " "Inserted always-enabled tri-state buffer between \"sram_data\[5\]\" and its non-tri-state driver." {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1429076158708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[6\] " "Inserted always-enabled tri-state buffer between \"sram_data\[6\]\" and its non-tri-state driver." {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1429076158708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "sram_data\[7\] " "Inserted always-enabled tri-state buffer between \"sram_data\[7\]\" and its non-tri-state driver." {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1429076158708 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1429076158708 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[0\]\" is moved to its source" {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1429076158709 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[1\]\" is moved to its source" {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1429076158709 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[2\]\" is moved to its source" {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1429076158709 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[3\]\" is moved to its source" {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1429076158709 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[4\]\" is moved to its source" {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1429076158709 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[5\]\" is moved to its source" {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1429076158709 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[6\]\" is moved to its source" {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1429076158709 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "sram_data\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"sram_data\[7\]\" is moved to its source" {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1429076158709 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1429076158709 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "sram_data\[0\]~synth " "Node \"sram_data\[0\]~synth\"" {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429076158737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data\[1\]~synth " "Node \"sram_data\[1\]~synth\"" {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429076158737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data\[2\]~synth " "Node \"sram_data\[2\]~synth\"" {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429076158737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data\[3\]~synth " "Node \"sram_data\[3\]~synth\"" {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429076158737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data\[4\]~synth " "Node \"sram_data\[4\]~synth\"" {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429076158737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data\[5\]~synth " "Node \"sram_data\[5\]~synth\"" {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429076158737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data\[6\]~synth " "Node \"sram_data\[6\]~synth\"" {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429076158737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sram_data\[7\]~synth " "Node \"sram_data\[7\]~synth\"" {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429076158737 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1429076158737 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sram_cs_n GND " "Pin \"sram_cs_n\" is stuck at GND" {  } { { "sram.v" "" { Text "/home/tinchuk/ee214/example_es/sram.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429076158737 "|sram|sram_cs_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1429076158737 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "118 " "Implemented 118 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1429076158782 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1429076158782 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1429076158782 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Implemented 54 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1429076158782 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1429076158782 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tinchuk/ee214/example_es/output_files/examples.map.smsg " "Generated suppressed messages file /home/tinchuk/ee214/example_es/output_files/examples.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1429076158872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "364 " "Peak virtual memory: 364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429076158885 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 15 11:05:58 2015 " "Processing ended: Wed Apr 15 11:05:58 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429076158885 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429076158885 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429076158885 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429076158885 ""}
