<dec f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='32' type='llvm::BitVector'/>
<offset>2368</offset>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='57' u='m' c='_ZN4llvm14SIRegisterInfoC1ERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='58' u='m' c='_ZN4llvm14SIRegisterInfoC1ERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='61' u='m' c='_ZN4llvm14SIRegisterInfoC1ERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2104' u='m' c='_ZNK4llvm14SIRegisterInfo22getRegUnitPressureSetsEj'/>
