============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Apr 09 2025  01:56:05 am
  Module:                 rapid_x_cpu
  Operating conditions:   worst_low (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (5847 ps) Setup Check with Pin memory_unit_ir_data_in_reg[31]/CK->D
          Group: i_clk
     Startpoint: (R) memory_unit_dcache_line_read_reg[meta][tag][11]/CK
          Clock: (R) i_clk
       Endpoint: (F) memory_unit_ir_data_in_reg[31]/D
          Clock: (R) i_clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      41                  
       Uncertainty:-     100                  
     Required Time:=    9859                  
      Launch Clock:-       0                  
         Data Path:-    4012                  
             Slack:=    5847                  

#-------------------------------------------------------------------------------------------------------------------------------------------------
#                             Timing Point                               Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------------------------------------
  memory_unit_dcache_line_read_reg[meta][tag][11]/CK                     -       -      R     (arrival)   1963     -   400     0       0    (-,-) 
  memory_unit_dcache_line_read_reg[meta][tag][11]/Q                      -       CK->Q  R     DFFR_X1        3   6.0    14   184     184    (-,-) 
  g110022/ZN                                                             -       B->ZN  R     XNOR2_X1       1   1.8    13    61     245    (-,-) 
  g109921/ZN                                                             -       A->ZN  F     OAI221_X1      1   1.7    14    43     288    (-,-) 
  g109335__1705/ZN                                                       -       A2->ZN R     NOR4_X1        1   1.8    28    64     352    (-,-) 
  g109138__7098/ZN                                                       -       A1->ZN F     NAND4_X1       3   4.8    24    55     407    (-,-) 
  g109033__9315/ZN                                                       -       A1->ZN R     NAND2_X1       3   5.8    14    45     452    (-,-) 
  g108956__2398/ZN                                                       -       A1->ZN F     NAND3_X1       2   4.8    22    44     496    (-,-) 
  g108913__1881/ZN                                                       -       A->ZN  R     OAI21_X2       6  33.5    62    78     574    (-,-) 
  g108887__4733/ZN                                                       -       A1->ZN F     NAND2_X1       4   7.2    24    65     639    (-,-) 
  g108874__6783/ZN                                                       -       A->ZN  R     OAI21_X1       1   1.8    13    42     681    (-,-) 
  g108844__8428/ZN                                                       -       A->ZN  F     OAI21_X1       1   1.7     8    33     714    (-,-) 
  g108831__6161/ZN                                                       -       A2->ZN F     OR4_X2        33  82.8    53   160     874    (-,-) 
  g108829__4733/Z                                                        -       S->Z   F     MUX2_X1        4   7.7    14   116     990    (-,-) 
  g108698__7482/ZN                                                       -       A1->ZN R     AOI22_X1       2   8.1    37    69    1059    (-,-) 
  g108696/ZN                                                             -       A->ZN  F     INV_X4       102 241.4    69   146    1204    (-,-) 
  g108679__2398/ZN                                                       -       A1->ZN F     AND2_X1        1   2.5     8    89    1294    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3507/Z  -       A->Z   F     XOR2_X1        1   2.9    18    62    1356    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3490/CO -       CI->CO F     FA_X1          1   2.9    12    84    1440    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3489/CO -       CI->CO F     FA_X1          1   2.9    12    81    1521    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3488/CO -       CI->CO F     FA_X1          1   2.9    12    81    1602    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3487/CO -       CI->CO F     FA_X1          1   2.9    12    81    1683    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3486/CO -       CI->CO F     FA_X1          1   2.9    12    81    1764    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3485/CO -       CI->CO F     FA_X1          1   2.9    12    81    1845    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3484/CO -       CI->CO F     FA_X1          1   2.9    12    81    1926    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3483/CO -       CI->CO F     FA_X1          1   2.9    12    81    2008    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3482/CO -       CI->CO F     FA_X1          1   2.9    12    81    2089    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3481/CO -       CI->CO F     FA_X1          1   2.9    12    81    2170    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3480/CO -       CI->CO F     FA_X1          1   2.9    12    81    2251    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3479/CO -       CI->CO F     FA_X1          1   2.9    12    81    2332    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3478/CO -       CI->CO F     FA_X1          1   2.9    12    81    2413    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3477/CO -       CI->CO F     FA_X1          1   2.9    12    81    2494    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3476/CO -       CI->CO F     FA_X1          1   2.9    12    81    2575    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3475/CO -       CI->CO F     FA_X1          1   2.9    12    81    2656    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3474/CO -       CI->CO F     FA_X1          1   2.9    12    81    2738    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3473/CO -       CI->CO F     FA_X1          1   2.9    12    81    2819    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3472/CO -       CI->CO F     FA_X1          1   2.9    12    81    2900    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3471/CO -       CI->CO F     FA_X1          1   2.9    12    81    2981    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3470/CO -       CI->CO F     FA_X1          1   2.9    12    81    3062    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3469/CO -       CI->CO F     FA_X1          1   2.9    12    81    3143    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3468/CO -       CI->CO F     FA_X1          1   2.9    12    81    3224    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3467/CO -       CI->CO F     FA_X1          1   2.9    12    81    3305    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3466/CO -       CI->CO F     FA_X1          1   2.9    12    81    3386    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3465/CO -       CI->CO F     FA_X1          1   2.9    12    81    3467    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3464/CO -       CI->CO F     FA_X1          1   2.9    12    81    3548    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3463/CO -       CI->CO F     FA_X1          1   2.9    12    81    3630    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3462/CO -       CI->CO F     FA_X1          1   2.9    12    81    3711    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3461/CO -       CI->CO F     FA_X1          1   2.9    12    81    3792    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3460/CO -       CI->CO F     FA_X1          1   2.4    11    80    3872    (-,-) 
  ex_logic_add_85_91_Y_ex_logic_add_131_32_Y_ex_logic_sub_85_73_g3459/ZN -       A->ZN  F     XNOR2_X1       1   1.7     9    52    3924    (-,-) 
  g207298/ZN                                                             -       C1->ZN R     AOI221_X1      1   1.7    26    47    3971    (-,-) 
  ex_logic_g59/ZN                                                        -       I->ZN  F     TINV_X1        1   2.1     8    33    4004    (-,-) 
  memory_unit_ir_data_in_reg[31]/D                                       <<<     -      F     SDFFR_X1       1     -     -     9    4012    (-,-) 
#-------------------------------------------------------------------------------------------------------------------------------------------------

