-- -------------------------------------------------------------
--
--  Entity Declaration for ent_b
--
-- Generated
--  by:  wig
--  on:  Tue Mar 23 10:47:28 2004
--  cmd: H:\work\mix_new\mix\mix_0.pl -sheet HIER=HIER_UAMN -strip -nodelta ../../verilog.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: ent_b-e.vhd,v 1.1 2004/04/06 10:15:26 wig Exp $
-- $Date: 2004/04/06 10:15:26 $
-- $Log: ent_b-e.vhd,v $
-- Revision 1.1  2004/04/06 10:15:26  wig
-- Adding result/verilog testcase, again
--
--
-- Based on Mix Entity Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.37 2003/12/23 13:25:21 abauer Exp 
--
-- Generator: mix_0.pl Version: Revision: 1.26 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/enty

--

--
-- Start of Generated Entity ent_b
--
entity ent_b is
        -- Generics:
		-- No Generated Generics for Entity ent_b

    	-- Generated Port Declaration:
		port(
		-- Generated Port for Entity ent_b
			port_b_1	: in	std_ulogic;
			port_b_3	: in	std_ulogic;
			port_b_4	: out	std_ulogic;
			port_b_5_1	: in	std_ulogic; -- __I_AUTO_REDUCED_BUS2SIGNAL
			port_b_5_2	: in	std_ulogic; -- __I_AUTO_REDUCED_BUS2SIGNAL
			port_b_6i	: in	std_ulogic_vector(3 downto 0);
			port_b_6o	: out	std_ulogic_vector(3 downto 0);
			sig_07	: in	std_ulogic_vector(5 downto 0);
			sig_08	: in	std_ulogic_vector(8 downto 2)
		-- End of Generated Port for Entity ent_b
		);
end ent_b;
--
-- End of Generated Entity ent_b
--

--
--!End of Entity/ies
-- --------------------------------------------------------------
