<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sparc › include › asm › turbosparc.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>turbosparc.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * turbosparc.h:  Defines specific to the TurboSparc module.</span>
<span class="cm"> *            This is SRMMU stuff.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1997 Jakub Jelinek (jj@sunsite.mff.cuni.cz)</span>
<span class="cm"> */</span>
<span class="cp">#ifndef _SPARC_TURBOSPARC_H</span>
<span class="cp">#define _SPARC_TURBOSPARC_H</span>

<span class="cp">#include &lt;asm/asi.h&gt;</span>
<span class="cp">#include &lt;asm/pgtsrmmu.h&gt;</span>

<span class="cm">/* Bits in the SRMMU control register for TurboSparc modules.</span>
<span class="cm"> *</span>
<span class="cm"> * -------------------------------------------------------------------</span>
<span class="cm"> * |impl-vers| RSV| PMC |PE|PC| RSV |BM| RFR |IC|DC|PSO|RSV|ICS|NF|ME|</span>
<span class="cm"> * -------------------------------------------------------------------</span>
<span class="cm"> *  31    24 23-21 20-19 18 17 16-15 14 13-10  9  8  7  6-3   2  1  0</span>
<span class="cm"> *</span>
<span class="cm"> * BM: Boot Mode -- 0 = not in boot mode, 1 = in boot mode</span>
<span class="cm"> *</span>
<span class="cm"> * This indicates whether the TurboSparc is in boot-mode or not.</span>
<span class="cm"> *</span>
<span class="cm"> * IC: Instruction Cache -- 0 = off, 1 = on</span>
<span class="cm"> * DC: Data Cache -- 0 = off, 1 = 0n</span>
<span class="cm"> *</span>
<span class="cm"> * These bits enable the on-cpu TurboSparc split I/D caches.</span>
<span class="cm"> *</span>
<span class="cm"> * ICS: ICache Snooping -- 0 = disable, 1 = enable snooping of icache</span>
<span class="cm"> * NF: No Fault -- 0 = faults generate traps, 1 = faults don&#39;t trap</span>
<span class="cm"> * ME: MMU enable -- 0 = mmu not translating, 1 = mmu translating</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#define TURBOSPARC_MMUENABLE    0x00000001</span>
<span class="cp">#define TURBOSPARC_NOFAULT      0x00000002</span>
<span class="cp">#define TURBOSPARC_ICSNOOP	0x00000004</span>
<span class="cp">#define TURBOSPARC_PSO          0x00000080</span>
<span class="cp">#define TURBOSPARC_DCENABLE     0x00000100   </span><span class="cm">/* Enable data cache */</span><span class="cp"></span>
<span class="cp">#define TURBOSPARC_ICENABLE     0x00000200   </span><span class="cm">/* Enable instruction cache */</span><span class="cp"></span>
<span class="cp">#define TURBOSPARC_BMODE        0x00004000   </span>
<span class="cp">#define TURBOSPARC_PARITYODD	0x00020000   </span><span class="cm">/* Parity odd, if enabled */</span><span class="cp"></span>
<span class="cp">#define TURBOSPARC_PCENABLE	0x00040000   </span><span class="cm">/* Enable parity checking */</span><span class="cp"></span>

<span class="cm">/* Bits in the CPU configuration register for TurboSparc modules.</span>
<span class="cm"> *</span>
<span class="cm"> * -------------------------------------------------------</span>
<span class="cm"> * |IOClk|SNP|AXClk| RAH |  WS |  RSV  |SBC|WT|uS2|SE|SCC|</span>
<span class="cm"> * -------------------------------------------------------</span>
<span class="cm"> *    31   30 29-28 27-26 25-23   22-8  7-6  5  4   3 2-0</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#define TURBOSPARC_SCENABLE 0x00000008	 </span><span class="cm">/* Secondary cache enable */</span><span class="cp"></span>
<span class="cp">#define TURBOSPARC_uS2	    0x00000010   </span><span class="cm">/* Swift compatibility mode */</span><span class="cp"></span>
<span class="cp">#define TURBOSPARC_WTENABLE 0x00000020	 </span><span class="cm">/* Write thru for dcache */</span><span class="cp"></span>
<span class="cp">#define TURBOSPARC_SNENABLE 0x40000000	 </span><span class="cm">/* DVMA snoop enable */</span><span class="cp"></span>

<span class="cp">#ifndef __ASSEMBLY__</span>

<span class="cm">/* Bits [13:5] select one of 512 instruction cache tags */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">turbosparc_inv_insn_tag</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
        <span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;sta %%g0, [%0] %1</span><span class="se">\n\t</span><span class="s">&quot;</span>
			     <span class="o">:</span> <span class="cm">/* no outputs */</span>
			     <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">addr</span><span class="p">),</span> <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">ASI_M_TXTC_TAG</span><span class="p">)</span>
			     <span class="o">:</span> <span class="s">&quot;memory&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Bits [13:5] select one of 512 data cache tags */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">turbosparc_inv_data_tag</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
        <span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;sta %%g0, [%0] %1</span><span class="se">\n\t</span><span class="s">&quot;</span>
			     <span class="o">:</span> <span class="cm">/* no outputs */</span>
			     <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">addr</span><span class="p">),</span> <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">ASI_M_DATAC_TAG</span><span class="p">)</span>
			     <span class="o">:</span> <span class="s">&quot;memory&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">turbosparc_flush_icache</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">;</span>

        <span class="k">for</span> <span class="p">(</span><span class="n">addr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">addr</span> <span class="o">&lt;</span> <span class="mh">0x4000</span><span class="p">;</span> <span class="n">addr</span> <span class="o">+=</span> <span class="mh">0x20</span><span class="p">)</span>
                <span class="n">turbosparc_inv_insn_tag</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">turbosparc_flush_dcache</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">;</span>

        <span class="k">for</span> <span class="p">(</span><span class="n">addr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">addr</span> <span class="o">&lt;</span> <span class="mh">0x4000</span><span class="p">;</span> <span class="n">addr</span> <span class="o">+=</span> <span class="mh">0x20</span><span class="p">)</span>
                <span class="n">turbosparc_inv_data_tag</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">turbosparc_idflash_clear</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">;</span>

        <span class="k">for</span> <span class="p">(</span><span class="n">addr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">addr</span> <span class="o">&lt;</span> <span class="mh">0x4000</span><span class="p">;</span> <span class="n">addr</span> <span class="o">+=</span> <span class="mh">0x20</span><span class="p">)</span> <span class="p">{</span>
                <span class="n">turbosparc_inv_insn_tag</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
                <span class="n">turbosparc_inv_data_tag</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">turbosparc_set_ccreg</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">regval</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;sta %0, [%1] %2</span><span class="se">\n\t</span><span class="s">&quot;</span>
			     <span class="o">:</span> <span class="cm">/* no outputs */</span>
			     <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="n">regval</span><span class="p">),</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="mh">0x600</span><span class="p">),</span> <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">ASI_M_MMUREGS</span><span class="p">)</span>
			     <span class="o">:</span> <span class="s">&quot;memory&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">turbosparc_get_ccreg</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">regval</span><span class="p">;</span>

	<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span><span class="s">&quot;lda [%1] %2, %0</span><span class="se">\n\t</span><span class="s">&quot;</span>
			     <span class="o">:</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="n">regval</span><span class="p">)</span>
			     <span class="o">:</span> <span class="s">&quot;r&quot;</span> <span class="p">(</span><span class="mh">0x600</span><span class="p">),</span> <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="n">ASI_M_MMUREGS</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">regval</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* !__ASSEMBLY__ */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* !(_SPARC_TURBOSPARC_H) */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
