{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 19:52:33 2019 " "Info: Processing started: Wed Apr 17 19:52:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoSD -c somadorSubtrador --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projetoSD -c somadorSubtrador --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Info: Found entity 1: fullAdder" {  } { { "fullAdder.bdf" "" { Schematic "D:/Users/lefm/Desktop/PROJETO_SD_2019/ULA/fullAdder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complemento2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file complemento2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 complemento2 " "Info: Found entity 1: complemento2" {  } { { "complemento2.bdf" "" { Schematic "D:/Users/lefm/Desktop/PROJETO_SD_2019/ULA/complemento2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file addsub.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AddSub " "Info: Found entity 1: AddSub" {  } { { "AddSub.bdf" "" { Schematic "D:/Users/lefm/Desktop/PROJETO_SD_2019/ULA/AddSub.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "functionand.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file functionand.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FunctionAnd " "Info: Found entity 1: FunctionAnd" {  } { { "FunctionAnd.bdf" "" { Schematic "D:/Users/lefm/Desktop/PROJETO_SD_2019/ULA/FunctionAnd.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "functionxor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file functionxor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FunctionXOR " "Info: Found entity 1: FunctionXOR" {  } { { "FunctionXOR.bdf" "" { Schematic "D:/Users/lefm/Desktop/PROJETO_SD_2019/ULA/FunctionXOR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equalsbox.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file equalsbox.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EqualsBox " "Info: Found entity 1: EqualsBox" {  } { { "EqualsBox.bdf" "" { Schematic "D:/Users/lefm/Desktop/PROJETO_SD_2019/ULA/EqualsBox.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equalssystem.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file equalssystem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EqualsSystem " "Info: Found entity 1: EqualsSystem" {  } { { "EqualsSystem.bdf" "" { Schematic "D:/Users/lefm/Desktop/PROJETO_SD_2019/ULA/EqualsSystem.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maiormenorfuction.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file maiormenorfuction.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MaiorMenorFuction " "Info: Found entity 1: MaiorMenorFuction" {  } { { "MaiorMenorFuction.bdf" "" { Schematic "D:/Users/lefm/Desktop/PROJETO_SD_2019/ULA/MaiorMenorFuction.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "MaiorMenorFuction " "Info: Elaborating entity \"MaiorMenorFuction\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EqualsBox EqualsBox:inst4 " "Info: Elaborating entity \"EqualsBox\" for hierarchy \"EqualsBox:inst4\"" {  } { { "MaiorMenorFuction.bdf" "inst4" { Schematic "D:/Users/lefm/Desktop/PROJETO_SD_2019/ULA/MaiorMenorFuction.bdf" { { 56 672 768 152 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Info: Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 19:52:34 2019 " "Info: Processing ended: Wed Apr 17 19:52:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
