// Seed: 1762708814
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = 1'b0;
  assign module_1.id_23 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input wand id_1,
    input tri1 id_2,
    input supply1 id_3
    , id_22,
    input uwire id_4,
    input tri id_5,
    input wand id_6,
    input supply1 id_7,
    input tri1 id_8,
    input supply0 id_9,
    input uwire id_10,
    output wand id_11,
    output tri1 id_12
    , id_23,
    output tri1 id_13,
    input wor id_14,
    inout wor id_15
    , id_24,
    input uwire id_16,
    output wand id_17,
    output wire id_18,
    input uwire id_19,
    output tri1 id_20
);
  initial begin : LABEL_0
    id_24 = id_16;
  end
  wire id_25;
  module_0 modCall_1 (
      id_25,
      id_25
  );
endmodule
