ARM GAS  /tmp/ccgKgN6g.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"sha256.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SHA256Transform,"ax",%progbits
  18              		.align	1
  19              		.global	SHA256Transform
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	SHA256Transform:
  27              	.LVL0:
  28              	.LFB6:
  29              		.file 1 "Core/Src/sha256.c"
   1:Core/Src/sha256.c **** #include "sha256.h"
   2:Core/Src/sha256.c **** uint32_t k[64] = {
   3:Core/Src/sha256.c **** 	0x428a2f98,0x71374491,0xb5c0fbcf,0xe9b5dba5,0x3956c25b,0x59f111f1,0x923f82a4,0xab1c5ed5,
   4:Core/Src/sha256.c **** 	0xd807aa98,0x12835b01,0x243185be,0x550c7dc3,0x72be5d74,0x80deb1fe,0x9bdc06a7,0xc19bf174,
   5:Core/Src/sha256.c **** 	0xe49b69c1,0xefbe4786,0x0fc19dc6,0x240ca1cc,0x2de92c6f,0x4a7484aa,0x5cb0a9dc,0x76f988da,
   6:Core/Src/sha256.c **** 	0x983e5152,0xa831c66d,0xb00327c8,0xbf597fc7,0xc6e00bf3,0xd5a79147,0x06ca6351,0x14292967,
   7:Core/Src/sha256.c **** 	0x27b70a85,0x2e1b2138,0x4d2c6dfc,0x53380d13,0x650a7354,0x766a0abb,0x81c2c92e,0x92722c85,
   8:Core/Src/sha256.c **** 	0xa2bfe8a1,0xa81a664b,0xc24b8b70,0xc76c51a3,0xd192e819,0xd6990624,0xf40e3585,0x106aa070,
   9:Core/Src/sha256.c **** 	0x19a4c116,0x1e376c08,0x2748774c,0x34b0bcb5,0x391c0cb3,0x4ed8aa4a,0x5b9cca4f,0x682e6ff3,
  10:Core/Src/sha256.c **** 	0x748f82ee,0x78a5636f,0x84c87814,0x8cc70208,0x90befffa,0xa4506ceb,0xbef9a3f7,0xc67178f2
  11:Core/Src/sha256.c **** };
  12:Core/Src/sha256.c **** 
  13:Core/Src/sha256.c **** void SHA256Transform(SHA256_CTX *ctx, uint8_t data[])
  14:Core/Src/sha256.c **** {
  30              		.loc 1 14 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 288
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 14 1 is_stmt 0 view .LVU1
  35 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 36
  38              		.cfi_offset 4, -36
  39              		.cfi_offset 5, -32
  40              		.cfi_offset 6, -28
  41              		.cfi_offset 7, -24
  42              		.cfi_offset 8, -20
  43              		.cfi_offset 9, -16
  44              		.cfi_offset 10, -12
ARM GAS  /tmp/ccgKgN6g.s 			page 2


  45              		.cfi_offset 11, -8
  46              		.cfi_offset 14, -4
  47 0004 C9B0     		sub	sp, sp, #292
  48              	.LCFI1:
  49              		.cfi_def_cfa_offset 328
  15:Core/Src/sha256.c **** 	uint32_t a, b, c, d, e, f, g, h, i, j, t1, t2, m[64];
  50              		.loc 1 15 2 is_stmt 1 view .LVU2
  16:Core/Src/sha256.c **** 
  17:Core/Src/sha256.c **** 	for (i = 0, j = 0; i < 16; ++i, j += 4)
  51              		.loc 1 17 2 view .LVU3
  52              	.LVL1:
  53              		.loc 1 17 16 is_stmt 0 view .LVU4
  54 0006 0024     		movs	r4, #0
  55              		.loc 1 17 9 view .LVU5
  56 0008 2246     		mov	r2, r4
  57              	.LVL2:
  58              	.L2:
  59              		.loc 1 17 2 discriminator 1 view .LVU6
  60 000a 0F2A     		cmp	r2, #15
  61 000c 33D8     		bhi	.L4
  18:Core/Src/sha256.c **** 		m[i] = (data[j] << 24) | (data[j + 1] << 16) | (data[j + 2] << 8) | (data[j + 3]);
  62              		.loc 1 18 3 is_stmt 1 discriminator 3 view .LVU7
  63              		.loc 1 18 15 is_stmt 0 discriminator 3 view .LVU8
  64 000e 0E5D     		ldrb	r6, [r1, r4]	@ zero_extendqisi2
  65              		.loc 1 18 33 discriminator 3 view .LVU9
  66 0010 0D19     		adds	r5, r1, r4
  67 0012 6B78     		ldrb	r3, [r5, #1]	@ zero_extendqisi2
  68              		.loc 1 18 41 discriminator 3 view .LVU10
  69 0014 1B04     		lsls	r3, r3, #16
  70              		.loc 1 18 26 discriminator 3 view .LVU11
  71 0016 43EA0663 		orr	r3, r3, r6, lsl #24
  72              		.loc 1 18 55 discriminator 3 view .LVU12
  73 001a AE78     		ldrb	r6, [r5, #2]	@ zero_extendqisi2
  74              		.loc 1 18 48 discriminator 3 view .LVU13
  75 001c 43EA0623 		orr	r3, r3, r6, lsl #8
  76              		.loc 1 18 76 discriminator 3 view .LVU14
  77 0020 ED78     		ldrb	r5, [r5, #3]	@ zero_extendqisi2
  78              		.loc 1 18 69 discriminator 3 view .LVU15
  79 0022 2B43     		orrs	r3, r3, r5
  80              		.loc 1 18 8 discriminator 3 view .LVU16
  81 0024 08AD     		add	r5, sp, #32
  82 0026 45F82230 		str	r3, [r5, r2, lsl #2]
  17:Core/Src/sha256.c **** 		m[i] = (data[j] << 24) | (data[j + 1] << 16) | (data[j + 2] << 8) | (data[j + 3]);
  83              		.loc 1 17 29 discriminator 3 view .LVU17
  84 002a 0132     		adds	r2, r2, #1
  85              	.LVL3:
  17:Core/Src/sha256.c **** 		m[i] = (data[j] << 24) | (data[j + 1] << 16) | (data[j + 2] << 8) | (data[j + 3]);
  86              		.loc 1 17 36 discriminator 3 view .LVU18
  87 002c 0434     		adds	r4, r4, #4
  88              	.LVL4:
  17:Core/Src/sha256.c **** 		m[i] = (data[j] << 24) | (data[j + 1] << 16) | (data[j + 2] << 8) | (data[j + 3]);
  89              		.loc 1 17 36 discriminator 3 view .LVU19
  90 002e ECE7     		b	.L2
  91              	.LVL5:
  92              	.L5:
  19:Core/Src/sha256.c **** 	for (; i < 64; ++i)
  20:Core/Src/sha256.c **** 		m[i] = SIG1(m[i - 2]) + m[i - 7] + SIG0(m[i - 15]) + m[i - 16];
ARM GAS  /tmp/ccgKgN6g.s 			page 3


  93              		.loc 1 20 3 is_stmt 1 discriminator 2 view .LVU20
  94              		.loc 1 20 10 is_stmt 0 discriminator 2 view .LVU21
  95 0030 931E     		subs	r3, r2, #2
  96 0032 08A9     		add	r1, sp, #32
  97 0034 51F82310 		ldr	r1, [r1, r3, lsl #2]
  98 0038 4FEAF143 		ror	r3, r1, #19
  99 003c 83EA7143 		eor	r3, r3, r1, ror #17
 100 0040 83EA9123 		eor	r3, r3, r1, lsr #10
 101              		.loc 1 20 31 discriminator 2 view .LVU22
 102 0044 D11F     		subs	r1, r2, #7
 103              		.loc 1 20 28 discriminator 2 view .LVU23
 104 0046 08AC     		add	r4, sp, #32
 105 0048 54F82110 		ldr	r1, [r4, r1, lsl #2]
 106              		.loc 1 20 25 discriminator 2 view .LVU24
 107 004c 0B44     		add	r3, r3, r1
 108              		.loc 1 20 38 discriminator 2 view .LVU25
 109 004e A2F10F01 		sub	r1, r2, #15
 110 0052 54F82140 		ldr	r4, [r4, r1, lsl #2]
 111 0056 4FEAB441 		ror	r1, r4, #18
 112 005a 81EAF411 		eor	r1, r1, r4, ror #7
 113 005e 81EAD401 		eor	r1, r1, r4, lsr #3
 114              		.loc 1 20 36 discriminator 2 view .LVU26
 115 0062 0B44     		add	r3, r3, r1
 116              		.loc 1 20 60 discriminator 2 view .LVU27
 117 0064 A2F11001 		sub	r1, r2, #16
 118              		.loc 1 20 57 discriminator 2 view .LVU28
 119 0068 08AC     		add	r4, sp, #32
 120 006a 54F82110 		ldr	r1, [r4, r1, lsl #2]
 121              		.loc 1 20 54 discriminator 2 view .LVU29
 122 006e 0B44     		add	r3, r3, r1
 123              		.loc 1 20 8 discriminator 2 view .LVU30
 124 0070 44F82230 		str	r3, [r4, r2, lsl #2]
  19:Core/Src/sha256.c **** 	for (; i < 64; ++i)
 125              		.loc 1 19 17 discriminator 2 view .LVU31
 126 0074 0132     		adds	r2, r2, #1
 127              	.LVL6:
 128              	.L4:
  19:Core/Src/sha256.c **** 	for (; i < 64; ++i)
 129              		.loc 1 19 2 discriminator 1 view .LVU32
 130 0076 3F2A     		cmp	r2, #63
 131 0078 DAD9     		bls	.L5
  21:Core/Src/sha256.c **** 
  22:Core/Src/sha256.c **** 	a = ctx->state[0];
 132              		.loc 1 22 2 is_stmt 1 view .LVU33
 133              		.loc 1 22 4 is_stmt 0 view .LVU34
 134 007a D0F84CB0 		ldr	fp, [r0, #76]
 135              	.LVL7:
  23:Core/Src/sha256.c **** 	b = ctx->state[1];
 136              		.loc 1 23 2 is_stmt 1 view .LVU35
 137              		.loc 1 23 4 is_stmt 0 view .LVU36
 138 007e 036D     		ldr	r3, [r0, #80]
 139 0080 0193     		str	r3, [sp, #4]
 140              	.LVL8:
  24:Core/Src/sha256.c **** 	c = ctx->state[2];
 141              		.loc 1 24 2 is_stmt 1 view .LVU37
 142              		.loc 1 24 4 is_stmt 0 view .LVU38
 143 0082 476D     		ldr	r7, [r0, #84]
ARM GAS  /tmp/ccgKgN6g.s 			page 4


 144 0084 0297     		str	r7, [sp, #8]
 145              	.LVL9:
  25:Core/Src/sha256.c **** 	d = ctx->state[3];
 146              		.loc 1 25 2 is_stmt 1 view .LVU39
 147              		.loc 1 25 4 is_stmt 0 view .LVU40
 148 0086 816D     		ldr	r1, [r0, #88]
 149 0088 0391     		str	r1, [sp, #12]
 150              	.LVL10:
  26:Core/Src/sha256.c **** 	e = ctx->state[4];
 151              		.loc 1 26 2 is_stmt 1 view .LVU41
 152              		.loc 1 26 4 is_stmt 0 view .LVU42
 153 008a C26D     		ldr	r2, [r0, #92]
 154              	.LVL11:
 155              		.loc 1 26 4 view .LVU43
 156 008c 0492     		str	r2, [sp, #16]
 157              	.LVL12:
  27:Core/Src/sha256.c **** 	f = ctx->state[5];
 158              		.loc 1 27 2 is_stmt 1 view .LVU44
 159              		.loc 1 27 4 is_stmt 0 view .LVU45
 160 008e 046E     		ldr	r4, [r0, #96]
 161 0090 0594     		str	r4, [sp, #20]
 162              	.LVL13:
  28:Core/Src/sha256.c **** 	g = ctx->state[6];
 163              		.loc 1 28 2 is_stmt 1 view .LVU46
 164              		.loc 1 28 4 is_stmt 0 view .LVU47
 165 0092 456E     		ldr	r5, [r0, #100]
 166 0094 0695     		str	r5, [sp, #24]
 167              	.LVL14:
  29:Core/Src/sha256.c **** 	h = ctx->state[7];
 168              		.loc 1 29 2 is_stmt 1 view .LVU48
 169              		.loc 1 29 4 is_stmt 0 view .LVU49
 170 0096 866E     		ldr	r6, [r0, #104]
 171 0098 0796     		str	r6, [sp, #28]
 172              	.LVL15:
  30:Core/Src/sha256.c **** 
  31:Core/Src/sha256.c **** 	for (i = 0; i < 64; ++i) {
 173              		.loc 1 31 2 is_stmt 1 view .LVU50
  29:Core/Src/sha256.c **** 	h = ctx->state[7];
 174              		.loc 1 29 4 is_stmt 0 view .LVU51
 175 009a B246     		mov	r10, r6
  28:Core/Src/sha256.c **** 	h = ctx->state[7];
 176              		.loc 1 28 4 view .LVU52
 177 009c AE46     		mov	lr, r5
  27:Core/Src/sha256.c **** 	g = ctx->state[6];
 178              		.loc 1 27 4 view .LVU53
 179 009e A046     		mov	r8, r4
  25:Core/Src/sha256.c **** 	e = ctx->state[4];
 180              		.loc 1 25 4 view .LVU54
 181 00a0 8946     		mov	r9, r1
  23:Core/Src/sha256.c **** 	c = ctx->state[2];
 182              		.loc 1 23 4 view .LVU55
 183 00a2 9C46     		mov	ip, r3
  22:Core/Src/sha256.c **** 	b = ctx->state[1];
 184              		.loc 1 22 4 view .LVU56
 185 00a4 5C46     		mov	r4, fp
 186              	.LVL16:
 187              		.loc 1 31 9 view .LVU57
ARM GAS  /tmp/ccgKgN6g.s 			page 5


 188 00a6 0026     		movs	r6, #0
 189              	.LVL17:
 190              	.L6:
 191              		.loc 1 31 2 discriminator 1 view .LVU58
 192 00a8 3F2E     		cmp	r6, #63
 193 00aa 2DD8     		bhi	.L9
  32:Core/Src/sha256.c **** 		t1 = h + EP1(e) + CH(e, f, g) + k[i] + m[i];
 194              		.loc 1 32 3 is_stmt 1 discriminator 3 view .LVU59
 195              		.loc 1 32 12 is_stmt 0 discriminator 3 view .LVU60
 196 00ac 4FEAF223 		ror	r3, r2, #11
 197 00b0 83EAB213 		eor	r3, r3, r2, ror #6
 198 00b4 83EA7263 		eor	r3, r3, r2, ror #25
 199              		.loc 1 32 10 discriminator 3 view .LVU61
 200 00b8 5344     		add	r3, r3, r10
 201              		.loc 1 32 21 discriminator 3 view .LVU62
 202 00ba 02EA0801 		and	r1, r2, r8
 203 00be 2EEA0205 		bic	r5, lr, r2
 204 00c2 6940     		eors	r1, r1, r5
 205              		.loc 1 32 19 discriminator 3 view .LVU63
 206 00c4 0B44     		add	r3, r3, r1
 207              		.loc 1 32 36 discriminator 3 view .LVU64
 208 00c6 1D49     		ldr	r1, .L10
 209 00c8 51F82610 		ldr	r1, [r1, r6, lsl #2]
 210              		.loc 1 32 33 discriminator 3 view .LVU65
 211 00cc 0B44     		add	r3, r3, r1
 212              		.loc 1 32 43 discriminator 3 view .LVU66
 213 00ce 08A9     		add	r1, sp, #32
 214 00d0 51F82610 		ldr	r1, [r1, r6, lsl #2]
 215              		.loc 1 32 6 discriminator 3 view .LVU67
 216 00d4 0B44     		add	r3, r3, r1
 217              	.LVL18:
  33:Core/Src/sha256.c **** 		t2 = EP0(a) + MAJ(a, b, c);
 218              		.loc 1 33 3 is_stmt 1 discriminator 3 view .LVU68
 219              		.loc 1 33 8 is_stmt 0 discriminator 3 view .LVU69
 220 00d6 4FEA7431 		ror	r1, r4, #13
 221 00da 81EAB401 		eor	r1, r1, r4, ror #2
 222 00de 81EAB451 		eor	r1, r1, r4, ror #22
 223              		.loc 1 33 17 discriminator 3 view .LVU70
 224 00e2 8CEA0705 		eor	r5, ip, r7
 225 00e6 2540     		ands	r5, r5, r4
 226 00e8 0CEA070A 		and	r10, ip, r7
 227              	.LVL19:
 228              		.loc 1 33 17 discriminator 3 view .LVU71
 229 00ec 85EA0A05 		eor	r5, r5, r10
 230              		.loc 1 33 6 discriminator 3 view .LVU72
 231 00f0 2944     		add	r1, r1, r5
 232              	.LVL20:
  34:Core/Src/sha256.c **** 		h = g;
 233              		.loc 1 34 3 is_stmt 1 discriminator 3 view .LVU73
  35:Core/Src/sha256.c **** 		g = f;
 234              		.loc 1 35 3 discriminator 3 view .LVU74
  36:Core/Src/sha256.c **** 		f = e;
 235              		.loc 1 36 3 discriminator 3 view .LVU75
  37:Core/Src/sha256.c **** 		e = d + t1;
 236              		.loc 1 37 3 discriminator 3 view .LVU76
  38:Core/Src/sha256.c **** 		d = c;
 237              		.loc 1 38 3 discriminator 3 view .LVU77
ARM GAS  /tmp/ccgKgN6g.s 			page 6


  39:Core/Src/sha256.c **** 		c = b;
 238              		.loc 1 39 3 discriminator 3 view .LVU78
  40:Core/Src/sha256.c **** 		b = a;
 239              		.loc 1 40 3 discriminator 3 view .LVU79
  41:Core/Src/sha256.c **** 		a = t1 + t2;
 240              		.loc 1 41 3 discriminator 3 view .LVU80
  31:Core/Src/sha256.c **** 		t1 = h + EP1(e) + CH(e, f, g) + k[i] + m[i];
 241              		.loc 1 31 22 is_stmt 0 discriminator 3 view .LVU81
 242 00f2 0136     		adds	r6, r6, #1
 243              	.LVL21:
  34:Core/Src/sha256.c **** 		g = f;
 244              		.loc 1 34 5 discriminator 3 view .LVU82
 245 00f4 F246     		mov	r10, lr
  35:Core/Src/sha256.c **** 		f = e;
 246              		.loc 1 35 5 discriminator 3 view .LVU83
 247 00f6 C646     		mov	lr, r8
 248              	.LVL22:
  36:Core/Src/sha256.c **** 		e = d + t1;
 249              		.loc 1 36 5 discriminator 3 view .LVU84
 250 00f8 9046     		mov	r8, r2
 251              	.LVL23:
  37:Core/Src/sha256.c **** 		d = c;
 252              		.loc 1 37 5 discriminator 3 view .LVU85
 253 00fa 09EB0302 		add	r2, r9, r3
 254              	.LVL24:
  38:Core/Src/sha256.c **** 		c = b;
 255              		.loc 1 38 5 discriminator 3 view .LVU86
 256 00fe B946     		mov	r9, r7
  39:Core/Src/sha256.c **** 		b = a;
 257              		.loc 1 39 5 discriminator 3 view .LVU87
 258 0100 6746     		mov	r7, ip
 259              	.LVL25:
  40:Core/Src/sha256.c **** 		a = t1 + t2;
 260              		.loc 1 40 5 discriminator 3 view .LVU88
 261 0102 A446     		mov	ip, r4
 262              	.LVL26:
 263              		.loc 1 41 5 discriminator 3 view .LVU89
 264 0104 5C18     		adds	r4, r3, r1
 265              	.LVL27:
 266              		.loc 1 41 5 discriminator 3 view .LVU90
 267 0106 CFE7     		b	.L6
 268              	.LVL28:
 269              	.L9:
  42:Core/Src/sha256.c **** 	}
  43:Core/Src/sha256.c **** 
  44:Core/Src/sha256.c **** 	ctx->state[0] += a;
 270              		.loc 1 44 2 is_stmt 1 view .LVU91
 271              		.loc 1 44 16 is_stmt 0 view .LVU92
 272 0108 5C44     		add	r4, r4, fp
 273              	.LVL29:
 274              		.loc 1 44 16 view .LVU93
 275 010a C464     		str	r4, [r0, #76]
  45:Core/Src/sha256.c **** 	ctx->state[1] += b;
 276              		.loc 1 45 2 is_stmt 1 view .LVU94
 277              		.loc 1 45 16 is_stmt 0 view .LVU95
 278 010c 019B     		ldr	r3, [sp, #4]
 279 010e 6344     		add	r3, r3, ip
ARM GAS  /tmp/ccgKgN6g.s 			page 7


 280 0110 0365     		str	r3, [r0, #80]
  46:Core/Src/sha256.c **** 	ctx->state[2] += c;
 281              		.loc 1 46 2 is_stmt 1 view .LVU96
 282              		.loc 1 46 16 is_stmt 0 view .LVU97
 283 0112 029B     		ldr	r3, [sp, #8]
 284 0114 1F44     		add	r7, r7, r3
 285              	.LVL30:
 286              		.loc 1 46 16 view .LVU98
 287 0116 4765     		str	r7, [r0, #84]
  47:Core/Src/sha256.c **** 	ctx->state[3] += d;
 288              		.loc 1 47 2 is_stmt 1 view .LVU99
 289              		.loc 1 47 16 is_stmt 0 view .LVU100
 290 0118 039B     		ldr	r3, [sp, #12]
 291 011a 4B44     		add	r3, r3, r9
 292 011c 8365     		str	r3, [r0, #88]
  48:Core/Src/sha256.c **** 	ctx->state[4] += e;
 293              		.loc 1 48 2 is_stmt 1 view .LVU101
 294              		.loc 1 48 16 is_stmt 0 view .LVU102
 295 011e 049B     		ldr	r3, [sp, #16]
 296 0120 1A44     		add	r2, r2, r3
 297              	.LVL31:
 298              		.loc 1 48 16 view .LVU103
 299 0122 C265     		str	r2, [r0, #92]
  49:Core/Src/sha256.c **** 	ctx->state[5] += f;
 300              		.loc 1 49 2 is_stmt 1 view .LVU104
 301              		.loc 1 49 16 is_stmt 0 view .LVU105
 302 0124 059B     		ldr	r3, [sp, #20]
 303 0126 4344     		add	r3, r3, r8
 304 0128 0366     		str	r3, [r0, #96]
  50:Core/Src/sha256.c **** 	ctx->state[6] += g;
 305              		.loc 1 50 2 is_stmt 1 view .LVU106
 306              		.loc 1 50 16 is_stmt 0 view .LVU107
 307 012a 069B     		ldr	r3, [sp, #24]
 308 012c 7344     		add	r3, r3, lr
 309 012e 4366     		str	r3, [r0, #100]
  51:Core/Src/sha256.c **** 	ctx->state[7] += h;
 310              		.loc 1 51 2 is_stmt 1 view .LVU108
 311              		.loc 1 51 16 is_stmt 0 view .LVU109
 312 0130 079B     		ldr	r3, [sp, #28]
 313 0132 5344     		add	r3, r3, r10
 314 0134 8366     		str	r3, [r0, #104]
  52:Core/Src/sha256.c **** }
 315              		.loc 1 52 1 view .LVU110
 316 0136 49B0     		add	sp, sp, #292
 317              	.LCFI2:
 318              		.cfi_def_cfa_offset 36
 319              		@ sp needed
 320 0138 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 321              	.LVL32:
 322              	.L11:
 323              		.loc 1 52 1 view .LVU111
 324              		.align	2
 325              	.L10:
 326 013c 00000000 		.word	.LANCHOR0
 327              		.cfi_endproc
 328              	.LFE6:
 330              		.section	.text.SHA256Init,"ax",%progbits
ARM GAS  /tmp/ccgKgN6g.s 			page 8


 331              		.align	1
 332              		.global	SHA256Init
 333              		.syntax unified
 334              		.thumb
 335              		.thumb_func
 336              		.fpu fpv4-sp-d16
 338              	SHA256Init:
 339              	.LVL33:
 340              	.LFB7:
  53:Core/Src/sha256.c **** 
  54:Core/Src/sha256.c **** void SHA256Init(SHA256_CTX *ctx)
  55:Core/Src/sha256.c **** {
 341              		.loc 1 55 1 is_stmt 1 view -0
 342              		.cfi_startproc
 343              		@ args = 0, pretend = 0, frame = 0
 344              		@ frame_needed = 0, uses_anonymous_args = 0
 345              		@ link register save eliminated.
  56:Core/Src/sha256.c **** 	ctx->datalen = 0;
 346              		.loc 1 56 2 view .LVU113
 347              		.loc 1 56 15 is_stmt 0 view .LVU114
 348 0000 0023     		movs	r3, #0
 349 0002 0364     		str	r3, [r0, #64]
  57:Core/Src/sha256.c **** 	ctx->bitlen[0] = 0;
 350              		.loc 1 57 2 is_stmt 1 view .LVU115
 351              		.loc 1 57 17 is_stmt 0 view .LVU116
 352 0004 4364     		str	r3, [r0, #68]
  58:Core/Src/sha256.c **** 	ctx->bitlen[1] = 0;
 353              		.loc 1 58 2 is_stmt 1 view .LVU117
 354              		.loc 1 58 17 is_stmt 0 view .LVU118
 355 0006 8364     		str	r3, [r0, #72]
  59:Core/Src/sha256.c **** 	ctx->state[0] = 0x6a09e667;
 356              		.loc 1 59 2 is_stmt 1 view .LVU119
 357              		.loc 1 59 16 is_stmt 0 view .LVU120
 358 0008 0A4B     		ldr	r3, .L13
 359 000a C364     		str	r3, [r0, #76]
  60:Core/Src/sha256.c **** 	ctx->state[1] = 0xbb67ae85;
 360              		.loc 1 60 2 is_stmt 1 view .LVU121
 361              		.loc 1 60 16 is_stmt 0 view .LVU122
 362 000c 0A4B     		ldr	r3, .L13+4
 363 000e 0365     		str	r3, [r0, #80]
  61:Core/Src/sha256.c **** 	ctx->state[2] = 0x3c6ef372;
 364              		.loc 1 61 2 is_stmt 1 view .LVU123
 365              		.loc 1 61 16 is_stmt 0 view .LVU124
 366 0010 0A4B     		ldr	r3, .L13+8
 367 0012 4365     		str	r3, [r0, #84]
  62:Core/Src/sha256.c **** 	ctx->state[3] = 0xa54ff53a;
 368              		.loc 1 62 2 is_stmt 1 view .LVU125
 369              		.loc 1 62 16 is_stmt 0 view .LVU126
 370 0014 0A4B     		ldr	r3, .L13+12
 371 0016 8365     		str	r3, [r0, #88]
  63:Core/Src/sha256.c **** 	ctx->state[4] = 0x510e527f;
 372              		.loc 1 63 2 is_stmt 1 view .LVU127
 373              		.loc 1 63 16 is_stmt 0 view .LVU128
 374 0018 0A4B     		ldr	r3, .L13+16
 375 001a C365     		str	r3, [r0, #92]
  64:Core/Src/sha256.c **** 	ctx->state[5] = 0x9b05688c;
 376              		.loc 1 64 2 is_stmt 1 view .LVU129
ARM GAS  /tmp/ccgKgN6g.s 			page 9


 377              		.loc 1 64 16 is_stmt 0 view .LVU130
 378 001c 0A4B     		ldr	r3, .L13+20
 379 001e 0366     		str	r3, [r0, #96]
  65:Core/Src/sha256.c **** 	ctx->state[6] = 0x1f83d9ab;
 380              		.loc 1 65 2 is_stmt 1 view .LVU131
 381              		.loc 1 65 16 is_stmt 0 view .LVU132
 382 0020 0A4B     		ldr	r3, .L13+24
 383 0022 4366     		str	r3, [r0, #100]
  66:Core/Src/sha256.c **** 	ctx->state[7] = 0x5be0cd19;
 384              		.loc 1 66 2 is_stmt 1 view .LVU133
 385              		.loc 1 66 16 is_stmt 0 view .LVU134
 386 0024 03F17453 		add	r3, r3, #1023410176
 387 0028 A3F52303 		sub	r3, r3, #10682368
 388 002c A3F69243 		subw	r3, r3, #3218
 389 0030 8366     		str	r3, [r0, #104]
  67:Core/Src/sha256.c **** }
 390              		.loc 1 67 1 view .LVU135
 391 0032 7047     		bx	lr
 392              	.L14:
 393              		.align	2
 394              	.L13:
 395 0034 67E6096A 		.word	1779033703
 396 0038 85AE67BB 		.word	-1150833019
 397 003c 72F36E3C 		.word	1013904242
 398 0040 3AF54FA5 		.word	-1521486534
 399 0044 7F520E51 		.word	1359893119
 400 0048 8C68059B 		.word	-1694144372
 401 004c ABD9831F 		.word	528734635
 402              		.cfi_endproc
 403              	.LFE7:
 405              		.section	.text.SHA256Update,"ax",%progbits
 406              		.align	1
 407              		.global	SHA256Update
 408              		.syntax unified
 409              		.thumb
 410              		.thumb_func
 411              		.fpu fpv4-sp-d16
 413              	SHA256Update:
 414              	.LVL34:
 415              	.LFB8:
  68:Core/Src/sha256.c **** 
  69:Core/Src/sha256.c **** void SHA256Update(SHA256_CTX *ctx, const uint8_t data[], uint32_t len)
  70:Core/Src/sha256.c **** {
 416              		.loc 1 70 1 is_stmt 1 view -0
 417              		.cfi_startproc
 418              		@ args = 0, pretend = 0, frame = 0
 419              		@ frame_needed = 0, uses_anonymous_args = 0
 420              		.loc 1 70 1 is_stmt 0 view .LVU137
 421 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 422              	.LCFI3:
 423              		.cfi_def_cfa_offset 24
 424              		.cfi_offset 3, -24
 425              		.cfi_offset 4, -20
 426              		.cfi_offset 5, -16
 427              		.cfi_offset 6, -12
 428              		.cfi_offset 7, -8
 429              		.cfi_offset 14, -4
ARM GAS  /tmp/ccgKgN6g.s 			page 10


 430 0002 0446     		mov	r4, r0
 431 0004 0F46     		mov	r7, r1
 432 0006 1646     		mov	r6, r2
  71:Core/Src/sha256.c **** 	for (uint32_t i = 0; i < len; ++i) {
 433              		.loc 1 71 2 is_stmt 1 view .LVU138
 434              	.LBB2:
 435              		.loc 1 71 7 view .LVU139
 436              	.LVL35:
 437              		.loc 1 71 16 is_stmt 0 view .LVU140
 438 0008 0025     		movs	r5, #0
 439              		.loc 1 71 2 view .LVU141
 440 000a 05E0     		b	.L16
 441              	.LVL36:
 442              	.L18:
  72:Core/Src/sha256.c **** 		ctx->data[ctx->datalen] = data[i];
  73:Core/Src/sha256.c **** 		ctx->datalen++;
  74:Core/Src/sha256.c **** 		if (ctx->datalen == 64) {
  75:Core/Src/sha256.c **** 			SHA256Transform(ctx, ctx->data);
  76:Core/Src/sha256.c **** 			DBL_INT_ADD(ctx->bitlen[0], ctx->bitlen[1], 512);
 443              		.loc 1 76 4 is_stmt 1 discriminator 3 view .LVU142
 444 000c 03F50073 		add	r3, r3, #512
 445 0010 6364     		str	r3, [r4, #68]
 446              		.loc 1 76 52 discriminator 3 view .LVU143
  77:Core/Src/sha256.c **** 			ctx->datalen = 0;
 447              		.loc 1 77 4 discriminator 3 view .LVU144
 448              		.loc 1 77 17 is_stmt 0 discriminator 3 view .LVU145
 449 0012 0023     		movs	r3, #0
 450 0014 2364     		str	r3, [r4, #64]
 451              	.L17:
  71:Core/Src/sha256.c **** 	for (uint32_t i = 0; i < len; ++i) {
 452              		.loc 1 71 32 discriminator 2 view .LVU146
 453 0016 0135     		adds	r5, r5, #1
 454              	.LVL37:
 455              	.L16:
  71:Core/Src/sha256.c **** 	for (uint32_t i = 0; i < len; ++i) {
 456              		.loc 1 71 2 discriminator 1 view .LVU147
 457 0018 B542     		cmp	r5, r6
 458 001a 12D2     		bcs	.L21
  72:Core/Src/sha256.c **** 		ctx->data[ctx->datalen] = data[i];
 459              		.loc 1 72 3 is_stmt 1 view .LVU148
  72:Core/Src/sha256.c **** 		ctx->data[ctx->datalen] = data[i];
 460              		.loc 1 72 16 is_stmt 0 view .LVU149
 461 001c 236C     		ldr	r3, [r4, #64]
  72:Core/Src/sha256.c **** 		ctx->data[ctx->datalen] = data[i];
 462              		.loc 1 72 33 view .LVU150
 463 001e 7A5D     		ldrb	r2, [r7, r5]	@ zero_extendqisi2
  72:Core/Src/sha256.c **** 		ctx->data[ctx->datalen] = data[i];
 464              		.loc 1 72 27 view .LVU151
 465 0020 E254     		strb	r2, [r4, r3]
  73:Core/Src/sha256.c **** 		if (ctx->datalen == 64) {
 466              		.loc 1 73 3 is_stmt 1 view .LVU152
  73:Core/Src/sha256.c **** 		if (ctx->datalen == 64) {
 467              		.loc 1 73 15 is_stmt 0 view .LVU153
 468 0022 0133     		adds	r3, r3, #1
 469 0024 2364     		str	r3, [r4, #64]
  74:Core/Src/sha256.c **** 			SHA256Transform(ctx, ctx->data);
 470              		.loc 1 74 3 is_stmt 1 view .LVU154
ARM GAS  /tmp/ccgKgN6g.s 			page 11


  74:Core/Src/sha256.c **** 			SHA256Transform(ctx, ctx->data);
 471              		.loc 1 74 6 is_stmt 0 view .LVU155
 472 0026 402B     		cmp	r3, #64
 473 0028 F5D1     		bne	.L17
  75:Core/Src/sha256.c **** 			DBL_INT_ADD(ctx->bitlen[0], ctx->bitlen[1], 512);
 474              		.loc 1 75 4 is_stmt 1 view .LVU156
 475 002a 2146     		mov	r1, r4
 476 002c 2046     		mov	r0, r4
 477 002e FFF7FEFF 		bl	SHA256Transform
 478              	.LVL38:
  76:Core/Src/sha256.c **** 			ctx->datalen = 0;
 479              		.loc 1 76 4 view .LVU157
 480 0032 636C     		ldr	r3, [r4, #68]
 481 0034 13F5007F 		cmn	r3, #512
 482 0038 E8D3     		bcc	.L18
  76:Core/Src/sha256.c **** 			ctx->datalen = 0;
 483              		.loc 1 76 4 discriminator 1 view .LVU158
 484 003a A26C     		ldr	r2, [r4, #72]
 485 003c 0132     		adds	r2, r2, #1
 486 003e A264     		str	r2, [r4, #72]
 487 0040 E4E7     		b	.L18
 488              	.L21:
  76:Core/Src/sha256.c **** 			ctx->datalen = 0;
 489              		.loc 1 76 4 is_stmt 0 discriminator 1 view .LVU159
 490              	.LBE2:
  78:Core/Src/sha256.c **** 		}
  79:Core/Src/sha256.c **** 	}
  80:Core/Src/sha256.c **** }
 491              		.loc 1 80 1 view .LVU160
 492 0042 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 493              		.loc 1 80 1 view .LVU161
 494              		.cfi_endproc
 495              	.LFE8:
 497              		.section	.text.SHA256Final,"ax",%progbits
 498              		.align	1
 499              		.global	SHA256Final
 500              		.syntax unified
 501              		.thumb
 502              		.thumb_func
 503              		.fpu fpv4-sp-d16
 505              	SHA256Final:
 506              	.LVL39:
 507              	.LFB9:
  81:Core/Src/sha256.c **** 
  82:Core/Src/sha256.c **** void SHA256Final(SHA256_CTX *ctx, uint8_t hash[])
  83:Core/Src/sha256.c **** {
 508              		.loc 1 83 1 is_stmt 1 view -0
 509              		.cfi_startproc
 510              		@ args = 0, pretend = 0, frame = 0
 511              		@ frame_needed = 0, uses_anonymous_args = 0
 512              		.loc 1 83 1 is_stmt 0 view .LVU163
 513 0000 38B5     		push	{r3, r4, r5, lr}
 514              	.LCFI4:
 515              		.cfi_def_cfa_offset 16
 516              		.cfi_offset 3, -16
 517              		.cfi_offset 4, -12
 518              		.cfi_offset 5, -8
ARM GAS  /tmp/ccgKgN6g.s 			page 12


 519              		.cfi_offset 14, -4
 520 0002 0446     		mov	r4, r0
 521 0004 0D46     		mov	r5, r1
  84:Core/Src/sha256.c **** 	uint32_t i = ctx->datalen;
 522              		.loc 1 84 2 is_stmt 1 view .LVU164
 523              		.loc 1 84 11 is_stmt 0 view .LVU165
 524 0006 026C     		ldr	r2, [r0, #64]
 525              	.LVL40:
  85:Core/Src/sha256.c **** 
  86:Core/Src/sha256.c **** 	if (ctx->datalen < 56) {
 526              		.loc 1 86 2 is_stmt 1 view .LVU166
 527              		.loc 1 86 5 is_stmt 0 view .LVU167
 528 0008 372A     		cmp	r2, #55
 529 000a 08D8     		bhi	.L23
  87:Core/Src/sha256.c **** 		ctx->data[i++] = 0x80;
 530              		.loc 1 87 3 is_stmt 1 view .LVU168
 531              		.loc 1 87 14 is_stmt 0 view .LVU169
 532 000c 531C     		adds	r3, r2, #1
 533              	.LVL41:
 534              		.loc 1 87 18 view .LVU170
 535 000e 8021     		movs	r1, #128
 536              	.LVL42:
 537              		.loc 1 87 18 view .LVU171
 538 0010 8154     		strb	r1, [r0, r2]
  88:Core/Src/sha256.c **** 		while (i < 56)
 539              		.loc 1 88 3 is_stmt 1 view .LVU172
 540              	.L24:
 541              		.loc 1 88 9 is_stmt 0 view .LVU173
 542 0012 372B     		cmp	r3, #55
 543 0014 15D8     		bhi	.L26
  89:Core/Src/sha256.c **** 			ctx->data[i++] = 0x00;
 544              		.loc 1 89 4 is_stmt 1 view .LVU174
 545              	.LVL43:
 546              		.loc 1 89 19 is_stmt 0 view .LVU175
 547 0016 0022     		movs	r2, #0
 548 0018 E254     		strb	r2, [r4, r3]
 549              		.loc 1 89 15 view .LVU176
 550 001a 0133     		adds	r3, r3, #1
 551              	.LVL44:
 552              		.loc 1 89 15 view .LVU177
 553 001c F9E7     		b	.L24
 554              	.LVL45:
 555              	.L23:
  90:Core/Src/sha256.c **** 	}
  91:Core/Src/sha256.c **** 	else {
  92:Core/Src/sha256.c **** 		ctx->data[i++] = 0x80;
 556              		.loc 1 92 3 is_stmt 1 view .LVU178
 557              		.loc 1 92 14 is_stmt 0 view .LVU179
 558 001e 531C     		adds	r3, r2, #1
 559              	.LVL46:
 560              		.loc 1 92 18 view .LVU180
 561 0020 8021     		movs	r1, #128
 562              	.LVL47:
 563              		.loc 1 92 18 view .LVU181
 564 0022 8154     		strb	r1, [r0, r2]
  93:Core/Src/sha256.c **** 		while (i < 64)
 565              		.loc 1 93 3 is_stmt 1 view .LVU182
ARM GAS  /tmp/ccgKgN6g.s 			page 13


 566              	.L27:
 567              		.loc 1 93 9 is_stmt 0 view .LVU183
 568 0024 3F2B     		cmp	r3, #63
 569 0026 03D8     		bhi	.L33
  94:Core/Src/sha256.c **** 			ctx->data[i++] = 0x00;
 570              		.loc 1 94 4 is_stmt 1 view .LVU184
 571              	.LVL48:
 572              		.loc 1 94 19 is_stmt 0 view .LVU185
 573 0028 0022     		movs	r2, #0
 574 002a E254     		strb	r2, [r4, r3]
 575              		.loc 1 94 15 view .LVU186
 576 002c 0133     		adds	r3, r3, #1
 577              	.LVL49:
 578              		.loc 1 94 15 view .LVU187
 579 002e F9E7     		b	.L27
 580              	.L33:
  95:Core/Src/sha256.c **** 		SHA256Transform(ctx, ctx->data);
 581              		.loc 1 95 3 is_stmt 1 view .LVU188
 582 0030 2146     		mov	r1, r4
 583 0032 2046     		mov	r0, r4
 584              	.LVL50:
 585              		.loc 1 95 3 is_stmt 0 view .LVU189
 586 0034 FFF7FEFF 		bl	SHA256Transform
 587              	.LVL51:
  96:Core/Src/sha256.c **** 		memset(ctx->data, 0, 56);
 588              		.loc 1 96 3 is_stmt 1 view .LVU190
 589 0038 3822     		movs	r2, #56
 590 003a 0021     		movs	r1, #0
 591 003c 2046     		mov	r0, r4
 592 003e FFF7FEFF 		bl	memset
 593              	.LVL52:
 594              	.L26:
  97:Core/Src/sha256.c **** 	}
  98:Core/Src/sha256.c **** 
  99:Core/Src/sha256.c **** 	DBL_INT_ADD(ctx->bitlen[0], ctx->bitlen[1], ctx->datalen * 8);
 595              		.loc 1 99 2 view .LVU191
 596 0042 636C     		ldr	r3, [r4, #68]
 597 0044 226C     		ldr	r2, [r4, #64]
 598 0046 D200     		lsls	r2, r2, #3
 599 0048 D143     		mvns	r1, r2
 600 004a 8B42     		cmp	r3, r1
 601 004c 02D9     		bls	.L29
 602              		.loc 1 99 2 discriminator 1 view .LVU192
 603 004e A16C     		ldr	r1, [r4, #72]
 604 0050 0131     		adds	r1, r1, #1
 605 0052 A164     		str	r1, [r4, #72]
 606              	.L29:
 607              		.loc 1 99 2 discriminator 3 view .LVU193
 608 0054 1344     		add	r3, r3, r2
 609 0056 6364     		str	r3, [r4, #68]
 610              		.loc 1 99 63 discriminator 3 view .LVU194
 100:Core/Src/sha256.c **** 	ctx->data[63] = ctx->bitlen[0];
 611              		.loc 1 100 2 discriminator 3 view .LVU195
 612              		.loc 1 100 16 is_stmt 0 discriminator 3 view .LVU196
 613 0058 84F83F30 		strb	r3, [r4, #63]
 101:Core/Src/sha256.c **** 	ctx->data[62] = ctx->bitlen[0] >> 8;
 614              		.loc 1 101 2 is_stmt 1 discriminator 3 view .LVU197
ARM GAS  /tmp/ccgKgN6g.s 			page 14


 615              		.loc 1 101 33 is_stmt 0 discriminator 3 view .LVU198
 616 005c 1A0A     		lsrs	r2, r3, #8
 617              		.loc 1 101 16 discriminator 3 view .LVU199
 618 005e 84F83E20 		strb	r2, [r4, #62]
 102:Core/Src/sha256.c **** 	ctx->data[61] = ctx->bitlen[0] >> 16;
 619              		.loc 1 102 2 is_stmt 1 discriminator 3 view .LVU200
 620              		.loc 1 102 33 is_stmt 0 discriminator 3 view .LVU201
 621 0062 1A0C     		lsrs	r2, r3, #16
 622              		.loc 1 102 16 discriminator 3 view .LVU202
 623 0064 84F83D20 		strb	r2, [r4, #61]
 103:Core/Src/sha256.c **** 	ctx->data[60] = ctx->bitlen[0] >> 24;
 624              		.loc 1 103 2 is_stmt 1 discriminator 3 view .LVU203
 625              		.loc 1 103 33 is_stmt 0 discriminator 3 view .LVU204
 626 0068 1B0E     		lsrs	r3, r3, #24
 627              		.loc 1 103 16 discriminator 3 view .LVU205
 628 006a 84F83C30 		strb	r3, [r4, #60]
 104:Core/Src/sha256.c **** 	ctx->data[59] = ctx->bitlen[1];
 629              		.loc 1 104 2 is_stmt 1 discriminator 3 view .LVU206
 630              		.loc 1 104 29 is_stmt 0 discriminator 3 view .LVU207
 631 006e A36C     		ldr	r3, [r4, #72]
 632              		.loc 1 104 16 discriminator 3 view .LVU208
 633 0070 84F83B30 		strb	r3, [r4, #59]
 105:Core/Src/sha256.c **** 	ctx->data[58] = ctx->bitlen[1] >> 8;
 634              		.loc 1 105 2 is_stmt 1 discriminator 3 view .LVU209
 635              		.loc 1 105 33 is_stmt 0 discriminator 3 view .LVU210
 636 0074 1A0A     		lsrs	r2, r3, #8
 637              		.loc 1 105 16 discriminator 3 view .LVU211
 638 0076 84F83A20 		strb	r2, [r4, #58]
 106:Core/Src/sha256.c **** 	ctx->data[57] = ctx->bitlen[1] >> 16;
 639              		.loc 1 106 2 is_stmt 1 discriminator 3 view .LVU212
 640              		.loc 1 106 33 is_stmt 0 discriminator 3 view .LVU213
 641 007a 1A0C     		lsrs	r2, r3, #16
 642              		.loc 1 106 16 discriminator 3 view .LVU214
 643 007c 84F83920 		strb	r2, [r4, #57]
 107:Core/Src/sha256.c **** 	ctx->data[56] = ctx->bitlen[1] >> 24;
 644              		.loc 1 107 2 is_stmt 1 discriminator 3 view .LVU215
 645              		.loc 1 107 33 is_stmt 0 discriminator 3 view .LVU216
 646 0080 1B0E     		lsrs	r3, r3, #24
 647              		.loc 1 107 16 discriminator 3 view .LVU217
 648 0082 84F83830 		strb	r3, [r4, #56]
 108:Core/Src/sha256.c **** 	SHA256Transform(ctx, ctx->data);
 649              		.loc 1 108 2 is_stmt 1 discriminator 3 view .LVU218
 650 0086 2146     		mov	r1, r4
 651 0088 2046     		mov	r0, r4
 652 008a FFF7FEFF 		bl	SHA256Transform
 653              	.LVL53:
 109:Core/Src/sha256.c **** 
 110:Core/Src/sha256.c **** 	for (i = 0; i < 4; ++i) {
 654              		.loc 1 110 2 discriminator 3 view .LVU219
 655              		.loc 1 110 9 is_stmt 0 discriminator 3 view .LVU220
 656 008e 0023     		movs	r3, #0
 657              		.loc 1 110 2 discriminator 3 view .LVU221
 658 0090 2AE0     		b	.L30
 659              	.LVL54:
 660              	.L31:
 111:Core/Src/sha256.c **** 		hash[i] = (ctx->state[0] >> (24 - i * 8)) & 0x000000ff;
 661              		.loc 1 111 3 is_stmt 1 discriminator 3 view .LVU222
ARM GAS  /tmp/ccgKgN6g.s 			page 15


 662              		.loc 1 111 24 is_stmt 0 discriminator 3 view .LVU223
 663 0092 E16C     		ldr	r1, [r4, #76]
 664              		.loc 1 111 35 discriminator 3 view .LVU224
 665 0094 C3EB4370 		rsb	r0, r3, r3, lsl #29
 666 0098 C200     		lsls	r2, r0, #3
 667 009a 1832     		adds	r2, r2, #24
 668              		.loc 1 111 28 discriminator 3 view .LVU225
 669 009c D140     		lsrs	r1, r1, r2
 670              		.loc 1 111 11 discriminator 3 view .LVU226
 671 009e E954     		strb	r1, [r5, r3]
 112:Core/Src/sha256.c **** 		hash[i + 4] = (ctx->state[1] >> (24 - i * 8)) & 0x000000ff;
 672              		.loc 1 112 3 is_stmt 1 discriminator 3 view .LVU227
 673              		.loc 1 112 28 is_stmt 0 discriminator 3 view .LVU228
 674 00a0 216D     		ldr	r1, [r4, #80]
 675              		.loc 1 112 32 discriminator 3 view .LVU229
 676 00a2 D140     		lsrs	r1, r1, r2
 677              		.loc 1 112 7 discriminator 3 view .LVU230
 678 00a4 181D     		adds	r0, r3, #4
 679              		.loc 1 112 15 discriminator 3 view .LVU231
 680 00a6 2954     		strb	r1, [r5, r0]
 113:Core/Src/sha256.c **** 		hash[i + 8] = (ctx->state[2] >> (24 - i * 8)) & 0x000000ff;
 681              		.loc 1 113 3 is_stmt 1 discriminator 3 view .LVU232
 682              		.loc 1 113 28 is_stmt 0 discriminator 3 view .LVU233
 683 00a8 616D     		ldr	r1, [r4, #84]
 684              		.loc 1 113 32 discriminator 3 view .LVU234
 685 00aa D140     		lsrs	r1, r1, r2
 686              		.loc 1 113 7 discriminator 3 view .LVU235
 687 00ac 03F10800 		add	r0, r3, #8
 688              		.loc 1 113 15 discriminator 3 view .LVU236
 689 00b0 2954     		strb	r1, [r5, r0]
 114:Core/Src/sha256.c **** 		hash[i + 12] = (ctx->state[3] >> (24 - i * 8)) & 0x000000ff;
 690              		.loc 1 114 3 is_stmt 1 discriminator 3 view .LVU237
 691              		.loc 1 114 29 is_stmt 0 discriminator 3 view .LVU238
 692 00b2 A16D     		ldr	r1, [r4, #88]
 693              		.loc 1 114 33 discriminator 3 view .LVU239
 694 00b4 D140     		lsrs	r1, r1, r2
 695              		.loc 1 114 7 discriminator 3 view .LVU240
 696 00b6 03F10C00 		add	r0, r3, #12
 697              		.loc 1 114 16 discriminator 3 view .LVU241
 698 00ba 2954     		strb	r1, [r5, r0]
 115:Core/Src/sha256.c **** 		hash[i + 16] = (ctx->state[4] >> (24 - i * 8)) & 0x000000ff;
 699              		.loc 1 115 3 is_stmt 1 discriminator 3 view .LVU242
 700              		.loc 1 115 29 is_stmt 0 discriminator 3 view .LVU243
 701 00bc E16D     		ldr	r1, [r4, #92]
 702              		.loc 1 115 33 discriminator 3 view .LVU244
 703 00be D140     		lsrs	r1, r1, r2
 704              		.loc 1 115 7 discriminator 3 view .LVU245
 705 00c0 03F11000 		add	r0, r3, #16
 706              		.loc 1 115 16 discriminator 3 view .LVU246
 707 00c4 2954     		strb	r1, [r5, r0]
 116:Core/Src/sha256.c **** 		hash[i + 20] = (ctx->state[5] >> (24 - i * 8)) & 0x000000ff;
 708              		.loc 1 116 3 is_stmt 1 discriminator 3 view .LVU247
 709              		.loc 1 116 29 is_stmt 0 discriminator 3 view .LVU248
 710 00c6 216E     		ldr	r1, [r4, #96]
 711              		.loc 1 116 33 discriminator 3 view .LVU249
 712 00c8 D140     		lsrs	r1, r1, r2
 713              		.loc 1 116 7 discriminator 3 view .LVU250
ARM GAS  /tmp/ccgKgN6g.s 			page 16


 714 00ca 03F11400 		add	r0, r3, #20
 715              		.loc 1 116 16 discriminator 3 view .LVU251
 716 00ce 2954     		strb	r1, [r5, r0]
 117:Core/Src/sha256.c **** 		hash[i + 24] = (ctx->state[6] >> (24 - i * 8)) & 0x000000ff;
 717              		.loc 1 117 3 is_stmt 1 discriminator 3 view .LVU252
 718              		.loc 1 117 29 is_stmt 0 discriminator 3 view .LVU253
 719 00d0 616E     		ldr	r1, [r4, #100]
 720              		.loc 1 117 33 discriminator 3 view .LVU254
 721 00d2 D140     		lsrs	r1, r1, r2
 722              		.loc 1 117 7 discriminator 3 view .LVU255
 723 00d4 03F11800 		add	r0, r3, #24
 724              		.loc 1 117 16 discriminator 3 view .LVU256
 725 00d8 2954     		strb	r1, [r5, r0]
 118:Core/Src/sha256.c **** 		hash[i + 28] = (ctx->state[7] >> (24 - i * 8)) & 0x000000ff;
 726              		.loc 1 118 3 is_stmt 1 discriminator 3 view .LVU257
 727              		.loc 1 118 29 is_stmt 0 discriminator 3 view .LVU258
 728 00da A16E     		ldr	r1, [r4, #104]
 729              		.loc 1 118 33 discriminator 3 view .LVU259
 730 00dc 21FA02F2 		lsr	r2, r1, r2
 731              		.loc 1 118 7 discriminator 3 view .LVU260
 732 00e0 03F11C01 		add	r1, r3, #28
 733              		.loc 1 118 16 discriminator 3 view .LVU261
 734 00e4 6A54     		strb	r2, [r5, r1]
 110:Core/Src/sha256.c **** 		hash[i] = (ctx->state[0] >> (24 - i * 8)) & 0x000000ff;
 735              		.loc 1 110 21 discriminator 3 view .LVU262
 736 00e6 0133     		adds	r3, r3, #1
 737              	.LVL55:
 738              	.L30:
 110:Core/Src/sha256.c **** 		hash[i] = (ctx->state[0] >> (24 - i * 8)) & 0x000000ff;
 739              		.loc 1 110 2 discriminator 1 view .LVU263
 740 00e8 032B     		cmp	r3, #3
 741 00ea D2D9     		bls	.L31
 119:Core/Src/sha256.c **** 	}
 120:Core/Src/sha256.c **** }
 742              		.loc 1 120 1 view .LVU264
 743 00ec 38BD     		pop	{r3, r4, r5, pc}
 744              		.loc 1 120 1 view .LVU265
 745              		.cfi_endproc
 746              	.LFE9:
 748              		.section	.text.SHA256_hex,"ax",%progbits
 749              		.align	1
 750              		.global	SHA256_hex
 751              		.syntax unified
 752              		.thumb
 753              		.thumb_func
 754              		.fpu fpv4-sp-d16
 756              	SHA256_hex:
 757              	.LVL56:
 758              	.LFB10:
 121:Core/Src/sha256.c **** 
 122:Core/Src/sha256.c **** //free me
 123:Core/Src/sha256.c **** char* SHA256_hex(char * data) {
 759              		.loc 1 123 31 is_stmt 1 view -0
 760              		.cfi_startproc
 761              		@ args = 0, pretend = 0, frame = 144
 762              		@ frame_needed = 0, uses_anonymous_args = 0
 763              		.loc 1 123 31 is_stmt 0 view .LVU267
ARM GAS  /tmp/ccgKgN6g.s 			page 17


 764 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 765              	.LCFI5:
 766              		.cfi_def_cfa_offset 20
 767              		.cfi_offset 4, -20
 768              		.cfi_offset 5, -16
 769              		.cfi_offset 6, -12
 770              		.cfi_offset 7, -8
 771              		.cfi_offset 14, -4
 772 0002 A5B0     		sub	sp, sp, #148
 773              	.LCFI6:
 774              		.cfi_def_cfa_offset 168
 775 0004 0646     		mov	r6, r0
 124:Core/Src/sha256.c **** 	int strLen = strlen(data);
 776              		.loc 1 124 2 is_stmt 1 view .LVU268
 777              		.loc 1 124 15 is_stmt 0 view .LVU269
 778 0006 FFF7FEFF 		bl	strlen
 779              	.LVL57:
 780              		.loc 1 124 15 view .LVU270
 781 000a 0746     		mov	r7, r0
 782              	.LVL58:
 125:Core/Src/sha256.c **** 	SHA256_CTX ctx;
 783              		.loc 1 125 2 is_stmt 1 view .LVU271
 126:Core/Src/sha256.c **** 	unsigned char hash[32];
 784              		.loc 1 126 2 view .LVU272
 127:Core/Src/sha256.c **** 	char* hashStr = (char*)malloc(65);
 785              		.loc 1 127 2 view .LVU273
 786              		.loc 1 127 25 is_stmt 0 view .LVU274
 787 000c 4120     		movs	r0, #65
 788              	.LVL59:
 789              		.loc 1 127 25 view .LVU275
 790 000e FFF7FEFF 		bl	malloc
 791              	.LVL60:
 792 0012 0546     		mov	r5, r0
 793              	.LVL61:
 128:Core/Src/sha256.c **** 	strcpy(hashStr, "");
 794              		.loc 1 128 2 is_stmt 1 view .LVU276
 795 0014 0024     		movs	r4, #0
 796 0016 0470     		strb	r4, [r0]
 129:Core/Src/sha256.c **** 
 130:Core/Src/sha256.c **** 	SHA256Init(&ctx);
 797              		.loc 1 130 2 view .LVU277
 798 0018 09A8     		add	r0, sp, #36
 799              	.LVL62:
 800              		.loc 1 130 2 is_stmt 0 view .LVU278
 801 001a FFF7FEFF 		bl	SHA256Init
 802              	.LVL63:
 131:Core/Src/sha256.c **** 	SHA256Update(&ctx, (uint8_t*)data, strLen);
 803              		.loc 1 131 2 is_stmt 1 view .LVU279
 804 001e 3A46     		mov	r2, r7
 805 0020 3146     		mov	r1, r6
 806 0022 09A8     		add	r0, sp, #36
 807 0024 FFF7FEFF 		bl	SHA256Update
 808              	.LVL64:
 132:Core/Src/sha256.c **** 	SHA256Final(&ctx, hash);
 809              		.loc 1 132 2 view .LVU280
 810 0028 01A9     		add	r1, sp, #4
 811 002a 09A8     		add	r0, sp, #36
ARM GAS  /tmp/ccgKgN6g.s 			page 18


 812 002c FFF7FEFF 		bl	SHA256Final
 813              	.LVL65:
 133:Core/Src/sha256.c **** 
 134:Core/Src/sha256.c **** 	char s[3];
 814              		.loc 1 134 2 view .LVU281
 135:Core/Src/sha256.c **** 	for (int i = 0; i < 32; i++) {
 815              		.loc 1 135 2 view .LVU282
 816              	.LBB3:
 817              		.loc 1 135 7 view .LVU283
 818              	.L35:
 819              		.loc 1 135 2 is_stmt 0 discriminator 1 view .LVU284
 820 0030 1F2C     		cmp	r4, #31
 821 0032 0DDC     		bgt	.L38
 136:Core/Src/sha256.c **** 		sprintf(s, "%02x", hash[i]);
 822              		.loc 1 136 3 is_stmt 1 discriminator 3 view .LVU285
 823              		.loc 1 136 26 is_stmt 0 discriminator 3 view .LVU286
 824 0034 24AB     		add	r3, sp, #144
 825 0036 2344     		add	r3, r3, r4
 826              		.loc 1 136 3 discriminator 3 view .LVU287
 827 0038 13F88C2C 		ldrb	r2, [r3, #-140]	@ zero_extendqisi2
 828 003c 0649     		ldr	r1, .L39
 829 003e 6846     		mov	r0, sp
 830 0040 FFF7FEFF 		bl	sprintf
 831              	.LVL66:
 137:Core/Src/sha256.c **** 		strcat(hashStr, s);
 832              		.loc 1 137 3 is_stmt 1 discriminator 3 view .LVU288
 833 0044 6946     		mov	r1, sp
 834 0046 2846     		mov	r0, r5
 835 0048 FFF7FEFF 		bl	strcat
 836              	.LVL67:
 135:Core/Src/sha256.c **** 	for (int i = 0; i < 32; i++) {
 837              		.loc 1 135 27 is_stmt 0 discriminator 3 view .LVU289
 838 004c 0134     		adds	r4, r4, #1
 839              	.LVL68:
 135:Core/Src/sha256.c **** 	for (int i = 0; i < 32; i++) {
 840              		.loc 1 135 27 discriminator 3 view .LVU290
 841 004e EFE7     		b	.L35
 842              	.L38:
 135:Core/Src/sha256.c **** 	for (int i = 0; i < 32; i++) {
 843              		.loc 1 135 27 discriminator 3 view .LVU291
 844              	.LBE3:
 138:Core/Src/sha256.c **** 	}
 139:Core/Src/sha256.c **** 
 140:Core/Src/sha256.c **** 	return hashStr;
 845              		.loc 1 140 2 is_stmt 1 view .LVU292
 141:Core/Src/sha256.c **** }
 846              		.loc 1 141 1 is_stmt 0 view .LVU293
 847 0050 2846     		mov	r0, r5
 848 0052 25B0     		add	sp, sp, #148
 849              	.LCFI7:
 850              		.cfi_def_cfa_offset 20
 851              		@ sp needed
 852 0054 F0BD     		pop	{r4, r5, r6, r7, pc}
 853              	.LVL69:
 854              	.L40:
 855              		.loc 1 141 1 view .LVU294
 856 0056 00BF     		.align	2
ARM GAS  /tmp/ccgKgN6g.s 			page 19


 857              	.L39:
 858 0058 00000000 		.word	.LC0
 859              		.cfi_endproc
 860              	.LFE10:
 862              		.section	.text.SHA256,"ax",%progbits
 863              		.align	1
 864              		.global	SHA256
 865              		.syntax unified
 866              		.thumb
 867              		.thumb_func
 868              		.fpu fpv4-sp-d16
 870              	SHA256:
 871              	.LVL70:
 872              	.LFB11:
 142:Core/Src/sha256.c **** 
 143:Core/Src/sha256.c **** 								
 144:Core/Src/sha256.c **** 
 145:Core/Src/sha256.c **** 
 146:Core/Src/sha256.c **** void SHA256(uint8_t* data,	uint8_t hash[32]) {
 873              		.loc 1 146 46 is_stmt 1 view -0
 874              		.cfi_startproc
 875              		@ args = 0, pretend = 0, frame = 112
 876              		@ frame_needed = 0, uses_anonymous_args = 0
 877              		.loc 1 146 46 is_stmt 0 view .LVU296
 878 0000 70B5     		push	{r4, r5, r6, lr}
 879              	.LCFI8:
 880              		.cfi_def_cfa_offset 16
 881              		.cfi_offset 4, -16
 882              		.cfi_offset 5, -12
 883              		.cfi_offset 6, -8
 884              		.cfi_offset 14, -4
 885 0002 9CB0     		sub	sp, sp, #112
 886              	.LCFI9:
 887              		.cfi_def_cfa_offset 128
 888 0004 0546     		mov	r5, r0
 889 0006 0C46     		mov	r4, r1
 147:Core/Src/sha256.c **** 	int strLen = strlen((char*)data);
 890              		.loc 1 147 2 is_stmt 1 view .LVU297
 891              		.loc 1 147 15 is_stmt 0 view .LVU298
 892 0008 FFF7FEFF 		bl	strlen
 893              	.LVL71:
 894              		.loc 1 147 15 view .LVU299
 895 000c 0646     		mov	r6, r0
 896              	.LVL72:
 148:Core/Src/sha256.c **** 	SHA256_CTX ctx;
 897              		.loc 1 148 2 is_stmt 1 view .LVU300
 149:Core/Src/sha256.c **** 	SHA256Init(&ctx);
 898              		.loc 1 149 2 view .LVU301
 899 000e 01A8     		add	r0, sp, #4
 900              	.LVL73:
 901              		.loc 1 149 2 is_stmt 0 view .LVU302
 902 0010 FFF7FEFF 		bl	SHA256Init
 903              	.LVL74:
 150:Core/Src/sha256.c **** 	SHA256Update(&ctx, data, strLen);
 904              		.loc 1 150 2 is_stmt 1 view .LVU303
 905 0014 3246     		mov	r2, r6
 906 0016 2946     		mov	r1, r5
ARM GAS  /tmp/ccgKgN6g.s 			page 20


 907 0018 01A8     		add	r0, sp, #4
 908 001a FFF7FEFF 		bl	SHA256Update
 909              	.LVL75:
 151:Core/Src/sha256.c **** 	SHA256Final(&ctx, hash);
 910              		.loc 1 151 2 view .LVU304
 911 001e 2146     		mov	r1, r4
 912 0020 01A8     		add	r0, sp, #4
 913 0022 FFF7FEFF 		bl	SHA256Final
 914              	.LVL76:
 152:Core/Src/sha256.c **** }
 915              		.loc 1 152 1 is_stmt 0 view .LVU305
 916 0026 1CB0     		add	sp, sp, #112
 917              	.LCFI10:
 918              		.cfi_def_cfa_offset 16
 919              		@ sp needed
 920 0028 70BD     		pop	{r4, r5, r6, pc}
 921              		.loc 1 152 1 view .LVU306
 922              		.cfi_endproc
 923              	.LFE11:
 925              		.global	k
 926              		.section	.data.k,"aw"
 927              		.align	2
 928              		.set	.LANCHOR0,. + 0
 931              	k:
 932 0000 982F8A42 		.word	1116352408
 933 0004 91443771 		.word	1899447441
 934 0008 CFFBC0B5 		.word	-1245643825
 935 000c A5DBB5E9 		.word	-373957723
 936 0010 5BC25639 		.word	961987163
 937 0014 F111F159 		.word	1508970993
 938 0018 A4823F92 		.word	-1841331548
 939 001c D55E1CAB 		.word	-1424204075
 940 0020 98AA07D8 		.word	-670586216
 941 0024 015B8312 		.word	310598401
 942 0028 BE853124 		.word	607225278
 943 002c C37D0C55 		.word	1426881987
 944 0030 745DBE72 		.word	1925078388
 945 0034 FEB1DE80 		.word	-2132889090
 946 0038 A706DC9B 		.word	-1680079193
 947 003c 74F19BC1 		.word	-1046744716
 948 0040 C1699BE4 		.word	-459576895
 949 0044 8647BEEF 		.word	-272742522
 950 0048 C69DC10F 		.word	264347078
 951 004c CCA10C24 		.word	604807628
 952 0050 6F2CE92D 		.word	770255983
 953 0054 AA84744A 		.word	1249150122
 954 0058 DCA9B05C 		.word	1555081692
 955 005c DA88F976 		.word	1996064986
 956 0060 52513E98 		.word	-1740746414
 957 0064 6DC631A8 		.word	-1473132947
 958 0068 C82703B0 		.word	-1341970488
 959 006c C77F59BF 		.word	-1084653625
 960 0070 F30BE0C6 		.word	-958395405
 961 0074 4791A7D5 		.word	-710438585
 962 0078 5163CA06 		.word	113926993
 963 007c 67292914 		.word	338241895
 964 0080 850AB727 		.word	666307205
ARM GAS  /tmp/ccgKgN6g.s 			page 21


 965 0084 38211B2E 		.word	773529912
 966 0088 FC6D2C4D 		.word	1294757372
 967 008c 130D3853 		.word	1396182291
 968 0090 54730A65 		.word	1695183700
 969 0094 BB0A6A76 		.word	1986661051
 970 0098 2EC9C281 		.word	-2117940946
 971 009c 852C7292 		.word	-1838011259
 972 00a0 A1E8BFA2 		.word	-1564481375
 973 00a4 4B661AA8 		.word	-1474664885
 974 00a8 708B4BC2 		.word	-1035236496
 975 00ac A3516CC7 		.word	-949202525
 976 00b0 19E892D1 		.word	-778901479
 977 00b4 240699D6 		.word	-694614492
 978 00b8 85350EF4 		.word	-200395387
 979 00bc 70A06A10 		.word	275423344
 980 00c0 16C1A419 		.word	430227734
 981 00c4 086C371E 		.word	506948616
 982 00c8 4C774827 		.word	659060556
 983 00cc B5BCB034 		.word	883997877
 984 00d0 B30C1C39 		.word	958139571
 985 00d4 4AAAD84E 		.word	1322822218
 986 00d8 4FCA9C5B 		.word	1537002063
 987 00dc F36F2E68 		.word	1747873779
 988 00e0 EE828F74 		.word	1955562222
 989 00e4 6F63A578 		.word	2024104815
 990 00e8 1478C884 		.word	-2067236844
 991 00ec 0802C78C 		.word	-1933114872
 992 00f0 FAFFBE90 		.word	-1866530822
 993 00f4 EB6C50A4 		.word	-1538233109
 994 00f8 F7A3F9BE 		.word	-1090935817
 995 00fc F27871C6 		.word	-965641998
 996              		.section	.rodata.SHA256_hex.str1.4,"aMS",%progbits,1
 997              		.align	2
 998              	.LC0:
 999 0000 25303278 		.ascii	"%02x\000"
 999      00
 1000              		.text
 1001              	.Letext0:
 1002              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 1003              		.file 3 "/usr/lib/gcc/arm-none-eabi/8.3.1/include/stddef.h"
 1004              		.file 4 "/usr/include/newlib/sys/_types.h"
 1005              		.file 5 "/usr/include/newlib/sys/reent.h"
 1006              		.file 6 "/usr/include/newlib/sys/lock.h"
 1007              		.file 7 "/usr/include/newlib/sys/_stdint.h"
 1008              		.file 8 "/usr/include/newlib/stdlib.h"
 1009              		.file 9 "Core/Inc/structures.h"
 1010              		.file 10 "/usr/include/newlib/string.h"
 1011              		.file 11 "/usr/include/newlib/stdio.h"
 1012              		.file 12 "<built-in>"
ARM GAS  /tmp/ccgKgN6g.s 			page 22


DEFINED SYMBOLS
                            *ABS*:0000000000000000 sha256.c
     /tmp/ccgKgN6g.s:18     .text.SHA256Transform:0000000000000000 $t
     /tmp/ccgKgN6g.s:26     .text.SHA256Transform:0000000000000000 SHA256Transform
     /tmp/ccgKgN6g.s:326    .text.SHA256Transform:000000000000013c $d
     /tmp/ccgKgN6g.s:331    .text.SHA256Init:0000000000000000 $t
     /tmp/ccgKgN6g.s:338    .text.SHA256Init:0000000000000000 SHA256Init
     /tmp/ccgKgN6g.s:395    .text.SHA256Init:0000000000000034 $d
     /tmp/ccgKgN6g.s:406    .text.SHA256Update:0000000000000000 $t
     /tmp/ccgKgN6g.s:413    .text.SHA256Update:0000000000000000 SHA256Update
     /tmp/ccgKgN6g.s:498    .text.SHA256Final:0000000000000000 $t
     /tmp/ccgKgN6g.s:505    .text.SHA256Final:0000000000000000 SHA256Final
     /tmp/ccgKgN6g.s:749    .text.SHA256_hex:0000000000000000 $t
     /tmp/ccgKgN6g.s:756    .text.SHA256_hex:0000000000000000 SHA256_hex
     /tmp/ccgKgN6g.s:858    .text.SHA256_hex:0000000000000058 $d
     /tmp/ccgKgN6g.s:863    .text.SHA256:0000000000000000 $t
     /tmp/ccgKgN6g.s:870    .text.SHA256:0000000000000000 SHA256
     /tmp/ccgKgN6g.s:931    .data.k:0000000000000000 k
     /tmp/ccgKgN6g.s:927    .data.k:0000000000000000 $d
     /tmp/ccgKgN6g.s:997    .rodata.SHA256_hex.str1.4:0000000000000000 $d

UNDEFINED SYMBOLS
memset
strlen
malloc
sprintf
strcat
