<map id="TimeStamp.hpp" name="TimeStamp.hpp">
<area shape="rect" id="node2" href="$d7/d8c/Decompiler_8cpp.html" title="Decompiler.cpp" alt="" coords="377,155,487,181"/>
<area shape="rect" id="node3" href="$d0/df1/Parser_8cc.html" title="Parser.cc" alt="" coords="1019,304,1095,331"/>
<area shape="rect" id="node4" href="$da/d08/TimeStamp_8cpp.html" title="TimeStamp.cpp" alt="" coords="1111,80,1224,107"/>
<area shape="rect" id="node5" href="$d6/d53/Written_8hpp.html" title="Written.hpp" alt="" coords="633,80,719,107"/>
<area shape="rect" id="node10" href="$d8/d2c/Generic_8hpp.html" title="Main torc::generic namespace header. " alt="" coords="469,304,560,331"/>
<area shape="rect" id="node6" href="$df/d1f/ObjectFactory_8hpp.html" title="ObjectFactory.hpp" alt="" coords="511,155,637,181"/>
<area shape="rect" id="node23" href="$d1/d35/Written_8cpp.html" title="Written.cpp" alt="" coords="949,155,1035,181"/>
<area shape="rect" id="node7" href="$df/ddb/Cloning_8hpp.html" title="Cloning.hpp" alt="" coords="689,229,777,256"/>
<area shape="rect" id="node17" href="$df/d32/ObjectFactory_8cpp.html" title="ObjectFactory.cpp" alt="" coords="435,229,561,256"/>
<area shape="rect" id="node18" href="$d4/d2b/Om1UnitTest_8cpp.html" title="Unit test for the generic object model class. " alt="" coords="287,229,411,256"/>
<area shape="rect" id="node19" href="$d6/d95/PortRefCreator_8hpp.html" title="PortRefCreator.hpp" alt="" coords="802,229,933,256"/>
<area shape="rect" id="node21" href="$d9/d8d/VerilogImporterVisitor_8hpp.html" title="Header for the VerilogImporterVisitor class. " alt="" coords="41,229,212,256"/>
<area shape="rect" id="node8" href="$d6/d0c/Cloning_8cpp.html" title="Cloning.cpp" alt="" coords="585,304,673,331"/>
<area shape="rect" id="node9" href="$d3/d67/Flattening_8cpp.html" title="Flattening.cpp" alt="" coords="698,304,800,331"/>
<area shape="rect" id="node11" href="$d1/d4e/EdifFlattener_8cpp.html" title="Source for the EDIF flattener. " alt="" coords="645,379,763,405"/>
<area shape="rect" id="node12" href="$da/d89/EdifObfuscator_8cpp.html" title="Source for the EDIF obfuscator. " alt="" coords="787,379,919,405"/>
<area shape="rect" id="node13" href="$d0/d94/GenericExample_8cpp.html" title="Example program to read in an EDIF file, do something with it, and write it back out. " alt="" coords="163,379,303,405"/>
<area shape="rect" id="node14" href="$d5/de2/VerilogExample_8cpp.html" title="Example program to read in a structural Verilog file and write it back out. " alt="" coords="327,379,461,405"/>
<area shape="rect" id="node15" href="$db/d5b/VerilogExporter_8cpp.html" title="Source for the VerilogExporter class. " alt="" coords="487,379,620,405"/>
<area shape="rect" id="node16" href="$d7/d0b/VerilogImporter_8cpp.html" title="Source for the VerilogImporter class. " alt="" coords="5,379,139,405"/>
<area shape="rect" id="node20" href="$d9/d7d/PortBundleReference_8cpp.html" title="PortBundleReference.cpp" alt="" coords="825,304,993,331"/>
<area shape="rect" id="node22" href="$d2/d51/VerilogImporterVisitor_8cpp.html" title="Source for the VerilogImporterVisitor class. " alt="" coords="109,304,280,331"/>
</map>
