Analysis & Synthesis report for LT24TestProject
Sat May 22 14:26:39 2021
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |LT24Top|LT24Display:Display|stateMachine
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for LT24Display:Display
 16. Source assignments for t3:test|altsyncram:altsyncram_component|altsyncram_c7f1:auto_generated
 17. Parameter Settings for User Entity Instance: LT24Display:Display
 18. Parameter Settings for User Entity Instance: LT24Display:Display|LT24InitialData:initDataRom
 19. Parameter Settings for User Entity Instance: LT24Display:Display|LT24DisplayInterface:LT24Interface
 20. Parameter Settings for User Entity Instance: UpCounterNbit:xCounter
 21. Parameter Settings for User Entity Instance: UpCounterNbit:yCounter
 22. Parameter Settings for User Entity Instance: t3:test|altsyncram:altsyncram_component
 23. altsyncram Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "LT24Display:Display"
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat May 22 14:26:39 2021       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; LT24TestProject                             ;
; Top-level Entity Name           ; LT24Top                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 162                                         ;
; Total pins                      ; 29                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,048,576                                   ;
; Total DSP Blocks                ; 1                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; LT24Top            ; LT24TestProject    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                        ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                          ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------+---------+
; UpCounterNbit.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/UpCounterNbit.v        ;         ;
; t3.v                             ; yes             ; User Wizard-Generated File             ; C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/t3.v                   ;         ;
; LT24Top.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/LT24Top.v              ;         ;
; LT24Display.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/LT24Display.v          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                 ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                          ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                    ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                 ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                 ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                  ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                     ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                   ;         ;
; db/altsyncram_c7f1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/db/altsyncram_c7f1.tdf ;         ;
; l24.mif                          ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/l24.mif                ;         ;
; db/decode_61a.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/db/decode_61a.tdf      ;         ;
; db/mux_chb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/db/mux_chb.tdf         ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 130         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 183         ;
;     -- 7 input functions                    ; 0           ;
;     -- 6 input functions                    ; 67          ;
;     -- 5 input functions                    ; 11          ;
;     -- 4 input functions                    ; 16          ;
;     -- <=3 input functions                  ; 89          ;
;                                             ;             ;
; Dedicated logic registers                   ; 162         ;
;                                             ;             ;
; I/O pins                                    ; 29          ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 1048576     ;
;                                             ;             ;
; Total DSP Blocks                            ; 1           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 290         ;
; Total fan-out                               ; 3328        ;
; Average fan-out                             ; 6.26        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                ;
+--------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                 ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                    ; Entity Name          ; Library Name ;
+--------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |LT24Top                                   ; 183 (54)            ; 162 (32)                  ; 1048576           ; 1          ; 29   ; 0            ; |LT24Top                                                                                               ; LT24Top              ; work         ;
;    |LT24Display:Display|                   ; 103 (46)            ; 107 (70)                  ; 0                 ; 0          ; 0    ; 0            ; |LT24Top|LT24Display:Display                                                                           ; LT24Display          ; work         ;
;       |LT24DisplayInterface:LT24Interface| ; 30 (30)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |LT24Top|LT24Display:Display|LT24DisplayInterface:LT24Interface                                        ; LT24DisplayInterface ; work         ;
;       |LT24InitialData:initDataRom|        ; 27 (27)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |LT24Top|LT24Display:Display|LT24InitialData:initDataRom                                               ; LT24InitialData      ; work         ;
;       |ResetSynchroniser:resetGen|         ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |LT24Top|LT24Display:Display|ResetSynchroniser:resetGen                                                ; ResetSynchroniser    ; work         ;
;    |UpCounterNbit:xCounter|                ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |LT24Top|UpCounterNbit:xCounter                                                                        ; UpCounterNbit        ; work         ;
;    |UpCounterNbit:yCounter|                ; 10 (10)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |LT24Top|UpCounterNbit:yCounter                                                                        ; UpCounterNbit        ; work         ;
;    |t3:test|                               ; 8 (0)               ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |LT24Top|t3:test                                                                                       ; t3                   ; work         ;
;       |altsyncram:altsyncram_component|    ; 8 (0)               ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |LT24Top|t3:test|altsyncram:altsyncram_component                                                       ; altsyncram           ; work         ;
;          |altsyncram_c7f1:auto_generated|  ; 8 (0)               ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |LT24Top|t3:test|altsyncram:altsyncram_component|altsyncram_c7f1:auto_generated                        ; altsyncram_c7f1      ; work         ;
;             |decode_61a:rden_decode|       ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |LT24Top|t3:test|altsyncram:altsyncram_component|altsyncram_c7f1:auto_generated|decode_61a:rden_decode ; decode_61a           ; work         ;
+--------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                ;
+-----------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+---------+
; Name                                                                              ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF     ;
+-----------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+---------+
; t3:test|altsyncram:altsyncram_component|altsyncram_c7f1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 65536        ; 16           ; --           ; --           ; 1048576 ; l24.mif ;
+-----------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+---------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18 plus 36       ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LT24Top|LT24Display:Display|stateMachine                                                                                                                                                                                                                                                                         ;
+---------------------------+-------------------------+--------------------------+---------------------------+---------------------------+--------------------------+---------------------------+---------------------------+--------------------------+------------------------+-------------------------+-------------------------+
; Name                      ; stateMachine.IDLE_STATE ; stateMachine.CASET_STATE ; stateMachine.XHADDR_STATE ; stateMachine.XLADDR_STATE ; stateMachine.PASET_STATE ; stateMachine.YHADDR_STATE ; stateMachine.YLADDR_STATE ; stateMachine.WRITE_STATE ; stateMachine.CMD_STATE ; stateMachine.LOAD_STATE ; stateMachine.INIT_STATE ;
+---------------------------+-------------------------+--------------------------+---------------------------+---------------------------+--------------------------+---------------------------+---------------------------+--------------------------+------------------------+-------------------------+-------------------------+
; stateMachine.INIT_STATE   ; 0                       ; 0                        ; 0                         ; 0                         ; 0                        ; 0                         ; 0                         ; 0                        ; 0                      ; 0                       ; 0                       ;
; stateMachine.LOAD_STATE   ; 0                       ; 0                        ; 0                         ; 0                         ; 0                        ; 0                         ; 0                         ; 0                        ; 0                      ; 1                       ; 1                       ;
; stateMachine.CMD_STATE    ; 0                       ; 0                        ; 0                         ; 0                         ; 0                        ; 0                         ; 0                         ; 0                        ; 1                      ; 0                       ; 1                       ;
; stateMachine.WRITE_STATE  ; 0                       ; 0                        ; 0                         ; 0                         ; 0                        ; 0                         ; 0                         ; 1                        ; 0                      ; 0                       ; 1                       ;
; stateMachine.YLADDR_STATE ; 0                       ; 0                        ; 0                         ; 0                         ; 0                        ; 0                         ; 1                         ; 0                        ; 0                      ; 0                       ; 1                       ;
; stateMachine.YHADDR_STATE ; 0                       ; 0                        ; 0                         ; 0                         ; 0                        ; 1                         ; 0                         ; 0                        ; 0                      ; 0                       ; 1                       ;
; stateMachine.PASET_STATE  ; 0                       ; 0                        ; 0                         ; 0                         ; 1                        ; 0                         ; 0                         ; 0                        ; 0                      ; 0                       ; 1                       ;
; stateMachine.XLADDR_STATE ; 0                       ; 0                        ; 0                         ; 1                         ; 0                        ; 0                         ; 0                         ; 0                        ; 0                      ; 0                       ; 1                       ;
; stateMachine.XHADDR_STATE ; 0                       ; 0                        ; 1                         ; 0                         ; 0                        ; 0                         ; 0                         ; 0                        ; 0                      ; 0                       ; 1                       ;
; stateMachine.CASET_STATE  ; 0                       ; 1                        ; 0                         ; 0                         ; 0                        ; 0                         ; 0                         ; 0                        ; 0                      ; 0                       ; 1                       ;
; stateMachine.IDLE_STATE   ; 1                       ; 0                        ; 0                         ; 0                         ; 0                        ; 0                         ; 0                         ; 0                        ; 0                      ; 0                       ; 1                       ;
+---------------------------+-------------------------+--------------------------+---------------------------+---------------------------+--------------------------+---------------------------+---------------------------+--------------------------+------------------------+-------------------------+-------------------------+


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+--------------------------------------------+----------------------------------------+
; Register name                              ; Reason for Removal                     ;
+--------------------------------------------+----------------------------------------+
; LT24Display:Display|xAddrTemp[8..15]       ; Stuck at GND due to stuck port data_in ;
; LT24Display:Display|yAddrTemp[9..15]       ; Stuck at GND due to stuck port data_in ;
; LT24Display:Display|stateMachine~15        ; Lost fanout                            ;
; LT24Display:Display|stateMachine~16        ; Lost fanout                            ;
; LT24Display:Display|stateMachine~17        ; Lost fanout                            ;
; LT24Display:Display|stateMachine~18        ; Lost fanout                            ;
; LT24Display:Display|stateMachine.CMD_STATE ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 20     ;                                        ;
+--------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 162   ;
; Number of registers using Synchronous Clear  ; 64    ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 113   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 100   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------+
; Inverted Register Statistics                                          ;
+-------------------------------------------------------------+---------+
; Inverted Register                                           ; Fan out ;
+-------------------------------------------------------------+---------+
; LT24Display:Display|ResetSynchroniser:resetGen|resetSync[3] ; 63      ;
; LT24Display:Display|displayRegSelect                        ; 2       ;
; LT24Display:Display|ResetSynchroniser:resetGen|resetSync[2] ; 1       ;
; LT24Display:Display|ResetSynchroniser:resetGen|resetSync[1] ; 1       ;
; LT24Display:Display|ResetSynchroniser:resetGen|resetSync[0] ; 1       ;
; Total number of inverted registers = 5                      ;         ;
+-------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 9:1                ; 16 bits   ; 96 LEs        ; 80 LEs               ; 16 LEs                 ; Yes        ; |LT24Top|pixelData[8]                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |LT24Top|LT24Display:Display|displayData[8] ;
; 12:1               ; 3 bits    ; 24 LEs        ; 9 LEs                ; 15 LEs                 ; Yes        ; |LT24Top|LT24Display:Display|displayData[7] ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; Yes        ; |LT24Top|LT24Display:Display|displayData[5] ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |LT24Top|LT24Display:Display|Selector9      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+--------------------------------------------+
; Source assignments for LT24Display:Display ;
+-----------------+-------+------+-----------+
; Assignment      ; Value ; From ; To        ;
+-----------------+-------+------+-----------+
; MESSAGE_DISABLE ; 10030 ; -    ; -         ;
+-----------------+-------+------+-----------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for t3:test|altsyncram:altsyncram_component|altsyncram_c7f1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24Display:Display ;
+----------------+----------+--------------------------------------+
; Parameter Name ; Value    ; Type                                 ;
+----------------+----------+--------------------------------------+
; CLOCK_FREQ     ; 50000000 ; Signed Integer                       ;
; WIDTH          ; 240      ; Signed Integer                       ;
; HEIGHT         ; 320      ; Signed Integer                       ;
; XBITS          ; 8        ; Signed Integer                       ;
; YBITS          ; 9        ; Signed Integer                       ;
+----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24Display:Display|LT24InitialData:initDataRom ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; WIDTH          ; 240   ; Signed Integer                                                      ;
; HEIGHT         ; 320   ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LT24Display:Display|LT24DisplayInterface:LT24Interface ;
+----------------+----------+-------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                    ;
+----------------+----------+-------------------------------------------------------------------------+
; CLOCK_FREQ     ; 50000000 ; Signed Integer                                                          ;
+----------------+----------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UpCounterNbit:xCounter ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                             ;
; INCREMENT      ; 1     ; Signed Integer                             ;
; MAX_VALUE      ; 240   ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UpCounterNbit:yCounter ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                             ;
; INCREMENT      ; 1     ; Signed Integer                             ;
; MAX_VALUE      ; 320   ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: t3:test|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                  ;
; WIDTH_A                            ; 16                   ; Signed Integer           ;
; WIDTHAD_A                          ; 16                   ; Signed Integer           ;
; NUMWORDS_A                         ; 65536                ; Signed Integer           ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 1                    ; Untyped                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; l24.mif              ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_c7f1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                    ;
+-------------------------------------------+-----------------------------------------+
; Name                                      ; Value                                   ;
+-------------------------------------------+-----------------------------------------+
; Number of entity instances                ; 1                                       ;
; Entity Instance                           ; t3:test|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                     ;
;     -- WIDTH_A                            ; 16                                      ;
;     -- NUMWORDS_A                         ; 65536                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                  ;
;     -- WIDTH_B                            ; 1                                       ;
;     -- NUMWORDS_B                         ; 1                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ;
+-------------------------------------------+-----------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "LT24Display:Display"           ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; pixelWrite   ; Input  ; Info     ; Stuck at VCC           ;
; pixelRawMode ; Input  ; Info     ; Stuck at GND           ;
; cmdData      ; Input  ; Info     ; Stuck at GND           ;
; cmdWrite     ; Input  ; Info     ; Stuck at GND           ;
; cmdDone      ; Input  ; Info     ; Stuck at GND           ;
; cmdReady     ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 162                         ;
;     CLR               ; 14                          ;
;     CLR SCLR          ; 32                          ;
;     ENA               ; 33                          ;
;     ENA CLR           ; 30                          ;
;     ENA CLR SCLR      ; 32                          ;
;     ENA CLR SLD       ; 5                           ;
;     plain             ; 16                          ;
; arriav_lcell_comb     ; 186                         ;
;     arith             ; 46                          ;
;         1 data inputs ; 45                          ;
;         2 data inputs ; 1                           ;
;     normal            ; 140                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 36                          ;
;         4 data inputs ; 16                          ;
;         5 data inputs ; 11                          ;
;         6 data inputs ; 67                          ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 29                          ;
; stratixv_ram_block    ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 1.83                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sat May 22 14:26:20 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LT24TestProject -c LT24TestProject
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file upcounternbit.v
    Info (12023): Found entity 1: UpCounterNbit File: C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/UpCounterNbit.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file t3.v
    Info (12023): Found entity 1: t3 File: C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/t3.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file lt24top.v
    Info (12023): Found entity 1: LT24Top File: C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/LT24Top.v Line: 20
Info (12021): Found 4 design units, including 4 entities, in source file lt24display.v
    Info (12023): Found entity 1: LT24Display File: C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/LT24Display.v Line: 86
    Info (12023): Found entity 2: LT24DisplayInterface File: C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/LT24Display.v Line: 409
    Info (12023): Found entity 3: ResetSynchroniser File: C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/LT24Display.v Line: 493
    Info (12023): Found entity 4: LT24InitialData File: C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/LT24Display.v Line: 523
Info (12127): Elaborating entity "LT24Top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at LT24Top.v(175): truncated value with size 32 to match size of target (16) File: C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/LT24Top.v Line: 175
Info (12128): Elaborating entity "LT24Display" for hierarchy "LT24Display:Display" File: C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/LT24Top.v Line: 98
Info (12128): Elaborating entity "ResetSynchroniser" for hierarchy "LT24Display:Display|ResetSynchroniser:resetGen" File: C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/LT24Display.v Line: 157
Info (12128): Elaborating entity "LT24InitialData" for hierarchy "LT24Display:Display|LT24InitialData:initDataRom" File: C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/LT24Display.v Line: 174
Info (12128): Elaborating entity "LT24DisplayInterface" for hierarchy "LT24Display:Display|LT24DisplayInterface:LT24Interface" File: C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/LT24Display.v Line: 392
Info (12128): Elaborating entity "UpCounterNbit" for hierarchy "UpCounterNbit:xCounter" File: C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/LT24Top.v Line: 113
Info (12128): Elaborating entity "UpCounterNbit" for hierarchy "UpCounterNbit:yCounter" File: C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/LT24Top.v Line: 129
Info (12128): Elaborating entity "t3" for hierarchy "t3:test" File: C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/LT24Top.v Line: 140
Info (12128): Elaborating entity "altsyncram" for hierarchy "t3:test|altsyncram:altsyncram_component" File: C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/t3.v Line: 81
Info (12130): Elaborated megafunction instantiation "t3:test|altsyncram:altsyncram_component" File: C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/t3.v Line: 81
Info (12133): Instantiated megafunction "t3:test|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/t3.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "l24.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c7f1.tdf
    Info (12023): Found entity 1: altsyncram_c7f1 File: C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/db/altsyncram_c7f1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_c7f1" for hierarchy "t3:test|altsyncram:altsyncram_component|altsyncram_c7f1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Critical Warning (127005): Memory depth (65536) in the design file differs from memory depth (54000) in the Memory Initialization File "C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/l24.mif" -- setting initial value for remaining addresses to 0 File: C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/t3.v Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/db/decode_61a.tdf Line: 22
Info (12128): Elaborating entity "decode_61a" for hierarchy "t3:test|altsyncram:altsyncram_component|altsyncram_c7f1:auto_generated|decode_61a:rden_decode" File: C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/db/altsyncram_c7f1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_chb.tdf
    Info (12023): Found entity 1: mux_chb File: C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/db/mux_chb.tdf Line: 22
Info (12128): Elaborating entity "mux_chb" for hierarchy "t3:test|altsyncram:altsyncram_component|altsyncram_c7f1:auto_generated|mux_chb:mux2" File: C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/db/altsyncram_c7f1.tdf Line: 41
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "LT24Display:Display|LT24InitialData:initDataRom|ROM" is uninferred due to inappropriate RAM size File: C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/LT24Display.v Line: 540
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LT24Rd_n" is stuck at VCC File: C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/LT24Top.v Line: 35
    Warning (13410): Pin "LT24CS_n" is stuck at GND File: C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/LT24Top.v Line: 36
    Warning (13410): Pin "LT24LCDOn" is stuck at VCC File: C:/Users/YF/workspace/ELEC5566M-MiniProject-Feng-Yan-528/TEST/Miniproject-TEST/LT24Top.v Line: 41
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 417 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 25 output pins
    Info (21061): Implemented 259 logic cells
    Info (21064): Implemented 128 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4853 megabytes
    Info: Processing ended: Sat May 22 14:26:39 2021
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:37


