

================================================================
== Vivado HLS Report for 'singleDecision'
================================================================
* Date:           Thu Dec  8 21:49:12 2016

* Version:        2014.2 (Build 932637 on Wed Jun 11 12:38:34 PM 2014)
* Project:        SingleSiteDetection
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.72|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   18|   18|   19|   19|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 19
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
* FSM state operations: 

 <State 1>: 3.81ns
ST_1: stg_20 [1/1] 0.00ns
._crit_edge:0  call void (...)* @_ssdm_op_SpecBitsMap(i16 %A_stim_reset) nounwind, !map !7

ST_1: stg_21 [1/1] 0.00ns
._crit_edge:1  call void (...)* @_ssdm_op_SpecBitsMap(i16 %V_stim_reset) nounwind, !map !13

ST_1: stg_22 [1/1] 0.00ns
._crit_edge:2  call void (...)* @_ssdm_op_SpecBitsMap(i16 %set_thresh) nounwind, !map !17

ST_1: stg_23 [1/1] 0.00ns
._crit_edge:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %v_thresh) nounwind, !map !21

ST_1: stg_24 [1/1] 0.00ns
._crit_edge:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %a_thresh) nounwind, !map !25

ST_1: stg_25 [1/1] 0.00ns
._crit_edge:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %a_flip) nounwind, !map !29

ST_1: stg_26 [1/1] 0.00ns
._crit_edge:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %v_flip) nounwind, !map !33

ST_1: stg_27 [1/1] 0.00ns
._crit_edge:7  call void (...)* @_ssdm_op_SpecBitsMap(i16* %datapoint) nounwind, !map !37

ST_1: stg_28 [1/1] 0.00ns
._crit_edge:8  call void (...)* @_ssdm_op_SpecBitsMap(i16* %out_r) nounwind, !map !43

ST_1: stg_29 [1/1] 0.00ns
._crit_edge:9  call void (...)* @_ssdm_op_SpecBitsMap(i16* %stim) nounwind, !map !47

ST_1: stg_30 [1/1] 0.00ns
._crit_edge:10  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @str) nounwind

ST_1: v_flip_read [1/1] 0.00ns
._crit_edge:11  %v_flip_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %v_flip) nounwind

ST_1: a_flip_read [1/1] 0.00ns
._crit_edge:12  %a_flip_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %a_flip) nounwind

ST_1: a_thresh_read [1/1] 0.00ns
._crit_edge:13  %a_thresh_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %a_thresh) nounwind

ST_1: v_thresh_read [1/1] 0.00ns
._crit_edge:14  %v_thresh_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %v_thresh) nounwind

ST_1: set_thresh_read [1/1] 0.00ns
._crit_edge:15  %set_thresh_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %set_thresh) nounwind

ST_1: V_stim_reset_read [1/1] 0.00ns
._crit_edge:16  %V_stim_reset_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %V_stim_reset) nounwind

ST_1: A_stim_reset_read [1/1] 0.00ns
._crit_edge:17  %A_stim_reset_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %A_stim_reset) nounwind

ST_1: tmp [1/1] 2.28ns
._crit_edge:18  %tmp = icmp eq i16 %A_stim_reset_read, 0

ST_1: AstimDelay_load [1/1] 0.00ns
._crit_edge:19  %AstimDelay_load = load i32* @AstimDelay, align 4

ST_1: tmp_1 [1/1] 2.28ns
._crit_edge:20  %tmp_1 = icmp eq i16 %V_stim_reset_read, 0

ST_1: VstimDelay_load [1/1] 0.00ns
._crit_edge:21  %VstimDelay_load = load i32* @VstimDelay, align 4

ST_1: tmp_2 [1/1] 2.28ns
._crit_edge:22  %tmp_2 = icmp eq i16 %set_thresh_read, 0

ST_1: stg_43 [1/1] 0.00ns
._crit_edge:23  br i1 %tmp_2, label %._crit_edge12_ifconv, label %0

ST_1: stg_44 [1/1] 0.00ns
:0  store i32 %v_thresh_read, i32* @vthresh, align 4

ST_1: stg_45 [1/1] 0.00ns
:1  store i32 %a_thresh_read, i32* @athresh, align 4

ST_1: stg_46 [1/1] 0.00ns
:2  store i32 %a_flip_read, i32* @aflip, align 4

ST_1: stg_47 [1/1] 0.00ns
:3  store i32 %v_flip_read, i32* @vflip, align 4

ST_1: stg_48 [1/1] 0.00ns
:4  br label %._crit_edge12_ifconv

ST_1: recentdatapoints_head_i_load [1/1] 0.00ns
._crit_edge12_ifconv:4  %recentdatapoints_head_i_load = load i32* @recentdatapoints_head_i, align 4

ST_1: tmp_i_4 [1/1] 0.00ns
._crit_edge12_ifconv:6  %tmp_i_4 = sext i32 %recentdatapoints_head_i_load to i64

ST_1: recentdatapoints_data_addr [1/1] 0.00ns
._crit_edge12_ifconv:7  %recentdatapoints_data_addr = getelementptr [20 x i16]* @recentdatapoints_data, i64 0, i64 %tmp_i_4

ST_1: recentdatapoints_data_load [2/2] 2.39ns
._crit_edge12_ifconv:8  %recentdatapoints_data_load = load i16* %recentdatapoints_data_addr, align 2

ST_1: AstimDelay_load_op [1/1] 2.44ns
._crit_edge12_ifconv:28  %AstimDelay_load_op = add i32 %AstimDelay_load, 1

ST_1: tmp_7 [1/1] 1.37ns
._crit_edge12_ifconv:29  %tmp_7 = select i1 %tmp, i32 %AstimDelay_load_op, i32 1

ST_1: VstimDelay_load_op [1/1] 2.44ns
._crit_edge12_ifconv:30  %VstimDelay_load_op = add i32 %VstimDelay_load, 1

ST_1: tmp_8 [1/1] 1.37ns
._crit_edge12_ifconv:31  %tmp_8 = select i1 %tmp_1, i32 %VstimDelay_load_op, i32 1

ST_1: stg_57 [1/1] 0.00ns
._crit_edge12_ifconv:79  store i32 %tmp_8, i32* @VstimDelay, align 4

ST_1: stg_58 [1/1] 0.00ns
._crit_edge12_ifconv:80  store i32 %tmp_7, i32* @AstimDelay, align 4


 <State 2>: 6.33ns
ST_2: datapoint_read [1/1] 0.00ns
._crit_edge12_ifconv:0  %datapoint_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %datapoint) nounwind

ST_2: recentdatapoints_data_load [1/2] 2.39ns
._crit_edge12_ifconv:8  %recentdatapoints_data_load = load i16* %recentdatapoints_data_addr, align 2

ST_2: stg_61 [1/1] 2.39ns
._crit_edge12_ifconv:12  store i16 %datapoint_read, i16* %recentdatapoints_data_addr, align 2

ST_2: tmp_37_i [1/1] 2.44ns
._crit_edge12_ifconv:16  %tmp_37_i = add nsw i32 %recentdatapoints_head_i_load, 1

ST_2: tmp_38_i [1/1] 2.52ns
._crit_edge12_ifconv:17  %tmp_38_i = icmp eq i32 %tmp_37_i, 20

ST_2: p_tmp_i [1/1] 1.37ns
._crit_edge12_ifconv:18  %p_tmp_i = select i1 %tmp_38_i, i32 0, i32 %tmp_37_i

ST_2: stg_65 [1/1] 0.00ns
._crit_edge12_ifconv:19  store i32 %p_tmp_i, i32* @recentdatapoints_head_i, align 4


 <State 3>: 6.20ns
ST_3: i [1/1] 2.44ns
._crit_edge12_ifconv:33  %i = add nsw i32 %p_tmp_i, -1

ST_3: tmp_12 [1/1] 0.00ns
._crit_edge12_ifconv:34  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i, i32 31)

ST_3: i_1 [1/1] 2.44ns
._crit_edge12_ifconv:35  %i_1 = add nsw i32 %p_tmp_i, 19

ST_3: p_i [1/1] 1.37ns
._crit_edge12_ifconv:36  %p_i = select i1 %tmp_12, i32 %i_1, i32 %i

ST_3: tmp_39_i [1/1] 0.00ns
._crit_edge12_ifconv:37  %tmp_39_i = sext i32 %p_i to i64

ST_3: recentdatapoints_data_addr_1 [1/1] 0.00ns
._crit_edge12_ifconv:38  %recentdatapoints_data_addr_1 = getelementptr [20 x i16]* @recentdatapoints_data, i64 0, i64 %tmp_39_i

ST_3: recentdatapoints_data_load_1 [2/2] 2.39ns
._crit_edge12_ifconv:39  %recentdatapoints_data_load_1 = load i16* %recentdatapoints_data_addr_1, align 2


 <State 4>: 7.78ns
ST_4: val_assign [1/1] 0.00ns
._crit_edge12_ifconv:1  %val_assign = sext i16 %datapoint_read to i32

ST_4: recentdatapoints_len_load [1/1] 0.00ns
._crit_edge12_ifconv:2  %recentdatapoints_len_load = load i32* @recentdatapoints_len, align 4

ST_4: tmp_i [1/1] 2.52ns
._crit_edge12_ifconv:3  %tmp_i = icmp eq i32 %recentdatapoints_len_load, 20

ST_4: recentdatapoints_sum_load [1/1] 0.00ns
._crit_edge12_ifconv:5  %recentdatapoints_sum_load = load i32* @recentdatapoints_sum, align 4

ST_4: extLd [1/1] 0.00ns
._crit_edge12_ifconv:9  %extLd = sext i16 %recentdatapoints_data_load to i32

ST_4: tmp_33_i [1/1] 2.44ns
._crit_edge12_ifconv:10  %tmp_33_i = sub nsw i32 %recentdatapoints_sum_load, %extLd

ST_4: recentdatapoints_sum_loc_i [1/1] 1.37ns
._crit_edge12_ifconv:11  %recentdatapoints_sum_loc_i = select i1 %tmp_i, i32 %tmp_33_i, i32 %recentdatapoints_sum_load

ST_4: tmp_35_i [1/1] 2.44ns
._crit_edge12_ifconv:13  %tmp_35_i = add nsw i32 %recentdatapoints_sum_loc_i, %val_assign

ST_4: recentdatapoints_len_load_op [1/1] 2.44ns
._crit_edge12_ifconv:14  %recentdatapoints_len_load_op = add i32 %recentdatapoints_len_load, 1

ST_4: tmp_36_i [1/1] 1.37ns
._crit_edge12_ifconv:15  %tmp_36_i = select i1 %tmp_i, i32 20, i32 %recentdatapoints_len_load_op

ST_4: stg_83 [1/1] 0.00ns
._crit_edge12_ifconv:20  store i32 %tmp_35_i, i32* @recentdatapoints_sum, align 4

ST_4: stg_84 [1/1] 0.00ns
._crit_edge12_ifconv:21  store i32 %tmp_36_i, i32* @recentdatapoints_len, align 4

ST_4: tmp_i9 [1/1] 2.52ns
._crit_edge12_ifconv:32  %tmp_i9 = icmp eq i32 %tmp_36_i, 0

ST_4: recentdatapoints_data_load_1 [1/2] 2.39ns
._crit_edge12_ifconv:39  %recentdatapoints_data_load_1 = load i16* %recentdatapoints_data_addr_1, align 2

ST_4: datapointV [1/1] 1.37ns
._crit_edge12_ifconv:40  %datapointV = select i1 %tmp_i9, i16 0, i16 %recentdatapoints_data_load_1


 <State 5>: 6.08ns
ST_5: datapointV_cast [1/1] 0.00ns
._crit_edge12_ifconv:41  %datapointV_cast = sext i16 %datapointV to i32

ST_5: vflip_load [1/1] 0.00ns
._crit_edge12_ifconv:43  %vflip_load = load i32* @vflip, align 4

ST_5: tmp_9 [3/3] 6.08ns
._crit_edge12_ifconv:44  %tmp_9 = mul nsw i32 %vflip_load, %datapointV_cast


 <State 6>: 6.08ns
ST_6: tmp_9 [2/3] 6.08ns
._crit_edge12_ifconv:44  %tmp_9 = mul nsw i32 %vflip_load, %datapointV_cast


 <State 7>: 8.60ns
ST_7: tmp_9 [1/3] 6.08ns
._crit_edge12_ifconv:44  %tmp_9 = mul nsw i32 %vflip_load, %datapointV_cast

ST_7: vthresh_load [1/1] 0.00ns
._crit_edge12_ifconv:45  %vthresh_load = load i32* @vthresh, align 4

ST_7: tmp_s [1/1] 2.52ns
._crit_edge12_ifconv:46  %tmp_s = icmp sgt i32 %tmp_9, %vthresh_load

ST_7: recentVBools_head_i_load [1/1] 0.00ns
._crit_edge12_ifconv:50  %recentVBools_head_i_load = load i32* @recentVBools_head_i, align 4

ST_7: tmp_i2 [1/1] 0.00ns
._crit_edge12_ifconv:51  %tmp_i2 = sext i32 %recentVBools_head_i_load to i64

ST_7: recentVBools_data_addr [1/1] 0.00ns
._crit_edge12_ifconv:52  %recentVBools_data_addr = getelementptr [11 x i1]* @recentVBools_data, i64 0, i64 %tmp_i2

ST_7: recentVBools_data_load [2/2] 2.39ns
._crit_edge12_ifconv:53  %recentVBools_data_load = load i1* %recentVBools_data_addr, align 1


 <State 8>: 6.33ns
ST_8: recentVBools_data_load [1/2] 2.39ns
._crit_edge12_ifconv:53  %recentVBools_data_load = load i1* %recentVBools_data_addr, align 1

ST_8: stg_100 [1/1] 2.39ns
._crit_edge12_ifconv:57  store i1 %tmp_s, i1* %recentVBools_data_addr, align 1

ST_8: tmp_44_i [1/1] 2.44ns
._crit_edge12_ifconv:61  %tmp_44_i = add nsw i32 %recentVBools_head_i_load, 1

ST_8: tmp_45_i [1/1] 2.52ns
._crit_edge12_ifconv:62  %tmp_45_i = icmp eq i32 %tmp_44_i, 11

ST_8: p_tmp_i1 [1/1] 1.37ns
._crit_edge12_ifconv:63  %p_tmp_i1 = select i1 %tmp_45_i, i32 0, i32 %tmp_44_i

ST_8: stg_104 [1/1] 0.00ns
._crit_edge12_ifconv:64  store i32 %p_tmp_i1, i32* @recentVBools_head_i, align 4


 <State 9>: 6.41ns
ST_9: recentVBools_len_load [1/1] 0.00ns
._crit_edge12_ifconv:48  %recentVBools_len_load = load i32* @recentVBools_len, align 4

ST_9: tmp_i1 [1/1] 2.52ns
._crit_edge12_ifconv:49  %tmp_i1 = icmp eq i32 %recentVBools_len_load, 11

ST_9: recentVBools_len_load_op [1/1] 2.44ns
._crit_edge12_ifconv:59  %recentVBools_len_load_op = add i32 %recentVBools_len_load, 1

ST_9: tmp_43_i [1/1] 1.37ns
._crit_edge12_ifconv:60  %tmp_43_i = select i1 %tmp_i1, i32 11, i32 %recentVBools_len_load_op

ST_9: stg_109 [1/1] 0.00ns
._crit_edge12_ifconv:66  store i32 %tmp_43_i, i32* @recentVBools_len, align 4

ST_9: i_2 [1/1] 2.44ns
._crit_edge12_ifconv:67  %i_2 = add nsw i32 %p_tmp_i1, -1

ST_9: tmp_25 [1/1] 0.00ns
._crit_edge12_ifconv:68  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i_2, i32 31)

ST_9: i_3 [1/1] 2.44ns
._crit_edge12_ifconv:69  %i_3 = add nsw i32 %p_tmp_i1, 10

ST_9: p_i1 [1/1] 1.37ns
._crit_edge12_ifconv:70  %p_i1 = select i1 %tmp_25, i32 %i_3, i32 %i_2

ST_9: tmp_46_i [1/1] 0.00ns
._crit_edge12_ifconv:71  %tmp_46_i = sext i32 %p_i1 to i64

ST_9: recentVBools_data_addr_1 [1/1] 0.00ns
._crit_edge12_ifconv:72  %recentVBools_data_addr_1 = getelementptr [11 x i1]* @recentVBools_data, i64 0, i64 %tmp_46_i

ST_9: recentVBools_data_load_1 [2/2] 2.39ns
._crit_edge12_ifconv:73  %recentVBools_data_load_1 = load i1* %recentVBools_data_addr_1, align 1

ST_9: not_tmp_i2 [1/1] 2.52ns
._crit_edge12_ifconv:74  %not_tmp_i2 = icmp ne i32 %tmp_43_i, 0


 <State 10>: 8.72ns
ST_10: AbeatDelay_load [1/1] 0.00ns
._crit_edge12_ifconv:22  %AbeatDelay_load = load i32* @AbeatDelay, align 4

ST_10: tmp_4 [1/1] 2.44ns
._crit_edge12_ifconv:23  %tmp_4 = add nsw i32 %AbeatDelay_load, 1

ST_10: VbeatDelay_load [1/1] 0.00ns
._crit_edge12_ifconv:24  %VbeatDelay_load = load i32* @VbeatDelay, align 4

ST_10: tmp_5 [1/1] 2.44ns
._crit_edge12_ifconv:25  %tmp_5 = add nsw i32 %VbeatDelay_load, 1

ST_10: VbeatFallDelay_load [1/1] 0.00ns
._crit_edge12_ifconv:26  %VbeatFallDelay_load = load i32* @VbeatFallDelay, align 4

ST_10: tmp_6 [1/1] 2.44ns
._crit_edge12_ifconv:27  %tmp_6 = add nsw i32 %VbeatFallDelay_load, 1

ST_10: sum [1/1] 0.00ns
._crit_edge12_ifconv:42  %sum = load i32* @recentVBools_sum, align 4

ST_10: val_assign_1 [1/1] 0.00ns
._crit_edge12_ifconv:47  %val_assign_1 = zext i1 %tmp_s to i32

ST_10: extLd1 [1/1] 0.00ns
._crit_edge12_ifconv:54  %extLd1 = zext i1 %recentVBools_data_load to i32

ST_10: tmp_40_i [1/1] 2.44ns
._crit_edge12_ifconv:55  %tmp_40_i = sub nsw i32 %sum, %extLd1

ST_10: recentVBools_sum_loc_i [1/1] 1.37ns
._crit_edge12_ifconv:56  %recentVBools_sum_loc_i = select i1 %tmp_i1, i32 %tmp_40_i, i32 %sum

ST_10: tmp_42_i [1/1] 2.44ns
._crit_edge12_ifconv:58  %tmp_42_i = add nsw i32 %recentVBools_sum_loc_i, %val_assign_1

ST_10: stg_130 [1/1] 0.00ns
._crit_edge12_ifconv:65  store i32 %tmp_42_i, i32* @recentVBools_sum, align 4

ST_10: recentVBools_data_load_1 [1/2] 2.39ns
._crit_edge12_ifconv:73  %recentVBools_data_load_1 = load i1* %recentVBools_data_addr_1, align 1

ST_10: p_0_i [1/1] 1.37ns
._crit_edge12_ifconv:75  %p_0_i = and i1 %recentVBools_data_load_1, %not_tmp_i2

ST_10: p_0_i_cast [1/1] 0.00ns
._crit_edge12_ifconv:76  %p_0_i_cast = zext i1 %p_0_i to i32

ST_10: sum_1 [1/1] 2.44ns
._crit_edge12_ifconv:77  %sum_1 = add nsw i32 %p_0_i_cast, %sum

ST_10: tmp_3 [1/1] 2.52ns
._crit_edge12_ifconv:78  %tmp_3 = icmp sgt i32 %sum_1, 5

ST_10: last_sample_is_V_load [1/1] 0.00ns
._crit_edge12_ifconv:81  %last_sample_is_V_load = load i1* @last_sample_is_V, align 1

ST_10: stg_137 [1/1] 0.00ns
._crit_edge12_ifconv:82  br i1 %tmp_3, label %1, label %3

ST_10: stg_138 [1/1] 1.57ns
:0  br i1 %last_sample_is_V_load, label %4, label %._crit_edge13_ifconv

ST_10: stg_139 [1/1] 1.30ns
:0  store i1 false, i1* @last_sample_is_V, align 1

ST_10: stg_140 [1/1] 1.57ns
:1  br label %._crit_edge13_ifconv

ST_10: stg_141 [1/1] 1.57ns
:0  br i1 %last_sample_is_V_load, label %._crit_edge13_ifconv, label %2

ST_10: stg_142 [1/1] 1.30ns
:0  store i1 true, i1* @last_sample_is_V, align 1

ST_10: stg_143 [1/1] 1.57ns
:1  br label %._crit_edge13_ifconv

ST_10: tmp_i3 [1/1] 2.52ns
._crit_edge13_ifconv:3  %tmp_i3 = icmp eq i32 %tmp_36_i, 20

ST_10: tmp_i4 [1/1] 0.00ns
._crit_edge13_ifconv:4  %tmp_i4 = sext i32 %p_tmp_i to i64

ST_10: recentdatapoints_data_addr_2 [1/1] 0.00ns
._crit_edge13_ifconv:5  %recentdatapoints_data_addr_2 = getelementptr [20 x i16]* @recentdatapoints_data, i64 0, i64 %tmp_i4

ST_10: recentdatapoints_data_load_2 [2/2] 2.39ns
._crit_edge13_ifconv:6  %recentdatapoints_data_load_2 = load i16* %recentdatapoints_data_addr_2, align 2


 <State 11>: 3.76ns
ST_11: VbeatDelay_new_1 [1/1] 0.00ns
._crit_edge13_ifconv:0  %VbeatDelay_new_1 = phi i32 [ 0, %2 ], [ %tmp_5, %1 ], [ %tmp_5, %4 ], [ %tmp_5, %3 ]

ST_11: VbeatFallDelay_new_1 [1/1] 0.00ns
._crit_edge13_ifconv:1  %VbeatFallDelay_new_1 = phi i32 [ %tmp_6, %2 ], [ %tmp_6, %1 ], [ 0, %4 ], [ %tmp_6, %3 ]

ST_11: recentdatapoints_data_load_2 [1/2] 2.39ns
._crit_edge13_ifconv:6  %recentdatapoints_data_load_2 = load i16* %recentdatapoints_data_addr_2, align 2

ST_11: datapointA [1/1] 1.37ns
._crit_edge13_ifconv:7  %datapointA = select i1 %tmp_i3, i16 %recentdatapoints_data_load_2, i16 0

ST_11: stg_152 [1/1] 0.00ns
._crit_edge13_ifconv:47  store i32 %VbeatFallDelay_new_1, i32* @VbeatFallDelay, align 4

ST_11: stg_153 [1/1] 0.00ns
._crit_edge13_ifconv:48  store i32 %VbeatDelay_new_1, i32* @VbeatDelay, align 4

ST_11: tmp_13 [1/1] 2.52ns
._crit_edge13_ifconv:50  %tmp_13 = icmp sgt i32 %VbeatDelay_new_1, %VbeatFallDelay_new_1


 <State 12>: 6.08ns
ST_12: datapointA_cast [1/1] 0.00ns
._crit_edge13_ifconv:8  %datapointA_cast = sext i16 %datapointA to i32

ST_12: aflip_load [1/1] 0.00ns
._crit_edge13_ifconv:10  %aflip_load = load i32* @aflip, align 4

ST_12: tmp_10 [3/3] 6.08ns
._crit_edge13_ifconv:11  %tmp_10 = mul nsw i32 %aflip_load, %datapointA_cast


 <State 13>: 6.08ns
ST_13: tmp_10 [2/3] 6.08ns
._crit_edge13_ifconv:11  %tmp_10 = mul nsw i32 %aflip_load, %datapointA_cast


 <State 14>: 8.60ns
ST_14: tmp_10 [1/3] 6.08ns
._crit_edge13_ifconv:11  %tmp_10 = mul nsw i32 %aflip_load, %datapointA_cast

ST_14: athresh_load [1/1] 0.00ns
._crit_edge13_ifconv:12  %athresh_load = load i32* @athresh, align 4

ST_14: tmp_11 [1/1] 2.52ns
._crit_edge13_ifconv:13  %tmp_11 = icmp sgt i32 %tmp_10, %athresh_load

ST_14: recentABools_head_i_load [1/1] 0.00ns
._crit_edge13_ifconv:17  %recentABools_head_i_load = load i32* @recentABools_head_i, align 4

ST_14: tmp_i5 [1/1] 0.00ns
._crit_edge13_ifconv:18  %tmp_i5 = sext i32 %recentABools_head_i_load to i64

ST_14: recentABools_data_addr [1/1] 0.00ns
._crit_edge13_ifconv:19  %recentABools_data_addr = getelementptr [30 x i1]* @recentABools_data, i64 0, i64 %tmp_i5

ST_14: recentABools_data_load [2/2] 2.39ns
._crit_edge13_ifconv:20  %recentABools_data_load = load i1* %recentABools_data_addr, align 1


 <State 15>: 6.33ns
ST_15: recentABools_data_load [1/2] 2.39ns
._crit_edge13_ifconv:20  %recentABools_data_load = load i1* %recentABools_data_addr, align 1

ST_15: stg_167 [1/1] 2.39ns
._crit_edge13_ifconv:24  store i1 %tmp_11, i1* %recentABools_data_addr, align 1

ST_15: tmp_51_i [1/1] 2.44ns
._crit_edge13_ifconv:28  %tmp_51_i = add nsw i32 %recentABools_head_i_load, 1

ST_15: tmp_52_i [1/1] 2.52ns
._crit_edge13_ifconv:29  %tmp_52_i = icmp eq i32 %tmp_51_i, 30

ST_15: p_tmp_i2 [1/1] 1.37ns
._crit_edge13_ifconv:30  %p_tmp_i2 = select i1 %tmp_52_i, i32 0, i32 %tmp_51_i

ST_15: stg_171 [1/1] 0.00ns
._crit_edge13_ifconv:31  store i32 %p_tmp_i2, i32* @recentABools_head_i, align 4


 <State 16>: 6.41ns
ST_16: recentABools_len_load [1/1] 0.00ns
._crit_edge13_ifconv:15  %recentABools_len_load = load i32* @recentABools_len, align 4

ST_16: tmp_i4_5 [1/1] 2.52ns
._crit_edge13_ifconv:16  %tmp_i4_5 = icmp eq i32 %recentABools_len_load, 30

ST_16: recentABools_len_load_op [1/1] 2.44ns
._crit_edge13_ifconv:26  %recentABools_len_load_op = add i32 %recentABools_len_load, 1

ST_16: tmp_50_i [1/1] 1.37ns
._crit_edge13_ifconv:27  %tmp_50_i = select i1 %tmp_i4_5, i32 30, i32 %recentABools_len_load_op

ST_16: stg_176 [1/1] 0.00ns
._crit_edge13_ifconv:33  store i32 %tmp_50_i, i32* @recentABools_len, align 4

ST_16: i_4 [1/1] 2.44ns
._crit_edge13_ifconv:34  %i_4 = add nsw i32 %p_tmp_i2, -1

ST_16: tmp_26 [1/1] 0.00ns
._crit_edge13_ifconv:35  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i_4, i32 31)

ST_16: i_5 [1/1] 2.44ns
._crit_edge13_ifconv:36  %i_5 = add nsw i32 %p_tmp_i2, 29

ST_16: p_i2 [1/1] 1.37ns
._crit_edge13_ifconv:37  %p_i2 = select i1 %tmp_26, i32 %i_5, i32 %i_4

ST_16: tmp_53_i [1/1] 0.00ns
._crit_edge13_ifconv:38  %tmp_53_i = sext i32 %p_i2 to i64

ST_16: recentABools_data_addr_1 [1/1] 0.00ns
._crit_edge13_ifconv:39  %recentABools_data_addr_1 = getelementptr [30 x i1]* @recentABools_data, i64 0, i64 %tmp_53_i

ST_16: recentABools_data_load_1 [2/2] 2.39ns
._crit_edge13_ifconv:40  %recentABools_data_load_1 = load i1* %recentABools_data_addr_1, align 1

ST_16: not_tmp_i5 [1/1] 2.52ns
._crit_edge13_ifconv:41  %not_tmp_i5 = icmp ne i32 %tmp_50_i, 0


 <State 17>: 8.66ns
ST_17: sum_2 [1/1] 0.00ns
._crit_edge13_ifconv:9  %sum_2 = load i32* @recentABools_sum, align 4

ST_17: val_assign_2 [1/1] 0.00ns
._crit_edge13_ifconv:14  %val_assign_2 = zext i1 %tmp_11 to i32

ST_17: extLd2 [1/1] 0.00ns
._crit_edge13_ifconv:21  %extLd2 = zext i1 %recentABools_data_load to i32

ST_17: tmp_47_i [1/1] 2.44ns
._crit_edge13_ifconv:22  %tmp_47_i = sub nsw i32 %sum_2, %extLd2

ST_17: recentABools_sum_loc_i [1/1] 1.37ns
._crit_edge13_ifconv:23  %recentABools_sum_loc_i = select i1 %tmp_i4_5, i32 %tmp_47_i, i32 %sum_2

ST_17: tmp_49_i [1/1] 2.44ns
._crit_edge13_ifconv:25  %tmp_49_i = add nsw i32 %recentABools_sum_loc_i, %val_assign_2

ST_17: stg_191 [1/1] 0.00ns
._crit_edge13_ifconv:32  store i32 %tmp_49_i, i32* @recentABools_sum, align 4

ST_17: recentABools_data_load_1 [1/2] 2.39ns
._crit_edge13_ifconv:40  %recentABools_data_load_1 = load i1* %recentABools_data_addr_1, align 1

ST_17: p_0_i2 [1/1] 1.37ns
._crit_edge13_ifconv:42  %p_0_i2 = and i1 %recentABools_data_load_1, %not_tmp_i5

ST_17: p_0_i2_cast [1/1] 0.00ns
._crit_edge13_ifconv:43  %p_0_i2_cast = zext i1 %p_0_i2 to i32

ST_17: sum_3 [1/1] 2.44ns
._crit_edge13_ifconv:44  %sum_3 = add nsw i32 %p_0_i2_cast, %sum_2

ST_17: tmp_27 [1/1] 0.00ns
._crit_edge13_ifconv:45  %tmp_27 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %sum_3, i32 4, i32 31)

ST_17: icmp [1/1] 2.46ns
._crit_edge13_ifconv:46  %icmp = icmp sgt i28 %tmp_27, 0


 <State 18>: 2.52ns
ST_18: last_sample_is_V_loc_2 [1/1] 0.00ns
._crit_edge13_ifconv:2  %last_sample_is_V_loc_2 = phi i1 [ true, %2 ], [ %last_sample_is_V_load, %1 ], [ false, %4 ], [ %last_sample_is_V_load, %3 ]

ST_18: last_sample_is_A_load [1/1] 0.00ns
._crit_edge13_ifconv:49  %last_sample_is_A_load = load i1* @last_sample_is_A, align 1

ST_18: or_cond2 [1/1] 1.37ns
._crit_edge13_ifconv:51  %or_cond2 = and i1 %icmp, %tmp_13

ST_18: stg_201 [1/1] 0.00ns
._crit_edge13_ifconv:52  br i1 %or_cond2, label %5, label %._crit_edge15

ST_18: stg_202 [1/1] 1.57ns
._crit_edge15:0  br i1 %last_sample_is_A_load, label %7, label %._crit_edge17_ifconv

ST_18: stg_203 [1/1] 1.30ns
:0  store i1 false, i1* @last_sample_is_A, align 1

ST_18: stg_204 [1/1] 1.57ns
:1  br label %._crit_edge17_ifconv

ST_18: stg_205 [1/1] 1.57ns
:0  br i1 %last_sample_is_A_load, label %._crit_edge17_ifconv, label %6

ST_18: stg_206 [1/1] 1.30ns
:0  store i1 true, i1* @last_sample_is_A, align 1

ST_18: stg_207 [1/1] 1.57ns
:1  br label %._crit_edge17_ifconv

ST_18: tmp_20 [1/1] 2.52ns
._crit_edge17_ifconv:15  %tmp_20 = icmp sgt i32 %tmp_7, 30

ST_18: tmp_23 [1/1] 2.52ns
._crit_edge17_ifconv:19  %tmp_23 = icmp sgt i32 %tmp_8, 11


 <State 19>: 8.00ns
ST_19: AbeatDelay_new [1/1] 0.00ns
._crit_edge17_ifconv:0  %AbeatDelay_new = phi i32 [ 0, %6 ], [ %tmp_4, %5 ], [ %tmp_4, %._crit_edge15 ], [ %tmp_4, %7 ]

ST_19: tmp_14 [1/1] 0.00ns
._crit_edge17_ifconv:1  %tmp_14 = phi i1 [ true, %6 ], [ %last_sample_is_A_load, %5 ], [ %last_sample_is_A_load, %._crit_edge15 ], [ false, %7 ]

ST_19: tmp_15 [1/1] 2.52ns
._crit_edge17_ifconv:2  %tmp_15 = icmp ne i32 %VbeatDelay_new_1, 0

ST_19: tmp_16 [1/1] 1.37ns
._crit_edge17_ifconv:3  %tmp_16 = xor i1 %last_sample_is_V_loc_2, true

ST_19: or_cond [1/1] 1.37ns
._crit_edge17_ifconv:4  %or_cond = or i1 %tmp_15, %tmp_16

ST_19: stg_215 [1/1] 0.00ns
._crit_edge17_ifconv:5  store i32 %AbeatDelay_new, i32* @AbeatDelay, align 4

ST_19: tmp_17 [1/1] 2.52ns
._crit_edge17_ifconv:6  %tmp_17 = icmp ne i32 %AbeatDelay_new, 0

ST_19: tmp_18 [1/1] 1.37ns
._crit_edge17_ifconv:7  %tmp_18 = xor i1 %tmp_14, true

ST_19: or_cond4 [1/1] 1.37ns
._crit_edge17_ifconv:8  %or_cond4 = or i1 %tmp_17, %tmp_18

ST_19: storemerge [1/1] 1.37ns
._crit_edge17_ifconv:9  %storemerge = select i1 %or_cond4, i6 0, i6 -31

ST_19: storemerge1 [1/1] 1.37ns
._crit_edge17_ifconv:10  %storemerge1 = select i1 %or_cond, i6 %storemerge, i6 -10

ST_19: storemerge1_cast1 [1/1] 0.00ns
._crit_edge17_ifconv:11  %storemerge1_cast1 = sext i6 %storemerge1 to i7

ST_19: storemerge1_cast [1/1] 0.00ns
._crit_edge17_ifconv:12  %storemerge1_cast = zext i7 %storemerge1_cast1 to i16

ST_19: stg_223 [1/1] 0.00ns
._crit_edge17_ifconv:13  call void @_ssdm_op_Write.ap_auto.i16P(i16* %out_r, i16 %storemerge1_cast) nounwind

ST_19: tmp_19 [1/1] 2.52ns
._crit_edge17_ifconv:14  %tmp_19 = icmp sgt i32 %AbeatDelay_new, 1000

ST_19: or_cond8 [1/1] 1.37ns
._crit_edge17_ifconv:16  %or_cond8 = and i1 %tmp_19, %tmp_20

ST_19: tmp_21 [1/1] 2.52ns
._crit_edge17_ifconv:17  %tmp_21 = icmp sgt i32 %VbeatDelay_new_1, %AbeatDelay_new

ST_19: tmp_22 [1/1] 2.52ns
._crit_edge17_ifconv:18  %tmp_22 = icmp sgt i32 %AbeatDelay_new, 900

ST_19: tmp1 [1/1] 1.37ns
._crit_edge17_ifconv:20  %tmp1 = and i1 %tmp_22, %tmp_23

ST_19: or_cond1 [1/1] 1.37ns
._crit_edge17_ifconv:21  %or_cond1 = and i1 %tmp1, %tmp_21

ST_19: p_s [1/1] 1.37ns
._crit_edge17_ifconv:22  %p_s = select i1 %or_cond1, i6 -10, i6 -31

ST_19: tmp_24 [1/1] 1.37ns
._crit_edge17_ifconv:23  %tmp_24 = or i1 %or_cond1, %or_cond8

ST_19: stim_new_1 [1/1] 1.37ns
._crit_edge17_ifconv:24  %stim_new_1 = select i1 %tmp_24, i6 %p_s, i6 0

ST_19: stim_new_1_cast1 [1/1] 0.00ns
._crit_edge17_ifconv:25  %stim_new_1_cast1 = sext i6 %stim_new_1 to i7

ST_19: stim_new_1_cast [1/1] 0.00ns
._crit_edge17_ifconv:26  %stim_new_1_cast = zext i7 %stim_new_1_cast1 to i16

ST_19: stg_235 [1/1] 0.00ns
._crit_edge17_ifconv:27  call void @_ssdm_op_Write.ap_auto.i16P(i16* %stim, i16 %stim_new_1_cast) nounwind

ST_19: stg_236 [1/1] 0.00ns
._crit_edge17_ifconv:28  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
