$date
  Wed Oct 12 21:29:15 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module codec_tb $end
$var reg 1 ! interrupt $end
$var reg 1 " read_signal $end
$var reg 1 # write_signal $end
$var reg 1 $ valid $end
$var reg 8 % codec_data_in[7:0] $end
$var reg 8 & codec_data_out[7:0] $end
$scope module mem_t $end
$var reg 1 ' interrupt $end
$var reg 1 ( read_signal $end
$var reg 1 ) write_signal $end
$var reg 1 * valid $end
$var reg 8 + codec_data_in[7:0] $end
$var reg 8 , codec_data_out[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
U$
b00000000 %
bUUUUUUUU &
0'
0(
0)
U*
b00000000 +
bUUUUUUUU ,
#2000000
1!
1"
1$
b10000001 &
1'
1(
1*
b10000001 ,
#4000000
0!
0"
0'
0(
#6000000
1!
1"
b01111110 &
1'
1(
b01111110 ,
#8000000
0!
0"
0'
0(
#10000000
1!
1"
b11110000 &
1'
1(
b11110000 ,
#12000000
0!
0"
0'
0(
#14000000
1!
1"
b00001111 &
1'
1(
b00001111 ,
#16000000
0!
0"
0'
0(
#18000000
1!
1"
b10101010 &
1'
1(
b10101010 ,
#20000000
0!
0"
0'
0(
#22000000
1!
1"
b01010101 &
1'
1(
b01010101 ,
#24000000
0!
0"
0'
0(
#26000000
1!
1#
b10000001 %
1'
1)
b10000001 +
#28000000
0!
0#
b00000000 %
0'
0)
b00000000 +
#30000000
1!
1#
b01111110 %
1'
1)
b01111110 +
#32000000
0!
0#
b00000000 %
0'
0)
b00000000 +
#34000000
1!
1#
b11110000 %
1'
1)
b11110000 +
#36000000
0!
0#
b00000000 %
0'
0)
b00000000 +
#38000000
1!
1#
b00001111 %
1'
1)
b00001111 +
#40000000
0!
0#
b00000000 %
0'
0)
b00000000 +
#42000000
1!
1#
b10101010 %
1'
1)
b10101010 +
#44000000
0!
0#
b00000000 %
0'
0)
b00000000 +
#46000000
1!
1#
b01010101 %
1'
1)
b01010101 +
#48000000
