# Reading D:/Quartus/Quartus/modelsim_ase/tcl/vsim/pref.tcl 
# do Mem_Dados_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\Quartus\Quartus\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\Quartus\Quartus\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/Quartus/Quartus/Aula_10/Mem_Dados {D:/Quartus/Quartus/Aula_10/Mem_Dados/Mem_Dados.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Mem_Dados
# 
# Top level modules:
# 	Mem_Dados
# 
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  mem_dados_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps mem_dados_tb 
# ** Error: (vsim-3170) Could not find 'D:/Quartus/Quartus/Aula_10/Mem_Dados/simulation/modelsim/rtl_work.mem_dados_tb'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./Mem_Dados_run_msim_rtl_verilog.do PAUSED at line 11
vsim work.Mem_Dados
# vsim work.Mem_Dados 
# Loading work.Mem_Dados
