--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml final.twx final.ncd -o final.twr final.pcf -ucf final.ucf

Design file:              final.ncd
Physical constraint file: final.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
en_aes      |    3.609(F)|   -1.031(F)|clk_BUFGP         |   0.000|
en_inv_aes  |    4.397(F)|   -1.864(F)|clk_BUFGP         |   0.000|
ps2c        |    1.151(R)|    0.297(R)|clk_BUFGP         |   0.000|
ps2d        |    1.222(R)|    0.234(R)|clk_BUFGP         |   0.000|
reset       |    2.547(R)|   -0.681(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock clk2
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
clk3        |    4.454(R)|   -0.316(R)|clk2_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
a           |   10.315(R)|clk_BUFGP         |   0.000|
b           |   11.276(R)|clk_BUFGP         |   0.000|
c           |    9.682(R)|clk_BUFGP         |   0.000|
d           |    9.698(R)|clk_BUFGP         |   0.000|
e           |    8.537(R)|clk_BUFGP         |   0.000|
r_w         |   10.614(R)|clk_BUFGP         |   0.000|
rs          |    9.934(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock clk1 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
count1<0>   |   10.399(R)|clk1_BUFGP        |   0.000|
count1<1>   |   10.997(R)|clk1_BUFGP        |   0.000|
count1<2>   |   11.614(R)|clk1_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock clk2 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
count2<0>   |    8.984(R)|clk2_BUFGP        |   0.000|
count2<1>   |   10.269(R)|clk2_BUFGP        |   0.000|
count2<2>   |   10.214(R)|clk2_BUFGP        |   0.000|
count2<3>   |   11.020(R)|clk2_BUFGP        |   0.000|
count2<4>   |   10.375(R)|clk2_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.158|    2.903|         |    8.128|
clk1           |   19.622|         |         |         |
clk2           |         |   16.095|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |    4.490|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   13.824|         |
clk1           |         |         |   11.910|         |
clk2           |    8.256|         |    6.703|         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Nov 26 23:06:55 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 278 MB



