
Example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007fbc  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001078  080080d0  080080d0  000180d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009148  08009148  000201e8  2**0
                  CONTENTS
  4 .ARM          00000000  08009148  08009148  000201e8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009148  08009148  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009148  08009148  00019148  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800914c  0800914c  0001914c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  08009150  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004e8  200001e8  08009338  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006d0  08009338  000206d0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010179  00000000  00000000  00020211  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000023f2  00000000  00000000  0003038a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f60  00000000  00000000  00032780  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000e60  00000000  00000000  000336e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00018f97  00000000  00000000  00034540  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000d0ba  00000000  00000000  0004d4d7  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008d9fd  00000000  00000000  0005a591  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e7f8e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e04  00000000  00000000  000e800c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	080080b4 	.word	0x080080b4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	080080b4 	.word	0x080080b4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000c24:	f1a2 0201 	sub.w	r2, r2, #1
 8000c28:	d1ed      	bne.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <uDelay>:
/**
  * @brief Microsecond delay
  * @param[microSec] Microsecond delay time
  * @retval None
  */
void uDelay(uint32_t microSec){
 8001024:	b480      	push	{r7}
 8001026:	b083      	sub	sp, #12
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
	if(microSec < 2){
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	2b01      	cmp	r3, #1
 8001030:	d801      	bhi.n	8001036 <uDelay+0x12>
		microSec = 2;
 8001032:	2302      	movs	r3, #2
 8001034:	607b      	str	r3, [r7, #4]
	}
	microTIM->ARR = microSec - 1;
 8001036:	4a12      	ldr	r2, [pc, #72]	; (8001080 <uDelay+0x5c>)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	3b01      	subs	r3, #1
 800103c:	62d3      	str	r3, [r2, #44]	; 0x2c
	microTIM->EGR = 1;
 800103e:	4b10      	ldr	r3, [pc, #64]	; (8001080 <uDelay+0x5c>)
 8001040:	2201      	movs	r2, #1
 8001042:	615a      	str	r2, [r3, #20]
	microTIM->SR &= ~1;
 8001044:	4b0e      	ldr	r3, [pc, #56]	; (8001080 <uDelay+0x5c>)
 8001046:	691b      	ldr	r3, [r3, #16]
 8001048:	4a0d      	ldr	r2, [pc, #52]	; (8001080 <uDelay+0x5c>)
 800104a:	f023 0301 	bic.w	r3, r3, #1
 800104e:	6113      	str	r3, [r2, #16]
	microTIM->CR1 |= 1;
 8001050:	4b0b      	ldr	r3, [pc, #44]	; (8001080 <uDelay+0x5c>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	4a0a      	ldr	r2, [pc, #40]	; (8001080 <uDelay+0x5c>)
 8001056:	f043 0301 	orr.w	r3, r3, #1
 800105a:	6013      	str	r3, [r2, #0]
	while((microTIM->SR&0x0001) != 1);
 800105c:	bf00      	nop
 800105e:	4b08      	ldr	r3, [pc, #32]	; (8001080 <uDelay+0x5c>)
 8001060:	691b      	ldr	r3, [r3, #16]
 8001062:	f003 0301 	and.w	r3, r3, #1
 8001066:	2b01      	cmp	r3, #1
 8001068:	d1f9      	bne.n	800105e <uDelay+0x3a>
	microTIM->SR &= ~(0x0001);
 800106a:	4b05      	ldr	r3, [pc, #20]	; (8001080 <uDelay+0x5c>)
 800106c:	691b      	ldr	r3, [r3, #16]
 800106e:	4a04      	ldr	r2, [pc, #16]	; (8001080 <uDelay+0x5c>)
 8001070:	f023 0301 	bic.w	r3, r3, #1
 8001074:	6113      	str	r3, [r2, #16]
}
 8001076:	bf00      	nop
 8001078:	370c      	adds	r7, #12
 800107a:	46bd      	mov	sp, r7
 800107c:	bc80      	pop	{r7}
 800107e:	4770      	bx	lr
 8001080:	40000800 	.word	0x40000800

08001084 <HCSR04_generate>:
  * @param[pin_trig] Trig pin configuration
  * @param[port_echo] Echo port configuration
  * @param[pin_echo] Echo pin configuration
  * @retval An object ultrasonic
  */
ultrasonic HCSR04_generate(GPIO_Port port_trig[],GPIO_Pin pin_trig,GPIO_Port port_echo[],GPIO_Pin pin_echo){
 8001084:	b490      	push	{r4, r7}
 8001086:	b088      	sub	sp, #32
 8001088:	af00      	add	r7, sp, #0
 800108a:	60f8      	str	r0, [r7, #12]
 800108c:	60b9      	str	r1, [r7, #8]
 800108e:	603b      	str	r3, [r7, #0]
 8001090:	4613      	mov	r3, r2
 8001092:	80fb      	strh	r3, [r7, #6]
	ultrasonic hcsr04;
	hcsr04.trig_port = port_trig;
 8001094:	68bb      	ldr	r3, [r7, #8]
 8001096:	613b      	str	r3, [r7, #16]
	hcsr04.trig_pin = pin_trig;
 8001098:	88fb      	ldrh	r3, [r7, #6]
 800109a:	82bb      	strh	r3, [r7, #20]
	hcsr04.echo_port = port_echo;
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	61bb      	str	r3, [r7, #24]
	hcsr04.echo_pin = pin_echo;
 80010a0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80010a2:	83bb      	strh	r3, [r7, #28]
	return hcsr04;
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	461c      	mov	r4, r3
 80010a8:	f107 0310 	add.w	r3, r7, #16
 80010ac:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80010ae:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 80010b2:	68f8      	ldr	r0, [r7, #12]
 80010b4:	3720      	adds	r7, #32
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bc90      	pop	{r4, r7}
 80010ba:	4770      	bx	lr
 80010bc:	0000      	movs	r0, r0
	...

080010c0 <distance_cm>:
/**
  * @brief Indicates the distance value from an object in cm
  * @param[hcsr04] Ultrasonic object
  * @retval Distance in cm
  */
float distance_cm(ultrasonic* hcsr04){
 80010c0:	b590      	push	{r4, r7, lr}
 80010c2:	b085      	sub	sp, #20
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
	uint32_t cont = 0;
 80010c8:	2300      	movs	r3, #0
 80010ca:	60fb      	str	r3, [r7, #12]

	HAL_GPIO_WritePin(hcsr04->trig_port, hcsr04->trig_pin, GPIO_PIN_RESET);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	6818      	ldr	r0, [r3, #0]
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	889b      	ldrh	r3, [r3, #4]
 80010d4:	2200      	movs	r2, #0
 80010d6:	4619      	mov	r1, r3
 80010d8:	f001 f975 	bl	80023c6 <HAL_GPIO_WritePin>
	uDelay(3);
 80010dc:	2003      	movs	r0, #3
 80010de:	f7ff ffa1 	bl	8001024 <uDelay>

	HAL_GPIO_WritePin(hcsr04->trig_port, hcsr04->trig_pin, GPIO_PIN_SET);
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	6818      	ldr	r0, [r3, #0]
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	889b      	ldrh	r3, [r3, #4]
 80010ea:	2201      	movs	r2, #1
 80010ec:	4619      	mov	r1, r3
 80010ee:	f001 f96a 	bl	80023c6 <HAL_GPIO_WritePin>
	uDelay(10);
 80010f2:	200a      	movs	r0, #10
 80010f4:	f7ff ff96 	bl	8001024 <uDelay>
	HAL_GPIO_WritePin(hcsr04->trig_port, hcsr04->trig_pin, GPIO_PIN_RESET);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	6818      	ldr	r0, [r3, #0]
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	889b      	ldrh	r3, [r3, #4]
 8001100:	2200      	movs	r2, #0
 8001102:	4619      	mov	r1, r3
 8001104:	f001 f95f 	bl	80023c6 <HAL_GPIO_WritePin>

	while(HAL_GPIO_ReadPin(hcsr04->echo_port, hcsr04->echo_pin) == GPIO_PIN_RESET);
 8001108:	bf00      	nop
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	689a      	ldr	r2, [r3, #8]
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	899b      	ldrh	r3, [r3, #12]
 8001112:	4619      	mov	r1, r3
 8001114:	4610      	mov	r0, r2
 8001116:	f001 f93f 	bl	8002398 <HAL_GPIO_ReadPin>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d0f4      	beq.n	800110a <distance_cm+0x4a>

	while(HAL_GPIO_ReadPin(hcsr04->echo_port, hcsr04->echo_pin) == GPIO_PIN_SET)
 8001120:	e005      	b.n	800112e <distance_cm+0x6e>
	{
		 cont++;
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	3301      	adds	r3, #1
 8001126:	60fb      	str	r3, [r7, #12]
		 uDelay(2);
 8001128:	2002      	movs	r0, #2
 800112a:	f7ff ff7b 	bl	8001024 <uDelay>
	while(HAL_GPIO_ReadPin(hcsr04->echo_port, hcsr04->echo_pin) == GPIO_PIN_SET)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	689a      	ldr	r2, [r3, #8]
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	899b      	ldrh	r3, [r3, #12]
 8001136:	4619      	mov	r1, r3
 8001138:	4610      	mov	r0, r2
 800113a:	f001 f92d 	bl	8002398 <HAL_GPIO_ReadPin>
 800113e:	4603      	mov	r3, r0
 8001140:	2b01      	cmp	r3, #1
 8001142:	d0ee      	beq.n	8001122 <distance_cm+0x62>
	};

	return (cont + 0.0f)*gain*speedSound;
 8001144:	68f8      	ldr	r0, [r7, #12]
 8001146:	f7ff fdc5 	bl	8000cd4 <__aeabi_ui2f>
 800114a:	4603      	mov	r3, r0
 800114c:	f04f 0100 	mov.w	r1, #0
 8001150:	4618      	mov	r0, r3
 8001152:	f7ff fd0f 	bl	8000b74 <__addsf3>
 8001156:	4603      	mov	r3, r0
 8001158:	461a      	mov	r2, r3
 800115a:	4b15      	ldr	r3, [pc, #84]	; (80011b0 <distance_cm+0xf0>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	4619      	mov	r1, r3
 8001160:	4610      	mov	r0, r2
 8001162:	f7ff fe0f 	bl	8000d84 <__aeabi_fmul>
 8001166:	4603      	mov	r3, r0
 8001168:	4618      	mov	r0, r3
 800116a:	f7ff f95d 	bl	8000428 <__aeabi_f2d>
 800116e:	a30e      	add	r3, pc, #56	; (adr r3, 80011a8 <distance_cm+0xe8>)
 8001170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001174:	f7ff f9b0 	bl	80004d8 <__aeabi_dmul>
 8001178:	4603      	mov	r3, r0
 800117a:	460c      	mov	r4, r1
 800117c:	4618      	mov	r0, r3
 800117e:	4621      	mov	r1, r4
 8001180:	f04f 0200 	mov.w	r2, #0
 8001184:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001188:	f7ff fad0 	bl	800072c <__aeabi_ddiv>
 800118c:	4603      	mov	r3, r0
 800118e:	460c      	mov	r4, r1
 8001190:	4618      	mov	r0, r3
 8001192:	4621      	mov	r1, r4
 8001194:	f7ff fc98 	bl	8000ac8 <__aeabi_d2f>
 8001198:	4603      	mov	r3, r0
}
 800119a:	4618      	mov	r0, r3
 800119c:	3714      	adds	r7, #20
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd90      	pop	{r4, r7, pc}
 80011a2:	bf00      	nop
 80011a4:	f3af 8000 	nop.w
 80011a8:	04816f00 	.word	0x04816f00
 80011ac:	3fa18fc5 	.word	0x3fa18fc5
 80011b0:	20000000 	.word	0x20000000

080011b4 <distance_m>:
/**
  * @brief Indicates the distance value from an object in m
  * @param[hcsr04] Ultrasonic object
  * @retval Distance in m
  */
float distance_m(ultrasonic* hcsr04){
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b082      	sub	sp, #8
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]
	return distance_cm(hcsr04)/100;
 80011bc:	6878      	ldr	r0, [r7, #4]
 80011be:	f7ff ff7f 	bl	80010c0 <distance_cm>
 80011c2:	4603      	mov	r3, r0
 80011c4:	4904      	ldr	r1, [pc, #16]	; (80011d8 <distance_m+0x24>)
 80011c6:	4618      	mov	r0, r3
 80011c8:	f7ff fe90 	bl	8000eec <__aeabi_fdiv>
 80011cc:	4603      	mov	r3, r0
}
 80011ce:	4618      	mov	r0, r3
 80011d0:	3708      	adds	r7, #8
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	42c80000 	.word	0x42c80000
 80011dc:	00000000 	.word	0x00000000

080011e0 <distance_inch>:
/**
  * @brief Indicates the distance value from an object in inches
  * @param[hcsr04] Ultrasonic object
  * @retval Distance in inches
  */
float distance_inch(ultrasonic* hcsr04){
 80011e0:	b590      	push	{r4, r7, lr}
 80011e2:	b083      	sub	sp, #12
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
	return distance_cm(hcsr04)/2.54;
 80011e8:	6878      	ldr	r0, [r7, #4]
 80011ea:	f7ff ff69 	bl	80010c0 <distance_cm>
 80011ee:	4603      	mov	r3, r0
 80011f0:	4618      	mov	r0, r3
 80011f2:	f7ff f919 	bl	8000428 <__aeabi_f2d>
 80011f6:	a308      	add	r3, pc, #32	; (adr r3, 8001218 <distance_inch+0x38>)
 80011f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011fc:	f7ff fa96 	bl	800072c <__aeabi_ddiv>
 8001200:	4603      	mov	r3, r0
 8001202:	460c      	mov	r4, r1
 8001204:	4618      	mov	r0, r3
 8001206:	4621      	mov	r1, r4
 8001208:	f7ff fc5e 	bl	8000ac8 <__aeabi_d2f>
 800120c:	4603      	mov	r3, r0
}
 800120e:	4618      	mov	r0, r3
 8001210:	370c      	adds	r7, #12
 8001212:	46bd      	mov	sp, r7
 8001214:	bd90      	pop	{r4, r7, pc}
 8001216:	bf00      	nop
 8001218:	851eb852 	.word	0x851eb852
 800121c:	400451eb 	.word	0x400451eb

08001220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001220:	b590      	push	{r4, r7, lr}
 8001222:	b0a3      	sub	sp, #140	; 0x8c
 8001224:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

   float valor_cm = 0;
 8001226:	f04f 0300 	mov.w	r3, #0
 800122a:	67fb      	str	r3, [r7, #124]	; 0x7c
   float valor_inch = 0;
 800122c:	f04f 0300 	mov.w	r3, #0
 8001230:	67bb      	str	r3, [r7, #120]	; 0x78
   float valor_m = 0;
 8001232:	f04f 0300 	mov.w	r3, #0
 8001236:	677b      	str	r3, [r7, #116]	; 0x74
   char msg1[30];
   char msg2[30];
   char msg3[30];
   ultrasonic hcsr04 = HCSR04_generate(GPIOA, GPIO_PIN_9, GPIOA, GPIO_PIN_8);
 8001238:	1d38      	adds	r0, r7, #4
 800123a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800123e:	9300      	str	r3, [sp, #0]
 8001240:	4b39      	ldr	r3, [pc, #228]	; (8001328 <main+0x108>)
 8001242:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001246:	4938      	ldr	r1, [pc, #224]	; (8001328 <main+0x108>)
 8001248:	f7ff ff1c 	bl	8001084 <HCSR04_generate>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800124c:	f000 fde2 	bl	8001e14 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001250:	f000 f874 	bl	800133c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001254:	f000 f990 	bl	8001578 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001258:	f000 f8ca 	bl	80013f0 <MX_I2C1_Init>
  MX_RTC_Init();
 800125c:	f000 f8f6 	bl	800144c <MX_RTC_Init>
  MX_TIM4_Init();
 8001260:	f000 f93e 	bl	80014e0 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  SSD1306_Init();  // initialize
 8001264:	f000 f9f2 	bl	800164c <SSD1306_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  valor_cm = distance_cm(&hcsr04);
 8001268:	1d3b      	adds	r3, r7, #4
 800126a:	4618      	mov	r0, r3
 800126c:	f7ff ff28 	bl	80010c0 <distance_cm>
 8001270:	67f8      	str	r0, [r7, #124]	; 0x7c
	  valor_inch = distance_inch(&hcsr04);
 8001272:	1d3b      	adds	r3, r7, #4
 8001274:	4618      	mov	r0, r3
 8001276:	f7ff ffb3 	bl	80011e0 <distance_inch>
 800127a:	67b8      	str	r0, [r7, #120]	; 0x78
	  valor_m = distance_m(&hcsr04);
 800127c:	1d3b      	adds	r3, r7, #4
 800127e:	4618      	mov	r0, r3
 8001280:	f7ff ff98 	bl	80011b4 <distance_m>
 8001284:	6778      	str	r0, [r7, #116]	; 0x74
	  sprintf(msg1, "cm = %2.2f", valor_cm);
 8001286:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8001288:	f7ff f8ce 	bl	8000428 <__aeabi_f2d>
 800128c:	4603      	mov	r3, r0
 800128e:	460c      	mov	r4, r1
 8001290:	f107 0054 	add.w	r0, r7, #84	; 0x54
 8001294:	461a      	mov	r2, r3
 8001296:	4623      	mov	r3, r4
 8001298:	4924      	ldr	r1, [pc, #144]	; (800132c <main+0x10c>)
 800129a:	f004 f803 	bl	80052a4 <siprintf>
	  sprintf(msg2, "in  = %2.2f", valor_inch);
 800129e:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 80012a0:	f7ff f8c2 	bl	8000428 <__aeabi_f2d>
 80012a4:	4603      	mov	r3, r0
 80012a6:	460c      	mov	r4, r1
 80012a8:	f107 0034 	add.w	r0, r7, #52	; 0x34
 80012ac:	461a      	mov	r2, r3
 80012ae:	4623      	mov	r3, r4
 80012b0:	491f      	ldr	r1, [pc, #124]	; (8001330 <main+0x110>)
 80012b2:	f003 fff7 	bl	80052a4 <siprintf>
	  sprintf(msg3, "m = %2.2f", valor_m);
 80012b6:	6f78      	ldr	r0, [r7, #116]	; 0x74
 80012b8:	f7ff f8b6 	bl	8000428 <__aeabi_f2d>
 80012bc:	4603      	mov	r3, r0
 80012be:	460c      	mov	r4, r1
 80012c0:	f107 0014 	add.w	r0, r7, #20
 80012c4:	461a      	mov	r2, r3
 80012c6:	4623      	mov	r3, r4
 80012c8:	491a      	ldr	r1, [pc, #104]	; (8001334 <main+0x114>)
 80012ca:	f003 ffeb 	bl	80052a4 <siprintf>

	  SSD1306_GotoXY (0,0);
 80012ce:	2100      	movs	r1, #0
 80012d0:	2000      	movs	r0, #0
 80012d2:	f000 fb23 	bl	800191c <SSD1306_GotoXY>
	  SSD1306_Puts (msg1, &Font_11x18, 1);
 80012d6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80012da:	2201      	movs	r2, #1
 80012dc:	4916      	ldr	r1, [pc, #88]	; (8001338 <main+0x118>)
 80012de:	4618      	mov	r0, r3
 80012e0:	f000 fbb2 	bl	8001a48 <SSD1306_Puts>
	  SSD1306_UpdateScreen(); // update display
 80012e4:	f000 fa76 	bl	80017d4 <SSD1306_UpdateScreen>

	  SSD1306_GotoXY (0,21);
 80012e8:	2115      	movs	r1, #21
 80012ea:	2000      	movs	r0, #0
 80012ec:	f000 fb16 	bl	800191c <SSD1306_GotoXY>
	  SSD1306_Puts (msg2, &Font_11x18, 1);
 80012f0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80012f4:	2201      	movs	r2, #1
 80012f6:	4910      	ldr	r1, [pc, #64]	; (8001338 <main+0x118>)
 80012f8:	4618      	mov	r0, r3
 80012fa:	f000 fba5 	bl	8001a48 <SSD1306_Puts>
	  SSD1306_UpdateScreen(); // update display
 80012fe:	f000 fa69 	bl	80017d4 <SSD1306_UpdateScreen>

	  SSD1306_GotoXY (0, 43);
 8001302:	212b      	movs	r1, #43	; 0x2b
 8001304:	2000      	movs	r0, #0
 8001306:	f000 fb09 	bl	800191c <SSD1306_GotoXY>
	  SSD1306_Puts (msg3, &Font_11x18, 1);
 800130a:	f107 0314 	add.w	r3, r7, #20
 800130e:	2201      	movs	r2, #1
 8001310:	4909      	ldr	r1, [pc, #36]	; (8001338 <main+0x118>)
 8001312:	4618      	mov	r0, r3
 8001314:	f000 fb98 	bl	8001a48 <SSD1306_Puts>
	  SSD1306_UpdateScreen(); // update display
 8001318:	f000 fa5c 	bl	80017d4 <SSD1306_UpdateScreen>

	  HAL_Delay(1000);
 800131c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001320:	f000 fdda 	bl	8001ed8 <HAL_Delay>
	  valor_cm = distance_cm(&hcsr04);
 8001324:	e7a0      	b.n	8001268 <main+0x48>
 8001326:	bf00      	nop
 8001328:	40010800 	.word	0x40010800
 800132c:	080080d0 	.word	0x080080d0
 8001330:	080080dc 	.word	0x080080dc
 8001334:	080080e8 	.word	0x080080e8
 8001338:	20000004 	.word	0x20000004

0800133c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b094      	sub	sp, #80	; 0x50
 8001340:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001342:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001346:	2228      	movs	r2, #40	; 0x28
 8001348:	2100      	movs	r1, #0
 800134a:	4618      	mov	r0, r3
 800134c:	f003 f96e 	bl	800462c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001350:	f107 0314 	add.w	r3, r7, #20
 8001354:	2200      	movs	r2, #0
 8001356:	601a      	str	r2, [r3, #0]
 8001358:	605a      	str	r2, [r3, #4]
 800135a:	609a      	str	r2, [r3, #8]
 800135c:	60da      	str	r2, [r3, #12]
 800135e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001360:	1d3b      	adds	r3, r7, #4
 8001362:	2200      	movs	r2, #0
 8001364:	601a      	str	r2, [r3, #0]
 8001366:	605a      	str	r2, [r3, #4]
 8001368:	609a      	str	r2, [r3, #8]
 800136a:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800136c:	230a      	movs	r3, #10
 800136e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001370:	2301      	movs	r3, #1
 8001372:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001374:	2310      	movs	r3, #16
 8001376:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001378:	2301      	movs	r3, #1
 800137a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800137c:	2302      	movs	r3, #2
 800137e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001380:	2300      	movs	r3, #0
 8001382:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001384:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001388:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800138a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800138e:	4618      	mov	r0, r3
 8001390:	f001 fdaa 	bl	8002ee8 <HAL_RCC_OscConfig>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <SystemClock_Config+0x62>
  {
    Error_Handler();
 800139a:	f000 f951 	bl	8001640 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800139e:	230f      	movs	r3, #15
 80013a0:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013a2:	2302      	movs	r3, #2
 80013a4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013a6:	2300      	movs	r3, #0
 80013a8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013ae:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013b0:	2300      	movs	r3, #0
 80013b2:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80013b4:	f107 0314 	add.w	r3, r7, #20
 80013b8:	2102      	movs	r1, #2
 80013ba:	4618      	mov	r0, r3
 80013bc:	f002 f814 	bl	80033e8 <HAL_RCC_ClockConfig>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d001      	beq.n	80013ca <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80013c6:	f000 f93b 	bl	8001640 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80013ca:	2301      	movs	r3, #1
 80013cc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80013ce:	f44f 7300 	mov.w	r3, #512	; 0x200
 80013d2:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013d4:	1d3b      	adds	r3, r7, #4
 80013d6:	4618      	mov	r0, r3
 80013d8:	f002 f9a2 	bl	8003720 <HAL_RCCEx_PeriphCLKConfig>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80013e2:	f000 f92d 	bl	8001640 <Error_Handler>
  }
}
 80013e6:	bf00      	nop
 80013e8:	3750      	adds	r7, #80	; 0x50
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
	...

080013f0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013f4:	4b12      	ldr	r3, [pc, #72]	; (8001440 <MX_I2C1_Init+0x50>)
 80013f6:	4a13      	ldr	r2, [pc, #76]	; (8001444 <MX_I2C1_Init+0x54>)
 80013f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80013fa:	4b11      	ldr	r3, [pc, #68]	; (8001440 <MX_I2C1_Init+0x50>)
 80013fc:	4a12      	ldr	r2, [pc, #72]	; (8001448 <MX_I2C1_Init+0x58>)
 80013fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001400:	4b0f      	ldr	r3, [pc, #60]	; (8001440 <MX_I2C1_Init+0x50>)
 8001402:	2200      	movs	r2, #0
 8001404:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001406:	4b0e      	ldr	r3, [pc, #56]	; (8001440 <MX_I2C1_Init+0x50>)
 8001408:	2200      	movs	r2, #0
 800140a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800140c:	4b0c      	ldr	r3, [pc, #48]	; (8001440 <MX_I2C1_Init+0x50>)
 800140e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001412:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001414:	4b0a      	ldr	r3, [pc, #40]	; (8001440 <MX_I2C1_Init+0x50>)
 8001416:	2200      	movs	r2, #0
 8001418:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800141a:	4b09      	ldr	r3, [pc, #36]	; (8001440 <MX_I2C1_Init+0x50>)
 800141c:	2200      	movs	r2, #0
 800141e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001420:	4b07      	ldr	r3, [pc, #28]	; (8001440 <MX_I2C1_Init+0x50>)
 8001422:	2200      	movs	r2, #0
 8001424:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001426:	4b06      	ldr	r3, [pc, #24]	; (8001440 <MX_I2C1_Init+0x50>)
 8001428:	2200      	movs	r2, #0
 800142a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800142c:	4804      	ldr	r0, [pc, #16]	; (8001440 <MX_I2C1_Init+0x50>)
 800142e:	f000 ffe3 	bl	80023f8 <HAL_I2C_Init>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d001      	beq.n	800143c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001438:	f000 f902 	bl	8001640 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800143c:	bf00      	nop
 800143e:	bd80      	pop	{r7, pc}
 8001440:	20000660 	.word	0x20000660
 8001444:	40005400 	.word	0x40005400
 8001448:	00061a80 	.word	0x00061a80

0800144c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001452:	1d3b      	adds	r3, r7, #4
 8001454:	2100      	movs	r1, #0
 8001456:	460a      	mov	r2, r1
 8001458:	801a      	strh	r2, [r3, #0]
 800145a:	460a      	mov	r2, r1
 800145c:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 800145e:	2300      	movs	r3, #0
 8001460:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 8001462:	4b1d      	ldr	r3, [pc, #116]	; (80014d8 <MX_RTC_Init+0x8c>)
 8001464:	4a1d      	ldr	r2, [pc, #116]	; (80014dc <MX_RTC_Init+0x90>)
 8001466:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8001468:	4b1b      	ldr	r3, [pc, #108]	; (80014d8 <MX_RTC_Init+0x8c>)
 800146a:	f04f 32ff 	mov.w	r2, #4294967295
 800146e:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_NONE;
 8001470:	4b19      	ldr	r3, [pc, #100]	; (80014d8 <MX_RTC_Init+0x8c>)
 8001472:	2200      	movs	r2, #0
 8001474:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001476:	4818      	ldr	r0, [pc, #96]	; (80014d8 <MX_RTC_Init+0x8c>)
 8001478:	f002 fac4 	bl	8003a04 <HAL_RTC_Init>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d001      	beq.n	8001486 <MX_RTC_Init+0x3a>
  {
    Error_Handler();
 8001482:	f000 f8dd 	bl	8001640 <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0x16;
 8001486:	2316      	movs	r3, #22
 8001488:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 800148a:	2300      	movs	r3, #0
 800148c:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 800148e:	2300      	movs	r3, #0
 8001490:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001492:	1d3b      	adds	r3, r7, #4
 8001494:	2201      	movs	r2, #1
 8001496:	4619      	mov	r1, r3
 8001498:	480f      	ldr	r0, [pc, #60]	; (80014d8 <MX_RTC_Init+0x8c>)
 800149a:	f002 fb49 	bl	8003b30 <HAL_RTC_SetTime>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <MX_RTC_Init+0x5c>
  {
    Error_Handler();
 80014a4:	f000 f8cc 	bl	8001640 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 80014a8:	2301      	movs	r3, #1
 80014aa:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 80014ac:	2301      	movs	r3, #1
 80014ae:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 80014b0:	2301      	movs	r3, #1
 80014b2:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x0;
 80014b4:	2300      	movs	r3, #0
 80014b6:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 80014b8:	463b      	mov	r3, r7
 80014ba:	2201      	movs	r2, #1
 80014bc:	4619      	mov	r1, r3
 80014be:	4806      	ldr	r0, [pc, #24]	; (80014d8 <MX_RTC_Init+0x8c>)
 80014c0:	f002 fbce 	bl	8003c60 <HAL_RTC_SetDate>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d001      	beq.n	80014ce <MX_RTC_Init+0x82>
  {
    Error_Handler();
 80014ca:	f000 f8b9 	bl	8001640 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80014ce:	bf00      	nop
 80014d0:	3708      	adds	r7, #8
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	200006b4 	.word	0x200006b4
 80014dc:	40002800 	.word	0x40002800

080014e0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b086      	sub	sp, #24
 80014e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014e6:	f107 0308 	add.w	r3, r7, #8
 80014ea:	2200      	movs	r2, #0
 80014ec:	601a      	str	r2, [r3, #0]
 80014ee:	605a      	str	r2, [r3, #4]
 80014f0:	609a      	str	r2, [r3, #8]
 80014f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014f4:	463b      	mov	r3, r7
 80014f6:	2200      	movs	r2, #0
 80014f8:	601a      	str	r2, [r3, #0]
 80014fa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80014fc:	4b1c      	ldr	r3, [pc, #112]	; (8001570 <MX_TIM4_Init+0x90>)
 80014fe:	4a1d      	ldr	r2, [pc, #116]	; (8001574 <MX_TIM4_Init+0x94>)
 8001500:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001502:	4b1b      	ldr	r3, [pc, #108]	; (8001570 <MX_TIM4_Init+0x90>)
 8001504:	2200      	movs	r2, #0
 8001506:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001508:	4b19      	ldr	r3, [pc, #100]	; (8001570 <MX_TIM4_Init+0x90>)
 800150a:	2200      	movs	r2, #0
 800150c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 0;
 800150e:	4b18      	ldr	r3, [pc, #96]	; (8001570 <MX_TIM4_Init+0x90>)
 8001510:	2200      	movs	r2, #0
 8001512:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001514:	4b16      	ldr	r3, [pc, #88]	; (8001570 <MX_TIM4_Init+0x90>)
 8001516:	2200      	movs	r2, #0
 8001518:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800151a:	4b15      	ldr	r3, [pc, #84]	; (8001570 <MX_TIM4_Init+0x90>)
 800151c:	2200      	movs	r2, #0
 800151e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001520:	4813      	ldr	r0, [pc, #76]	; (8001570 <MX_TIM4_Init+0x90>)
 8001522:	f002 fdfd 	bl	8004120 <HAL_TIM_Base_Init>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d001      	beq.n	8001530 <MX_TIM4_Init+0x50>
  {
    Error_Handler();
 800152c:	f000 f888 	bl	8001640 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001530:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001534:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001536:	f107 0308 	add.w	r3, r7, #8
 800153a:	4619      	mov	r1, r3
 800153c:	480c      	ldr	r0, [pc, #48]	; (8001570 <MX_TIM4_Init+0x90>)
 800153e:	f002 fe3e 	bl	80041be <HAL_TIM_ConfigClockSource>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d001      	beq.n	800154c <MX_TIM4_Init+0x6c>
  {
    Error_Handler();
 8001548:	f000 f87a 	bl	8001640 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800154c:	2300      	movs	r3, #0
 800154e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001550:	2300      	movs	r3, #0
 8001552:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001554:	463b      	mov	r3, r7
 8001556:	4619      	mov	r1, r3
 8001558:	4805      	ldr	r0, [pc, #20]	; (8001570 <MX_TIM4_Init+0x90>)
 800155a:	f002 ffdf 	bl	800451c <HAL_TIMEx_MasterConfigSynchronization>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d001      	beq.n	8001568 <MX_TIM4_Init+0x88>
  {
    Error_Handler();
 8001564:	f000 f86c 	bl	8001640 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001568:	bf00      	nop
 800156a:	3718      	adds	r7, #24
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	20000618 	.word	0x20000618
 8001574:	40000800 	.word	0x40000800

08001578 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b088      	sub	sp, #32
 800157c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800157e:	f107 0310 	add.w	r3, r7, #16
 8001582:	2200      	movs	r2, #0
 8001584:	601a      	str	r2, [r3, #0]
 8001586:	605a      	str	r2, [r3, #4]
 8001588:	609a      	str	r2, [r3, #8]
 800158a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800158c:	4b2a      	ldr	r3, [pc, #168]	; (8001638 <MX_GPIO_Init+0xc0>)
 800158e:	699b      	ldr	r3, [r3, #24]
 8001590:	4a29      	ldr	r2, [pc, #164]	; (8001638 <MX_GPIO_Init+0xc0>)
 8001592:	f043 0310 	orr.w	r3, r3, #16
 8001596:	6193      	str	r3, [r2, #24]
 8001598:	4b27      	ldr	r3, [pc, #156]	; (8001638 <MX_GPIO_Init+0xc0>)
 800159a:	699b      	ldr	r3, [r3, #24]
 800159c:	f003 0310 	and.w	r3, r3, #16
 80015a0:	60fb      	str	r3, [r7, #12]
 80015a2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015a4:	4b24      	ldr	r3, [pc, #144]	; (8001638 <MX_GPIO_Init+0xc0>)
 80015a6:	699b      	ldr	r3, [r3, #24]
 80015a8:	4a23      	ldr	r2, [pc, #140]	; (8001638 <MX_GPIO_Init+0xc0>)
 80015aa:	f043 0320 	orr.w	r3, r3, #32
 80015ae:	6193      	str	r3, [r2, #24]
 80015b0:	4b21      	ldr	r3, [pc, #132]	; (8001638 <MX_GPIO_Init+0xc0>)
 80015b2:	699b      	ldr	r3, [r3, #24]
 80015b4:	f003 0320 	and.w	r3, r3, #32
 80015b8:	60bb      	str	r3, [r7, #8]
 80015ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015bc:	4b1e      	ldr	r3, [pc, #120]	; (8001638 <MX_GPIO_Init+0xc0>)
 80015be:	699b      	ldr	r3, [r3, #24]
 80015c0:	4a1d      	ldr	r2, [pc, #116]	; (8001638 <MX_GPIO_Init+0xc0>)
 80015c2:	f043 0304 	orr.w	r3, r3, #4
 80015c6:	6193      	str	r3, [r2, #24]
 80015c8:	4b1b      	ldr	r3, [pc, #108]	; (8001638 <MX_GPIO_Init+0xc0>)
 80015ca:	699b      	ldr	r3, [r3, #24]
 80015cc:	f003 0304 	and.w	r3, r3, #4
 80015d0:	607b      	str	r3, [r7, #4]
 80015d2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015d4:	4b18      	ldr	r3, [pc, #96]	; (8001638 <MX_GPIO_Init+0xc0>)
 80015d6:	699b      	ldr	r3, [r3, #24]
 80015d8:	4a17      	ldr	r2, [pc, #92]	; (8001638 <MX_GPIO_Init+0xc0>)
 80015da:	f043 0308 	orr.w	r3, r3, #8
 80015de:	6193      	str	r3, [r2, #24]
 80015e0:	4b15      	ldr	r3, [pc, #84]	; (8001638 <MX_GPIO_Init+0xc0>)
 80015e2:	699b      	ldr	r3, [r3, #24]
 80015e4:	f003 0308 	and.w	r3, r3, #8
 80015e8:	603b      	str	r3, [r7, #0]
 80015ea:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 80015ec:	2200      	movs	r2, #0
 80015ee:	f44f 7100 	mov.w	r1, #512	; 0x200
 80015f2:	4812      	ldr	r0, [pc, #72]	; (800163c <MX_GPIO_Init+0xc4>)
 80015f4:	f000 fee7 	bl	80023c6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80015f8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80015fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015fe:	2300      	movs	r3, #0
 8001600:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001602:	2300      	movs	r3, #0
 8001604:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001606:	f107 0310 	add.w	r3, r7, #16
 800160a:	4619      	mov	r1, r3
 800160c:	480b      	ldr	r0, [pc, #44]	; (800163c <MX_GPIO_Init+0xc4>)
 800160e:	f000 fd69 	bl	80020e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001612:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001616:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001618:	2301      	movs	r3, #1
 800161a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161c:	2300      	movs	r3, #0
 800161e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001620:	2302      	movs	r3, #2
 8001622:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001624:	f107 0310 	add.w	r3, r7, #16
 8001628:	4619      	mov	r1, r3
 800162a:	4804      	ldr	r0, [pc, #16]	; (800163c <MX_GPIO_Init+0xc4>)
 800162c:	f000 fd5a 	bl	80020e4 <HAL_GPIO_Init>

}
 8001630:	bf00      	nop
 8001632:	3720      	adds	r7, #32
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}
 8001638:	40021000 	.word	0x40021000
 800163c:	40011000 	.word	0x40011000

08001640 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001644:	bf00      	nop
 8001646:	46bd      	mov	sp, r7
 8001648:	bc80      	pop	{r7}
 800164a:	4770      	bx	lr

0800164c <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8001652:	f000 fa1f 	bl	8001a94 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8001656:	f644 6320 	movw	r3, #20000	; 0x4e20
 800165a:	2201      	movs	r2, #1
 800165c:	2178      	movs	r1, #120	; 0x78
 800165e:	485b      	ldr	r0, [pc, #364]	; (80017cc <SSD1306_Init+0x180>)
 8001660:	f001 f900 	bl	8002864 <HAL_I2C_IsDeviceReady>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 800166a:	2300      	movs	r3, #0
 800166c:	e0a9      	b.n	80017c2 <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 800166e:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8001672:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001674:	e002      	b.n	800167c <SSD1306_Init+0x30>
		p--;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	3b01      	subs	r3, #1
 800167a:	607b      	str	r3, [r7, #4]
	while(p>0)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d1f9      	bne.n	8001676 <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8001682:	22ae      	movs	r2, #174	; 0xae
 8001684:	2100      	movs	r1, #0
 8001686:	2078      	movs	r0, #120	; 0x78
 8001688:	f000 fa60 	bl	8001b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 800168c:	2220      	movs	r2, #32
 800168e:	2100      	movs	r1, #0
 8001690:	2078      	movs	r0, #120	; 0x78
 8001692:	f000 fa5b 	bl	8001b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8001696:	2210      	movs	r2, #16
 8001698:	2100      	movs	r1, #0
 800169a:	2078      	movs	r0, #120	; 0x78
 800169c:	f000 fa56 	bl	8001b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80016a0:	22b0      	movs	r2, #176	; 0xb0
 80016a2:	2100      	movs	r1, #0
 80016a4:	2078      	movs	r0, #120	; 0x78
 80016a6:	f000 fa51 	bl	8001b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 80016aa:	22c8      	movs	r2, #200	; 0xc8
 80016ac:	2100      	movs	r1, #0
 80016ae:	2078      	movs	r0, #120	; 0x78
 80016b0:	f000 fa4c 	bl	8001b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 80016b4:	2200      	movs	r2, #0
 80016b6:	2100      	movs	r1, #0
 80016b8:	2078      	movs	r0, #120	; 0x78
 80016ba:	f000 fa47 	bl	8001b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 80016be:	2210      	movs	r2, #16
 80016c0:	2100      	movs	r1, #0
 80016c2:	2078      	movs	r0, #120	; 0x78
 80016c4:	f000 fa42 	bl	8001b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 80016c8:	2240      	movs	r2, #64	; 0x40
 80016ca:	2100      	movs	r1, #0
 80016cc:	2078      	movs	r0, #120	; 0x78
 80016ce:	f000 fa3d 	bl	8001b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 80016d2:	2281      	movs	r2, #129	; 0x81
 80016d4:	2100      	movs	r1, #0
 80016d6:	2078      	movs	r0, #120	; 0x78
 80016d8:	f000 fa38 	bl	8001b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 80016dc:	22ff      	movs	r2, #255	; 0xff
 80016de:	2100      	movs	r1, #0
 80016e0:	2078      	movs	r0, #120	; 0x78
 80016e2:	f000 fa33 	bl	8001b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 80016e6:	22a1      	movs	r2, #161	; 0xa1
 80016e8:	2100      	movs	r1, #0
 80016ea:	2078      	movs	r0, #120	; 0x78
 80016ec:	f000 fa2e 	bl	8001b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 80016f0:	22a6      	movs	r2, #166	; 0xa6
 80016f2:	2100      	movs	r1, #0
 80016f4:	2078      	movs	r0, #120	; 0x78
 80016f6:	f000 fa29 	bl	8001b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 80016fa:	22a8      	movs	r2, #168	; 0xa8
 80016fc:	2100      	movs	r1, #0
 80016fe:	2078      	movs	r0, #120	; 0x78
 8001700:	f000 fa24 	bl	8001b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8001704:	223f      	movs	r2, #63	; 0x3f
 8001706:	2100      	movs	r1, #0
 8001708:	2078      	movs	r0, #120	; 0x78
 800170a:	f000 fa1f 	bl	8001b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800170e:	22a4      	movs	r2, #164	; 0xa4
 8001710:	2100      	movs	r1, #0
 8001712:	2078      	movs	r0, #120	; 0x78
 8001714:	f000 fa1a 	bl	8001b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8001718:	22d3      	movs	r2, #211	; 0xd3
 800171a:	2100      	movs	r1, #0
 800171c:	2078      	movs	r0, #120	; 0x78
 800171e:	f000 fa15 	bl	8001b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8001722:	2200      	movs	r2, #0
 8001724:	2100      	movs	r1, #0
 8001726:	2078      	movs	r0, #120	; 0x78
 8001728:	f000 fa10 	bl	8001b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 800172c:	22d5      	movs	r2, #213	; 0xd5
 800172e:	2100      	movs	r1, #0
 8001730:	2078      	movs	r0, #120	; 0x78
 8001732:	f000 fa0b 	bl	8001b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8001736:	22f0      	movs	r2, #240	; 0xf0
 8001738:	2100      	movs	r1, #0
 800173a:	2078      	movs	r0, #120	; 0x78
 800173c:	f000 fa06 	bl	8001b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8001740:	22d9      	movs	r2, #217	; 0xd9
 8001742:	2100      	movs	r1, #0
 8001744:	2078      	movs	r0, #120	; 0x78
 8001746:	f000 fa01 	bl	8001b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 800174a:	2222      	movs	r2, #34	; 0x22
 800174c:	2100      	movs	r1, #0
 800174e:	2078      	movs	r0, #120	; 0x78
 8001750:	f000 f9fc 	bl	8001b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8001754:	22da      	movs	r2, #218	; 0xda
 8001756:	2100      	movs	r1, #0
 8001758:	2078      	movs	r0, #120	; 0x78
 800175a:	f000 f9f7 	bl	8001b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 800175e:	2212      	movs	r2, #18
 8001760:	2100      	movs	r1, #0
 8001762:	2078      	movs	r0, #120	; 0x78
 8001764:	f000 f9f2 	bl	8001b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8001768:	22db      	movs	r2, #219	; 0xdb
 800176a:	2100      	movs	r1, #0
 800176c:	2078      	movs	r0, #120	; 0x78
 800176e:	f000 f9ed 	bl	8001b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8001772:	2220      	movs	r2, #32
 8001774:	2100      	movs	r1, #0
 8001776:	2078      	movs	r0, #120	; 0x78
 8001778:	f000 f9e8 	bl	8001b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 800177c:	228d      	movs	r2, #141	; 0x8d
 800177e:	2100      	movs	r1, #0
 8001780:	2078      	movs	r0, #120	; 0x78
 8001782:	f000 f9e3 	bl	8001b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8001786:	2214      	movs	r2, #20
 8001788:	2100      	movs	r1, #0
 800178a:	2078      	movs	r0, #120	; 0x78
 800178c:	f000 f9de 	bl	8001b4c <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8001790:	22af      	movs	r2, #175	; 0xaf
 8001792:	2100      	movs	r1, #0
 8001794:	2078      	movs	r0, #120	; 0x78
 8001796:	f000 f9d9 	bl	8001b4c <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 800179a:	222e      	movs	r2, #46	; 0x2e
 800179c:	2100      	movs	r1, #0
 800179e:	2078      	movs	r0, #120	; 0x78
 80017a0:	f000 f9d4 	bl	8001b4c <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 80017a4:	2000      	movs	r0, #0
 80017a6:	f000 f843 	bl	8001830 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 80017aa:	f000 f813 	bl	80017d4 <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 80017ae:	4b08      	ldr	r3, [pc, #32]	; (80017d0 <SSD1306_Init+0x184>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 80017b4:	4b06      	ldr	r3, [pc, #24]	; (80017d0 <SSD1306_Init+0x184>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 80017ba:	4b05      	ldr	r3, [pc, #20]	; (80017d0 <SSD1306_Init+0x184>)
 80017bc:	2201      	movs	r2, #1
 80017be:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 80017c0:	2301      	movs	r3, #1
}
 80017c2:	4618      	mov	r0, r3
 80017c4:	3708      	adds	r7, #8
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	20000660 	.word	0x20000660
 80017d0:	20000604 	.word	0x20000604

080017d4 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b082      	sub	sp, #8
 80017d8:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 80017da:	2300      	movs	r3, #0
 80017dc:	71fb      	strb	r3, [r7, #7]
 80017de:	e01d      	b.n	800181c <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 80017e0:	79fb      	ldrb	r3, [r7, #7]
 80017e2:	3b50      	subs	r3, #80	; 0x50
 80017e4:	b2db      	uxtb	r3, r3
 80017e6:	461a      	mov	r2, r3
 80017e8:	2100      	movs	r1, #0
 80017ea:	2078      	movs	r0, #120	; 0x78
 80017ec:	f000 f9ae 	bl	8001b4c <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 80017f0:	2200      	movs	r2, #0
 80017f2:	2100      	movs	r1, #0
 80017f4:	2078      	movs	r0, #120	; 0x78
 80017f6:	f000 f9a9 	bl	8001b4c <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 80017fa:	2210      	movs	r2, #16
 80017fc:	2100      	movs	r1, #0
 80017fe:	2078      	movs	r0, #120	; 0x78
 8001800:	f000 f9a4 	bl	8001b4c <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8001804:	79fb      	ldrb	r3, [r7, #7]
 8001806:	01db      	lsls	r3, r3, #7
 8001808:	4a08      	ldr	r2, [pc, #32]	; (800182c <SSD1306_UpdateScreen+0x58>)
 800180a:	441a      	add	r2, r3
 800180c:	2380      	movs	r3, #128	; 0x80
 800180e:	2140      	movs	r1, #64	; 0x40
 8001810:	2078      	movs	r0, #120	; 0x78
 8001812:	f000 f953 	bl	8001abc <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8001816:	79fb      	ldrb	r3, [r7, #7]
 8001818:	3301      	adds	r3, #1
 800181a:	71fb      	strb	r3, [r7, #7]
 800181c:	79fb      	ldrb	r3, [r7, #7]
 800181e:	2b07      	cmp	r3, #7
 8001820:	d9de      	bls.n	80017e0 <SSD1306_UpdateScreen+0xc>
	}
}
 8001822:	bf00      	nop
 8001824:	3708      	adds	r7, #8
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	20000204 	.word	0x20000204

08001830 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
 8001836:	4603      	mov	r3, r0
 8001838:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800183a:	79fb      	ldrb	r3, [r7, #7]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d101      	bne.n	8001844 <SSD1306_Fill+0x14>
 8001840:	2300      	movs	r3, #0
 8001842:	e000      	b.n	8001846 <SSD1306_Fill+0x16>
 8001844:	23ff      	movs	r3, #255	; 0xff
 8001846:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800184a:	4619      	mov	r1, r3
 800184c:	4803      	ldr	r0, [pc, #12]	; (800185c <SSD1306_Fill+0x2c>)
 800184e:	f002 feed 	bl	800462c <memset>
}
 8001852:	bf00      	nop
 8001854:	3708      	adds	r7, #8
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	20000204 	.word	0x20000204

08001860 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8001860:	b480      	push	{r7}
 8001862:	b083      	sub	sp, #12
 8001864:	af00      	add	r7, sp, #0
 8001866:	4603      	mov	r3, r0
 8001868:	80fb      	strh	r3, [r7, #6]
 800186a:	460b      	mov	r3, r1
 800186c:	80bb      	strh	r3, [r7, #4]
 800186e:	4613      	mov	r3, r2
 8001870:	70fb      	strb	r3, [r7, #3]
	if (
 8001872:	88fb      	ldrh	r3, [r7, #6]
 8001874:	2b7f      	cmp	r3, #127	; 0x7f
 8001876:	d848      	bhi.n	800190a <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8001878:	88bb      	ldrh	r3, [r7, #4]
 800187a:	2b3f      	cmp	r3, #63	; 0x3f
 800187c:	d845      	bhi.n	800190a <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 800187e:	4b25      	ldr	r3, [pc, #148]	; (8001914 <SSD1306_DrawPixel+0xb4>)
 8001880:	791b      	ldrb	r3, [r3, #4]
 8001882:	2b00      	cmp	r3, #0
 8001884:	d006      	beq.n	8001894 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8001886:	78fb      	ldrb	r3, [r7, #3]
 8001888:	2b00      	cmp	r3, #0
 800188a:	bf0c      	ite	eq
 800188c:	2301      	moveq	r3, #1
 800188e:	2300      	movne	r3, #0
 8001890:	b2db      	uxtb	r3, r3
 8001892:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8001894:	78fb      	ldrb	r3, [r7, #3]
 8001896:	2b01      	cmp	r3, #1
 8001898:	d11a      	bne.n	80018d0 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800189a:	88fa      	ldrh	r2, [r7, #6]
 800189c:	88bb      	ldrh	r3, [r7, #4]
 800189e:	08db      	lsrs	r3, r3, #3
 80018a0:	b298      	uxth	r0, r3
 80018a2:	4603      	mov	r3, r0
 80018a4:	01db      	lsls	r3, r3, #7
 80018a6:	4413      	add	r3, r2
 80018a8:	4a1b      	ldr	r2, [pc, #108]	; (8001918 <SSD1306_DrawPixel+0xb8>)
 80018aa:	5cd3      	ldrb	r3, [r2, r3]
 80018ac:	b25a      	sxtb	r2, r3
 80018ae:	88bb      	ldrh	r3, [r7, #4]
 80018b0:	f003 0307 	and.w	r3, r3, #7
 80018b4:	2101      	movs	r1, #1
 80018b6:	fa01 f303 	lsl.w	r3, r1, r3
 80018ba:	b25b      	sxtb	r3, r3
 80018bc:	4313      	orrs	r3, r2
 80018be:	b259      	sxtb	r1, r3
 80018c0:	88fa      	ldrh	r2, [r7, #6]
 80018c2:	4603      	mov	r3, r0
 80018c4:	01db      	lsls	r3, r3, #7
 80018c6:	4413      	add	r3, r2
 80018c8:	b2c9      	uxtb	r1, r1
 80018ca:	4a13      	ldr	r2, [pc, #76]	; (8001918 <SSD1306_DrawPixel+0xb8>)
 80018cc:	54d1      	strb	r1, [r2, r3]
 80018ce:	e01d      	b.n	800190c <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80018d0:	88fa      	ldrh	r2, [r7, #6]
 80018d2:	88bb      	ldrh	r3, [r7, #4]
 80018d4:	08db      	lsrs	r3, r3, #3
 80018d6:	b298      	uxth	r0, r3
 80018d8:	4603      	mov	r3, r0
 80018da:	01db      	lsls	r3, r3, #7
 80018dc:	4413      	add	r3, r2
 80018de:	4a0e      	ldr	r2, [pc, #56]	; (8001918 <SSD1306_DrawPixel+0xb8>)
 80018e0:	5cd3      	ldrb	r3, [r2, r3]
 80018e2:	b25a      	sxtb	r2, r3
 80018e4:	88bb      	ldrh	r3, [r7, #4]
 80018e6:	f003 0307 	and.w	r3, r3, #7
 80018ea:	2101      	movs	r1, #1
 80018ec:	fa01 f303 	lsl.w	r3, r1, r3
 80018f0:	b25b      	sxtb	r3, r3
 80018f2:	43db      	mvns	r3, r3
 80018f4:	b25b      	sxtb	r3, r3
 80018f6:	4013      	ands	r3, r2
 80018f8:	b259      	sxtb	r1, r3
 80018fa:	88fa      	ldrh	r2, [r7, #6]
 80018fc:	4603      	mov	r3, r0
 80018fe:	01db      	lsls	r3, r3, #7
 8001900:	4413      	add	r3, r2
 8001902:	b2c9      	uxtb	r1, r1
 8001904:	4a04      	ldr	r2, [pc, #16]	; (8001918 <SSD1306_DrawPixel+0xb8>)
 8001906:	54d1      	strb	r1, [r2, r3]
 8001908:	e000      	b.n	800190c <SSD1306_DrawPixel+0xac>
		return;
 800190a:	bf00      	nop
	}
}
 800190c:	370c      	adds	r7, #12
 800190e:	46bd      	mov	sp, r7
 8001910:	bc80      	pop	{r7}
 8001912:	4770      	bx	lr
 8001914:	20000604 	.word	0x20000604
 8001918:	20000204 	.word	0x20000204

0800191c <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 800191c:	b480      	push	{r7}
 800191e:	b083      	sub	sp, #12
 8001920:	af00      	add	r7, sp, #0
 8001922:	4603      	mov	r3, r0
 8001924:	460a      	mov	r2, r1
 8001926:	80fb      	strh	r3, [r7, #6]
 8001928:	4613      	mov	r3, r2
 800192a:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 800192c:	4a05      	ldr	r2, [pc, #20]	; (8001944 <SSD1306_GotoXY+0x28>)
 800192e:	88fb      	ldrh	r3, [r7, #6]
 8001930:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8001932:	4a04      	ldr	r2, [pc, #16]	; (8001944 <SSD1306_GotoXY+0x28>)
 8001934:	88bb      	ldrh	r3, [r7, #4]
 8001936:	8053      	strh	r3, [r2, #2]
}
 8001938:	bf00      	nop
 800193a:	370c      	adds	r7, #12
 800193c:	46bd      	mov	sp, r7
 800193e:	bc80      	pop	{r7}
 8001940:	4770      	bx	lr
 8001942:	bf00      	nop
 8001944:	20000604 	.word	0x20000604

08001948 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001948:	b580      	push	{r7, lr}
 800194a:	b086      	sub	sp, #24
 800194c:	af00      	add	r7, sp, #0
 800194e:	4603      	mov	r3, r0
 8001950:	6039      	str	r1, [r7, #0]
 8001952:	71fb      	strb	r3, [r7, #7]
 8001954:	4613      	mov	r3, r2
 8001956:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001958:	4b3a      	ldr	r3, [pc, #232]	; (8001a44 <SSD1306_Putc+0xfc>)
 800195a:	881b      	ldrh	r3, [r3, #0]
 800195c:	461a      	mov	r2, r3
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	781b      	ldrb	r3, [r3, #0]
 8001962:	4413      	add	r3, r2
	if (
 8001964:	2b7f      	cmp	r3, #127	; 0x7f
 8001966:	dc07      	bgt.n	8001978 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8001968:	4b36      	ldr	r3, [pc, #216]	; (8001a44 <SSD1306_Putc+0xfc>)
 800196a:	885b      	ldrh	r3, [r3, #2]
 800196c:	461a      	mov	r2, r3
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	785b      	ldrb	r3, [r3, #1]
 8001972:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8001974:	2b3f      	cmp	r3, #63	; 0x3f
 8001976:	dd01      	ble.n	800197c <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8001978:	2300      	movs	r3, #0
 800197a:	e05e      	b.n	8001a3a <SSD1306_Putc+0xf2>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 800197c:	2300      	movs	r3, #0
 800197e:	617b      	str	r3, [r7, #20]
 8001980:	e04b      	b.n	8001a1a <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	685a      	ldr	r2, [r3, #4]
 8001986:	79fb      	ldrb	r3, [r7, #7]
 8001988:	3b20      	subs	r3, #32
 800198a:	6839      	ldr	r1, [r7, #0]
 800198c:	7849      	ldrb	r1, [r1, #1]
 800198e:	fb01 f303 	mul.w	r3, r1, r3
 8001992:	4619      	mov	r1, r3
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	440b      	add	r3, r1
 8001998:	005b      	lsls	r3, r3, #1
 800199a:	4413      	add	r3, r2
 800199c:	881b      	ldrh	r3, [r3, #0]
 800199e:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 80019a0:	2300      	movs	r3, #0
 80019a2:	613b      	str	r3, [r7, #16]
 80019a4:	e030      	b.n	8001a08 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 80019a6:	68fa      	ldr	r2, [r7, #12]
 80019a8:	693b      	ldr	r3, [r7, #16]
 80019aa:	fa02 f303 	lsl.w	r3, r2, r3
 80019ae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d010      	beq.n	80019d8 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 80019b6:	4b23      	ldr	r3, [pc, #140]	; (8001a44 <SSD1306_Putc+0xfc>)
 80019b8:	881a      	ldrh	r2, [r3, #0]
 80019ba:	693b      	ldr	r3, [r7, #16]
 80019bc:	b29b      	uxth	r3, r3
 80019be:	4413      	add	r3, r2
 80019c0:	b298      	uxth	r0, r3
 80019c2:	4b20      	ldr	r3, [pc, #128]	; (8001a44 <SSD1306_Putc+0xfc>)
 80019c4:	885a      	ldrh	r2, [r3, #2]
 80019c6:	697b      	ldr	r3, [r7, #20]
 80019c8:	b29b      	uxth	r3, r3
 80019ca:	4413      	add	r3, r2
 80019cc:	b29b      	uxth	r3, r3
 80019ce:	79ba      	ldrb	r2, [r7, #6]
 80019d0:	4619      	mov	r1, r3
 80019d2:	f7ff ff45 	bl	8001860 <SSD1306_DrawPixel>
 80019d6:	e014      	b.n	8001a02 <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 80019d8:	4b1a      	ldr	r3, [pc, #104]	; (8001a44 <SSD1306_Putc+0xfc>)
 80019da:	881a      	ldrh	r2, [r3, #0]
 80019dc:	693b      	ldr	r3, [r7, #16]
 80019de:	b29b      	uxth	r3, r3
 80019e0:	4413      	add	r3, r2
 80019e2:	b298      	uxth	r0, r3
 80019e4:	4b17      	ldr	r3, [pc, #92]	; (8001a44 <SSD1306_Putc+0xfc>)
 80019e6:	885a      	ldrh	r2, [r3, #2]
 80019e8:	697b      	ldr	r3, [r7, #20]
 80019ea:	b29b      	uxth	r3, r3
 80019ec:	4413      	add	r3, r2
 80019ee:	b299      	uxth	r1, r3
 80019f0:	79bb      	ldrb	r3, [r7, #6]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	bf0c      	ite	eq
 80019f6:	2301      	moveq	r3, #1
 80019f8:	2300      	movne	r3, #0
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	461a      	mov	r2, r3
 80019fe:	f7ff ff2f 	bl	8001860 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8001a02:	693b      	ldr	r3, [r7, #16]
 8001a04:	3301      	adds	r3, #1
 8001a06:	613b      	str	r3, [r7, #16]
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	781b      	ldrb	r3, [r3, #0]
 8001a0c:	461a      	mov	r2, r3
 8001a0e:	693b      	ldr	r3, [r7, #16]
 8001a10:	4293      	cmp	r3, r2
 8001a12:	d3c8      	bcc.n	80019a6 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	3301      	adds	r3, #1
 8001a18:	617b      	str	r3, [r7, #20]
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	785b      	ldrb	r3, [r3, #1]
 8001a1e:	461a      	mov	r2, r3
 8001a20:	697b      	ldr	r3, [r7, #20]
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d3ad      	bcc.n	8001982 <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8001a26:	4b07      	ldr	r3, [pc, #28]	; (8001a44 <SSD1306_Putc+0xfc>)
 8001a28:	881a      	ldrh	r2, [r3, #0]
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	781b      	ldrb	r3, [r3, #0]
 8001a2e:	b29b      	uxth	r3, r3
 8001a30:	4413      	add	r3, r2
 8001a32:	b29a      	uxth	r2, r3
 8001a34:	4b03      	ldr	r3, [pc, #12]	; (8001a44 <SSD1306_Putc+0xfc>)
 8001a36:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 8001a38:	79fb      	ldrb	r3, [r7, #7]
}
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	3718      	adds	r7, #24
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	20000604 	.word	0x20000604

08001a48 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b084      	sub	sp, #16
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	60f8      	str	r0, [r7, #12]
 8001a50:	60b9      	str	r1, [r7, #8]
 8001a52:	4613      	mov	r3, r2
 8001a54:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8001a56:	e012      	b.n	8001a7e <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	781b      	ldrb	r3, [r3, #0]
 8001a5c:	79fa      	ldrb	r2, [r7, #7]
 8001a5e:	68b9      	ldr	r1, [r7, #8]
 8001a60:	4618      	mov	r0, r3
 8001a62:	f7ff ff71 	bl	8001948 <SSD1306_Putc>
 8001a66:	4603      	mov	r3, r0
 8001a68:	461a      	mov	r2, r3
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	429a      	cmp	r2, r3
 8001a70:	d002      	beq.n	8001a78 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	781b      	ldrb	r3, [r3, #0]
 8001a76:	e008      	b.n	8001a8a <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	3301      	adds	r3, #1
 8001a7c:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	781b      	ldrb	r3, [r3, #0]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d1e8      	bne.n	8001a58 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	781b      	ldrb	r3, [r3, #0]
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	3710      	adds	r7, #16
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}
	...

08001a94 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8001a94:	b480      	push	{r7}
 8001a96:	b083      	sub	sp, #12
 8001a98:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8001a9a:	4b07      	ldr	r3, [pc, #28]	; (8001ab8 <ssd1306_I2C_Init+0x24>)
 8001a9c:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001a9e:	e002      	b.n	8001aa6 <ssd1306_I2C_Init+0x12>
		p--;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	3b01      	subs	r3, #1
 8001aa4:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d1f9      	bne.n	8001aa0 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8001aac:	bf00      	nop
 8001aae:	370c      	adds	r7, #12
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bc80      	pop	{r7}
 8001ab4:	4770      	bx	lr
 8001ab6:	bf00      	nop
 8001ab8:	0003d090 	.word	0x0003d090

08001abc <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8001abc:	b590      	push	{r4, r7, lr}
 8001abe:	b0c7      	sub	sp, #284	; 0x11c
 8001ac0:	af02      	add	r7, sp, #8
 8001ac2:	4604      	mov	r4, r0
 8001ac4:	4608      	mov	r0, r1
 8001ac6:	4639      	mov	r1, r7
 8001ac8:	600a      	str	r2, [r1, #0]
 8001aca:	4619      	mov	r1, r3
 8001acc:	1dfb      	adds	r3, r7, #7
 8001ace:	4622      	mov	r2, r4
 8001ad0:	701a      	strb	r2, [r3, #0]
 8001ad2:	1dbb      	adds	r3, r7, #6
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	701a      	strb	r2, [r3, #0]
 8001ad8:	1d3b      	adds	r3, r7, #4
 8001ada:	460a      	mov	r2, r1
 8001adc:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8001ade:	f107 030c 	add.w	r3, r7, #12
 8001ae2:	1dba      	adds	r2, r7, #6
 8001ae4:	7812      	ldrb	r2, [r2, #0]
 8001ae6:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8001ae8:	2300      	movs	r3, #0
 8001aea:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8001aee:	e010      	b.n	8001b12 <ssd1306_I2C_WriteMulti+0x56>
dt[i+1] = data[i];
 8001af0:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001af4:	463a      	mov	r2, r7
 8001af6:	6812      	ldr	r2, [r2, #0]
 8001af8:	441a      	add	r2, r3
 8001afa:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001afe:	3301      	adds	r3, #1
 8001b00:	7811      	ldrb	r1, [r2, #0]
 8001b02:	f107 020c 	add.w	r2, r7, #12
 8001b06:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8001b08:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001b0c:	3301      	adds	r3, #1
 8001b0e:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8001b12:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8001b16:	b29b      	uxth	r3, r3
 8001b18:	1d3a      	adds	r2, r7, #4
 8001b1a:	8812      	ldrh	r2, [r2, #0]
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	d8e7      	bhi.n	8001af0 <ssd1306_I2C_WriteMulti+0x34>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8001b20:	1dfb      	adds	r3, r7, #7
 8001b22:	781b      	ldrb	r3, [r3, #0]
 8001b24:	b299      	uxth	r1, r3
 8001b26:	1d3b      	adds	r3, r7, #4
 8001b28:	881b      	ldrh	r3, [r3, #0]
 8001b2a:	3301      	adds	r3, #1
 8001b2c:	b298      	uxth	r0, r3
 8001b2e:	f107 020c 	add.w	r2, r7, #12
 8001b32:	230a      	movs	r3, #10
 8001b34:	9300      	str	r3, [sp, #0]
 8001b36:	4603      	mov	r3, r0
 8001b38:	4803      	ldr	r0, [pc, #12]	; (8001b48 <ssd1306_I2C_WriteMulti+0x8c>)
 8001b3a:	f000 fd95 	bl	8002668 <HAL_I2C_Master_Transmit>
}
 8001b3e:	bf00      	nop
 8001b40:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd90      	pop	{r4, r7, pc}
 8001b48:	20000660 	.word	0x20000660

08001b4c <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b086      	sub	sp, #24
 8001b50:	af02      	add	r7, sp, #8
 8001b52:	4603      	mov	r3, r0
 8001b54:	71fb      	strb	r3, [r7, #7]
 8001b56:	460b      	mov	r3, r1
 8001b58:	71bb      	strb	r3, [r7, #6]
 8001b5a:	4613      	mov	r3, r2
 8001b5c:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8001b5e:	79bb      	ldrb	r3, [r7, #6]
 8001b60:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8001b62:	797b      	ldrb	r3, [r7, #5]
 8001b64:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8001b66:	79fb      	ldrb	r3, [r7, #7]
 8001b68:	b299      	uxth	r1, r3
 8001b6a:	f107 020c 	add.w	r2, r7, #12
 8001b6e:	230a      	movs	r3, #10
 8001b70:	9300      	str	r3, [sp, #0]
 8001b72:	2302      	movs	r3, #2
 8001b74:	4803      	ldr	r0, [pc, #12]	; (8001b84 <ssd1306_I2C_Write+0x38>)
 8001b76:	f000 fd77 	bl	8002668 <HAL_I2C_Master_Transmit>
}
 8001b7a:	bf00      	nop
 8001b7c:	3710      	adds	r7, #16
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	20000660 	.word	0x20000660

08001b88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b085      	sub	sp, #20
 8001b8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b8e:	4b15      	ldr	r3, [pc, #84]	; (8001be4 <HAL_MspInit+0x5c>)
 8001b90:	699b      	ldr	r3, [r3, #24]
 8001b92:	4a14      	ldr	r2, [pc, #80]	; (8001be4 <HAL_MspInit+0x5c>)
 8001b94:	f043 0301 	orr.w	r3, r3, #1
 8001b98:	6193      	str	r3, [r2, #24]
 8001b9a:	4b12      	ldr	r3, [pc, #72]	; (8001be4 <HAL_MspInit+0x5c>)
 8001b9c:	699b      	ldr	r3, [r3, #24]
 8001b9e:	f003 0301 	and.w	r3, r3, #1
 8001ba2:	60bb      	str	r3, [r7, #8]
 8001ba4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ba6:	4b0f      	ldr	r3, [pc, #60]	; (8001be4 <HAL_MspInit+0x5c>)
 8001ba8:	69db      	ldr	r3, [r3, #28]
 8001baa:	4a0e      	ldr	r2, [pc, #56]	; (8001be4 <HAL_MspInit+0x5c>)
 8001bac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bb0:	61d3      	str	r3, [r2, #28]
 8001bb2:	4b0c      	ldr	r3, [pc, #48]	; (8001be4 <HAL_MspInit+0x5c>)
 8001bb4:	69db      	ldr	r3, [r3, #28]
 8001bb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bba:	607b      	str	r3, [r7, #4]
 8001bbc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled 
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001bbe:	4b0a      	ldr	r3, [pc, #40]	; (8001be8 <HAL_MspInit+0x60>)
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	60fb      	str	r3, [r7, #12]
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001bca:	60fb      	str	r3, [r7, #12]
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001bd2:	60fb      	str	r3, [r7, #12]
 8001bd4:	4a04      	ldr	r2, [pc, #16]	; (8001be8 <HAL_MspInit+0x60>)
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bda:	bf00      	nop
 8001bdc:	3714      	adds	r7, #20
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bc80      	pop	{r7}
 8001be2:	4770      	bx	lr
 8001be4:	40021000 	.word	0x40021000
 8001be8:	40010000 	.word	0x40010000

08001bec <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b08a      	sub	sp, #40	; 0x28
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bf4:	f107 0314 	add.w	r3, r7, #20
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	601a      	str	r2, [r3, #0]
 8001bfc:	605a      	str	r2, [r3, #4]
 8001bfe:	609a      	str	r2, [r3, #8]
 8001c00:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	4a1d      	ldr	r2, [pc, #116]	; (8001c7c <HAL_I2C_MspInit+0x90>)
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d132      	bne.n	8001c72 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c0c:	4b1c      	ldr	r3, [pc, #112]	; (8001c80 <HAL_I2C_MspInit+0x94>)
 8001c0e:	699b      	ldr	r3, [r3, #24]
 8001c10:	4a1b      	ldr	r2, [pc, #108]	; (8001c80 <HAL_I2C_MspInit+0x94>)
 8001c12:	f043 0308 	orr.w	r3, r3, #8
 8001c16:	6193      	str	r3, [r2, #24]
 8001c18:	4b19      	ldr	r3, [pc, #100]	; (8001c80 <HAL_I2C_MspInit+0x94>)
 8001c1a:	699b      	ldr	r3, [r3, #24]
 8001c1c:	f003 0308 	and.w	r3, r3, #8
 8001c20:	613b      	str	r3, [r7, #16]
 8001c22:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001c24:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001c28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c2a:	2312      	movs	r3, #18
 8001c2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c2e:	2303      	movs	r3, #3
 8001c30:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c32:	f107 0314 	add.w	r3, r7, #20
 8001c36:	4619      	mov	r1, r3
 8001c38:	4812      	ldr	r0, [pc, #72]	; (8001c84 <HAL_I2C_MspInit+0x98>)
 8001c3a:	f000 fa53 	bl	80020e4 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8001c3e:	4b12      	ldr	r3, [pc, #72]	; (8001c88 <HAL_I2C_MspInit+0x9c>)
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	627b      	str	r3, [r7, #36]	; 0x24
 8001c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c46:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001c4a:	627b      	str	r3, [r7, #36]	; 0x24
 8001c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c4e:	f043 0302 	orr.w	r3, r3, #2
 8001c52:	627b      	str	r3, [r7, #36]	; 0x24
 8001c54:	4a0c      	ldr	r2, [pc, #48]	; (8001c88 <HAL_I2C_MspInit+0x9c>)
 8001c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c58:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c5a:	4b09      	ldr	r3, [pc, #36]	; (8001c80 <HAL_I2C_MspInit+0x94>)
 8001c5c:	69db      	ldr	r3, [r3, #28]
 8001c5e:	4a08      	ldr	r2, [pc, #32]	; (8001c80 <HAL_I2C_MspInit+0x94>)
 8001c60:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c64:	61d3      	str	r3, [r2, #28]
 8001c66:	4b06      	ldr	r3, [pc, #24]	; (8001c80 <HAL_I2C_MspInit+0x94>)
 8001c68:	69db      	ldr	r3, [r3, #28]
 8001c6a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c6e:	60fb      	str	r3, [r7, #12]
 8001c70:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001c72:	bf00      	nop
 8001c74:	3728      	adds	r7, #40	; 0x28
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	40005400 	.word	0x40005400
 8001c80:	40021000 	.word	0x40021000
 8001c84:	40010c00 	.word	0x40010c00
 8001c88:	40010000 	.word	0x40010000

08001c8c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b084      	sub	sp, #16
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4a0b      	ldr	r2, [pc, #44]	; (8001cc8 <HAL_RTC_MspInit+0x3c>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d110      	bne.n	8001cc0 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8001c9e:	f001 f917 	bl	8002ed0 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8001ca2:	4b0a      	ldr	r3, [pc, #40]	; (8001ccc <HAL_RTC_MspInit+0x40>)
 8001ca4:	69db      	ldr	r3, [r3, #28]
 8001ca6:	4a09      	ldr	r2, [pc, #36]	; (8001ccc <HAL_RTC_MspInit+0x40>)
 8001ca8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001cac:	61d3      	str	r3, [r2, #28]
 8001cae:	4b07      	ldr	r3, [pc, #28]	; (8001ccc <HAL_RTC_MspInit+0x40>)
 8001cb0:	69db      	ldr	r3, [r3, #28]
 8001cb2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001cb6:	60fb      	str	r3, [r7, #12]
 8001cb8:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001cba:	4b05      	ldr	r3, [pc, #20]	; (8001cd0 <HAL_RTC_MspInit+0x44>)
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001cc0:	bf00      	nop
 8001cc2:	3710      	adds	r7, #16
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}
 8001cc8:	40002800 	.word	0x40002800
 8001ccc:	40021000 	.word	0x40021000
 8001cd0:	4242043c 	.word	0x4242043c

08001cd4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	b085      	sub	sp, #20
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4a09      	ldr	r2, [pc, #36]	; (8001d08 <HAL_TIM_Base_MspInit+0x34>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d10b      	bne.n	8001cfe <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001ce6:	4b09      	ldr	r3, [pc, #36]	; (8001d0c <HAL_TIM_Base_MspInit+0x38>)
 8001ce8:	69db      	ldr	r3, [r3, #28]
 8001cea:	4a08      	ldr	r2, [pc, #32]	; (8001d0c <HAL_TIM_Base_MspInit+0x38>)
 8001cec:	f043 0304 	orr.w	r3, r3, #4
 8001cf0:	61d3      	str	r3, [r2, #28]
 8001cf2:	4b06      	ldr	r3, [pc, #24]	; (8001d0c <HAL_TIM_Base_MspInit+0x38>)
 8001cf4:	69db      	ldr	r3, [r3, #28]
 8001cf6:	f003 0304 	and.w	r3, r3, #4
 8001cfa:	60fb      	str	r3, [r7, #12]
 8001cfc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001cfe:	bf00      	nop
 8001d00:	3714      	adds	r7, #20
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bc80      	pop	{r7}
 8001d06:	4770      	bx	lr
 8001d08:	40000800 	.word	0x40000800
 8001d0c:	40021000 	.word	0x40021000

08001d10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001d14:	bf00      	nop
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bc80      	pop	{r7}
 8001d1a:	4770      	bx	lr

08001d1c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d20:	e7fe      	b.n	8001d20 <HardFault_Handler+0x4>

08001d22 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d22:	b480      	push	{r7}
 8001d24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d26:	e7fe      	b.n	8001d26 <MemManage_Handler+0x4>

08001d28 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d2c:	e7fe      	b.n	8001d2c <BusFault_Handler+0x4>

08001d2e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d2e:	b480      	push	{r7}
 8001d30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d32:	e7fe      	b.n	8001d32 <UsageFault_Handler+0x4>

08001d34 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d34:	b480      	push	{r7}
 8001d36:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d38:	bf00      	nop
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bc80      	pop	{r7}
 8001d3e:	4770      	bx	lr

08001d40 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d44:	bf00      	nop
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bc80      	pop	{r7}
 8001d4a:	4770      	bx	lr

08001d4c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d50:	bf00      	nop
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bc80      	pop	{r7}
 8001d56:	4770      	bx	lr

08001d58 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d5c:	f000 f8a0 	bl	8001ea0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d60:	bf00      	nop
 8001d62:	bd80      	pop	{r7, pc}

08001d64 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b084      	sub	sp, #16
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001d6c:	4b11      	ldr	r3, [pc, #68]	; (8001db4 <_sbrk+0x50>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d102      	bne.n	8001d7a <_sbrk+0x16>
		heap_end = &end;
 8001d74:	4b0f      	ldr	r3, [pc, #60]	; (8001db4 <_sbrk+0x50>)
 8001d76:	4a10      	ldr	r2, [pc, #64]	; (8001db8 <_sbrk+0x54>)
 8001d78:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001d7a:	4b0e      	ldr	r3, [pc, #56]	; (8001db4 <_sbrk+0x50>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001d80:	4b0c      	ldr	r3, [pc, #48]	; (8001db4 <_sbrk+0x50>)
 8001d82:	681a      	ldr	r2, [r3, #0]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	4413      	add	r3, r2
 8001d88:	466a      	mov	r2, sp
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d907      	bls.n	8001d9e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001d8e:	f002 fc23 	bl	80045d8 <__errno>
 8001d92:	4602      	mov	r2, r0
 8001d94:	230c      	movs	r3, #12
 8001d96:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001d98:	f04f 33ff 	mov.w	r3, #4294967295
 8001d9c:	e006      	b.n	8001dac <_sbrk+0x48>
	}

	heap_end += incr;
 8001d9e:	4b05      	ldr	r3, [pc, #20]	; (8001db4 <_sbrk+0x50>)
 8001da0:	681a      	ldr	r2, [r3, #0]
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	4413      	add	r3, r2
 8001da6:	4a03      	ldr	r2, [pc, #12]	; (8001db4 <_sbrk+0x50>)
 8001da8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001daa:	68fb      	ldr	r3, [r7, #12]
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	3710      	adds	r7, #16
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	2000060c 	.word	0x2000060c
 8001db8:	200006d0 	.word	0x200006d0

08001dbc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001dc0:	bf00      	nop
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bc80      	pop	{r7}
 8001dc6:	4770      	bx	lr

08001dc8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001dc8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001dca:	e003      	b.n	8001dd4 <LoopCopyDataInit>

08001dcc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001dcc:	4b0b      	ldr	r3, [pc, #44]	; (8001dfc <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001dce:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001dd0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001dd2:	3104      	adds	r1, #4

08001dd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001dd4:	480a      	ldr	r0, [pc, #40]	; (8001e00 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001dd6:	4b0b      	ldr	r3, [pc, #44]	; (8001e04 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001dd8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001dda:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001ddc:	d3f6      	bcc.n	8001dcc <CopyDataInit>
  ldr r2, =_sbss
 8001dde:	4a0a      	ldr	r2, [pc, #40]	; (8001e08 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001de0:	e002      	b.n	8001de8 <LoopFillZerobss>

08001de2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001de2:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001de4:	f842 3b04 	str.w	r3, [r2], #4

08001de8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001de8:	4b08      	ldr	r3, [pc, #32]	; (8001e0c <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001dea:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001dec:	d3f9      	bcc.n	8001de2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001dee:	f7ff ffe5 	bl	8001dbc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001df2:	f002 fbf7 	bl	80045e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001df6:	f7ff fa13 	bl	8001220 <main>
  bx lr
 8001dfa:	4770      	bx	lr
  ldr r3, =_sidata
 8001dfc:	08009150 	.word	0x08009150
  ldr r0, =_sdata
 8001e00:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001e04:	200001e8 	.word	0x200001e8
  ldr r2, =_sbss
 8001e08:	200001e8 	.word	0x200001e8
  ldr r3, = _ebss
 8001e0c:	200006d0 	.word	0x200006d0

08001e10 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001e10:	e7fe      	b.n	8001e10 <ADC1_2_IRQHandler>
	...

08001e14 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e18:	4b08      	ldr	r3, [pc, #32]	; (8001e3c <HAL_Init+0x28>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a07      	ldr	r2, [pc, #28]	; (8001e3c <HAL_Init+0x28>)
 8001e1e:	f043 0310 	orr.w	r3, r3, #16
 8001e22:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e24:	2003      	movs	r0, #3
 8001e26:	f000 f929 	bl	800207c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e2a:	2000      	movs	r0, #0
 8001e2c:	f000 f808 	bl	8001e40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e30:	f7ff feaa 	bl	8001b88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e34:	2300      	movs	r3, #0
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	40022000 	.word	0x40022000

08001e40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b082      	sub	sp, #8
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e48:	4b12      	ldr	r3, [pc, #72]	; (8001e94 <HAL_InitTick+0x54>)
 8001e4a:	681a      	ldr	r2, [r3, #0]
 8001e4c:	4b12      	ldr	r3, [pc, #72]	; (8001e98 <HAL_InitTick+0x58>)
 8001e4e:	781b      	ldrb	r3, [r3, #0]
 8001e50:	4619      	mov	r1, r3
 8001e52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e56:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f000 f933 	bl	80020ca <HAL_SYSTICK_Config>
 8001e64:	4603      	mov	r3, r0
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d001      	beq.n	8001e6e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	e00e      	b.n	8001e8c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2b0f      	cmp	r3, #15
 8001e72:	d80a      	bhi.n	8001e8a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e74:	2200      	movs	r2, #0
 8001e76:	6879      	ldr	r1, [r7, #4]
 8001e78:	f04f 30ff 	mov.w	r0, #4294967295
 8001e7c:	f000 f909 	bl	8002092 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e80:	4a06      	ldr	r2, [pc, #24]	; (8001e9c <HAL_InitTick+0x5c>)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e86:	2300      	movs	r3, #0
 8001e88:	e000      	b.n	8001e8c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e8a:	2301      	movs	r3, #1
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	3708      	adds	r7, #8
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	2000000c 	.word	0x2000000c
 8001e98:	20000014 	.word	0x20000014
 8001e9c:	20000010 	.word	0x20000010

08001ea0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ea4:	4b05      	ldr	r3, [pc, #20]	; (8001ebc <HAL_IncTick+0x1c>)
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	461a      	mov	r2, r3
 8001eaa:	4b05      	ldr	r3, [pc, #20]	; (8001ec0 <HAL_IncTick+0x20>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	4413      	add	r3, r2
 8001eb0:	4a03      	ldr	r2, [pc, #12]	; (8001ec0 <HAL_IncTick+0x20>)
 8001eb2:	6013      	str	r3, [r2, #0]
}
 8001eb4:	bf00      	nop
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bc80      	pop	{r7}
 8001eba:	4770      	bx	lr
 8001ebc:	20000014 	.word	0x20000014
 8001ec0:	200006c8 	.word	0x200006c8

08001ec4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0
  return uwTick;
 8001ec8:	4b02      	ldr	r3, [pc, #8]	; (8001ed4 <HAL_GetTick+0x10>)
 8001eca:	681b      	ldr	r3, [r3, #0]
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bc80      	pop	{r7}
 8001ed2:	4770      	bx	lr
 8001ed4:	200006c8 	.word	0x200006c8

08001ed8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b084      	sub	sp, #16
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ee0:	f7ff fff0 	bl	8001ec4 <HAL_GetTick>
 8001ee4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ef0:	d005      	beq.n	8001efe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ef2:	4b09      	ldr	r3, [pc, #36]	; (8001f18 <HAL_Delay+0x40>)
 8001ef4:	781b      	ldrb	r3, [r3, #0]
 8001ef6:	461a      	mov	r2, r3
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	4413      	add	r3, r2
 8001efc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001efe:	bf00      	nop
 8001f00:	f7ff ffe0 	bl	8001ec4 <HAL_GetTick>
 8001f04:	4602      	mov	r2, r0
 8001f06:	68bb      	ldr	r3, [r7, #8]
 8001f08:	1ad3      	subs	r3, r2, r3
 8001f0a:	68fa      	ldr	r2, [r7, #12]
 8001f0c:	429a      	cmp	r2, r3
 8001f0e:	d8f7      	bhi.n	8001f00 <HAL_Delay+0x28>
  {
  }
}
 8001f10:	bf00      	nop
 8001f12:	3710      	adds	r7, #16
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	20000014 	.word	0x20000014

08001f1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b085      	sub	sp, #20
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	f003 0307 	and.w	r3, r3, #7
 8001f2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f2c:	4b0c      	ldr	r3, [pc, #48]	; (8001f60 <__NVIC_SetPriorityGrouping+0x44>)
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f32:	68ba      	ldr	r2, [r7, #8]
 8001f34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f38:	4013      	ands	r3, r2
 8001f3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f40:	68bb      	ldr	r3, [r7, #8]
 8001f42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f44:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001f48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f4e:	4a04      	ldr	r2, [pc, #16]	; (8001f60 <__NVIC_SetPriorityGrouping+0x44>)
 8001f50:	68bb      	ldr	r3, [r7, #8]
 8001f52:	60d3      	str	r3, [r2, #12]
}
 8001f54:	bf00      	nop
 8001f56:	3714      	adds	r7, #20
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bc80      	pop	{r7}
 8001f5c:	4770      	bx	lr
 8001f5e:	bf00      	nop
 8001f60:	e000ed00 	.word	0xe000ed00

08001f64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f64:	b480      	push	{r7}
 8001f66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f68:	4b04      	ldr	r3, [pc, #16]	; (8001f7c <__NVIC_GetPriorityGrouping+0x18>)
 8001f6a:	68db      	ldr	r3, [r3, #12]
 8001f6c:	0a1b      	lsrs	r3, r3, #8
 8001f6e:	f003 0307 	and.w	r3, r3, #7
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bc80      	pop	{r7}
 8001f78:	4770      	bx	lr
 8001f7a:	bf00      	nop
 8001f7c:	e000ed00 	.word	0xe000ed00

08001f80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b083      	sub	sp, #12
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	4603      	mov	r3, r0
 8001f88:	6039      	str	r1, [r7, #0]
 8001f8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	db0a      	blt.n	8001faa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	b2da      	uxtb	r2, r3
 8001f98:	490c      	ldr	r1, [pc, #48]	; (8001fcc <__NVIC_SetPriority+0x4c>)
 8001f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f9e:	0112      	lsls	r2, r2, #4
 8001fa0:	b2d2      	uxtb	r2, r2
 8001fa2:	440b      	add	r3, r1
 8001fa4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fa8:	e00a      	b.n	8001fc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	b2da      	uxtb	r2, r3
 8001fae:	4908      	ldr	r1, [pc, #32]	; (8001fd0 <__NVIC_SetPriority+0x50>)
 8001fb0:	79fb      	ldrb	r3, [r7, #7]
 8001fb2:	f003 030f 	and.w	r3, r3, #15
 8001fb6:	3b04      	subs	r3, #4
 8001fb8:	0112      	lsls	r2, r2, #4
 8001fba:	b2d2      	uxtb	r2, r2
 8001fbc:	440b      	add	r3, r1
 8001fbe:	761a      	strb	r2, [r3, #24]
}
 8001fc0:	bf00      	nop
 8001fc2:	370c      	adds	r7, #12
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bc80      	pop	{r7}
 8001fc8:	4770      	bx	lr
 8001fca:	bf00      	nop
 8001fcc:	e000e100 	.word	0xe000e100
 8001fd0:	e000ed00 	.word	0xe000ed00

08001fd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b089      	sub	sp, #36	; 0x24
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	60f8      	str	r0, [r7, #12]
 8001fdc:	60b9      	str	r1, [r7, #8]
 8001fde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	f003 0307 	and.w	r3, r3, #7
 8001fe6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fe8:	69fb      	ldr	r3, [r7, #28]
 8001fea:	f1c3 0307 	rsb	r3, r3, #7
 8001fee:	2b04      	cmp	r3, #4
 8001ff0:	bf28      	it	cs
 8001ff2:	2304      	movcs	r3, #4
 8001ff4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ff6:	69fb      	ldr	r3, [r7, #28]
 8001ff8:	3304      	adds	r3, #4
 8001ffa:	2b06      	cmp	r3, #6
 8001ffc:	d902      	bls.n	8002004 <NVIC_EncodePriority+0x30>
 8001ffe:	69fb      	ldr	r3, [r7, #28]
 8002000:	3b03      	subs	r3, #3
 8002002:	e000      	b.n	8002006 <NVIC_EncodePriority+0x32>
 8002004:	2300      	movs	r3, #0
 8002006:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002008:	f04f 32ff 	mov.w	r2, #4294967295
 800200c:	69bb      	ldr	r3, [r7, #24]
 800200e:	fa02 f303 	lsl.w	r3, r2, r3
 8002012:	43da      	mvns	r2, r3
 8002014:	68bb      	ldr	r3, [r7, #8]
 8002016:	401a      	ands	r2, r3
 8002018:	697b      	ldr	r3, [r7, #20]
 800201a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800201c:	f04f 31ff 	mov.w	r1, #4294967295
 8002020:	697b      	ldr	r3, [r7, #20]
 8002022:	fa01 f303 	lsl.w	r3, r1, r3
 8002026:	43d9      	mvns	r1, r3
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800202c:	4313      	orrs	r3, r2
         );
}
 800202e:	4618      	mov	r0, r3
 8002030:	3724      	adds	r7, #36	; 0x24
 8002032:	46bd      	mov	sp, r7
 8002034:	bc80      	pop	{r7}
 8002036:	4770      	bx	lr

08002038 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	3b01      	subs	r3, #1
 8002044:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002048:	d301      	bcc.n	800204e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800204a:	2301      	movs	r3, #1
 800204c:	e00f      	b.n	800206e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800204e:	4a0a      	ldr	r2, [pc, #40]	; (8002078 <SysTick_Config+0x40>)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	3b01      	subs	r3, #1
 8002054:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002056:	210f      	movs	r1, #15
 8002058:	f04f 30ff 	mov.w	r0, #4294967295
 800205c:	f7ff ff90 	bl	8001f80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002060:	4b05      	ldr	r3, [pc, #20]	; (8002078 <SysTick_Config+0x40>)
 8002062:	2200      	movs	r2, #0
 8002064:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002066:	4b04      	ldr	r3, [pc, #16]	; (8002078 <SysTick_Config+0x40>)
 8002068:	2207      	movs	r2, #7
 800206a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800206c:	2300      	movs	r3, #0
}
 800206e:	4618      	mov	r0, r3
 8002070:	3708      	adds	r7, #8
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	e000e010 	.word	0xe000e010

0800207c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002084:	6878      	ldr	r0, [r7, #4]
 8002086:	f7ff ff49 	bl	8001f1c <__NVIC_SetPriorityGrouping>
}
 800208a:	bf00      	nop
 800208c:	3708      	adds	r7, #8
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}

08002092 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002092:	b580      	push	{r7, lr}
 8002094:	b086      	sub	sp, #24
 8002096:	af00      	add	r7, sp, #0
 8002098:	4603      	mov	r3, r0
 800209a:	60b9      	str	r1, [r7, #8]
 800209c:	607a      	str	r2, [r7, #4]
 800209e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020a0:	2300      	movs	r3, #0
 80020a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020a4:	f7ff ff5e 	bl	8001f64 <__NVIC_GetPriorityGrouping>
 80020a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020aa:	687a      	ldr	r2, [r7, #4]
 80020ac:	68b9      	ldr	r1, [r7, #8]
 80020ae:	6978      	ldr	r0, [r7, #20]
 80020b0:	f7ff ff90 	bl	8001fd4 <NVIC_EncodePriority>
 80020b4:	4602      	mov	r2, r0
 80020b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020ba:	4611      	mov	r1, r2
 80020bc:	4618      	mov	r0, r3
 80020be:	f7ff ff5f 	bl	8001f80 <__NVIC_SetPriority>
}
 80020c2:	bf00      	nop
 80020c4:	3718      	adds	r7, #24
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}

080020ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020ca:	b580      	push	{r7, lr}
 80020cc:	b082      	sub	sp, #8
 80020ce:	af00      	add	r7, sp, #0
 80020d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020d2:	6878      	ldr	r0, [r7, #4]
 80020d4:	f7ff ffb0 	bl	8002038 <SysTick_Config>
 80020d8:	4603      	mov	r3, r0
}
 80020da:	4618      	mov	r0, r3
 80020dc:	3708      	adds	r7, #8
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
	...

080020e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b08b      	sub	sp, #44	; 0x2c
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
 80020ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80020ee:	2300      	movs	r3, #0
 80020f0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80020f2:	2300      	movs	r3, #0
 80020f4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020f6:	e127      	b.n	8002348 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80020f8:	2201      	movs	r2, #1
 80020fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002100:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	69fa      	ldr	r2, [r7, #28]
 8002108:	4013      	ands	r3, r2
 800210a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800210c:	69ba      	ldr	r2, [r7, #24]
 800210e:	69fb      	ldr	r3, [r7, #28]
 8002110:	429a      	cmp	r2, r3
 8002112:	f040 8116 	bne.w	8002342 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	2b12      	cmp	r3, #18
 800211c:	d034      	beq.n	8002188 <HAL_GPIO_Init+0xa4>
 800211e:	2b12      	cmp	r3, #18
 8002120:	d80d      	bhi.n	800213e <HAL_GPIO_Init+0x5a>
 8002122:	2b02      	cmp	r3, #2
 8002124:	d02b      	beq.n	800217e <HAL_GPIO_Init+0x9a>
 8002126:	2b02      	cmp	r3, #2
 8002128:	d804      	bhi.n	8002134 <HAL_GPIO_Init+0x50>
 800212a:	2b00      	cmp	r3, #0
 800212c:	d031      	beq.n	8002192 <HAL_GPIO_Init+0xae>
 800212e:	2b01      	cmp	r3, #1
 8002130:	d01c      	beq.n	800216c <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002132:	e048      	b.n	80021c6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002134:	2b03      	cmp	r3, #3
 8002136:	d043      	beq.n	80021c0 <HAL_GPIO_Init+0xdc>
 8002138:	2b11      	cmp	r3, #17
 800213a:	d01b      	beq.n	8002174 <HAL_GPIO_Init+0x90>
          break;
 800213c:	e043      	b.n	80021c6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800213e:	4a89      	ldr	r2, [pc, #548]	; (8002364 <HAL_GPIO_Init+0x280>)
 8002140:	4293      	cmp	r3, r2
 8002142:	d026      	beq.n	8002192 <HAL_GPIO_Init+0xae>
 8002144:	4a87      	ldr	r2, [pc, #540]	; (8002364 <HAL_GPIO_Init+0x280>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d806      	bhi.n	8002158 <HAL_GPIO_Init+0x74>
 800214a:	4a87      	ldr	r2, [pc, #540]	; (8002368 <HAL_GPIO_Init+0x284>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d020      	beq.n	8002192 <HAL_GPIO_Init+0xae>
 8002150:	4a86      	ldr	r2, [pc, #536]	; (800236c <HAL_GPIO_Init+0x288>)
 8002152:	4293      	cmp	r3, r2
 8002154:	d01d      	beq.n	8002192 <HAL_GPIO_Init+0xae>
          break;
 8002156:	e036      	b.n	80021c6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002158:	4a85      	ldr	r2, [pc, #532]	; (8002370 <HAL_GPIO_Init+0x28c>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d019      	beq.n	8002192 <HAL_GPIO_Init+0xae>
 800215e:	4a85      	ldr	r2, [pc, #532]	; (8002374 <HAL_GPIO_Init+0x290>)
 8002160:	4293      	cmp	r3, r2
 8002162:	d016      	beq.n	8002192 <HAL_GPIO_Init+0xae>
 8002164:	4a84      	ldr	r2, [pc, #528]	; (8002378 <HAL_GPIO_Init+0x294>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d013      	beq.n	8002192 <HAL_GPIO_Init+0xae>
          break;
 800216a:	e02c      	b.n	80021c6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	68db      	ldr	r3, [r3, #12]
 8002170:	623b      	str	r3, [r7, #32]
          break;
 8002172:	e028      	b.n	80021c6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	68db      	ldr	r3, [r3, #12]
 8002178:	3304      	adds	r3, #4
 800217a:	623b      	str	r3, [r7, #32]
          break;
 800217c:	e023      	b.n	80021c6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	68db      	ldr	r3, [r3, #12]
 8002182:	3308      	adds	r3, #8
 8002184:	623b      	str	r3, [r7, #32]
          break;
 8002186:	e01e      	b.n	80021c6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	68db      	ldr	r3, [r3, #12]
 800218c:	330c      	adds	r3, #12
 800218e:	623b      	str	r3, [r7, #32]
          break;
 8002190:	e019      	b.n	80021c6 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	689b      	ldr	r3, [r3, #8]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d102      	bne.n	80021a0 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800219a:	2304      	movs	r3, #4
 800219c:	623b      	str	r3, [r7, #32]
          break;
 800219e:	e012      	b.n	80021c6 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	2b01      	cmp	r3, #1
 80021a6:	d105      	bne.n	80021b4 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80021a8:	2308      	movs	r3, #8
 80021aa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	69fa      	ldr	r2, [r7, #28]
 80021b0:	611a      	str	r2, [r3, #16]
          break;
 80021b2:	e008      	b.n	80021c6 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80021b4:	2308      	movs	r3, #8
 80021b6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	69fa      	ldr	r2, [r7, #28]
 80021bc:	615a      	str	r2, [r3, #20]
          break;
 80021be:	e002      	b.n	80021c6 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80021c0:	2300      	movs	r3, #0
 80021c2:	623b      	str	r3, [r7, #32]
          break;
 80021c4:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80021c6:	69bb      	ldr	r3, [r7, #24]
 80021c8:	2bff      	cmp	r3, #255	; 0xff
 80021ca:	d801      	bhi.n	80021d0 <HAL_GPIO_Init+0xec>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	e001      	b.n	80021d4 <HAL_GPIO_Init+0xf0>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	3304      	adds	r3, #4
 80021d4:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80021d6:	69bb      	ldr	r3, [r7, #24]
 80021d8:	2bff      	cmp	r3, #255	; 0xff
 80021da:	d802      	bhi.n	80021e2 <HAL_GPIO_Init+0xfe>
 80021dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021de:	009b      	lsls	r3, r3, #2
 80021e0:	e002      	b.n	80021e8 <HAL_GPIO_Init+0x104>
 80021e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021e4:	3b08      	subs	r3, #8
 80021e6:	009b      	lsls	r3, r3, #2
 80021e8:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80021ea:	697b      	ldr	r3, [r7, #20]
 80021ec:	681a      	ldr	r2, [r3, #0]
 80021ee:	210f      	movs	r1, #15
 80021f0:	693b      	ldr	r3, [r7, #16]
 80021f2:	fa01 f303 	lsl.w	r3, r1, r3
 80021f6:	43db      	mvns	r3, r3
 80021f8:	401a      	ands	r2, r3
 80021fa:	6a39      	ldr	r1, [r7, #32]
 80021fc:	693b      	ldr	r3, [r7, #16]
 80021fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002202:	431a      	orrs	r2, r3
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	685b      	ldr	r3, [r3, #4]
 800220c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002210:	2b00      	cmp	r3, #0
 8002212:	f000 8096 	beq.w	8002342 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002216:	4b59      	ldr	r3, [pc, #356]	; (800237c <HAL_GPIO_Init+0x298>)
 8002218:	699b      	ldr	r3, [r3, #24]
 800221a:	4a58      	ldr	r2, [pc, #352]	; (800237c <HAL_GPIO_Init+0x298>)
 800221c:	f043 0301 	orr.w	r3, r3, #1
 8002220:	6193      	str	r3, [r2, #24]
 8002222:	4b56      	ldr	r3, [pc, #344]	; (800237c <HAL_GPIO_Init+0x298>)
 8002224:	699b      	ldr	r3, [r3, #24]
 8002226:	f003 0301 	and.w	r3, r3, #1
 800222a:	60bb      	str	r3, [r7, #8]
 800222c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800222e:	4a54      	ldr	r2, [pc, #336]	; (8002380 <HAL_GPIO_Init+0x29c>)
 8002230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002232:	089b      	lsrs	r3, r3, #2
 8002234:	3302      	adds	r3, #2
 8002236:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800223a:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800223c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800223e:	f003 0303 	and.w	r3, r3, #3
 8002242:	009b      	lsls	r3, r3, #2
 8002244:	220f      	movs	r2, #15
 8002246:	fa02 f303 	lsl.w	r3, r2, r3
 800224a:	43db      	mvns	r3, r3
 800224c:	68fa      	ldr	r2, [r7, #12]
 800224e:	4013      	ands	r3, r2
 8002250:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	4a4b      	ldr	r2, [pc, #300]	; (8002384 <HAL_GPIO_Init+0x2a0>)
 8002256:	4293      	cmp	r3, r2
 8002258:	d013      	beq.n	8002282 <HAL_GPIO_Init+0x19e>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	4a4a      	ldr	r2, [pc, #296]	; (8002388 <HAL_GPIO_Init+0x2a4>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d00d      	beq.n	800227e <HAL_GPIO_Init+0x19a>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	4a49      	ldr	r2, [pc, #292]	; (800238c <HAL_GPIO_Init+0x2a8>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d007      	beq.n	800227a <HAL_GPIO_Init+0x196>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	4a48      	ldr	r2, [pc, #288]	; (8002390 <HAL_GPIO_Init+0x2ac>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d101      	bne.n	8002276 <HAL_GPIO_Init+0x192>
 8002272:	2303      	movs	r3, #3
 8002274:	e006      	b.n	8002284 <HAL_GPIO_Init+0x1a0>
 8002276:	2304      	movs	r3, #4
 8002278:	e004      	b.n	8002284 <HAL_GPIO_Init+0x1a0>
 800227a:	2302      	movs	r3, #2
 800227c:	e002      	b.n	8002284 <HAL_GPIO_Init+0x1a0>
 800227e:	2301      	movs	r3, #1
 8002280:	e000      	b.n	8002284 <HAL_GPIO_Init+0x1a0>
 8002282:	2300      	movs	r3, #0
 8002284:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002286:	f002 0203 	and.w	r2, r2, #3
 800228a:	0092      	lsls	r2, r2, #2
 800228c:	4093      	lsls	r3, r2
 800228e:	68fa      	ldr	r2, [r7, #12]
 8002290:	4313      	orrs	r3, r2
 8002292:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002294:	493a      	ldr	r1, [pc, #232]	; (8002380 <HAL_GPIO_Init+0x29c>)
 8002296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002298:	089b      	lsrs	r3, r3, #2
 800229a:	3302      	adds	r3, #2
 800229c:	68fa      	ldr	r2, [r7, #12]
 800229e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d006      	beq.n	80022bc <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80022ae:	4b39      	ldr	r3, [pc, #228]	; (8002394 <HAL_GPIO_Init+0x2b0>)
 80022b0:	681a      	ldr	r2, [r3, #0]
 80022b2:	4938      	ldr	r1, [pc, #224]	; (8002394 <HAL_GPIO_Init+0x2b0>)
 80022b4:	69bb      	ldr	r3, [r7, #24]
 80022b6:	4313      	orrs	r3, r2
 80022b8:	600b      	str	r3, [r1, #0]
 80022ba:	e006      	b.n	80022ca <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80022bc:	4b35      	ldr	r3, [pc, #212]	; (8002394 <HAL_GPIO_Init+0x2b0>)
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	69bb      	ldr	r3, [r7, #24]
 80022c2:	43db      	mvns	r3, r3
 80022c4:	4933      	ldr	r1, [pc, #204]	; (8002394 <HAL_GPIO_Init+0x2b0>)
 80022c6:	4013      	ands	r3, r2
 80022c8:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d006      	beq.n	80022e4 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80022d6:	4b2f      	ldr	r3, [pc, #188]	; (8002394 <HAL_GPIO_Init+0x2b0>)
 80022d8:	685a      	ldr	r2, [r3, #4]
 80022da:	492e      	ldr	r1, [pc, #184]	; (8002394 <HAL_GPIO_Init+0x2b0>)
 80022dc:	69bb      	ldr	r3, [r7, #24]
 80022de:	4313      	orrs	r3, r2
 80022e0:	604b      	str	r3, [r1, #4]
 80022e2:	e006      	b.n	80022f2 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80022e4:	4b2b      	ldr	r3, [pc, #172]	; (8002394 <HAL_GPIO_Init+0x2b0>)
 80022e6:	685a      	ldr	r2, [r3, #4]
 80022e8:	69bb      	ldr	r3, [r7, #24]
 80022ea:	43db      	mvns	r3, r3
 80022ec:	4929      	ldr	r1, [pc, #164]	; (8002394 <HAL_GPIO_Init+0x2b0>)
 80022ee:	4013      	ands	r3, r2
 80022f0:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d006      	beq.n	800230c <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80022fe:	4b25      	ldr	r3, [pc, #148]	; (8002394 <HAL_GPIO_Init+0x2b0>)
 8002300:	689a      	ldr	r2, [r3, #8]
 8002302:	4924      	ldr	r1, [pc, #144]	; (8002394 <HAL_GPIO_Init+0x2b0>)
 8002304:	69bb      	ldr	r3, [r7, #24]
 8002306:	4313      	orrs	r3, r2
 8002308:	608b      	str	r3, [r1, #8]
 800230a:	e006      	b.n	800231a <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800230c:	4b21      	ldr	r3, [pc, #132]	; (8002394 <HAL_GPIO_Init+0x2b0>)
 800230e:	689a      	ldr	r2, [r3, #8]
 8002310:	69bb      	ldr	r3, [r7, #24]
 8002312:	43db      	mvns	r3, r3
 8002314:	491f      	ldr	r1, [pc, #124]	; (8002394 <HAL_GPIO_Init+0x2b0>)
 8002316:	4013      	ands	r3, r2
 8002318:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002322:	2b00      	cmp	r3, #0
 8002324:	d006      	beq.n	8002334 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002326:	4b1b      	ldr	r3, [pc, #108]	; (8002394 <HAL_GPIO_Init+0x2b0>)
 8002328:	68da      	ldr	r2, [r3, #12]
 800232a:	491a      	ldr	r1, [pc, #104]	; (8002394 <HAL_GPIO_Init+0x2b0>)
 800232c:	69bb      	ldr	r3, [r7, #24]
 800232e:	4313      	orrs	r3, r2
 8002330:	60cb      	str	r3, [r1, #12]
 8002332:	e006      	b.n	8002342 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002334:	4b17      	ldr	r3, [pc, #92]	; (8002394 <HAL_GPIO_Init+0x2b0>)
 8002336:	68da      	ldr	r2, [r3, #12]
 8002338:	69bb      	ldr	r3, [r7, #24]
 800233a:	43db      	mvns	r3, r3
 800233c:	4915      	ldr	r1, [pc, #84]	; (8002394 <HAL_GPIO_Init+0x2b0>)
 800233e:	4013      	ands	r3, r2
 8002340:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002344:	3301      	adds	r3, #1
 8002346:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800234e:	fa22 f303 	lsr.w	r3, r2, r3
 8002352:	2b00      	cmp	r3, #0
 8002354:	f47f aed0 	bne.w	80020f8 <HAL_GPIO_Init+0x14>
  }
}
 8002358:	bf00      	nop
 800235a:	372c      	adds	r7, #44	; 0x2c
 800235c:	46bd      	mov	sp, r7
 800235e:	bc80      	pop	{r7}
 8002360:	4770      	bx	lr
 8002362:	bf00      	nop
 8002364:	10210000 	.word	0x10210000
 8002368:	10110000 	.word	0x10110000
 800236c:	10120000 	.word	0x10120000
 8002370:	10310000 	.word	0x10310000
 8002374:	10320000 	.word	0x10320000
 8002378:	10220000 	.word	0x10220000
 800237c:	40021000 	.word	0x40021000
 8002380:	40010000 	.word	0x40010000
 8002384:	40010800 	.word	0x40010800
 8002388:	40010c00 	.word	0x40010c00
 800238c:	40011000 	.word	0x40011000
 8002390:	40011400 	.word	0x40011400
 8002394:	40010400 	.word	0x40010400

08002398 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002398:	b480      	push	{r7}
 800239a:	b085      	sub	sp, #20
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
 80023a0:	460b      	mov	r3, r1
 80023a2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	689a      	ldr	r2, [r3, #8]
 80023a8:	887b      	ldrh	r3, [r7, #2]
 80023aa:	4013      	ands	r3, r2
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d002      	beq.n	80023b6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80023b0:	2301      	movs	r3, #1
 80023b2:	73fb      	strb	r3, [r7, #15]
 80023b4:	e001      	b.n	80023ba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80023b6:	2300      	movs	r3, #0
 80023b8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80023ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80023bc:	4618      	mov	r0, r3
 80023be:	3714      	adds	r7, #20
 80023c0:	46bd      	mov	sp, r7
 80023c2:	bc80      	pop	{r7}
 80023c4:	4770      	bx	lr

080023c6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80023c6:	b480      	push	{r7}
 80023c8:	b083      	sub	sp, #12
 80023ca:	af00      	add	r7, sp, #0
 80023cc:	6078      	str	r0, [r7, #4]
 80023ce:	460b      	mov	r3, r1
 80023d0:	807b      	strh	r3, [r7, #2]
 80023d2:	4613      	mov	r3, r2
 80023d4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80023d6:	787b      	ldrb	r3, [r7, #1]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d003      	beq.n	80023e4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80023dc:	887a      	ldrh	r2, [r7, #2]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80023e2:	e003      	b.n	80023ec <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80023e4:	887b      	ldrh	r3, [r7, #2]
 80023e6:	041a      	lsls	r2, r3, #16
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	611a      	str	r2, [r3, #16]
}
 80023ec:	bf00      	nop
 80023ee:	370c      	adds	r7, #12
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bc80      	pop	{r7}
 80023f4:	4770      	bx	lr
	...

080023f8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b084      	sub	sp, #16
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2b00      	cmp	r3, #0
 8002404:	d101      	bne.n	800240a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	e11f      	b.n	800264a <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002410:	b2db      	uxtb	r3, r3
 8002412:	2b00      	cmp	r3, #0
 8002414:	d106      	bne.n	8002424 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2200      	movs	r2, #0
 800241a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800241e:	6878      	ldr	r0, [r7, #4]
 8002420:	f7ff fbe4 	bl	8001bec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2224      	movs	r2, #36	; 0x24
 8002428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f022 0201 	bic.w	r2, r2, #1
 800243a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800244a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	681a      	ldr	r2, [r3, #0]
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800245a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800245c:	f001 f91a 	bl	8003694 <HAL_RCC_GetPCLK1Freq>
 8002460:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	4a7b      	ldr	r2, [pc, #492]	; (8002654 <HAL_I2C_Init+0x25c>)
 8002468:	4293      	cmp	r3, r2
 800246a:	d807      	bhi.n	800247c <HAL_I2C_Init+0x84>
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	4a7a      	ldr	r2, [pc, #488]	; (8002658 <HAL_I2C_Init+0x260>)
 8002470:	4293      	cmp	r3, r2
 8002472:	bf94      	ite	ls
 8002474:	2301      	movls	r3, #1
 8002476:	2300      	movhi	r3, #0
 8002478:	b2db      	uxtb	r3, r3
 800247a:	e006      	b.n	800248a <HAL_I2C_Init+0x92>
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	4a77      	ldr	r2, [pc, #476]	; (800265c <HAL_I2C_Init+0x264>)
 8002480:	4293      	cmp	r3, r2
 8002482:	bf94      	ite	ls
 8002484:	2301      	movls	r3, #1
 8002486:	2300      	movhi	r3, #0
 8002488:	b2db      	uxtb	r3, r3
 800248a:	2b00      	cmp	r3, #0
 800248c:	d001      	beq.n	8002492 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	e0db      	b.n	800264a <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	4a72      	ldr	r2, [pc, #456]	; (8002660 <HAL_I2C_Init+0x268>)
 8002496:	fba2 2303 	umull	r2, r3, r2, r3
 800249a:	0c9b      	lsrs	r3, r3, #18
 800249c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	68ba      	ldr	r2, [r7, #8]
 80024ae:	430a      	orrs	r2, r1
 80024b0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	6a1b      	ldr	r3, [r3, #32]
 80024b8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	4a64      	ldr	r2, [pc, #400]	; (8002654 <HAL_I2C_Init+0x25c>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d802      	bhi.n	80024cc <HAL_I2C_Init+0xd4>
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	3301      	adds	r3, #1
 80024ca:	e009      	b.n	80024e0 <HAL_I2C_Init+0xe8>
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80024d2:	fb02 f303 	mul.w	r3, r2, r3
 80024d6:	4a63      	ldr	r2, [pc, #396]	; (8002664 <HAL_I2C_Init+0x26c>)
 80024d8:	fba2 2303 	umull	r2, r3, r2, r3
 80024dc:	099b      	lsrs	r3, r3, #6
 80024de:	3301      	adds	r3, #1
 80024e0:	687a      	ldr	r2, [r7, #4]
 80024e2:	6812      	ldr	r2, [r2, #0]
 80024e4:	430b      	orrs	r3, r1
 80024e6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	69db      	ldr	r3, [r3, #28]
 80024ee:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80024f2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	4956      	ldr	r1, [pc, #344]	; (8002654 <HAL_I2C_Init+0x25c>)
 80024fc:	428b      	cmp	r3, r1
 80024fe:	d80d      	bhi.n	800251c <HAL_I2C_Init+0x124>
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	1e59      	subs	r1, r3, #1
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	005b      	lsls	r3, r3, #1
 800250a:	fbb1 f3f3 	udiv	r3, r1, r3
 800250e:	3301      	adds	r3, #1
 8002510:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002514:	2b04      	cmp	r3, #4
 8002516:	bf38      	it	cc
 8002518:	2304      	movcc	r3, #4
 800251a:	e04f      	b.n	80025bc <HAL_I2C_Init+0x1c4>
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	689b      	ldr	r3, [r3, #8]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d111      	bne.n	8002548 <HAL_I2C_Init+0x150>
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	1e58      	subs	r0, r3, #1
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6859      	ldr	r1, [r3, #4]
 800252c:	460b      	mov	r3, r1
 800252e:	005b      	lsls	r3, r3, #1
 8002530:	440b      	add	r3, r1
 8002532:	fbb0 f3f3 	udiv	r3, r0, r3
 8002536:	3301      	adds	r3, #1
 8002538:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800253c:	2b00      	cmp	r3, #0
 800253e:	bf0c      	ite	eq
 8002540:	2301      	moveq	r3, #1
 8002542:	2300      	movne	r3, #0
 8002544:	b2db      	uxtb	r3, r3
 8002546:	e012      	b.n	800256e <HAL_I2C_Init+0x176>
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	1e58      	subs	r0, r3, #1
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6859      	ldr	r1, [r3, #4]
 8002550:	460b      	mov	r3, r1
 8002552:	009b      	lsls	r3, r3, #2
 8002554:	440b      	add	r3, r1
 8002556:	0099      	lsls	r1, r3, #2
 8002558:	440b      	add	r3, r1
 800255a:	fbb0 f3f3 	udiv	r3, r0, r3
 800255e:	3301      	adds	r3, #1
 8002560:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002564:	2b00      	cmp	r3, #0
 8002566:	bf0c      	ite	eq
 8002568:	2301      	moveq	r3, #1
 800256a:	2300      	movne	r3, #0
 800256c:	b2db      	uxtb	r3, r3
 800256e:	2b00      	cmp	r3, #0
 8002570:	d001      	beq.n	8002576 <HAL_I2C_Init+0x17e>
 8002572:	2301      	movs	r3, #1
 8002574:	e022      	b.n	80025bc <HAL_I2C_Init+0x1c4>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	689b      	ldr	r3, [r3, #8]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d10e      	bne.n	800259c <HAL_I2C_Init+0x1a4>
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	1e58      	subs	r0, r3, #1
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6859      	ldr	r1, [r3, #4]
 8002586:	460b      	mov	r3, r1
 8002588:	005b      	lsls	r3, r3, #1
 800258a:	440b      	add	r3, r1
 800258c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002590:	3301      	adds	r3, #1
 8002592:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002596:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800259a:	e00f      	b.n	80025bc <HAL_I2C_Init+0x1c4>
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	1e58      	subs	r0, r3, #1
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6859      	ldr	r1, [r3, #4]
 80025a4:	460b      	mov	r3, r1
 80025a6:	009b      	lsls	r3, r3, #2
 80025a8:	440b      	add	r3, r1
 80025aa:	0099      	lsls	r1, r3, #2
 80025ac:	440b      	add	r3, r1
 80025ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80025b2:	3301      	adds	r3, #1
 80025b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025b8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80025bc:	6879      	ldr	r1, [r7, #4]
 80025be:	6809      	ldr	r1, [r1, #0]
 80025c0:	4313      	orrs	r3, r2
 80025c2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	69da      	ldr	r2, [r3, #28]
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6a1b      	ldr	r3, [r3, #32]
 80025d6:	431a      	orrs	r2, r3
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	430a      	orrs	r2, r1
 80025de:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	689b      	ldr	r3, [r3, #8]
 80025e6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80025ea:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80025ee:	687a      	ldr	r2, [r7, #4]
 80025f0:	6911      	ldr	r1, [r2, #16]
 80025f2:	687a      	ldr	r2, [r7, #4]
 80025f4:	68d2      	ldr	r2, [r2, #12]
 80025f6:	4311      	orrs	r1, r2
 80025f8:	687a      	ldr	r2, [r7, #4]
 80025fa:	6812      	ldr	r2, [r2, #0]
 80025fc:	430b      	orrs	r3, r1
 80025fe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	68db      	ldr	r3, [r3, #12]
 8002606:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	695a      	ldr	r2, [r3, #20]
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	699b      	ldr	r3, [r3, #24]
 8002612:	431a      	orrs	r2, r3
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	430a      	orrs	r2, r1
 800261a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f042 0201 	orr.w	r2, r2, #1
 800262a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2200      	movs	r2, #0
 8002630:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2220      	movs	r2, #32
 8002636:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2200      	movs	r2, #0
 800263e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2200      	movs	r2, #0
 8002644:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002648:	2300      	movs	r3, #0
}
 800264a:	4618      	mov	r0, r3
 800264c:	3710      	adds	r7, #16
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop
 8002654:	000186a0 	.word	0x000186a0
 8002658:	001e847f 	.word	0x001e847f
 800265c:	003d08ff 	.word	0x003d08ff
 8002660:	431bde83 	.word	0x431bde83
 8002664:	10624dd3 	.word	0x10624dd3

08002668 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b088      	sub	sp, #32
 800266c:	af02      	add	r7, sp, #8
 800266e:	60f8      	str	r0, [r7, #12]
 8002670:	607a      	str	r2, [r7, #4]
 8002672:	461a      	mov	r2, r3
 8002674:	460b      	mov	r3, r1
 8002676:	817b      	strh	r3, [r7, #10]
 8002678:	4613      	mov	r3, r2
 800267a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800267c:	f7ff fc22 	bl	8001ec4 <HAL_GetTick>
 8002680:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002688:	b2db      	uxtb	r3, r3
 800268a:	2b20      	cmp	r3, #32
 800268c:	f040 80e0 	bne.w	8002850 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	9300      	str	r3, [sp, #0]
 8002694:	2319      	movs	r3, #25
 8002696:	2201      	movs	r2, #1
 8002698:	4970      	ldr	r1, [pc, #448]	; (800285c <HAL_I2C_Master_Transmit+0x1f4>)
 800269a:	68f8      	ldr	r0, [r7, #12]
 800269c:	f000 fa92 	bl	8002bc4 <I2C_WaitOnFlagUntilTimeout>
 80026a0:	4603      	mov	r3, r0
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d001      	beq.n	80026aa <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80026a6:	2302      	movs	r3, #2
 80026a8:	e0d3      	b.n	8002852 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026b0:	2b01      	cmp	r3, #1
 80026b2:	d101      	bne.n	80026b8 <HAL_I2C_Master_Transmit+0x50>
 80026b4:	2302      	movs	r3, #2
 80026b6:	e0cc      	b.n	8002852 <HAL_I2C_Master_Transmit+0x1ea>
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	2201      	movs	r2, #1
 80026bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f003 0301 	and.w	r3, r3, #1
 80026ca:	2b01      	cmp	r3, #1
 80026cc:	d007      	beq.n	80026de <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	681a      	ldr	r2, [r3, #0]
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f042 0201 	orr.w	r2, r2, #1
 80026dc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	681a      	ldr	r2, [r3, #0]
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80026ec:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	2221      	movs	r2, #33	; 0x21
 80026f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	2210      	movs	r2, #16
 80026fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	2200      	movs	r2, #0
 8002702:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	687a      	ldr	r2, [r7, #4]
 8002708:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	893a      	ldrh	r2, [r7, #8]
 800270e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002714:	b29a      	uxth	r2, r3
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	4a50      	ldr	r2, [pc, #320]	; (8002860 <HAL_I2C_Master_Transmit+0x1f8>)
 800271e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002720:	8979      	ldrh	r1, [r7, #10]
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	6a3a      	ldr	r2, [r7, #32]
 8002726:	68f8      	ldr	r0, [r7, #12]
 8002728:	f000 f9ca 	bl	8002ac0 <I2C_MasterRequestWrite>
 800272c:	4603      	mov	r3, r0
 800272e:	2b00      	cmp	r3, #0
 8002730:	d001      	beq.n	8002736 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002732:	2301      	movs	r3, #1
 8002734:	e08d      	b.n	8002852 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002736:	2300      	movs	r3, #0
 8002738:	613b      	str	r3, [r7, #16]
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	695b      	ldr	r3, [r3, #20]
 8002740:	613b      	str	r3, [r7, #16]
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	699b      	ldr	r3, [r3, #24]
 8002748:	613b      	str	r3, [r7, #16]
 800274a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800274c:	e066      	b.n	800281c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800274e:	697a      	ldr	r2, [r7, #20]
 8002750:	6a39      	ldr	r1, [r7, #32]
 8002752:	68f8      	ldr	r0, [r7, #12]
 8002754:	f000 fb0c 	bl	8002d70 <I2C_WaitOnTXEFlagUntilTimeout>
 8002758:	4603      	mov	r3, r0
 800275a:	2b00      	cmp	r3, #0
 800275c:	d00d      	beq.n	800277a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002762:	2b04      	cmp	r3, #4
 8002764:	d107      	bne.n	8002776 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002774:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002776:	2301      	movs	r3, #1
 8002778:	e06b      	b.n	8002852 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800277e:	781a      	ldrb	r2, [r3, #0]
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800278a:	1c5a      	adds	r2, r3, #1
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002794:	b29b      	uxth	r3, r3
 8002796:	3b01      	subs	r3, #1
 8002798:	b29a      	uxth	r2, r3
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027a2:	3b01      	subs	r3, #1
 80027a4:	b29a      	uxth	r2, r3
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	695b      	ldr	r3, [r3, #20]
 80027b0:	f003 0304 	and.w	r3, r3, #4
 80027b4:	2b04      	cmp	r3, #4
 80027b6:	d11b      	bne.n	80027f0 <HAL_I2C_Master_Transmit+0x188>
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d017      	beq.n	80027f0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027c4:	781a      	ldrb	r2, [r3, #0]
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027d0:	1c5a      	adds	r2, r3, #1
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027da:	b29b      	uxth	r3, r3
 80027dc:	3b01      	subs	r3, #1
 80027de:	b29a      	uxth	r2, r3
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027e8:	3b01      	subs	r3, #1
 80027ea:	b29a      	uxth	r2, r3
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027f0:	697a      	ldr	r2, [r7, #20]
 80027f2:	6a39      	ldr	r1, [r7, #32]
 80027f4:	68f8      	ldr	r0, [r7, #12]
 80027f6:	f000 fafc 	bl	8002df2 <I2C_WaitOnBTFFlagUntilTimeout>
 80027fa:	4603      	mov	r3, r0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d00d      	beq.n	800281c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002804:	2b04      	cmp	r3, #4
 8002806:	d107      	bne.n	8002818 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002816:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002818:	2301      	movs	r3, #1
 800281a:	e01a      	b.n	8002852 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002820:	2b00      	cmp	r3, #0
 8002822:	d194      	bne.n	800274e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	681a      	ldr	r2, [r3, #0]
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002832:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	2220      	movs	r2, #32
 8002838:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	2200      	movs	r2, #0
 8002840:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	2200      	movs	r2, #0
 8002848:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800284c:	2300      	movs	r3, #0
 800284e:	e000      	b.n	8002852 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002850:	2302      	movs	r3, #2
  }
}
 8002852:	4618      	mov	r0, r3
 8002854:	3718      	adds	r7, #24
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	00100002 	.word	0x00100002
 8002860:	ffff0000 	.word	0xffff0000

08002864 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b08a      	sub	sp, #40	; 0x28
 8002868:	af02      	add	r7, sp, #8
 800286a:	60f8      	str	r0, [r7, #12]
 800286c:	607a      	str	r2, [r7, #4]
 800286e:	603b      	str	r3, [r7, #0]
 8002870:	460b      	mov	r3, r1
 8002872:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002874:	f7ff fb26 	bl	8001ec4 <HAL_GetTick>
 8002878:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 800287a:	2301      	movs	r3, #1
 800287c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002884:	b2db      	uxtb	r3, r3
 8002886:	2b20      	cmp	r3, #32
 8002888:	f040 8111 	bne.w	8002aae <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800288c:	69fb      	ldr	r3, [r7, #28]
 800288e:	9300      	str	r3, [sp, #0]
 8002890:	2319      	movs	r3, #25
 8002892:	2201      	movs	r2, #1
 8002894:	4988      	ldr	r1, [pc, #544]	; (8002ab8 <HAL_I2C_IsDeviceReady+0x254>)
 8002896:	68f8      	ldr	r0, [r7, #12]
 8002898:	f000 f994 	bl	8002bc4 <I2C_WaitOnFlagUntilTimeout>
 800289c:	4603      	mov	r3, r0
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d001      	beq.n	80028a6 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80028a2:	2302      	movs	r3, #2
 80028a4:	e104      	b.n	8002ab0 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028ac:	2b01      	cmp	r3, #1
 80028ae:	d101      	bne.n	80028b4 <HAL_I2C_IsDeviceReady+0x50>
 80028b0:	2302      	movs	r3, #2
 80028b2:	e0fd      	b.n	8002ab0 <HAL_I2C_IsDeviceReady+0x24c>
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	2201      	movs	r2, #1
 80028b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f003 0301 	and.w	r3, r3, #1
 80028c6:	2b01      	cmp	r3, #1
 80028c8:	d007      	beq.n	80028da <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	681a      	ldr	r2, [r3, #0]
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f042 0201 	orr.w	r2, r2, #1
 80028d8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	681a      	ldr	r2, [r3, #0]
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80028e8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2224      	movs	r2, #36	; 0x24
 80028ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	2200      	movs	r2, #0
 80028f6:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	4a70      	ldr	r2, [pc, #448]	; (8002abc <HAL_I2C_IsDeviceReady+0x258>)
 80028fc:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800290c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800290e:	69fb      	ldr	r3, [r7, #28]
 8002910:	9300      	str	r3, [sp, #0]
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	2200      	movs	r2, #0
 8002916:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800291a:	68f8      	ldr	r0, [r7, #12]
 800291c:	f000 f952 	bl	8002bc4 <I2C_WaitOnFlagUntilTimeout>
 8002920:	4603      	mov	r3, r0
 8002922:	2b00      	cmp	r3, #0
 8002924:	d00d      	beq.n	8002942 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002930:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002934:	d103      	bne.n	800293e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	f44f 7200 	mov.w	r2, #512	; 0x200
 800293c:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800293e:	2303      	movs	r3, #3
 8002940:	e0b6      	b.n	8002ab0 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002942:	897b      	ldrh	r3, [r7, #10]
 8002944:	b2db      	uxtb	r3, r3
 8002946:	461a      	mov	r2, r3
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002950:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002952:	f7ff fab7 	bl	8001ec4 <HAL_GetTick>
 8002956:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	695b      	ldr	r3, [r3, #20]
 800295e:	f003 0302 	and.w	r3, r3, #2
 8002962:	2b02      	cmp	r3, #2
 8002964:	bf0c      	ite	eq
 8002966:	2301      	moveq	r3, #1
 8002968:	2300      	movne	r3, #0
 800296a:	b2db      	uxtb	r3, r3
 800296c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	695b      	ldr	r3, [r3, #20]
 8002974:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002978:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800297c:	bf0c      	ite	eq
 800297e:	2301      	moveq	r3, #1
 8002980:	2300      	movne	r3, #0
 8002982:	b2db      	uxtb	r3, r3
 8002984:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002986:	e025      	b.n	80029d4 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002988:	f7ff fa9c 	bl	8001ec4 <HAL_GetTick>
 800298c:	4602      	mov	r2, r0
 800298e:	69fb      	ldr	r3, [r7, #28]
 8002990:	1ad3      	subs	r3, r2, r3
 8002992:	683a      	ldr	r2, [r7, #0]
 8002994:	429a      	cmp	r2, r3
 8002996:	d302      	bcc.n	800299e <HAL_I2C_IsDeviceReady+0x13a>
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d103      	bne.n	80029a6 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	22a0      	movs	r2, #160	; 0xa0
 80029a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	695b      	ldr	r3, [r3, #20]
 80029ac:	f003 0302 	and.w	r3, r3, #2
 80029b0:	2b02      	cmp	r3, #2
 80029b2:	bf0c      	ite	eq
 80029b4:	2301      	moveq	r3, #1
 80029b6:	2300      	movne	r3, #0
 80029b8:	b2db      	uxtb	r3, r3
 80029ba:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	695b      	ldr	r3, [r3, #20]
 80029c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80029ca:	bf0c      	ite	eq
 80029cc:	2301      	moveq	r3, #1
 80029ce:	2300      	movne	r3, #0
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029da:	b2db      	uxtb	r3, r3
 80029dc:	2ba0      	cmp	r3, #160	; 0xa0
 80029de:	d005      	beq.n	80029ec <HAL_I2C_IsDeviceReady+0x188>
 80029e0:	7dfb      	ldrb	r3, [r7, #23]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d102      	bne.n	80029ec <HAL_I2C_IsDeviceReady+0x188>
 80029e6:	7dbb      	ldrb	r3, [r7, #22]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d0cd      	beq.n	8002988 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	2220      	movs	r2, #32
 80029f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	695b      	ldr	r3, [r3, #20]
 80029fa:	f003 0302 	and.w	r3, r3, #2
 80029fe:	2b02      	cmp	r3, #2
 8002a00:	d129      	bne.n	8002a56 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	681a      	ldr	r2, [r3, #0]
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a10:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a12:	2300      	movs	r3, #0
 8002a14:	613b      	str	r3, [r7, #16]
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	695b      	ldr	r3, [r3, #20]
 8002a1c:	613b      	str	r3, [r7, #16]
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	699b      	ldr	r3, [r3, #24]
 8002a24:	613b      	str	r3, [r7, #16]
 8002a26:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002a28:	69fb      	ldr	r3, [r7, #28]
 8002a2a:	9300      	str	r3, [sp, #0]
 8002a2c:	2319      	movs	r3, #25
 8002a2e:	2201      	movs	r2, #1
 8002a30:	4921      	ldr	r1, [pc, #132]	; (8002ab8 <HAL_I2C_IsDeviceReady+0x254>)
 8002a32:	68f8      	ldr	r0, [r7, #12]
 8002a34:	f000 f8c6 	bl	8002bc4 <I2C_WaitOnFlagUntilTimeout>
 8002a38:	4603      	mov	r3, r0
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d001      	beq.n	8002a42 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	e036      	b.n	8002ab0 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	2220      	movs	r2, #32
 8002a46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8002a52:	2300      	movs	r3, #0
 8002a54:	e02c      	b.n	8002ab0 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	681a      	ldr	r2, [r3, #0]
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a64:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002a6e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002a70:	69fb      	ldr	r3, [r7, #28]
 8002a72:	9300      	str	r3, [sp, #0]
 8002a74:	2319      	movs	r3, #25
 8002a76:	2201      	movs	r2, #1
 8002a78:	490f      	ldr	r1, [pc, #60]	; (8002ab8 <HAL_I2C_IsDeviceReady+0x254>)
 8002a7a:	68f8      	ldr	r0, [r7, #12]
 8002a7c:	f000 f8a2 	bl	8002bc4 <I2C_WaitOnFlagUntilTimeout>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d001      	beq.n	8002a8a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	e012      	b.n	8002ab0 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8002a8a:	69bb      	ldr	r3, [r7, #24]
 8002a8c:	3301      	adds	r3, #1
 8002a8e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002a90:	69ba      	ldr	r2, [r7, #24]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	429a      	cmp	r2, r3
 8002a96:	f4ff af32 	bcc.w	80028fe <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	2220      	movs	r2, #32
 8002a9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002aaa:	2301      	movs	r3, #1
 8002aac:	e000      	b.n	8002ab0 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8002aae:	2302      	movs	r3, #2
  }
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	3720      	adds	r7, #32
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}
 8002ab8:	00100002 	.word	0x00100002
 8002abc:	ffff0000 	.word	0xffff0000

08002ac0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b088      	sub	sp, #32
 8002ac4:	af02      	add	r7, sp, #8
 8002ac6:	60f8      	str	r0, [r7, #12]
 8002ac8:	607a      	str	r2, [r7, #4]
 8002aca:	603b      	str	r3, [r7, #0]
 8002acc:	460b      	mov	r3, r1
 8002ace:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ad4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	2b08      	cmp	r3, #8
 8002ada:	d006      	beq.n	8002aea <I2C_MasterRequestWrite+0x2a>
 8002adc:	697b      	ldr	r3, [r7, #20]
 8002ade:	2b01      	cmp	r3, #1
 8002ae0:	d003      	beq.n	8002aea <I2C_MasterRequestWrite+0x2a>
 8002ae2:	697b      	ldr	r3, [r7, #20]
 8002ae4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002ae8:	d108      	bne.n	8002afc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	681a      	ldr	r2, [r3, #0]
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002af8:	601a      	str	r2, [r3, #0]
 8002afa:	e00b      	b.n	8002b14 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b00:	2b12      	cmp	r3, #18
 8002b02:	d107      	bne.n	8002b14 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002b12:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	9300      	str	r3, [sp, #0]
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002b20:	68f8      	ldr	r0, [r7, #12]
 8002b22:	f000 f84f 	bl	8002bc4 <I2C_WaitOnFlagUntilTimeout>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d00d      	beq.n	8002b48 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b36:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b3a:	d103      	bne.n	8002b44 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b42:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002b44:	2303      	movs	r3, #3
 8002b46:	e035      	b.n	8002bb4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	691b      	ldr	r3, [r3, #16]
 8002b4c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002b50:	d108      	bne.n	8002b64 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002b52:	897b      	ldrh	r3, [r7, #10]
 8002b54:	b2db      	uxtb	r3, r3
 8002b56:	461a      	mov	r2, r3
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002b60:	611a      	str	r2, [r3, #16]
 8002b62:	e01b      	b.n	8002b9c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002b64:	897b      	ldrh	r3, [r7, #10]
 8002b66:	11db      	asrs	r3, r3, #7
 8002b68:	b2db      	uxtb	r3, r3
 8002b6a:	f003 0306 	and.w	r3, r3, #6
 8002b6e:	b2db      	uxtb	r3, r3
 8002b70:	f063 030f 	orn	r3, r3, #15
 8002b74:	b2da      	uxtb	r2, r3
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	687a      	ldr	r2, [r7, #4]
 8002b80:	490e      	ldr	r1, [pc, #56]	; (8002bbc <I2C_MasterRequestWrite+0xfc>)
 8002b82:	68f8      	ldr	r0, [r7, #12]
 8002b84:	f000 f875 	bl	8002c72 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d001      	beq.n	8002b92 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e010      	b.n	8002bb4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002b92:	897b      	ldrh	r3, [r7, #10]
 8002b94:	b2da      	uxtb	r2, r3
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	687a      	ldr	r2, [r7, #4]
 8002ba0:	4907      	ldr	r1, [pc, #28]	; (8002bc0 <I2C_MasterRequestWrite+0x100>)
 8002ba2:	68f8      	ldr	r0, [r7, #12]
 8002ba4:	f000 f865 	bl	8002c72 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d001      	beq.n	8002bb2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e000      	b.n	8002bb4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002bb2:	2300      	movs	r3, #0
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	3718      	adds	r7, #24
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}
 8002bbc:	00010008 	.word	0x00010008
 8002bc0:	00010002 	.word	0x00010002

08002bc4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b084      	sub	sp, #16
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	60f8      	str	r0, [r7, #12]
 8002bcc:	60b9      	str	r1, [r7, #8]
 8002bce:	603b      	str	r3, [r7, #0]
 8002bd0:	4613      	mov	r3, r2
 8002bd2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002bd4:	e025      	b.n	8002c22 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bdc:	d021      	beq.n	8002c22 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bde:	f7ff f971 	bl	8001ec4 <HAL_GetTick>
 8002be2:	4602      	mov	r2, r0
 8002be4:	69bb      	ldr	r3, [r7, #24]
 8002be6:	1ad3      	subs	r3, r2, r3
 8002be8:	683a      	ldr	r2, [r7, #0]
 8002bea:	429a      	cmp	r2, r3
 8002bec:	d302      	bcc.n	8002bf4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d116      	bne.n	8002c22 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	2220      	movs	r2, #32
 8002bfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	2200      	movs	r2, #0
 8002c06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c0e:	f043 0220 	orr.w	r2, r3, #32
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e023      	b.n	8002c6a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002c22:	68bb      	ldr	r3, [r7, #8]
 8002c24:	0c1b      	lsrs	r3, r3, #16
 8002c26:	b2db      	uxtb	r3, r3
 8002c28:	2b01      	cmp	r3, #1
 8002c2a:	d10d      	bne.n	8002c48 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	695b      	ldr	r3, [r3, #20]
 8002c32:	43da      	mvns	r2, r3
 8002c34:	68bb      	ldr	r3, [r7, #8]
 8002c36:	4013      	ands	r3, r2
 8002c38:	b29b      	uxth	r3, r3
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	bf0c      	ite	eq
 8002c3e:	2301      	moveq	r3, #1
 8002c40:	2300      	movne	r3, #0
 8002c42:	b2db      	uxtb	r3, r3
 8002c44:	461a      	mov	r2, r3
 8002c46:	e00c      	b.n	8002c62 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	699b      	ldr	r3, [r3, #24]
 8002c4e:	43da      	mvns	r2, r3
 8002c50:	68bb      	ldr	r3, [r7, #8]
 8002c52:	4013      	ands	r3, r2
 8002c54:	b29b      	uxth	r3, r3
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	bf0c      	ite	eq
 8002c5a:	2301      	moveq	r3, #1
 8002c5c:	2300      	movne	r3, #0
 8002c5e:	b2db      	uxtb	r3, r3
 8002c60:	461a      	mov	r2, r3
 8002c62:	79fb      	ldrb	r3, [r7, #7]
 8002c64:	429a      	cmp	r2, r3
 8002c66:	d0b6      	beq.n	8002bd6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002c68:	2300      	movs	r3, #0
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	3710      	adds	r7, #16
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}

08002c72 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002c72:	b580      	push	{r7, lr}
 8002c74:	b084      	sub	sp, #16
 8002c76:	af00      	add	r7, sp, #0
 8002c78:	60f8      	str	r0, [r7, #12]
 8002c7a:	60b9      	str	r1, [r7, #8]
 8002c7c:	607a      	str	r2, [r7, #4]
 8002c7e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002c80:	e051      	b.n	8002d26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	695b      	ldr	r3, [r3, #20]
 8002c88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c90:	d123      	bne.n	8002cda <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	681a      	ldr	r2, [r3, #0]
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ca0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002caa:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	2220      	movs	r2, #32
 8002cb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc6:	f043 0204 	orr.w	r2, r3, #4
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e046      	b.n	8002d68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ce0:	d021      	beq.n	8002d26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ce2:	f7ff f8ef 	bl	8001ec4 <HAL_GetTick>
 8002ce6:	4602      	mov	r2, r0
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	1ad3      	subs	r3, r2, r3
 8002cec:	687a      	ldr	r2, [r7, #4]
 8002cee:	429a      	cmp	r2, r3
 8002cf0:	d302      	bcc.n	8002cf8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d116      	bne.n	8002d26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	2220      	movs	r2, #32
 8002d02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d12:	f043 0220 	orr.w	r2, r3, #32
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002d22:	2301      	movs	r3, #1
 8002d24:	e020      	b.n	8002d68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	0c1b      	lsrs	r3, r3, #16
 8002d2a:	b2db      	uxtb	r3, r3
 8002d2c:	2b01      	cmp	r3, #1
 8002d2e:	d10c      	bne.n	8002d4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	695b      	ldr	r3, [r3, #20]
 8002d36:	43da      	mvns	r2, r3
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	4013      	ands	r3, r2
 8002d3c:	b29b      	uxth	r3, r3
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	bf14      	ite	ne
 8002d42:	2301      	movne	r3, #1
 8002d44:	2300      	moveq	r3, #0
 8002d46:	b2db      	uxtb	r3, r3
 8002d48:	e00b      	b.n	8002d62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	699b      	ldr	r3, [r3, #24]
 8002d50:	43da      	mvns	r2, r3
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	4013      	ands	r3, r2
 8002d56:	b29b      	uxth	r3, r3
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	bf14      	ite	ne
 8002d5c:	2301      	movne	r3, #1
 8002d5e:	2300      	moveq	r3, #0
 8002d60:	b2db      	uxtb	r3, r3
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d18d      	bne.n	8002c82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002d66:	2300      	movs	r3, #0
}
 8002d68:	4618      	mov	r0, r3
 8002d6a:	3710      	adds	r7, #16
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bd80      	pop	{r7, pc}

08002d70 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b084      	sub	sp, #16
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	60f8      	str	r0, [r7, #12]
 8002d78:	60b9      	str	r1, [r7, #8]
 8002d7a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d7c:	e02d      	b.n	8002dda <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002d7e:	68f8      	ldr	r0, [r7, #12]
 8002d80:	f000 f878 	bl	8002e74 <I2C_IsAcknowledgeFailed>
 8002d84:	4603      	mov	r3, r0
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d001      	beq.n	8002d8e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e02d      	b.n	8002dea <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d94:	d021      	beq.n	8002dda <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d96:	f7ff f895 	bl	8001ec4 <HAL_GetTick>
 8002d9a:	4602      	mov	r2, r0
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	1ad3      	subs	r3, r2, r3
 8002da0:	68ba      	ldr	r2, [r7, #8]
 8002da2:	429a      	cmp	r2, r3
 8002da4:	d302      	bcc.n	8002dac <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d116      	bne.n	8002dda <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	2200      	movs	r2, #0
 8002db0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	2220      	movs	r2, #32
 8002db6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc6:	f043 0220 	orr.w	r2, r3, #32
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e007      	b.n	8002dea <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	695b      	ldr	r3, [r3, #20]
 8002de0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002de4:	2b80      	cmp	r3, #128	; 0x80
 8002de6:	d1ca      	bne.n	8002d7e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002de8:	2300      	movs	r3, #0
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3710      	adds	r7, #16
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}

08002df2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002df2:	b580      	push	{r7, lr}
 8002df4:	b084      	sub	sp, #16
 8002df6:	af00      	add	r7, sp, #0
 8002df8:	60f8      	str	r0, [r7, #12]
 8002dfa:	60b9      	str	r1, [r7, #8]
 8002dfc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002dfe:	e02d      	b.n	8002e5c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002e00:	68f8      	ldr	r0, [r7, #12]
 8002e02:	f000 f837 	bl	8002e74 <I2C_IsAcknowledgeFailed>
 8002e06:	4603      	mov	r3, r0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d001      	beq.n	8002e10 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e02d      	b.n	8002e6c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e10:	68bb      	ldr	r3, [r7, #8]
 8002e12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e16:	d021      	beq.n	8002e5c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e18:	f7ff f854 	bl	8001ec4 <HAL_GetTick>
 8002e1c:	4602      	mov	r2, r0
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	1ad3      	subs	r3, r2, r3
 8002e22:	68ba      	ldr	r2, [r7, #8]
 8002e24:	429a      	cmp	r2, r3
 8002e26:	d302      	bcc.n	8002e2e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d116      	bne.n	8002e5c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	2200      	movs	r2, #0
 8002e32:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	2220      	movs	r2, #32
 8002e38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e48:	f043 0220 	orr.w	r2, r3, #32
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	2200      	movs	r2, #0
 8002e54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e007      	b.n	8002e6c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	695b      	ldr	r3, [r3, #20]
 8002e62:	f003 0304 	and.w	r3, r3, #4
 8002e66:	2b04      	cmp	r3, #4
 8002e68:	d1ca      	bne.n	8002e00 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002e6a:	2300      	movs	r3, #0
}
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	3710      	adds	r7, #16
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bd80      	pop	{r7, pc}

08002e74 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b083      	sub	sp, #12
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	695b      	ldr	r3, [r3, #20]
 8002e82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e8a:	d11b      	bne.n	8002ec4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002e94:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2220      	movs	r2, #32
 8002ea0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb0:	f043 0204 	orr.w	r2, r3, #4
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	e000      	b.n	8002ec6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002ec4:	2300      	movs	r3, #0
}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	370c      	adds	r7, #12
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bc80      	pop	{r7}
 8002ece:	4770      	bx	lr

08002ed0 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8002ed4:	4b03      	ldr	r3, [pc, #12]	; (8002ee4 <HAL_PWR_EnableBkUpAccess+0x14>)
 8002ed6:	2201      	movs	r2, #1
 8002ed8:	601a      	str	r2, [r3, #0]
}
 8002eda:	bf00      	nop
 8002edc:	46bd      	mov	sp, r7
 8002ede:	bc80      	pop	{r7}
 8002ee0:	4770      	bx	lr
 8002ee2:	bf00      	nop
 8002ee4:	420e0020 	.word	0x420e0020

08002ee8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b086      	sub	sp, #24
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d101      	bne.n	8002efa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	e26c      	b.n	80033d4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f003 0301 	and.w	r3, r3, #1
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	f000 8087 	beq.w	8003016 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f08:	4b92      	ldr	r3, [pc, #584]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f003 030c 	and.w	r3, r3, #12
 8002f10:	2b04      	cmp	r3, #4
 8002f12:	d00c      	beq.n	8002f2e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002f14:	4b8f      	ldr	r3, [pc, #572]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	f003 030c 	and.w	r3, r3, #12
 8002f1c:	2b08      	cmp	r3, #8
 8002f1e:	d112      	bne.n	8002f46 <HAL_RCC_OscConfig+0x5e>
 8002f20:	4b8c      	ldr	r3, [pc, #560]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f2c:	d10b      	bne.n	8002f46 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f2e:	4b89      	ldr	r3, [pc, #548]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d06c      	beq.n	8003014 <HAL_RCC_OscConfig+0x12c>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d168      	bne.n	8003014 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
 8002f44:	e246      	b.n	80033d4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f4e:	d106      	bne.n	8002f5e <HAL_RCC_OscConfig+0x76>
 8002f50:	4b80      	ldr	r3, [pc, #512]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a7f      	ldr	r2, [pc, #508]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f56:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f5a:	6013      	str	r3, [r2, #0]
 8002f5c:	e02e      	b.n	8002fbc <HAL_RCC_OscConfig+0xd4>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d10c      	bne.n	8002f80 <HAL_RCC_OscConfig+0x98>
 8002f66:	4b7b      	ldr	r3, [pc, #492]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a7a      	ldr	r2, [pc, #488]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f6c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f70:	6013      	str	r3, [r2, #0]
 8002f72:	4b78      	ldr	r3, [pc, #480]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a77      	ldr	r2, [pc, #476]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f78:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f7c:	6013      	str	r3, [r2, #0]
 8002f7e:	e01d      	b.n	8002fbc <HAL_RCC_OscConfig+0xd4>
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f88:	d10c      	bne.n	8002fa4 <HAL_RCC_OscConfig+0xbc>
 8002f8a:	4b72      	ldr	r3, [pc, #456]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a71      	ldr	r2, [pc, #452]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f90:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f94:	6013      	str	r3, [r2, #0]
 8002f96:	4b6f      	ldr	r3, [pc, #444]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a6e      	ldr	r2, [pc, #440]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fa0:	6013      	str	r3, [r2, #0]
 8002fa2:	e00b      	b.n	8002fbc <HAL_RCC_OscConfig+0xd4>
 8002fa4:	4b6b      	ldr	r3, [pc, #428]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a6a      	ldr	r2, [pc, #424]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002faa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002fae:	6013      	str	r3, [r2, #0]
 8002fb0:	4b68      	ldr	r3, [pc, #416]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a67      	ldr	r2, [pc, #412]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002fb6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002fba:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d013      	beq.n	8002fec <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fc4:	f7fe ff7e 	bl	8001ec4 <HAL_GetTick>
 8002fc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fca:	e008      	b.n	8002fde <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fcc:	f7fe ff7a 	bl	8001ec4 <HAL_GetTick>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	1ad3      	subs	r3, r2, r3
 8002fd6:	2b64      	cmp	r3, #100	; 0x64
 8002fd8:	d901      	bls.n	8002fde <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002fda:	2303      	movs	r3, #3
 8002fdc:	e1fa      	b.n	80033d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fde:	4b5d      	ldr	r3, [pc, #372]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d0f0      	beq.n	8002fcc <HAL_RCC_OscConfig+0xe4>
 8002fea:	e014      	b.n	8003016 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fec:	f7fe ff6a 	bl	8001ec4 <HAL_GetTick>
 8002ff0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ff2:	e008      	b.n	8003006 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ff4:	f7fe ff66 	bl	8001ec4 <HAL_GetTick>
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	1ad3      	subs	r3, r2, r3
 8002ffe:	2b64      	cmp	r3, #100	; 0x64
 8003000:	d901      	bls.n	8003006 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003002:	2303      	movs	r3, #3
 8003004:	e1e6      	b.n	80033d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003006:	4b53      	ldr	r3, [pc, #332]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800300e:	2b00      	cmp	r3, #0
 8003010:	d1f0      	bne.n	8002ff4 <HAL_RCC_OscConfig+0x10c>
 8003012:	e000      	b.n	8003016 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003014:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f003 0302 	and.w	r3, r3, #2
 800301e:	2b00      	cmp	r3, #0
 8003020:	d063      	beq.n	80030ea <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003022:	4b4c      	ldr	r3, [pc, #304]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	f003 030c 	and.w	r3, r3, #12
 800302a:	2b00      	cmp	r3, #0
 800302c:	d00b      	beq.n	8003046 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800302e:	4b49      	ldr	r3, [pc, #292]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	f003 030c 	and.w	r3, r3, #12
 8003036:	2b08      	cmp	r3, #8
 8003038:	d11c      	bne.n	8003074 <HAL_RCC_OscConfig+0x18c>
 800303a:	4b46      	ldr	r3, [pc, #280]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003042:	2b00      	cmp	r3, #0
 8003044:	d116      	bne.n	8003074 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003046:	4b43      	ldr	r3, [pc, #268]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 0302 	and.w	r3, r3, #2
 800304e:	2b00      	cmp	r3, #0
 8003050:	d005      	beq.n	800305e <HAL_RCC_OscConfig+0x176>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	691b      	ldr	r3, [r3, #16]
 8003056:	2b01      	cmp	r3, #1
 8003058:	d001      	beq.n	800305e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	e1ba      	b.n	80033d4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800305e:	4b3d      	ldr	r3, [pc, #244]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	695b      	ldr	r3, [r3, #20]
 800306a:	00db      	lsls	r3, r3, #3
 800306c:	4939      	ldr	r1, [pc, #228]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 800306e:	4313      	orrs	r3, r2
 8003070:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003072:	e03a      	b.n	80030ea <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	691b      	ldr	r3, [r3, #16]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d020      	beq.n	80030be <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800307c:	4b36      	ldr	r3, [pc, #216]	; (8003158 <HAL_RCC_OscConfig+0x270>)
 800307e:	2201      	movs	r2, #1
 8003080:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003082:	f7fe ff1f 	bl	8001ec4 <HAL_GetTick>
 8003086:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003088:	e008      	b.n	800309c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800308a:	f7fe ff1b 	bl	8001ec4 <HAL_GetTick>
 800308e:	4602      	mov	r2, r0
 8003090:	693b      	ldr	r3, [r7, #16]
 8003092:	1ad3      	subs	r3, r2, r3
 8003094:	2b02      	cmp	r3, #2
 8003096:	d901      	bls.n	800309c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003098:	2303      	movs	r3, #3
 800309a:	e19b      	b.n	80033d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800309c:	4b2d      	ldr	r3, [pc, #180]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f003 0302 	and.w	r3, r3, #2
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d0f0      	beq.n	800308a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030a8:	4b2a      	ldr	r3, [pc, #168]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	695b      	ldr	r3, [r3, #20]
 80030b4:	00db      	lsls	r3, r3, #3
 80030b6:	4927      	ldr	r1, [pc, #156]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 80030b8:	4313      	orrs	r3, r2
 80030ba:	600b      	str	r3, [r1, #0]
 80030bc:	e015      	b.n	80030ea <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030be:	4b26      	ldr	r3, [pc, #152]	; (8003158 <HAL_RCC_OscConfig+0x270>)
 80030c0:	2200      	movs	r2, #0
 80030c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030c4:	f7fe fefe 	bl	8001ec4 <HAL_GetTick>
 80030c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030ca:	e008      	b.n	80030de <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030cc:	f7fe fefa 	bl	8001ec4 <HAL_GetTick>
 80030d0:	4602      	mov	r2, r0
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	1ad3      	subs	r3, r2, r3
 80030d6:	2b02      	cmp	r3, #2
 80030d8:	d901      	bls.n	80030de <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80030da:	2303      	movs	r3, #3
 80030dc:	e17a      	b.n	80033d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030de:	4b1d      	ldr	r3, [pc, #116]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f003 0302 	and.w	r3, r3, #2
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d1f0      	bne.n	80030cc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f003 0308 	and.w	r3, r3, #8
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d03a      	beq.n	800316c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	699b      	ldr	r3, [r3, #24]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d019      	beq.n	8003132 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030fe:	4b17      	ldr	r3, [pc, #92]	; (800315c <HAL_RCC_OscConfig+0x274>)
 8003100:	2201      	movs	r2, #1
 8003102:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003104:	f7fe fede 	bl	8001ec4 <HAL_GetTick>
 8003108:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800310a:	e008      	b.n	800311e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800310c:	f7fe feda 	bl	8001ec4 <HAL_GetTick>
 8003110:	4602      	mov	r2, r0
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	2b02      	cmp	r3, #2
 8003118:	d901      	bls.n	800311e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800311a:	2303      	movs	r3, #3
 800311c:	e15a      	b.n	80033d4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800311e:	4b0d      	ldr	r3, [pc, #52]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8003120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003122:	f003 0302 	and.w	r3, r3, #2
 8003126:	2b00      	cmp	r3, #0
 8003128:	d0f0      	beq.n	800310c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800312a:	2001      	movs	r0, #1
 800312c:	f000 fada 	bl	80036e4 <RCC_Delay>
 8003130:	e01c      	b.n	800316c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003132:	4b0a      	ldr	r3, [pc, #40]	; (800315c <HAL_RCC_OscConfig+0x274>)
 8003134:	2200      	movs	r2, #0
 8003136:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003138:	f7fe fec4 	bl	8001ec4 <HAL_GetTick>
 800313c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800313e:	e00f      	b.n	8003160 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003140:	f7fe fec0 	bl	8001ec4 <HAL_GetTick>
 8003144:	4602      	mov	r2, r0
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	1ad3      	subs	r3, r2, r3
 800314a:	2b02      	cmp	r3, #2
 800314c:	d908      	bls.n	8003160 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800314e:	2303      	movs	r3, #3
 8003150:	e140      	b.n	80033d4 <HAL_RCC_OscConfig+0x4ec>
 8003152:	bf00      	nop
 8003154:	40021000 	.word	0x40021000
 8003158:	42420000 	.word	0x42420000
 800315c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003160:	4b9e      	ldr	r3, [pc, #632]	; (80033dc <HAL_RCC_OscConfig+0x4f4>)
 8003162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003164:	f003 0302 	and.w	r3, r3, #2
 8003168:	2b00      	cmp	r3, #0
 800316a:	d1e9      	bne.n	8003140 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f003 0304 	and.w	r3, r3, #4
 8003174:	2b00      	cmp	r3, #0
 8003176:	f000 80a6 	beq.w	80032c6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800317a:	2300      	movs	r3, #0
 800317c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800317e:	4b97      	ldr	r3, [pc, #604]	; (80033dc <HAL_RCC_OscConfig+0x4f4>)
 8003180:	69db      	ldr	r3, [r3, #28]
 8003182:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003186:	2b00      	cmp	r3, #0
 8003188:	d10d      	bne.n	80031a6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800318a:	4b94      	ldr	r3, [pc, #592]	; (80033dc <HAL_RCC_OscConfig+0x4f4>)
 800318c:	69db      	ldr	r3, [r3, #28]
 800318e:	4a93      	ldr	r2, [pc, #588]	; (80033dc <HAL_RCC_OscConfig+0x4f4>)
 8003190:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003194:	61d3      	str	r3, [r2, #28]
 8003196:	4b91      	ldr	r3, [pc, #580]	; (80033dc <HAL_RCC_OscConfig+0x4f4>)
 8003198:	69db      	ldr	r3, [r3, #28]
 800319a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800319e:	60bb      	str	r3, [r7, #8]
 80031a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031a2:	2301      	movs	r3, #1
 80031a4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031a6:	4b8e      	ldr	r3, [pc, #568]	; (80033e0 <HAL_RCC_OscConfig+0x4f8>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d118      	bne.n	80031e4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031b2:	4b8b      	ldr	r3, [pc, #556]	; (80033e0 <HAL_RCC_OscConfig+0x4f8>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a8a      	ldr	r2, [pc, #552]	; (80033e0 <HAL_RCC_OscConfig+0x4f8>)
 80031b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031be:	f7fe fe81 	bl	8001ec4 <HAL_GetTick>
 80031c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031c4:	e008      	b.n	80031d8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031c6:	f7fe fe7d 	bl	8001ec4 <HAL_GetTick>
 80031ca:	4602      	mov	r2, r0
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	1ad3      	subs	r3, r2, r3
 80031d0:	2b64      	cmp	r3, #100	; 0x64
 80031d2:	d901      	bls.n	80031d8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80031d4:	2303      	movs	r3, #3
 80031d6:	e0fd      	b.n	80033d4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031d8:	4b81      	ldr	r3, [pc, #516]	; (80033e0 <HAL_RCC_OscConfig+0x4f8>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d0f0      	beq.n	80031c6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	68db      	ldr	r3, [r3, #12]
 80031e8:	2b01      	cmp	r3, #1
 80031ea:	d106      	bne.n	80031fa <HAL_RCC_OscConfig+0x312>
 80031ec:	4b7b      	ldr	r3, [pc, #492]	; (80033dc <HAL_RCC_OscConfig+0x4f4>)
 80031ee:	6a1b      	ldr	r3, [r3, #32]
 80031f0:	4a7a      	ldr	r2, [pc, #488]	; (80033dc <HAL_RCC_OscConfig+0x4f4>)
 80031f2:	f043 0301 	orr.w	r3, r3, #1
 80031f6:	6213      	str	r3, [r2, #32]
 80031f8:	e02d      	b.n	8003256 <HAL_RCC_OscConfig+0x36e>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	68db      	ldr	r3, [r3, #12]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d10c      	bne.n	800321c <HAL_RCC_OscConfig+0x334>
 8003202:	4b76      	ldr	r3, [pc, #472]	; (80033dc <HAL_RCC_OscConfig+0x4f4>)
 8003204:	6a1b      	ldr	r3, [r3, #32]
 8003206:	4a75      	ldr	r2, [pc, #468]	; (80033dc <HAL_RCC_OscConfig+0x4f4>)
 8003208:	f023 0301 	bic.w	r3, r3, #1
 800320c:	6213      	str	r3, [r2, #32]
 800320e:	4b73      	ldr	r3, [pc, #460]	; (80033dc <HAL_RCC_OscConfig+0x4f4>)
 8003210:	6a1b      	ldr	r3, [r3, #32]
 8003212:	4a72      	ldr	r2, [pc, #456]	; (80033dc <HAL_RCC_OscConfig+0x4f4>)
 8003214:	f023 0304 	bic.w	r3, r3, #4
 8003218:	6213      	str	r3, [r2, #32]
 800321a:	e01c      	b.n	8003256 <HAL_RCC_OscConfig+0x36e>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	68db      	ldr	r3, [r3, #12]
 8003220:	2b05      	cmp	r3, #5
 8003222:	d10c      	bne.n	800323e <HAL_RCC_OscConfig+0x356>
 8003224:	4b6d      	ldr	r3, [pc, #436]	; (80033dc <HAL_RCC_OscConfig+0x4f4>)
 8003226:	6a1b      	ldr	r3, [r3, #32]
 8003228:	4a6c      	ldr	r2, [pc, #432]	; (80033dc <HAL_RCC_OscConfig+0x4f4>)
 800322a:	f043 0304 	orr.w	r3, r3, #4
 800322e:	6213      	str	r3, [r2, #32]
 8003230:	4b6a      	ldr	r3, [pc, #424]	; (80033dc <HAL_RCC_OscConfig+0x4f4>)
 8003232:	6a1b      	ldr	r3, [r3, #32]
 8003234:	4a69      	ldr	r2, [pc, #420]	; (80033dc <HAL_RCC_OscConfig+0x4f4>)
 8003236:	f043 0301 	orr.w	r3, r3, #1
 800323a:	6213      	str	r3, [r2, #32]
 800323c:	e00b      	b.n	8003256 <HAL_RCC_OscConfig+0x36e>
 800323e:	4b67      	ldr	r3, [pc, #412]	; (80033dc <HAL_RCC_OscConfig+0x4f4>)
 8003240:	6a1b      	ldr	r3, [r3, #32]
 8003242:	4a66      	ldr	r2, [pc, #408]	; (80033dc <HAL_RCC_OscConfig+0x4f4>)
 8003244:	f023 0301 	bic.w	r3, r3, #1
 8003248:	6213      	str	r3, [r2, #32]
 800324a:	4b64      	ldr	r3, [pc, #400]	; (80033dc <HAL_RCC_OscConfig+0x4f4>)
 800324c:	6a1b      	ldr	r3, [r3, #32]
 800324e:	4a63      	ldr	r2, [pc, #396]	; (80033dc <HAL_RCC_OscConfig+0x4f4>)
 8003250:	f023 0304 	bic.w	r3, r3, #4
 8003254:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	68db      	ldr	r3, [r3, #12]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d015      	beq.n	800328a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800325e:	f7fe fe31 	bl	8001ec4 <HAL_GetTick>
 8003262:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003264:	e00a      	b.n	800327c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003266:	f7fe fe2d 	bl	8001ec4 <HAL_GetTick>
 800326a:	4602      	mov	r2, r0
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	1ad3      	subs	r3, r2, r3
 8003270:	f241 3288 	movw	r2, #5000	; 0x1388
 8003274:	4293      	cmp	r3, r2
 8003276:	d901      	bls.n	800327c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003278:	2303      	movs	r3, #3
 800327a:	e0ab      	b.n	80033d4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800327c:	4b57      	ldr	r3, [pc, #348]	; (80033dc <HAL_RCC_OscConfig+0x4f4>)
 800327e:	6a1b      	ldr	r3, [r3, #32]
 8003280:	f003 0302 	and.w	r3, r3, #2
 8003284:	2b00      	cmp	r3, #0
 8003286:	d0ee      	beq.n	8003266 <HAL_RCC_OscConfig+0x37e>
 8003288:	e014      	b.n	80032b4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800328a:	f7fe fe1b 	bl	8001ec4 <HAL_GetTick>
 800328e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003290:	e00a      	b.n	80032a8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003292:	f7fe fe17 	bl	8001ec4 <HAL_GetTick>
 8003296:	4602      	mov	r2, r0
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	1ad3      	subs	r3, r2, r3
 800329c:	f241 3288 	movw	r2, #5000	; 0x1388
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d901      	bls.n	80032a8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80032a4:	2303      	movs	r3, #3
 80032a6:	e095      	b.n	80033d4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032a8:	4b4c      	ldr	r3, [pc, #304]	; (80033dc <HAL_RCC_OscConfig+0x4f4>)
 80032aa:	6a1b      	ldr	r3, [r3, #32]
 80032ac:	f003 0302 	and.w	r3, r3, #2
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d1ee      	bne.n	8003292 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80032b4:	7dfb      	ldrb	r3, [r7, #23]
 80032b6:	2b01      	cmp	r3, #1
 80032b8:	d105      	bne.n	80032c6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032ba:	4b48      	ldr	r3, [pc, #288]	; (80033dc <HAL_RCC_OscConfig+0x4f4>)
 80032bc:	69db      	ldr	r3, [r3, #28]
 80032be:	4a47      	ldr	r2, [pc, #284]	; (80033dc <HAL_RCC_OscConfig+0x4f4>)
 80032c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032c4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	69db      	ldr	r3, [r3, #28]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	f000 8081 	beq.w	80033d2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032d0:	4b42      	ldr	r3, [pc, #264]	; (80033dc <HAL_RCC_OscConfig+0x4f4>)
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	f003 030c 	and.w	r3, r3, #12
 80032d8:	2b08      	cmp	r3, #8
 80032da:	d061      	beq.n	80033a0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	69db      	ldr	r3, [r3, #28]
 80032e0:	2b02      	cmp	r3, #2
 80032e2:	d146      	bne.n	8003372 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032e4:	4b3f      	ldr	r3, [pc, #252]	; (80033e4 <HAL_RCC_OscConfig+0x4fc>)
 80032e6:	2200      	movs	r2, #0
 80032e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032ea:	f7fe fdeb 	bl	8001ec4 <HAL_GetTick>
 80032ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032f0:	e008      	b.n	8003304 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032f2:	f7fe fde7 	bl	8001ec4 <HAL_GetTick>
 80032f6:	4602      	mov	r2, r0
 80032f8:	693b      	ldr	r3, [r7, #16]
 80032fa:	1ad3      	subs	r3, r2, r3
 80032fc:	2b02      	cmp	r3, #2
 80032fe:	d901      	bls.n	8003304 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003300:	2303      	movs	r3, #3
 8003302:	e067      	b.n	80033d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003304:	4b35      	ldr	r3, [pc, #212]	; (80033dc <HAL_RCC_OscConfig+0x4f4>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800330c:	2b00      	cmp	r3, #0
 800330e:	d1f0      	bne.n	80032f2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6a1b      	ldr	r3, [r3, #32]
 8003314:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003318:	d108      	bne.n	800332c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800331a:	4b30      	ldr	r3, [pc, #192]	; (80033dc <HAL_RCC_OscConfig+0x4f4>)
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	689b      	ldr	r3, [r3, #8]
 8003326:	492d      	ldr	r1, [pc, #180]	; (80033dc <HAL_RCC_OscConfig+0x4f4>)
 8003328:	4313      	orrs	r3, r2
 800332a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800332c:	4b2b      	ldr	r3, [pc, #172]	; (80033dc <HAL_RCC_OscConfig+0x4f4>)
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6a19      	ldr	r1, [r3, #32]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800333c:	430b      	orrs	r3, r1
 800333e:	4927      	ldr	r1, [pc, #156]	; (80033dc <HAL_RCC_OscConfig+0x4f4>)
 8003340:	4313      	orrs	r3, r2
 8003342:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003344:	4b27      	ldr	r3, [pc, #156]	; (80033e4 <HAL_RCC_OscConfig+0x4fc>)
 8003346:	2201      	movs	r2, #1
 8003348:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800334a:	f7fe fdbb 	bl	8001ec4 <HAL_GetTick>
 800334e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003350:	e008      	b.n	8003364 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003352:	f7fe fdb7 	bl	8001ec4 <HAL_GetTick>
 8003356:	4602      	mov	r2, r0
 8003358:	693b      	ldr	r3, [r7, #16]
 800335a:	1ad3      	subs	r3, r2, r3
 800335c:	2b02      	cmp	r3, #2
 800335e:	d901      	bls.n	8003364 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003360:	2303      	movs	r3, #3
 8003362:	e037      	b.n	80033d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003364:	4b1d      	ldr	r3, [pc, #116]	; (80033dc <HAL_RCC_OscConfig+0x4f4>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800336c:	2b00      	cmp	r3, #0
 800336e:	d0f0      	beq.n	8003352 <HAL_RCC_OscConfig+0x46a>
 8003370:	e02f      	b.n	80033d2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003372:	4b1c      	ldr	r3, [pc, #112]	; (80033e4 <HAL_RCC_OscConfig+0x4fc>)
 8003374:	2200      	movs	r2, #0
 8003376:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003378:	f7fe fda4 	bl	8001ec4 <HAL_GetTick>
 800337c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800337e:	e008      	b.n	8003392 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003380:	f7fe fda0 	bl	8001ec4 <HAL_GetTick>
 8003384:	4602      	mov	r2, r0
 8003386:	693b      	ldr	r3, [r7, #16]
 8003388:	1ad3      	subs	r3, r2, r3
 800338a:	2b02      	cmp	r3, #2
 800338c:	d901      	bls.n	8003392 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800338e:	2303      	movs	r3, #3
 8003390:	e020      	b.n	80033d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003392:	4b12      	ldr	r3, [pc, #72]	; (80033dc <HAL_RCC_OscConfig+0x4f4>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800339a:	2b00      	cmp	r3, #0
 800339c:	d1f0      	bne.n	8003380 <HAL_RCC_OscConfig+0x498>
 800339e:	e018      	b.n	80033d2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	69db      	ldr	r3, [r3, #28]
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	d101      	bne.n	80033ac <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80033a8:	2301      	movs	r3, #1
 80033aa:	e013      	b.n	80033d4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80033ac:	4b0b      	ldr	r3, [pc, #44]	; (80033dc <HAL_RCC_OscConfig+0x4f4>)
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6a1b      	ldr	r3, [r3, #32]
 80033bc:	429a      	cmp	r2, r3
 80033be:	d106      	bne.n	80033ce <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033ca:	429a      	cmp	r2, r3
 80033cc:	d001      	beq.n	80033d2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80033ce:	2301      	movs	r3, #1
 80033d0:	e000      	b.n	80033d4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80033d2:	2300      	movs	r3, #0
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	3718      	adds	r7, #24
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}
 80033dc:	40021000 	.word	0x40021000
 80033e0:	40007000 	.word	0x40007000
 80033e4:	42420060 	.word	0x42420060

080033e8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b084      	sub	sp, #16
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
 80033f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d101      	bne.n	80033fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033f8:	2301      	movs	r3, #1
 80033fa:	e0d0      	b.n	800359e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80033fc:	4b6a      	ldr	r3, [pc, #424]	; (80035a8 <HAL_RCC_ClockConfig+0x1c0>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f003 0307 	and.w	r3, r3, #7
 8003404:	683a      	ldr	r2, [r7, #0]
 8003406:	429a      	cmp	r2, r3
 8003408:	d910      	bls.n	800342c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800340a:	4b67      	ldr	r3, [pc, #412]	; (80035a8 <HAL_RCC_ClockConfig+0x1c0>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f023 0207 	bic.w	r2, r3, #7
 8003412:	4965      	ldr	r1, [pc, #404]	; (80035a8 <HAL_RCC_ClockConfig+0x1c0>)
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	4313      	orrs	r3, r2
 8003418:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800341a:	4b63      	ldr	r3, [pc, #396]	; (80035a8 <HAL_RCC_ClockConfig+0x1c0>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f003 0307 	and.w	r3, r3, #7
 8003422:	683a      	ldr	r2, [r7, #0]
 8003424:	429a      	cmp	r2, r3
 8003426:	d001      	beq.n	800342c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	e0b8      	b.n	800359e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f003 0302 	and.w	r3, r3, #2
 8003434:	2b00      	cmp	r3, #0
 8003436:	d020      	beq.n	800347a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f003 0304 	and.w	r3, r3, #4
 8003440:	2b00      	cmp	r3, #0
 8003442:	d005      	beq.n	8003450 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003444:	4b59      	ldr	r3, [pc, #356]	; (80035ac <HAL_RCC_ClockConfig+0x1c4>)
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	4a58      	ldr	r2, [pc, #352]	; (80035ac <HAL_RCC_ClockConfig+0x1c4>)
 800344a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800344e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f003 0308 	and.w	r3, r3, #8
 8003458:	2b00      	cmp	r3, #0
 800345a:	d005      	beq.n	8003468 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800345c:	4b53      	ldr	r3, [pc, #332]	; (80035ac <HAL_RCC_ClockConfig+0x1c4>)
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	4a52      	ldr	r2, [pc, #328]	; (80035ac <HAL_RCC_ClockConfig+0x1c4>)
 8003462:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003466:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003468:	4b50      	ldr	r3, [pc, #320]	; (80035ac <HAL_RCC_ClockConfig+0x1c4>)
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	689b      	ldr	r3, [r3, #8]
 8003474:	494d      	ldr	r1, [pc, #308]	; (80035ac <HAL_RCC_ClockConfig+0x1c4>)
 8003476:	4313      	orrs	r3, r2
 8003478:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f003 0301 	and.w	r3, r3, #1
 8003482:	2b00      	cmp	r3, #0
 8003484:	d040      	beq.n	8003508 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	2b01      	cmp	r3, #1
 800348c:	d107      	bne.n	800349e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800348e:	4b47      	ldr	r3, [pc, #284]	; (80035ac <HAL_RCC_ClockConfig+0x1c4>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003496:	2b00      	cmp	r3, #0
 8003498:	d115      	bne.n	80034c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	e07f      	b.n	800359e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	2b02      	cmp	r3, #2
 80034a4:	d107      	bne.n	80034b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034a6:	4b41      	ldr	r3, [pc, #260]	; (80035ac <HAL_RCC_ClockConfig+0x1c4>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d109      	bne.n	80034c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	e073      	b.n	800359e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034b6:	4b3d      	ldr	r3, [pc, #244]	; (80035ac <HAL_RCC_ClockConfig+0x1c4>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f003 0302 	and.w	r3, r3, #2
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d101      	bne.n	80034c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034c2:	2301      	movs	r3, #1
 80034c4:	e06b      	b.n	800359e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034c6:	4b39      	ldr	r3, [pc, #228]	; (80035ac <HAL_RCC_ClockConfig+0x1c4>)
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	f023 0203 	bic.w	r2, r3, #3
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	4936      	ldr	r1, [pc, #216]	; (80035ac <HAL_RCC_ClockConfig+0x1c4>)
 80034d4:	4313      	orrs	r3, r2
 80034d6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034d8:	f7fe fcf4 	bl	8001ec4 <HAL_GetTick>
 80034dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034de:	e00a      	b.n	80034f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034e0:	f7fe fcf0 	bl	8001ec4 <HAL_GetTick>
 80034e4:	4602      	mov	r2, r0
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	1ad3      	subs	r3, r2, r3
 80034ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d901      	bls.n	80034f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80034f2:	2303      	movs	r3, #3
 80034f4:	e053      	b.n	800359e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034f6:	4b2d      	ldr	r3, [pc, #180]	; (80035ac <HAL_RCC_ClockConfig+0x1c4>)
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	f003 020c 	and.w	r2, r3, #12
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	009b      	lsls	r3, r3, #2
 8003504:	429a      	cmp	r2, r3
 8003506:	d1eb      	bne.n	80034e0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003508:	4b27      	ldr	r3, [pc, #156]	; (80035a8 <HAL_RCC_ClockConfig+0x1c0>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f003 0307 	and.w	r3, r3, #7
 8003510:	683a      	ldr	r2, [r7, #0]
 8003512:	429a      	cmp	r2, r3
 8003514:	d210      	bcs.n	8003538 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003516:	4b24      	ldr	r3, [pc, #144]	; (80035a8 <HAL_RCC_ClockConfig+0x1c0>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f023 0207 	bic.w	r2, r3, #7
 800351e:	4922      	ldr	r1, [pc, #136]	; (80035a8 <HAL_RCC_ClockConfig+0x1c0>)
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	4313      	orrs	r3, r2
 8003524:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003526:	4b20      	ldr	r3, [pc, #128]	; (80035a8 <HAL_RCC_ClockConfig+0x1c0>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f003 0307 	and.w	r3, r3, #7
 800352e:	683a      	ldr	r2, [r7, #0]
 8003530:	429a      	cmp	r2, r3
 8003532:	d001      	beq.n	8003538 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003534:	2301      	movs	r3, #1
 8003536:	e032      	b.n	800359e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f003 0304 	and.w	r3, r3, #4
 8003540:	2b00      	cmp	r3, #0
 8003542:	d008      	beq.n	8003556 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003544:	4b19      	ldr	r3, [pc, #100]	; (80035ac <HAL_RCC_ClockConfig+0x1c4>)
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	68db      	ldr	r3, [r3, #12]
 8003550:	4916      	ldr	r1, [pc, #88]	; (80035ac <HAL_RCC_ClockConfig+0x1c4>)
 8003552:	4313      	orrs	r3, r2
 8003554:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f003 0308 	and.w	r3, r3, #8
 800355e:	2b00      	cmp	r3, #0
 8003560:	d009      	beq.n	8003576 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003562:	4b12      	ldr	r3, [pc, #72]	; (80035ac <HAL_RCC_ClockConfig+0x1c4>)
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	691b      	ldr	r3, [r3, #16]
 800356e:	00db      	lsls	r3, r3, #3
 8003570:	490e      	ldr	r1, [pc, #56]	; (80035ac <HAL_RCC_ClockConfig+0x1c4>)
 8003572:	4313      	orrs	r3, r2
 8003574:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003576:	f000 f821 	bl	80035bc <HAL_RCC_GetSysClockFreq>
 800357a:	4601      	mov	r1, r0
 800357c:	4b0b      	ldr	r3, [pc, #44]	; (80035ac <HAL_RCC_ClockConfig+0x1c4>)
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	091b      	lsrs	r3, r3, #4
 8003582:	f003 030f 	and.w	r3, r3, #15
 8003586:	4a0a      	ldr	r2, [pc, #40]	; (80035b0 <HAL_RCC_ClockConfig+0x1c8>)
 8003588:	5cd3      	ldrb	r3, [r2, r3]
 800358a:	fa21 f303 	lsr.w	r3, r1, r3
 800358e:	4a09      	ldr	r2, [pc, #36]	; (80035b4 <HAL_RCC_ClockConfig+0x1cc>)
 8003590:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003592:	4b09      	ldr	r3, [pc, #36]	; (80035b8 <HAL_RCC_ClockConfig+0x1d0>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4618      	mov	r0, r3
 8003598:	f7fe fc52 	bl	8001e40 <HAL_InitTick>

  return HAL_OK;
 800359c:	2300      	movs	r3, #0
}
 800359e:	4618      	mov	r0, r3
 80035a0:	3710      	adds	r7, #16
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}
 80035a6:	bf00      	nop
 80035a8:	40022000 	.word	0x40022000
 80035ac:	40021000 	.word	0x40021000
 80035b0:	08008e78 	.word	0x08008e78
 80035b4:	2000000c 	.word	0x2000000c
 80035b8:	20000010 	.word	0x20000010

080035bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035bc:	b490      	push	{r4, r7}
 80035be:	b08a      	sub	sp, #40	; 0x28
 80035c0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80035c2:	4b2a      	ldr	r3, [pc, #168]	; (800366c <HAL_RCC_GetSysClockFreq+0xb0>)
 80035c4:	1d3c      	adds	r4, r7, #4
 80035c6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80035c8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80035cc:	4b28      	ldr	r3, [pc, #160]	; (8003670 <HAL_RCC_GetSysClockFreq+0xb4>)
 80035ce:	881b      	ldrh	r3, [r3, #0]
 80035d0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80035d2:	2300      	movs	r3, #0
 80035d4:	61fb      	str	r3, [r7, #28]
 80035d6:	2300      	movs	r3, #0
 80035d8:	61bb      	str	r3, [r7, #24]
 80035da:	2300      	movs	r3, #0
 80035dc:	627b      	str	r3, [r7, #36]	; 0x24
 80035de:	2300      	movs	r3, #0
 80035e0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80035e2:	2300      	movs	r3, #0
 80035e4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80035e6:	4b23      	ldr	r3, [pc, #140]	; (8003674 <HAL_RCC_GetSysClockFreq+0xb8>)
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80035ec:	69fb      	ldr	r3, [r7, #28]
 80035ee:	f003 030c 	and.w	r3, r3, #12
 80035f2:	2b04      	cmp	r3, #4
 80035f4:	d002      	beq.n	80035fc <HAL_RCC_GetSysClockFreq+0x40>
 80035f6:	2b08      	cmp	r3, #8
 80035f8:	d003      	beq.n	8003602 <HAL_RCC_GetSysClockFreq+0x46>
 80035fa:	e02d      	b.n	8003658 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80035fc:	4b1e      	ldr	r3, [pc, #120]	; (8003678 <HAL_RCC_GetSysClockFreq+0xbc>)
 80035fe:	623b      	str	r3, [r7, #32]
      break;
 8003600:	e02d      	b.n	800365e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003602:	69fb      	ldr	r3, [r7, #28]
 8003604:	0c9b      	lsrs	r3, r3, #18
 8003606:	f003 030f 	and.w	r3, r3, #15
 800360a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800360e:	4413      	add	r3, r2
 8003610:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003614:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003616:	69fb      	ldr	r3, [r7, #28]
 8003618:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800361c:	2b00      	cmp	r3, #0
 800361e:	d013      	beq.n	8003648 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003620:	4b14      	ldr	r3, [pc, #80]	; (8003674 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	0c5b      	lsrs	r3, r3, #17
 8003626:	f003 0301 	and.w	r3, r3, #1
 800362a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800362e:	4413      	add	r3, r2
 8003630:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003634:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003636:	697b      	ldr	r3, [r7, #20]
 8003638:	4a0f      	ldr	r2, [pc, #60]	; (8003678 <HAL_RCC_GetSysClockFreq+0xbc>)
 800363a:	fb02 f203 	mul.w	r2, r2, r3
 800363e:	69bb      	ldr	r3, [r7, #24]
 8003640:	fbb2 f3f3 	udiv	r3, r2, r3
 8003644:	627b      	str	r3, [r7, #36]	; 0x24
 8003646:	e004      	b.n	8003652 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	4a0c      	ldr	r2, [pc, #48]	; (800367c <HAL_RCC_GetSysClockFreq+0xc0>)
 800364c:	fb02 f303 	mul.w	r3, r2, r3
 8003650:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003654:	623b      	str	r3, [r7, #32]
      break;
 8003656:	e002      	b.n	800365e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003658:	4b07      	ldr	r3, [pc, #28]	; (8003678 <HAL_RCC_GetSysClockFreq+0xbc>)
 800365a:	623b      	str	r3, [r7, #32]
      break;
 800365c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800365e:	6a3b      	ldr	r3, [r7, #32]
}
 8003660:	4618      	mov	r0, r3
 8003662:	3728      	adds	r7, #40	; 0x28
 8003664:	46bd      	mov	sp, r7
 8003666:	bc90      	pop	{r4, r7}
 8003668:	4770      	bx	lr
 800366a:	bf00      	nop
 800366c:	080080f4 	.word	0x080080f4
 8003670:	08008104 	.word	0x08008104
 8003674:	40021000 	.word	0x40021000
 8003678:	007a1200 	.word	0x007a1200
 800367c:	003d0900 	.word	0x003d0900

08003680 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003680:	b480      	push	{r7}
 8003682:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003684:	4b02      	ldr	r3, [pc, #8]	; (8003690 <HAL_RCC_GetHCLKFreq+0x10>)
 8003686:	681b      	ldr	r3, [r3, #0]
}
 8003688:	4618      	mov	r0, r3
 800368a:	46bd      	mov	sp, r7
 800368c:	bc80      	pop	{r7}
 800368e:	4770      	bx	lr
 8003690:	2000000c 	.word	0x2000000c

08003694 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003698:	f7ff fff2 	bl	8003680 <HAL_RCC_GetHCLKFreq>
 800369c:	4601      	mov	r1, r0
 800369e:	4b05      	ldr	r3, [pc, #20]	; (80036b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	0a1b      	lsrs	r3, r3, #8
 80036a4:	f003 0307 	and.w	r3, r3, #7
 80036a8:	4a03      	ldr	r2, [pc, #12]	; (80036b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80036aa:	5cd3      	ldrb	r3, [r2, r3]
 80036ac:	fa21 f303 	lsr.w	r3, r1, r3
}
 80036b0:	4618      	mov	r0, r3
 80036b2:	bd80      	pop	{r7, pc}
 80036b4:	40021000 	.word	0x40021000
 80036b8:	08008e88 	.word	0x08008e88

080036bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80036c0:	f7ff ffde 	bl	8003680 <HAL_RCC_GetHCLKFreq>
 80036c4:	4601      	mov	r1, r0
 80036c6:	4b05      	ldr	r3, [pc, #20]	; (80036dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	0adb      	lsrs	r3, r3, #11
 80036cc:	f003 0307 	and.w	r3, r3, #7
 80036d0:	4a03      	ldr	r2, [pc, #12]	; (80036e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80036d2:	5cd3      	ldrb	r3, [r2, r3]
 80036d4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80036d8:	4618      	mov	r0, r3
 80036da:	bd80      	pop	{r7, pc}
 80036dc:	40021000 	.word	0x40021000
 80036e0:	08008e88 	.word	0x08008e88

080036e4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b085      	sub	sp, #20
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80036ec:	4b0a      	ldr	r3, [pc, #40]	; (8003718 <RCC_Delay+0x34>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4a0a      	ldr	r2, [pc, #40]	; (800371c <RCC_Delay+0x38>)
 80036f2:	fba2 2303 	umull	r2, r3, r2, r3
 80036f6:	0a5b      	lsrs	r3, r3, #9
 80036f8:	687a      	ldr	r2, [r7, #4]
 80036fa:	fb02 f303 	mul.w	r3, r2, r3
 80036fe:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003700:	bf00      	nop
  }
  while (Delay --);
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	1e5a      	subs	r2, r3, #1
 8003706:	60fa      	str	r2, [r7, #12]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d1f9      	bne.n	8003700 <RCC_Delay+0x1c>
}
 800370c:	bf00      	nop
 800370e:	3714      	adds	r7, #20
 8003710:	46bd      	mov	sp, r7
 8003712:	bc80      	pop	{r7}
 8003714:	4770      	bx	lr
 8003716:	bf00      	nop
 8003718:	2000000c 	.word	0x2000000c
 800371c:	10624dd3 	.word	0x10624dd3

08003720 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b086      	sub	sp, #24
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003728:	2300      	movs	r3, #0
 800372a:	613b      	str	r3, [r7, #16]
 800372c:	2300      	movs	r3, #0
 800372e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f003 0301 	and.w	r3, r3, #1
 8003738:	2b00      	cmp	r3, #0
 800373a:	d07d      	beq.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 800373c:	2300      	movs	r3, #0
 800373e:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003740:	4b4f      	ldr	r3, [pc, #316]	; (8003880 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003742:	69db      	ldr	r3, [r3, #28]
 8003744:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003748:	2b00      	cmp	r3, #0
 800374a:	d10d      	bne.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800374c:	4b4c      	ldr	r3, [pc, #304]	; (8003880 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800374e:	69db      	ldr	r3, [r3, #28]
 8003750:	4a4b      	ldr	r2, [pc, #300]	; (8003880 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003752:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003756:	61d3      	str	r3, [r2, #28]
 8003758:	4b49      	ldr	r3, [pc, #292]	; (8003880 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800375a:	69db      	ldr	r3, [r3, #28]
 800375c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003760:	60bb      	str	r3, [r7, #8]
 8003762:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003764:	2301      	movs	r3, #1
 8003766:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003768:	4b46      	ldr	r3, [pc, #280]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003770:	2b00      	cmp	r3, #0
 8003772:	d118      	bne.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003774:	4b43      	ldr	r3, [pc, #268]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4a42      	ldr	r2, [pc, #264]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800377a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800377e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003780:	f7fe fba0 	bl	8001ec4 <HAL_GetTick>
 8003784:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003786:	e008      	b.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003788:	f7fe fb9c 	bl	8001ec4 <HAL_GetTick>
 800378c:	4602      	mov	r2, r0
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	1ad3      	subs	r3, r2, r3
 8003792:	2b64      	cmp	r3, #100	; 0x64
 8003794:	d901      	bls.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003796:	2303      	movs	r3, #3
 8003798:	e06d      	b.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800379a:	4b3a      	ldr	r3, [pc, #232]	; (8003884 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d0f0      	beq.n	8003788 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80037a6:	4b36      	ldr	r3, [pc, #216]	; (8003880 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037a8:	6a1b      	ldr	r3, [r3, #32]
 80037aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037ae:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d02e      	beq.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037be:	68fa      	ldr	r2, [r7, #12]
 80037c0:	429a      	cmp	r2, r3
 80037c2:	d027      	beq.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80037c4:	4b2e      	ldr	r3, [pc, #184]	; (8003880 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037c6:	6a1b      	ldr	r3, [r3, #32]
 80037c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037cc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80037ce:	4b2e      	ldr	r3, [pc, #184]	; (8003888 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80037d0:	2201      	movs	r2, #1
 80037d2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80037d4:	4b2c      	ldr	r3, [pc, #176]	; (8003888 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80037d6:	2200      	movs	r2, #0
 80037d8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80037da:	4a29      	ldr	r2, [pc, #164]	; (8003880 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	f003 0301 	and.w	r3, r3, #1
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d014      	beq.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037ea:	f7fe fb6b 	bl	8001ec4 <HAL_GetTick>
 80037ee:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037f0:	e00a      	b.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037f2:	f7fe fb67 	bl	8001ec4 <HAL_GetTick>
 80037f6:	4602      	mov	r2, r0
 80037f8:	693b      	ldr	r3, [r7, #16]
 80037fa:	1ad3      	subs	r3, r2, r3
 80037fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003800:	4293      	cmp	r3, r2
 8003802:	d901      	bls.n	8003808 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003804:	2303      	movs	r3, #3
 8003806:	e036      	b.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003808:	4b1d      	ldr	r3, [pc, #116]	; (8003880 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800380a:	6a1b      	ldr	r3, [r3, #32]
 800380c:	f003 0302 	and.w	r3, r3, #2
 8003810:	2b00      	cmp	r3, #0
 8003812:	d0ee      	beq.n	80037f2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003814:	4b1a      	ldr	r3, [pc, #104]	; (8003880 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003816:	6a1b      	ldr	r3, [r3, #32]
 8003818:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	4917      	ldr	r1, [pc, #92]	; (8003880 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003822:	4313      	orrs	r3, r2
 8003824:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003826:	7dfb      	ldrb	r3, [r7, #23]
 8003828:	2b01      	cmp	r3, #1
 800382a:	d105      	bne.n	8003838 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800382c:	4b14      	ldr	r3, [pc, #80]	; (8003880 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800382e:	69db      	ldr	r3, [r3, #28]
 8003830:	4a13      	ldr	r2, [pc, #76]	; (8003880 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003832:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003836:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f003 0302 	and.w	r3, r3, #2
 8003840:	2b00      	cmp	r3, #0
 8003842:	d008      	beq.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003844:	4b0e      	ldr	r3, [pc, #56]	; (8003880 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	689b      	ldr	r3, [r3, #8]
 8003850:	490b      	ldr	r1, [pc, #44]	; (8003880 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003852:	4313      	orrs	r3, r2
 8003854:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f003 0310 	and.w	r3, r3, #16
 800385e:	2b00      	cmp	r3, #0
 8003860:	d008      	beq.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003862:	4b07      	ldr	r3, [pc, #28]	; (8003880 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	68db      	ldr	r3, [r3, #12]
 800386e:	4904      	ldr	r1, [pc, #16]	; (8003880 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003870:	4313      	orrs	r3, r2
 8003872:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003874:	2300      	movs	r3, #0
}
 8003876:	4618      	mov	r0, r3
 8003878:	3718      	adds	r7, #24
 800387a:	46bd      	mov	sp, r7
 800387c:	bd80      	pop	{r7, pc}
 800387e:	bf00      	nop
 8003880:	40021000 	.word	0x40021000
 8003884:	40007000 	.word	0x40007000
 8003888:	42420440 	.word	0x42420440

0800388c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800388c:	b590      	push	{r4, r7, lr}
 800388e:	b08d      	sub	sp, #52	; 0x34
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003894:	4b55      	ldr	r3, [pc, #340]	; (80039ec <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8003896:	f107 040c 	add.w	r4, r7, #12
 800389a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800389c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80038a0:	4b53      	ldr	r3, [pc, #332]	; (80039f0 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80038a2:	881b      	ldrh	r3, [r3, #0]
 80038a4:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80038a6:	2300      	movs	r3, #0
 80038a8:	627b      	str	r3, [r7, #36]	; 0x24
 80038aa:	2300      	movs	r3, #0
 80038ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80038ae:	2300      	movs	r3, #0
 80038b0:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80038b2:	2300      	movs	r3, #0
 80038b4:	61fb      	str	r3, [r7, #28]
 80038b6:	2300      	movs	r3, #0
 80038b8:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2b02      	cmp	r3, #2
 80038be:	d07f      	beq.n	80039c0 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 80038c0:	2b10      	cmp	r3, #16
 80038c2:	d002      	beq.n	80038ca <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 80038c4:	2b01      	cmp	r3, #1
 80038c6:	d048      	beq.n	800395a <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80038c8:	e08b      	b.n	80039e2 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      temp_reg = RCC->CFGR;
 80038ca:	4b4a      	ldr	r3, [pc, #296]	; (80039f4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80038d0:	4b48      	ldr	r3, [pc, #288]	; (80039f4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d07f      	beq.n	80039dc <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80038dc:	69fb      	ldr	r3, [r7, #28]
 80038de:	0c9b      	lsrs	r3, r3, #18
 80038e0:	f003 030f 	and.w	r3, r3, #15
 80038e4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80038e8:	4413      	add	r3, r2
 80038ea:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80038ee:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80038f0:	69fb      	ldr	r3, [r7, #28]
 80038f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d018      	beq.n	800392c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80038fa:	4b3e      	ldr	r3, [pc, #248]	; (80039f4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	0c5b      	lsrs	r3, r3, #17
 8003900:	f003 0301 	and.w	r3, r3, #1
 8003904:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003908:	4413      	add	r3, r2
 800390a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800390e:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003910:	69fb      	ldr	r3, [r7, #28]
 8003912:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003916:	2b00      	cmp	r3, #0
 8003918:	d00d      	beq.n	8003936 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800391a:	4a37      	ldr	r2, [pc, #220]	; (80039f8 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 800391c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800391e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003922:	6a3b      	ldr	r3, [r7, #32]
 8003924:	fb02 f303 	mul.w	r3, r2, r3
 8003928:	62fb      	str	r3, [r7, #44]	; 0x2c
 800392a:	e004      	b.n	8003936 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800392c:	6a3b      	ldr	r3, [r7, #32]
 800392e:	4a33      	ldr	r2, [pc, #204]	; (80039fc <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003930:	fb02 f303 	mul.w	r3, r2, r3
 8003934:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003936:	4b2f      	ldr	r3, [pc, #188]	; (80039f4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800393e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003942:	d102      	bne.n	800394a <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
          frequency = pllclk;
 8003944:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003946:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003948:	e048      	b.n	80039dc <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = (pllclk * 2) / 3;
 800394a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800394c:	005b      	lsls	r3, r3, #1
 800394e:	4a2c      	ldr	r2, [pc, #176]	; (8003a00 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8003950:	fba2 2303 	umull	r2, r3, r2, r3
 8003954:	085b      	lsrs	r3, r3, #1
 8003956:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003958:	e040      	b.n	80039dc <HAL_RCCEx_GetPeriphCLKFreq+0x150>
      temp_reg = RCC->BDCR;
 800395a:	4b26      	ldr	r3, [pc, #152]	; (80039f4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800395c:	6a1b      	ldr	r3, [r3, #32]
 800395e:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003960:	69fb      	ldr	r3, [r7, #28]
 8003962:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003966:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800396a:	d108      	bne.n	800397e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 800396c:	69fb      	ldr	r3, [r7, #28]
 800396e:	f003 0302 	and.w	r3, r3, #2
 8003972:	2b00      	cmp	r3, #0
 8003974:	d003      	beq.n	800397e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = LSE_VALUE;
 8003976:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800397a:	62bb      	str	r3, [r7, #40]	; 0x28
 800397c:	e01f      	b.n	80039be <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800397e:	69fb      	ldr	r3, [r7, #28]
 8003980:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003984:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003988:	d109      	bne.n	800399e <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 800398a:	4b1a      	ldr	r3, [pc, #104]	; (80039f4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800398c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800398e:	f003 0302 	and.w	r3, r3, #2
 8003992:	2b00      	cmp	r3, #0
 8003994:	d003      	beq.n	800399e <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = LSI_VALUE;
 8003996:	f649 4340 	movw	r3, #40000	; 0x9c40
 800399a:	62bb      	str	r3, [r7, #40]	; 0x28
 800399c:	e00f      	b.n	80039be <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800399e:	69fb      	ldr	r3, [r7, #28]
 80039a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039a4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80039a8:	d11a      	bne.n	80039e0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 80039aa:	4b12      	ldr	r3, [pc, #72]	; (80039f4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d014      	beq.n	80039e0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
        frequency = HSE_VALUE / 128U;
 80039b6:	f24f 4324 	movw	r3, #62500	; 0xf424
 80039ba:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80039bc:	e010      	b.n	80039e0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 80039be:	e00f      	b.n	80039e0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80039c0:	f7ff fe7c 	bl	80036bc <HAL_RCC_GetPCLK2Freq>
 80039c4:	4602      	mov	r2, r0
 80039c6:	4b0b      	ldr	r3, [pc, #44]	; (80039f4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	0b9b      	lsrs	r3, r3, #14
 80039cc:	f003 0303 	and.w	r3, r3, #3
 80039d0:	3301      	adds	r3, #1
 80039d2:	005b      	lsls	r3, r3, #1
 80039d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80039d8:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80039da:	e002      	b.n	80039e2 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 80039dc:	bf00      	nop
 80039de:	e000      	b.n	80039e2 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 80039e0:	bf00      	nop
    }
  }
  return (frequency);
 80039e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80039e4:	4618      	mov	r0, r3
 80039e6:	3734      	adds	r7, #52	; 0x34
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd90      	pop	{r4, r7, pc}
 80039ec:	08008108 	.word	0x08008108
 80039f0:	08008118 	.word	0x08008118
 80039f4:	40021000 	.word	0x40021000
 80039f8:	007a1200 	.word	0x007a1200
 80039fc:	003d0900 	.word	0x003d0900
 8003a00:	aaaaaaab 	.word	0xaaaaaaab

08003a04 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b084      	sub	sp, #16
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d101      	bne.n	8003a1a <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	e084      	b.n	8003b24 <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	7c5b      	ldrb	r3, [r3, #17]
 8003a1e:	b2db      	uxtb	r3, r3
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d105      	bne.n	8003a30 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2200      	movs	r2, #0
 8003a28:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003a2a:	6878      	ldr	r0, [r7, #4]
 8003a2c:	f7fe f92e 	bl	8001c8c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2202      	movs	r2, #2
 8003a34:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003a36:	6878      	ldr	r0, [r7, #4]
 8003a38:	f000 f9c8 	bl	8003dcc <HAL_RTC_WaitForSynchro>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d004      	beq.n	8003a4c <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2204      	movs	r2, #4
 8003a46:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8003a48:	2301      	movs	r3, #1
 8003a4a:	e06b      	b.n	8003b24 <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003a4c:	6878      	ldr	r0, [r7, #4]
 8003a4e:	f000 fa81 	bl	8003f54 <RTC_EnterInitMode>
 8003a52:	4603      	mov	r3, r0
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d004      	beq.n	8003a62 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2204      	movs	r2, #4
 8003a5c:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	e060      	b.n	8003b24 <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	685a      	ldr	r2, [r3, #4]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f022 0207 	bic.w	r2, r2, #7
 8003a70:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	689b      	ldr	r3, [r3, #8]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d005      	beq.n	8003a86 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8003a7a:	4b2c      	ldr	r3, [pc, #176]	; (8003b2c <HAL_RTC_Init+0x128>)
 8003a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a7e:	4a2b      	ldr	r2, [pc, #172]	; (8003b2c <HAL_RTC_Init+0x128>)
 8003a80:	f023 0301 	bic.w	r3, r3, #1
 8003a84:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8003a86:	4b29      	ldr	r3, [pc, #164]	; (8003b2c <HAL_RTC_Init+0x128>)
 8003a88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a8a:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	689b      	ldr	r3, [r3, #8]
 8003a92:	4926      	ldr	r1, [pc, #152]	; (8003b2c <HAL_RTC_Init+0x128>)
 8003a94:	4313      	orrs	r3, r2
 8003a96:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003aa0:	d003      	beq.n	8003aaa <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	685b      	ldr	r3, [r3, #4]
 8003aa6:	60fb      	str	r3, [r7, #12]
 8003aa8:	e00e      	b.n	8003ac8 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8003aaa:	2001      	movs	r0, #1
 8003aac:	f7ff feee 	bl	800388c <HAL_RCCEx_GetPeriphCLKFreq>
 8003ab0:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d104      	bne.n	8003ac2 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2204      	movs	r2, #4
 8003abc:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	e030      	b.n	8003b24 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	3b01      	subs	r3, #1
 8003ac6:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	689b      	ldr	r3, [r3, #8]
 8003ace:	f023 010f 	bic.w	r1, r3, #15
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	0c1a      	lsrs	r2, r3, #16
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	430a      	orrs	r2, r1
 8003adc:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	68db      	ldr	r3, [r3, #12]
 8003ae4:	0c1b      	lsrs	r3, r3, #16
 8003ae6:	041b      	lsls	r3, r3, #16
 8003ae8:	68fa      	ldr	r2, [r7, #12]
 8003aea:	b291      	uxth	r1, r2
 8003aec:	687a      	ldr	r2, [r7, #4]
 8003aee:	6812      	ldr	r2, [r2, #0]
 8003af0:	430b      	orrs	r3, r1
 8003af2:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8003af4:	6878      	ldr	r0, [r7, #4]
 8003af6:	f000 fa55 	bl	8003fa4 <RTC_ExitInitMode>
 8003afa:	4603      	mov	r3, r0
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d004      	beq.n	8003b0a <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2204      	movs	r2, #4
 8003b04:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8003b06:	2301      	movs	r3, #1
 8003b08:	e00c      	b.n	8003b24 <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2201      	movs	r2, #1
 8003b14:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2201      	movs	r2, #1
 8003b1a:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2201      	movs	r2, #1
 8003b20:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8003b22:	2300      	movs	r3, #0
  }
}
 8003b24:	4618      	mov	r0, r3
 8003b26:	3710      	adds	r7, #16
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bd80      	pop	{r7, pc}
 8003b2c:	40006c00 	.word	0x40006c00

08003b30 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003b30:	b590      	push	{r4, r7, lr}
 8003b32:	b087      	sub	sp, #28
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	60f8      	str	r0, [r7, #12]
 8003b38:	60b9      	str	r1, [r7, #8]
 8003b3a:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	617b      	str	r3, [r7, #20]
 8003b40:	2300      	movs	r3, #0
 8003b42:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d002      	beq.n	8003b50 <HAL_RTC_SetTime+0x20>
 8003b4a:	68bb      	ldr	r3, [r7, #8]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d101      	bne.n	8003b54 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8003b50:	2301      	movs	r3, #1
 8003b52:	e080      	b.n	8003c56 <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	7c1b      	ldrb	r3, [r3, #16]
 8003b58:	2b01      	cmp	r3, #1
 8003b5a:	d101      	bne.n	8003b60 <HAL_RTC_SetTime+0x30>
 8003b5c:	2302      	movs	r3, #2
 8003b5e:	e07a      	b.n	8003c56 <HAL_RTC_SetTime+0x126>
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2201      	movs	r2, #1
 8003b64:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	2202      	movs	r2, #2
 8003b6a:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d113      	bne.n	8003b9a <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	781b      	ldrb	r3, [r3, #0]
 8003b76:	461a      	mov	r2, r3
 8003b78:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8003b7c:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8003b80:	68bb      	ldr	r3, [r7, #8]
 8003b82:	785b      	ldrb	r3, [r3, #1]
 8003b84:	4619      	mov	r1, r3
 8003b86:	460b      	mov	r3, r1
 8003b88:	011b      	lsls	r3, r3, #4
 8003b8a:	1a5b      	subs	r3, r3, r1
 8003b8c:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003b8e:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8003b90:	68ba      	ldr	r2, [r7, #8]
 8003b92:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8003b94:	4413      	add	r3, r2
 8003b96:	617b      	str	r3, [r7, #20]
 8003b98:	e01e      	b.n	8003bd8 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003b9a:	68bb      	ldr	r3, [r7, #8]
 8003b9c:	781b      	ldrb	r3, [r3, #0]
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	f000 fa28 	bl	8003ff4 <RTC_Bcd2ToByte>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	461a      	mov	r2, r3
 8003ba8:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8003bac:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8003bb0:	68bb      	ldr	r3, [r7, #8]
 8003bb2:	785b      	ldrb	r3, [r3, #1]
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f000 fa1d 	bl	8003ff4 <RTC_Bcd2ToByte>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	461a      	mov	r2, r3
 8003bbe:	4613      	mov	r3, r2
 8003bc0:	011b      	lsls	r3, r3, #4
 8003bc2:	1a9b      	subs	r3, r3, r2
 8003bc4:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003bc6:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8003bc8:	68bb      	ldr	r3, [r7, #8]
 8003bca:	789b      	ldrb	r3, [r3, #2]
 8003bcc:	4618      	mov	r0, r3
 8003bce:	f000 fa11 	bl	8003ff4 <RTC_Bcd2ToByte>
 8003bd2:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8003bd4:	4423      	add	r3, r4
 8003bd6:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003bd8:	6979      	ldr	r1, [r7, #20]
 8003bda:	68f8      	ldr	r0, [r7, #12]
 8003bdc:	f000 f953 	bl	8003e86 <RTC_WriteTimeCounter>
 8003be0:	4603      	mov	r3, r0
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d007      	beq.n	8003bf6 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2204      	movs	r2, #4
 8003bea:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e02f      	b.n	8003c56 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	685a      	ldr	r2, [r3, #4]
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f022 0205 	bic.w	r2, r2, #5
 8003c04:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003c06:	68f8      	ldr	r0, [r7, #12]
 8003c08:	f000 f964 	bl	8003ed4 <RTC_ReadAlarmCounter>
 8003c0c:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003c0e:	693b      	ldr	r3, [r7, #16]
 8003c10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c14:	d018      	beq.n	8003c48 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8003c16:	693a      	ldr	r2, [r7, #16]
 8003c18:	697b      	ldr	r3, [r7, #20]
 8003c1a:	429a      	cmp	r2, r3
 8003c1c:	d214      	bcs.n	8003c48 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8003c1e:	693b      	ldr	r3, [r7, #16]
 8003c20:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8003c24:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8003c28:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003c2a:	6939      	ldr	r1, [r7, #16]
 8003c2c:	68f8      	ldr	r0, [r7, #12]
 8003c2e:	f000 f96a 	bl	8003f06 <RTC_WriteAlarmCounter>
 8003c32:	4603      	mov	r3, r0
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d007      	beq.n	8003c48 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	2204      	movs	r2, #4
 8003c3c:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	2200      	movs	r2, #0
 8003c42:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8003c44:	2301      	movs	r3, #1
 8003c46:	e006      	b.n	8003c56 <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	2201      	movs	r2, #1
 8003c4c:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	2200      	movs	r2, #0
 8003c52:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8003c54:	2300      	movs	r3, #0
  }
}
 8003c56:	4618      	mov	r0, r3
 8003c58:	371c      	adds	r7, #28
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd90      	pop	{r4, r7, pc}
	...

08003c60 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b088      	sub	sp, #32
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	60f8      	str	r0, [r7, #12]
 8003c68:	60b9      	str	r1, [r7, #8]
 8003c6a:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	61fb      	str	r3, [r7, #28]
 8003c70:	2300      	movs	r3, #0
 8003c72:	61bb      	str	r3, [r7, #24]
 8003c74:	2300      	movs	r3, #0
 8003c76:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d002      	beq.n	8003c84 <HAL_RTC_SetDate+0x24>
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d101      	bne.n	8003c88 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	e097      	b.n	8003db8 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	7c1b      	ldrb	r3, [r3, #16]
 8003c8c:	2b01      	cmp	r3, #1
 8003c8e:	d101      	bne.n	8003c94 <HAL_RTC_SetDate+0x34>
 8003c90:	2302      	movs	r3, #2
 8003c92:	e091      	b.n	8003db8 <HAL_RTC_SetDate+0x158>
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2201      	movs	r2, #1
 8003c98:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2202      	movs	r2, #2
 8003c9e:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d10c      	bne.n	8003cc0 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	78da      	ldrb	r2, [r3, #3]
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8003cae:	68bb      	ldr	r3, [r7, #8]
 8003cb0:	785a      	ldrb	r2, [r3, #1]
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8003cb6:	68bb      	ldr	r3, [r7, #8]
 8003cb8:	789a      	ldrb	r2, [r3, #2]
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	739a      	strb	r2, [r3, #14]
 8003cbe:	e01a      	b.n	8003cf6 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	78db      	ldrb	r3, [r3, #3]
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	f000 f995 	bl	8003ff4 <RTC_Bcd2ToByte>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	461a      	mov	r2, r3
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8003cd2:	68bb      	ldr	r3, [r7, #8]
 8003cd4:	785b      	ldrb	r3, [r3, #1]
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	f000 f98c 	bl	8003ff4 <RTC_Bcd2ToByte>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	461a      	mov	r2, r3
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8003ce4:	68bb      	ldr	r3, [r7, #8]
 8003ce6:	789b      	ldrb	r3, [r3, #2]
 8003ce8:	4618      	mov	r0, r3
 8003cea:	f000 f983 	bl	8003ff4 <RTC_Bcd2ToByte>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	461a      	mov	r2, r3
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	7bdb      	ldrb	r3, [r3, #15]
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	7b59      	ldrb	r1, [r3, #13]
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	7b9b      	ldrb	r3, [r3, #14]
 8003d04:	461a      	mov	r2, r3
 8003d06:	f000 f993 	bl	8004030 <RTC_WeekDayNum>
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	461a      	mov	r2, r3
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	7b1a      	ldrb	r2, [r3, #12]
 8003d16:	68bb      	ldr	r3, [r7, #8]
 8003d18:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8003d1a:	68f8      	ldr	r0, [r7, #12]
 8003d1c:	f000 f883 	bl	8003e26 <RTC_ReadTimeCounter>
 8003d20:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8003d22:	69fb      	ldr	r3, [r7, #28]
 8003d24:	4a26      	ldr	r2, [pc, #152]	; (8003dc0 <HAL_RTC_SetDate+0x160>)
 8003d26:	fba2 2303 	umull	r2, r3, r2, r3
 8003d2a:	0adb      	lsrs	r3, r3, #11
 8003d2c:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8003d2e:	697b      	ldr	r3, [r7, #20]
 8003d30:	2b18      	cmp	r3, #24
 8003d32:	d93a      	bls.n	8003daa <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8003d34:	697b      	ldr	r3, [r7, #20]
 8003d36:	4a23      	ldr	r2, [pc, #140]	; (8003dc4 <HAL_RTC_SetDate+0x164>)
 8003d38:	fba2 2303 	umull	r2, r3, r2, r3
 8003d3c:	091b      	lsrs	r3, r3, #4
 8003d3e:	4a22      	ldr	r2, [pc, #136]	; (8003dc8 <HAL_RTC_SetDate+0x168>)
 8003d40:	fb02 f303 	mul.w	r3, r2, r3
 8003d44:	69fa      	ldr	r2, [r7, #28]
 8003d46:	1ad3      	subs	r3, r2, r3
 8003d48:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8003d4a:	69f9      	ldr	r1, [r7, #28]
 8003d4c:	68f8      	ldr	r0, [r7, #12]
 8003d4e:	f000 f89a 	bl	8003e86 <RTC_WriteTimeCounter>
 8003d52:	4603      	mov	r3, r0
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d007      	beq.n	8003d68 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	2204      	movs	r2, #4
 8003d5c:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	2200      	movs	r2, #0
 8003d62:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8003d64:	2301      	movs	r3, #1
 8003d66:	e027      	b.n	8003db8 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8003d68:	68f8      	ldr	r0, [r7, #12]
 8003d6a:	f000 f8b3 	bl	8003ed4 <RTC_ReadAlarmCounter>
 8003d6e:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8003d70:	69bb      	ldr	r3, [r7, #24]
 8003d72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d76:	d018      	beq.n	8003daa <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8003d78:	69ba      	ldr	r2, [r7, #24]
 8003d7a:	69fb      	ldr	r3, [r7, #28]
 8003d7c:	429a      	cmp	r2, r3
 8003d7e:	d214      	bcs.n	8003daa <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8003d80:	69bb      	ldr	r3, [r7, #24]
 8003d82:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8003d86:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8003d8a:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8003d8c:	69b9      	ldr	r1, [r7, #24]
 8003d8e:	68f8      	ldr	r0, [r7, #12]
 8003d90:	f000 f8b9 	bl	8003f06 <RTC_WriteAlarmCounter>
 8003d94:	4603      	mov	r3, r0
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d007      	beq.n	8003daa <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	2204      	movs	r2, #4
 8003d9e:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2200      	movs	r2, #0
 8003da4:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e006      	b.n	8003db8 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	2201      	movs	r2, #1
 8003dae:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	2200      	movs	r2, #0
 8003db4:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003db6:	2300      	movs	r3, #0
}
 8003db8:	4618      	mov	r0, r3
 8003dba:	3720      	adds	r7, #32
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	bd80      	pop	{r7, pc}
 8003dc0:	91a2b3c5 	.word	0x91a2b3c5
 8003dc4:	aaaaaaab 	.word	0xaaaaaaab
 8003dc8:	00015180 	.word	0x00015180

08003dcc <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b084      	sub	sp, #16
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d101      	bne.n	8003de2 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8003dde:	2301      	movs	r3, #1
 8003de0:	e01d      	b.n	8003e1e <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	685a      	ldr	r2, [r3, #4]
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f022 0208 	bic.w	r2, r2, #8
 8003df0:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8003df2:	f7fe f867 	bl	8001ec4 <HAL_GetTick>
 8003df6:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8003df8:	e009      	b.n	8003e0e <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8003dfa:	f7fe f863 	bl	8001ec4 <HAL_GetTick>
 8003dfe:	4602      	mov	r2, r0
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	1ad3      	subs	r3, r2, r3
 8003e04:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003e08:	d901      	bls.n	8003e0e <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8003e0a:	2303      	movs	r3, #3
 8003e0c:	e007      	b.n	8003e1e <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	f003 0308 	and.w	r3, r3, #8
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d0ee      	beq.n	8003dfa <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8003e1c:	2300      	movs	r3, #0
}
 8003e1e:	4618      	mov	r0, r3
 8003e20:	3710      	adds	r7, #16
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}

08003e26 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8003e26:	b480      	push	{r7}
 8003e28:	b087      	sub	sp, #28
 8003e2a:	af00      	add	r7, sp, #0
 8003e2c:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	827b      	strh	r3, [r7, #18]
 8003e32:	2300      	movs	r3, #0
 8003e34:	823b      	strh	r3, [r7, #16]
 8003e36:	2300      	movs	r3, #0
 8003e38:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	699b      	ldr	r3, [r3, #24]
 8003e44:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	69db      	ldr	r3, [r3, #28]
 8003e4c:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	699b      	ldr	r3, [r3, #24]
 8003e54:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8003e56:	8a7a      	ldrh	r2, [r7, #18]
 8003e58:	8a3b      	ldrh	r3, [r7, #16]
 8003e5a:	429a      	cmp	r2, r3
 8003e5c:	d008      	beq.n	8003e70 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8003e5e:	8a3b      	ldrh	r3, [r7, #16]
 8003e60:	041a      	lsls	r2, r3, #16
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	69db      	ldr	r3, [r3, #28]
 8003e68:	b29b      	uxth	r3, r3
 8003e6a:	4313      	orrs	r3, r2
 8003e6c:	617b      	str	r3, [r7, #20]
 8003e6e:	e004      	b.n	8003e7a <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8003e70:	8a7b      	ldrh	r3, [r7, #18]
 8003e72:	041a      	lsls	r2, r3, #16
 8003e74:	89fb      	ldrh	r3, [r7, #14]
 8003e76:	4313      	orrs	r3, r2
 8003e78:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8003e7a:	697b      	ldr	r3, [r7, #20]
}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	371c      	adds	r7, #28
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bc80      	pop	{r7}
 8003e84:	4770      	bx	lr

08003e86 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8003e86:	b580      	push	{r7, lr}
 8003e88:	b084      	sub	sp, #16
 8003e8a:	af00      	add	r7, sp, #0
 8003e8c:	6078      	str	r0, [r7, #4]
 8003e8e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e90:	2300      	movs	r3, #0
 8003e92:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003e94:	6878      	ldr	r0, [r7, #4]
 8003e96:	f000 f85d 	bl	8003f54 <RTC_EnterInitMode>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d002      	beq.n	8003ea6 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	73fb      	strb	r3, [r7, #15]
 8003ea4:	e011      	b.n	8003eca <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	683a      	ldr	r2, [r7, #0]
 8003eac:	0c12      	lsrs	r2, r2, #16
 8003eae:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	683a      	ldr	r2, [r7, #0]
 8003eb6:	b292      	uxth	r2, r2
 8003eb8:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8003eba:	6878      	ldr	r0, [r7, #4]
 8003ebc:	f000 f872 	bl	8003fa4 <RTC_ExitInitMode>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d001      	beq.n	8003eca <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003eca:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ecc:	4618      	mov	r0, r3
 8003ece:	3710      	adds	r7, #16
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bd80      	pop	{r7, pc}

08003ed4 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	b085      	sub	sp, #20
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8003edc:	2300      	movs	r3, #0
 8003ede:	81fb      	strh	r3, [r7, #14]
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	6a1b      	ldr	r3, [r3, #32]
 8003eea:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ef2:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8003ef4:	89fb      	ldrh	r3, [r7, #14]
 8003ef6:	041a      	lsls	r2, r3, #16
 8003ef8:	89bb      	ldrh	r3, [r7, #12]
 8003efa:	4313      	orrs	r3, r2
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	3714      	adds	r7, #20
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bc80      	pop	{r7}
 8003f04:	4770      	bx	lr

08003f06 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 8003f06:	b580      	push	{r7, lr}
 8003f08:	b084      	sub	sp, #16
 8003f0a:	af00      	add	r7, sp, #0
 8003f0c:	6078      	str	r0, [r7, #4]
 8003f0e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f10:	2300      	movs	r3, #0
 8003f12:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8003f14:	6878      	ldr	r0, [r7, #4]
 8003f16:	f000 f81d 	bl	8003f54 <RTC_EnterInitMode>
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d002      	beq.n	8003f26 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	73fb      	strb	r3, [r7, #15]
 8003f24:	e011      	b.n	8003f4a <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	683a      	ldr	r2, [r7, #0]
 8003f2c:	0c12      	lsrs	r2, r2, #16
 8003f2e:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	683a      	ldr	r2, [r7, #0]
 8003f36:	b292      	uxth	r2, r2
 8003f38:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	f000 f832 	bl	8003fa4 <RTC_ExitInitMode>
 8003f40:	4603      	mov	r3, r0
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d001      	beq.n	8003f4a <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8003f46:	2301      	movs	r3, #1
 8003f48:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003f4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	3710      	adds	r7, #16
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd80      	pop	{r7, pc}

08003f54 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b084      	sub	sp, #16
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8003f60:	f7fd ffb0 	bl	8001ec4 <HAL_GetTick>
 8003f64:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8003f66:	e009      	b.n	8003f7c <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8003f68:	f7fd ffac 	bl	8001ec4 <HAL_GetTick>
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	1ad3      	subs	r3, r2, r3
 8003f72:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003f76:	d901      	bls.n	8003f7c <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8003f78:	2303      	movs	r3, #3
 8003f7a:	e00f      	b.n	8003f9c <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	f003 0320 	and.w	r3, r3, #32
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d0ee      	beq.n	8003f68 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	685a      	ldr	r2, [r3, #4]
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f042 0210 	orr.w	r2, r2, #16
 8003f98:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8003f9a:	2300      	movs	r3, #0
}
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	3710      	adds	r7, #16
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	bd80      	pop	{r7, pc}

08003fa4 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b084      	sub	sp, #16
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003fac:	2300      	movs	r3, #0
 8003fae:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	685a      	ldr	r2, [r3, #4]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f022 0210 	bic.w	r2, r2, #16
 8003fbe:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8003fc0:	f7fd ff80 	bl	8001ec4 <HAL_GetTick>
 8003fc4:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8003fc6:	e009      	b.n	8003fdc <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8003fc8:	f7fd ff7c 	bl	8001ec4 <HAL_GetTick>
 8003fcc:	4602      	mov	r2, r0
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	1ad3      	subs	r3, r2, r3
 8003fd2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003fd6:	d901      	bls.n	8003fdc <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8003fd8:	2303      	movs	r3, #3
 8003fda:	e007      	b.n	8003fec <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	f003 0320 	and.w	r3, r3, #32
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d0ee      	beq.n	8003fc8 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8003fea:	2300      	movs	r3, #0
}
 8003fec:	4618      	mov	r0, r3
 8003fee:	3710      	adds	r7, #16
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bd80      	pop	{r7, pc}

08003ff4 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b085      	sub	sp, #20
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8003ffe:	2300      	movs	r3, #0
 8004000:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8004002:	79fb      	ldrb	r3, [r7, #7]
 8004004:	091b      	lsrs	r3, r3, #4
 8004006:	b2db      	uxtb	r3, r3
 8004008:	461a      	mov	r2, r3
 800400a:	4613      	mov	r3, r2
 800400c:	009b      	lsls	r3, r3, #2
 800400e:	4413      	add	r3, r2
 8004010:	005b      	lsls	r3, r3, #1
 8004012:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8004014:	79fb      	ldrb	r3, [r7, #7]
 8004016:	f003 030f 	and.w	r3, r3, #15
 800401a:	b2da      	uxtb	r2, r3
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	b2db      	uxtb	r3, r3
 8004020:	4413      	add	r3, r2
 8004022:	b2db      	uxtb	r3, r3
}
 8004024:	4618      	mov	r0, r3
 8004026:	3714      	adds	r7, #20
 8004028:	46bd      	mov	sp, r7
 800402a:	bc80      	pop	{r7}
 800402c:	4770      	bx	lr
	...

08004030 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8004030:	b480      	push	{r7}
 8004032:	b085      	sub	sp, #20
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
 8004038:	460b      	mov	r3, r1
 800403a:	70fb      	strb	r3, [r7, #3]
 800403c:	4613      	mov	r3, r2
 800403e:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8004040:	2300      	movs	r3, #0
 8004042:	60bb      	str	r3, [r7, #8]
 8004044:	2300      	movs	r3, #0
 8004046:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 800404e:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8004050:	78fb      	ldrb	r3, [r7, #3]
 8004052:	2b02      	cmp	r3, #2
 8004054:	d82d      	bhi.n	80040b2 <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8004056:	78fa      	ldrb	r2, [r7, #3]
 8004058:	4613      	mov	r3, r2
 800405a:	005b      	lsls	r3, r3, #1
 800405c:	4413      	add	r3, r2
 800405e:	00db      	lsls	r3, r3, #3
 8004060:	1a9b      	subs	r3, r3, r2
 8004062:	4a2c      	ldr	r2, [pc, #176]	; (8004114 <RTC_WeekDayNum+0xe4>)
 8004064:	fba2 2303 	umull	r2, r3, r2, r3
 8004068:	085a      	lsrs	r2, r3, #1
 800406a:	78bb      	ldrb	r3, [r7, #2]
 800406c:	441a      	add	r2, r3
 800406e:	68bb      	ldr	r3, [r7, #8]
 8004070:	441a      	add	r2, r3
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	3b01      	subs	r3, #1
 8004076:	089b      	lsrs	r3, r3, #2
 8004078:	441a      	add	r2, r3
 800407a:	68bb      	ldr	r3, [r7, #8]
 800407c:	3b01      	subs	r3, #1
 800407e:	4926      	ldr	r1, [pc, #152]	; (8004118 <RTC_WeekDayNum+0xe8>)
 8004080:	fba1 1303 	umull	r1, r3, r1, r3
 8004084:	095b      	lsrs	r3, r3, #5
 8004086:	1ad2      	subs	r2, r2, r3
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	3b01      	subs	r3, #1
 800408c:	4922      	ldr	r1, [pc, #136]	; (8004118 <RTC_WeekDayNum+0xe8>)
 800408e:	fba1 1303 	umull	r1, r3, r1, r3
 8004092:	09db      	lsrs	r3, r3, #7
 8004094:	4413      	add	r3, r2
 8004096:	1d1a      	adds	r2, r3, #4
 8004098:	4b20      	ldr	r3, [pc, #128]	; (800411c <RTC_WeekDayNum+0xec>)
 800409a:	fba3 1302 	umull	r1, r3, r3, r2
 800409e:	1ad1      	subs	r1, r2, r3
 80040a0:	0849      	lsrs	r1, r1, #1
 80040a2:	440b      	add	r3, r1
 80040a4:	0899      	lsrs	r1, r3, #2
 80040a6:	460b      	mov	r3, r1
 80040a8:	00db      	lsls	r3, r3, #3
 80040aa:	1a5b      	subs	r3, r3, r1
 80040ac:	1ad3      	subs	r3, r2, r3
 80040ae:	60fb      	str	r3, [r7, #12]
 80040b0:	e029      	b.n	8004106 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 80040b2:	78fa      	ldrb	r2, [r7, #3]
 80040b4:	4613      	mov	r3, r2
 80040b6:	005b      	lsls	r3, r3, #1
 80040b8:	4413      	add	r3, r2
 80040ba:	00db      	lsls	r3, r3, #3
 80040bc:	1a9b      	subs	r3, r3, r2
 80040be:	4a15      	ldr	r2, [pc, #84]	; (8004114 <RTC_WeekDayNum+0xe4>)
 80040c0:	fba2 2303 	umull	r2, r3, r2, r3
 80040c4:	085a      	lsrs	r2, r3, #1
 80040c6:	78bb      	ldrb	r3, [r7, #2]
 80040c8:	441a      	add	r2, r3
 80040ca:	68bb      	ldr	r3, [r7, #8]
 80040cc:	441a      	add	r2, r3
 80040ce:	68bb      	ldr	r3, [r7, #8]
 80040d0:	089b      	lsrs	r3, r3, #2
 80040d2:	441a      	add	r2, r3
 80040d4:	68bb      	ldr	r3, [r7, #8]
 80040d6:	4910      	ldr	r1, [pc, #64]	; (8004118 <RTC_WeekDayNum+0xe8>)
 80040d8:	fba1 1303 	umull	r1, r3, r1, r3
 80040dc:	095b      	lsrs	r3, r3, #5
 80040de:	1ad2      	subs	r2, r2, r3
 80040e0:	68bb      	ldr	r3, [r7, #8]
 80040e2:	490d      	ldr	r1, [pc, #52]	; (8004118 <RTC_WeekDayNum+0xe8>)
 80040e4:	fba1 1303 	umull	r1, r3, r1, r3
 80040e8:	09db      	lsrs	r3, r3, #7
 80040ea:	4413      	add	r3, r2
 80040ec:	1c9a      	adds	r2, r3, #2
 80040ee:	4b0b      	ldr	r3, [pc, #44]	; (800411c <RTC_WeekDayNum+0xec>)
 80040f0:	fba3 1302 	umull	r1, r3, r3, r2
 80040f4:	1ad1      	subs	r1, r2, r3
 80040f6:	0849      	lsrs	r1, r1, #1
 80040f8:	440b      	add	r3, r1
 80040fa:	0899      	lsrs	r1, r3, #2
 80040fc:	460b      	mov	r3, r1
 80040fe:	00db      	lsls	r3, r3, #3
 8004100:	1a5b      	subs	r3, r3, r1
 8004102:	1ad3      	subs	r3, r2, r3
 8004104:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	b2db      	uxtb	r3, r3
}
 800410a:	4618      	mov	r0, r3
 800410c:	3714      	adds	r7, #20
 800410e:	46bd      	mov	sp, r7
 8004110:	bc80      	pop	{r7}
 8004112:	4770      	bx	lr
 8004114:	38e38e39 	.word	0x38e38e39
 8004118:	51eb851f 	.word	0x51eb851f
 800411c:	24924925 	.word	0x24924925

08004120 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b082      	sub	sp, #8
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d101      	bne.n	8004132 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800412e:	2301      	movs	r3, #1
 8004130:	e041      	b.n	80041b6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004138:	b2db      	uxtb	r3, r3
 800413a:	2b00      	cmp	r3, #0
 800413c:	d106      	bne.n	800414c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2200      	movs	r2, #0
 8004142:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004146:	6878      	ldr	r0, [r7, #4]
 8004148:	f7fd fdc4 	bl	8001cd4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2202      	movs	r2, #2
 8004150:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681a      	ldr	r2, [r3, #0]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	3304      	adds	r3, #4
 800415c:	4619      	mov	r1, r3
 800415e:	4610      	mov	r0, r2
 8004160:	f000 f8e4 	bl	800432c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2201      	movs	r2, #1
 8004168:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2201      	movs	r2, #1
 8004170:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2201      	movs	r2, #1
 8004178:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2201      	movs	r2, #1
 8004180:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2201      	movs	r2, #1
 8004188:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2201      	movs	r2, #1
 8004190:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2201      	movs	r2, #1
 8004198:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2201      	movs	r2, #1
 80041a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2201      	movs	r2, #1
 80041a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2201      	movs	r2, #1
 80041b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80041b4:	2300      	movs	r3, #0
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	3708      	adds	r7, #8
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bd80      	pop	{r7, pc}

080041be <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80041be:	b580      	push	{r7, lr}
 80041c0:	b084      	sub	sp, #16
 80041c2:	af00      	add	r7, sp, #0
 80041c4:	6078      	str	r0, [r7, #4]
 80041c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041ce:	2b01      	cmp	r3, #1
 80041d0:	d101      	bne.n	80041d6 <HAL_TIM_ConfigClockSource+0x18>
 80041d2:	2302      	movs	r3, #2
 80041d4:	e0a6      	b.n	8004324 <HAL_TIM_ConfigClockSource+0x166>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2201      	movs	r2, #1
 80041da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2202      	movs	r2, #2
 80041e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	689b      	ldr	r3, [r3, #8]
 80041ec:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80041f4:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80041fc:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	68fa      	ldr	r2, [r7, #12]
 8004204:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	2b40      	cmp	r3, #64	; 0x40
 800420c:	d067      	beq.n	80042de <HAL_TIM_ConfigClockSource+0x120>
 800420e:	2b40      	cmp	r3, #64	; 0x40
 8004210:	d80b      	bhi.n	800422a <HAL_TIM_ConfigClockSource+0x6c>
 8004212:	2b10      	cmp	r3, #16
 8004214:	d073      	beq.n	80042fe <HAL_TIM_ConfigClockSource+0x140>
 8004216:	2b10      	cmp	r3, #16
 8004218:	d802      	bhi.n	8004220 <HAL_TIM_ConfigClockSource+0x62>
 800421a:	2b00      	cmp	r3, #0
 800421c:	d06f      	beq.n	80042fe <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800421e:	e078      	b.n	8004312 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004220:	2b20      	cmp	r3, #32
 8004222:	d06c      	beq.n	80042fe <HAL_TIM_ConfigClockSource+0x140>
 8004224:	2b30      	cmp	r3, #48	; 0x30
 8004226:	d06a      	beq.n	80042fe <HAL_TIM_ConfigClockSource+0x140>
      break;
 8004228:	e073      	b.n	8004312 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800422a:	2b70      	cmp	r3, #112	; 0x70
 800422c:	d00d      	beq.n	800424a <HAL_TIM_ConfigClockSource+0x8c>
 800422e:	2b70      	cmp	r3, #112	; 0x70
 8004230:	d804      	bhi.n	800423c <HAL_TIM_ConfigClockSource+0x7e>
 8004232:	2b50      	cmp	r3, #80	; 0x50
 8004234:	d033      	beq.n	800429e <HAL_TIM_ConfigClockSource+0xe0>
 8004236:	2b60      	cmp	r3, #96	; 0x60
 8004238:	d041      	beq.n	80042be <HAL_TIM_ConfigClockSource+0x100>
      break;
 800423a:	e06a      	b.n	8004312 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800423c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004240:	d066      	beq.n	8004310 <HAL_TIM_ConfigClockSource+0x152>
 8004242:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004246:	d017      	beq.n	8004278 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8004248:	e063      	b.n	8004312 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6818      	ldr	r0, [r3, #0]
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	6899      	ldr	r1, [r3, #8]
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	685a      	ldr	r2, [r3, #4]
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	68db      	ldr	r3, [r3, #12]
 800425a:	f000 f940 	bl	80044de <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	689b      	ldr	r3, [r3, #8]
 8004264:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800426c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	68fa      	ldr	r2, [r7, #12]
 8004274:	609a      	str	r2, [r3, #8]
      break;
 8004276:	e04c      	b.n	8004312 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6818      	ldr	r0, [r3, #0]
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	6899      	ldr	r1, [r3, #8]
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	685a      	ldr	r2, [r3, #4]
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	68db      	ldr	r3, [r3, #12]
 8004288:	f000 f929 	bl	80044de <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	689a      	ldr	r2, [r3, #8]
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800429a:	609a      	str	r2, [r3, #8]
      break;
 800429c:	e039      	b.n	8004312 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6818      	ldr	r0, [r3, #0]
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	6859      	ldr	r1, [r3, #4]
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	68db      	ldr	r3, [r3, #12]
 80042aa:	461a      	mov	r2, r3
 80042ac:	f000 f8a0 	bl	80043f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	2150      	movs	r1, #80	; 0x50
 80042b6:	4618      	mov	r0, r3
 80042b8:	f000 f8f7 	bl	80044aa <TIM_ITRx_SetConfig>
      break;
 80042bc:	e029      	b.n	8004312 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6818      	ldr	r0, [r3, #0]
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	6859      	ldr	r1, [r3, #4]
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	68db      	ldr	r3, [r3, #12]
 80042ca:	461a      	mov	r2, r3
 80042cc:	f000 f8be 	bl	800444c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	2160      	movs	r1, #96	; 0x60
 80042d6:	4618      	mov	r0, r3
 80042d8:	f000 f8e7 	bl	80044aa <TIM_ITRx_SetConfig>
      break;
 80042dc:	e019      	b.n	8004312 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6818      	ldr	r0, [r3, #0]
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	6859      	ldr	r1, [r3, #4]
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	68db      	ldr	r3, [r3, #12]
 80042ea:	461a      	mov	r2, r3
 80042ec:	f000 f880 	bl	80043f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	2140      	movs	r1, #64	; 0x40
 80042f6:	4618      	mov	r0, r3
 80042f8:	f000 f8d7 	bl	80044aa <TIM_ITRx_SetConfig>
      break;
 80042fc:	e009      	b.n	8004312 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681a      	ldr	r2, [r3, #0]
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4619      	mov	r1, r3
 8004308:	4610      	mov	r0, r2
 800430a:	f000 f8ce 	bl	80044aa <TIM_ITRx_SetConfig>
        break;
 800430e:	e000      	b.n	8004312 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8004310:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2201      	movs	r2, #1
 8004316:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2200      	movs	r2, #0
 800431e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004322:	2300      	movs	r3, #0
}
 8004324:	4618      	mov	r0, r3
 8004326:	3710      	adds	r7, #16
 8004328:	46bd      	mov	sp, r7
 800432a:	bd80      	pop	{r7, pc}

0800432c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800432c:	b480      	push	{r7}
 800432e:	b085      	sub	sp, #20
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
 8004334:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	4a29      	ldr	r2, [pc, #164]	; (80043e4 <TIM_Base_SetConfig+0xb8>)
 8004340:	4293      	cmp	r3, r2
 8004342:	d00b      	beq.n	800435c <TIM_Base_SetConfig+0x30>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800434a:	d007      	beq.n	800435c <TIM_Base_SetConfig+0x30>
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	4a26      	ldr	r2, [pc, #152]	; (80043e8 <TIM_Base_SetConfig+0xbc>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d003      	beq.n	800435c <TIM_Base_SetConfig+0x30>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	4a25      	ldr	r2, [pc, #148]	; (80043ec <TIM_Base_SetConfig+0xc0>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d108      	bne.n	800436e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004362:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	68fa      	ldr	r2, [r7, #12]
 800436a:	4313      	orrs	r3, r2
 800436c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	4a1c      	ldr	r2, [pc, #112]	; (80043e4 <TIM_Base_SetConfig+0xb8>)
 8004372:	4293      	cmp	r3, r2
 8004374:	d00b      	beq.n	800438e <TIM_Base_SetConfig+0x62>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800437c:	d007      	beq.n	800438e <TIM_Base_SetConfig+0x62>
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	4a19      	ldr	r2, [pc, #100]	; (80043e8 <TIM_Base_SetConfig+0xbc>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d003      	beq.n	800438e <TIM_Base_SetConfig+0x62>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	4a18      	ldr	r2, [pc, #96]	; (80043ec <TIM_Base_SetConfig+0xc0>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d108      	bne.n	80043a0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004394:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	68db      	ldr	r3, [r3, #12]
 800439a:	68fa      	ldr	r2, [r7, #12]
 800439c:	4313      	orrs	r3, r2
 800439e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	695b      	ldr	r3, [r3, #20]
 80043aa:	4313      	orrs	r3, r2
 80043ac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	68fa      	ldr	r2, [r7, #12]
 80043b2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	689a      	ldr	r2, [r3, #8]
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	681a      	ldr	r2, [r3, #0]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	4a07      	ldr	r2, [pc, #28]	; (80043e4 <TIM_Base_SetConfig+0xb8>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d103      	bne.n	80043d4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	691a      	ldr	r2, [r3, #16]
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2201      	movs	r2, #1
 80043d8:	615a      	str	r2, [r3, #20]
}
 80043da:	bf00      	nop
 80043dc:	3714      	adds	r7, #20
 80043de:	46bd      	mov	sp, r7
 80043e0:	bc80      	pop	{r7}
 80043e2:	4770      	bx	lr
 80043e4:	40012c00 	.word	0x40012c00
 80043e8:	40000400 	.word	0x40000400
 80043ec:	40000800 	.word	0x40000800

080043f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80043f0:	b480      	push	{r7}
 80043f2:	b087      	sub	sp, #28
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	60f8      	str	r0, [r7, #12]
 80043f8:	60b9      	str	r1, [r7, #8]
 80043fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	6a1b      	ldr	r3, [r3, #32]
 8004400:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	6a1b      	ldr	r3, [r3, #32]
 8004406:	f023 0201 	bic.w	r2, r3, #1
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	699b      	ldr	r3, [r3, #24]
 8004412:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004414:	693b      	ldr	r3, [r7, #16]
 8004416:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800441a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	011b      	lsls	r3, r3, #4
 8004420:	693a      	ldr	r2, [r7, #16]
 8004422:	4313      	orrs	r3, r2
 8004424:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004426:	697b      	ldr	r3, [r7, #20]
 8004428:	f023 030a 	bic.w	r3, r3, #10
 800442c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800442e:	697a      	ldr	r2, [r7, #20]
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	4313      	orrs	r3, r2
 8004434:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	693a      	ldr	r2, [r7, #16]
 800443a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	697a      	ldr	r2, [r7, #20]
 8004440:	621a      	str	r2, [r3, #32]
}
 8004442:	bf00      	nop
 8004444:	371c      	adds	r7, #28
 8004446:	46bd      	mov	sp, r7
 8004448:	bc80      	pop	{r7}
 800444a:	4770      	bx	lr

0800444c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800444c:	b480      	push	{r7}
 800444e:	b087      	sub	sp, #28
 8004450:	af00      	add	r7, sp, #0
 8004452:	60f8      	str	r0, [r7, #12]
 8004454:	60b9      	str	r1, [r7, #8]
 8004456:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	6a1b      	ldr	r3, [r3, #32]
 800445c:	f023 0210 	bic.w	r2, r3, #16
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	699b      	ldr	r3, [r3, #24]
 8004468:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	6a1b      	ldr	r3, [r3, #32]
 800446e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004470:	697b      	ldr	r3, [r7, #20]
 8004472:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004476:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	031b      	lsls	r3, r3, #12
 800447c:	697a      	ldr	r2, [r7, #20]
 800447e:	4313      	orrs	r3, r2
 8004480:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004482:	693b      	ldr	r3, [r7, #16]
 8004484:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004488:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	011b      	lsls	r3, r3, #4
 800448e:	693a      	ldr	r2, [r7, #16]
 8004490:	4313      	orrs	r3, r2
 8004492:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	697a      	ldr	r2, [r7, #20]
 8004498:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	693a      	ldr	r2, [r7, #16]
 800449e:	621a      	str	r2, [r3, #32]
}
 80044a0:	bf00      	nop
 80044a2:	371c      	adds	r7, #28
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bc80      	pop	{r7}
 80044a8:	4770      	bx	lr

080044aa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80044aa:	b480      	push	{r7}
 80044ac:	b085      	sub	sp, #20
 80044ae:	af00      	add	r7, sp, #0
 80044b0:	6078      	str	r0, [r7, #4]
 80044b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	689b      	ldr	r3, [r3, #8]
 80044b8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044c0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80044c2:	683a      	ldr	r2, [r7, #0]
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	4313      	orrs	r3, r2
 80044c8:	f043 0307 	orr.w	r3, r3, #7
 80044cc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	68fa      	ldr	r2, [r7, #12]
 80044d2:	609a      	str	r2, [r3, #8]
}
 80044d4:	bf00      	nop
 80044d6:	3714      	adds	r7, #20
 80044d8:	46bd      	mov	sp, r7
 80044da:	bc80      	pop	{r7}
 80044dc:	4770      	bx	lr

080044de <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80044de:	b480      	push	{r7}
 80044e0:	b087      	sub	sp, #28
 80044e2:	af00      	add	r7, sp, #0
 80044e4:	60f8      	str	r0, [r7, #12]
 80044e6:	60b9      	str	r1, [r7, #8]
 80044e8:	607a      	str	r2, [r7, #4]
 80044ea:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	689b      	ldr	r3, [r3, #8]
 80044f0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044f2:	697b      	ldr	r3, [r7, #20]
 80044f4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80044f8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	021a      	lsls	r2, r3, #8
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	431a      	orrs	r2, r3
 8004502:	68bb      	ldr	r3, [r7, #8]
 8004504:	4313      	orrs	r3, r2
 8004506:	697a      	ldr	r2, [r7, #20]
 8004508:	4313      	orrs	r3, r2
 800450a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	697a      	ldr	r2, [r7, #20]
 8004510:	609a      	str	r2, [r3, #8]
}
 8004512:	bf00      	nop
 8004514:	371c      	adds	r7, #28
 8004516:	46bd      	mov	sp, r7
 8004518:	bc80      	pop	{r7}
 800451a:	4770      	bx	lr

0800451c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800451c:	b480      	push	{r7}
 800451e:	b085      	sub	sp, #20
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
 8004524:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800452c:	2b01      	cmp	r3, #1
 800452e:	d101      	bne.n	8004534 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004530:	2302      	movs	r3, #2
 8004532:	e046      	b.n	80045c2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2201      	movs	r2, #1
 8004538:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2202      	movs	r2, #2
 8004540:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	689b      	ldr	r3, [r3, #8]
 8004552:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800455a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	68fa      	ldr	r2, [r7, #12]
 8004562:	4313      	orrs	r3, r2
 8004564:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	68fa      	ldr	r2, [r7, #12]
 800456c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4a16      	ldr	r2, [pc, #88]	; (80045cc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004574:	4293      	cmp	r3, r2
 8004576:	d00e      	beq.n	8004596 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004580:	d009      	beq.n	8004596 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4a12      	ldr	r2, [pc, #72]	; (80045d0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004588:	4293      	cmp	r3, r2
 800458a:	d004      	beq.n	8004596 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a10      	ldr	r2, [pc, #64]	; (80045d4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d10c      	bne.n	80045b0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004596:	68bb      	ldr	r3, [r7, #8]
 8004598:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800459c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	68ba      	ldr	r2, [r7, #8]
 80045a4:	4313      	orrs	r3, r2
 80045a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	68ba      	ldr	r2, [r7, #8]
 80045ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2201      	movs	r2, #1
 80045b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2200      	movs	r2, #0
 80045bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80045c0:	2300      	movs	r3, #0
}
 80045c2:	4618      	mov	r0, r3
 80045c4:	3714      	adds	r7, #20
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bc80      	pop	{r7}
 80045ca:	4770      	bx	lr
 80045cc:	40012c00 	.word	0x40012c00
 80045d0:	40000400 	.word	0x40000400
 80045d4:	40000800 	.word	0x40000800

080045d8 <__errno>:
 80045d8:	4b01      	ldr	r3, [pc, #4]	; (80045e0 <__errno+0x8>)
 80045da:	6818      	ldr	r0, [r3, #0]
 80045dc:	4770      	bx	lr
 80045de:	bf00      	nop
 80045e0:	20000018 	.word	0x20000018

080045e4 <__libc_init_array>:
 80045e4:	b570      	push	{r4, r5, r6, lr}
 80045e6:	2500      	movs	r5, #0
 80045e8:	4e0c      	ldr	r6, [pc, #48]	; (800461c <__libc_init_array+0x38>)
 80045ea:	4c0d      	ldr	r4, [pc, #52]	; (8004620 <__libc_init_array+0x3c>)
 80045ec:	1ba4      	subs	r4, r4, r6
 80045ee:	10a4      	asrs	r4, r4, #2
 80045f0:	42a5      	cmp	r5, r4
 80045f2:	d109      	bne.n	8004608 <__libc_init_array+0x24>
 80045f4:	f003 fd5e 	bl	80080b4 <_init>
 80045f8:	2500      	movs	r5, #0
 80045fa:	4e0a      	ldr	r6, [pc, #40]	; (8004624 <__libc_init_array+0x40>)
 80045fc:	4c0a      	ldr	r4, [pc, #40]	; (8004628 <__libc_init_array+0x44>)
 80045fe:	1ba4      	subs	r4, r4, r6
 8004600:	10a4      	asrs	r4, r4, #2
 8004602:	42a5      	cmp	r5, r4
 8004604:	d105      	bne.n	8004612 <__libc_init_array+0x2e>
 8004606:	bd70      	pop	{r4, r5, r6, pc}
 8004608:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800460c:	4798      	blx	r3
 800460e:	3501      	adds	r5, #1
 8004610:	e7ee      	b.n	80045f0 <__libc_init_array+0xc>
 8004612:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004616:	4798      	blx	r3
 8004618:	3501      	adds	r5, #1
 800461a:	e7f2      	b.n	8004602 <__libc_init_array+0x1e>
 800461c:	08009148 	.word	0x08009148
 8004620:	08009148 	.word	0x08009148
 8004624:	08009148 	.word	0x08009148
 8004628:	0800914c 	.word	0x0800914c

0800462c <memset>:
 800462c:	4603      	mov	r3, r0
 800462e:	4402      	add	r2, r0
 8004630:	4293      	cmp	r3, r2
 8004632:	d100      	bne.n	8004636 <memset+0xa>
 8004634:	4770      	bx	lr
 8004636:	f803 1b01 	strb.w	r1, [r3], #1
 800463a:	e7f9      	b.n	8004630 <memset+0x4>

0800463c <__cvt>:
 800463c:	2b00      	cmp	r3, #0
 800463e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004642:	461e      	mov	r6, r3
 8004644:	bfbb      	ittet	lt
 8004646:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800464a:	461e      	movlt	r6, r3
 800464c:	2300      	movge	r3, #0
 800464e:	232d      	movlt	r3, #45	; 0x2d
 8004650:	b088      	sub	sp, #32
 8004652:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8004654:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 8004658:	f027 0720 	bic.w	r7, r7, #32
 800465c:	2f46      	cmp	r7, #70	; 0x46
 800465e:	4614      	mov	r4, r2
 8004660:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8004662:	700b      	strb	r3, [r1, #0]
 8004664:	d004      	beq.n	8004670 <__cvt+0x34>
 8004666:	2f45      	cmp	r7, #69	; 0x45
 8004668:	d100      	bne.n	800466c <__cvt+0x30>
 800466a:	3501      	adds	r5, #1
 800466c:	2302      	movs	r3, #2
 800466e:	e000      	b.n	8004672 <__cvt+0x36>
 8004670:	2303      	movs	r3, #3
 8004672:	aa07      	add	r2, sp, #28
 8004674:	9204      	str	r2, [sp, #16]
 8004676:	aa06      	add	r2, sp, #24
 8004678:	e9cd a202 	strd	sl, r2, [sp, #8]
 800467c:	e9cd 3500 	strd	r3, r5, [sp]
 8004680:	4622      	mov	r2, r4
 8004682:	4633      	mov	r3, r6
 8004684:	f001 fd7c 	bl	8006180 <_dtoa_r>
 8004688:	2f47      	cmp	r7, #71	; 0x47
 800468a:	4680      	mov	r8, r0
 800468c:	d102      	bne.n	8004694 <__cvt+0x58>
 800468e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004690:	07db      	lsls	r3, r3, #31
 8004692:	d526      	bpl.n	80046e2 <__cvt+0xa6>
 8004694:	2f46      	cmp	r7, #70	; 0x46
 8004696:	eb08 0905 	add.w	r9, r8, r5
 800469a:	d111      	bne.n	80046c0 <__cvt+0x84>
 800469c:	f898 3000 	ldrb.w	r3, [r8]
 80046a0:	2b30      	cmp	r3, #48	; 0x30
 80046a2:	d10a      	bne.n	80046ba <__cvt+0x7e>
 80046a4:	2200      	movs	r2, #0
 80046a6:	2300      	movs	r3, #0
 80046a8:	4620      	mov	r0, r4
 80046aa:	4631      	mov	r1, r6
 80046ac:	f7fc f97c 	bl	80009a8 <__aeabi_dcmpeq>
 80046b0:	b918      	cbnz	r0, 80046ba <__cvt+0x7e>
 80046b2:	f1c5 0501 	rsb	r5, r5, #1
 80046b6:	f8ca 5000 	str.w	r5, [sl]
 80046ba:	f8da 3000 	ldr.w	r3, [sl]
 80046be:	4499      	add	r9, r3
 80046c0:	2200      	movs	r2, #0
 80046c2:	2300      	movs	r3, #0
 80046c4:	4620      	mov	r0, r4
 80046c6:	4631      	mov	r1, r6
 80046c8:	f7fc f96e 	bl	80009a8 <__aeabi_dcmpeq>
 80046cc:	b938      	cbnz	r0, 80046de <__cvt+0xa2>
 80046ce:	2230      	movs	r2, #48	; 0x30
 80046d0:	9b07      	ldr	r3, [sp, #28]
 80046d2:	454b      	cmp	r3, r9
 80046d4:	d205      	bcs.n	80046e2 <__cvt+0xa6>
 80046d6:	1c59      	adds	r1, r3, #1
 80046d8:	9107      	str	r1, [sp, #28]
 80046da:	701a      	strb	r2, [r3, #0]
 80046dc:	e7f8      	b.n	80046d0 <__cvt+0x94>
 80046de:	f8cd 901c 	str.w	r9, [sp, #28]
 80046e2:	4640      	mov	r0, r8
 80046e4:	9b07      	ldr	r3, [sp, #28]
 80046e6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80046e8:	eba3 0308 	sub.w	r3, r3, r8
 80046ec:	6013      	str	r3, [r2, #0]
 80046ee:	b008      	add	sp, #32
 80046f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080046f4 <__exponent>:
 80046f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80046f6:	2900      	cmp	r1, #0
 80046f8:	bfb4      	ite	lt
 80046fa:	232d      	movlt	r3, #45	; 0x2d
 80046fc:	232b      	movge	r3, #43	; 0x2b
 80046fe:	4604      	mov	r4, r0
 8004700:	bfb8      	it	lt
 8004702:	4249      	neglt	r1, r1
 8004704:	2909      	cmp	r1, #9
 8004706:	f804 2b02 	strb.w	r2, [r4], #2
 800470a:	7043      	strb	r3, [r0, #1]
 800470c:	dd21      	ble.n	8004752 <__exponent+0x5e>
 800470e:	f10d 0307 	add.w	r3, sp, #7
 8004712:	461f      	mov	r7, r3
 8004714:	260a      	movs	r6, #10
 8004716:	fb91 f5f6 	sdiv	r5, r1, r6
 800471a:	fb06 1115 	mls	r1, r6, r5, r1
 800471e:	2d09      	cmp	r5, #9
 8004720:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8004724:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004728:	f103 32ff 	add.w	r2, r3, #4294967295
 800472c:	4629      	mov	r1, r5
 800472e:	dc09      	bgt.n	8004744 <__exponent+0x50>
 8004730:	3130      	adds	r1, #48	; 0x30
 8004732:	3b02      	subs	r3, #2
 8004734:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004738:	42bb      	cmp	r3, r7
 800473a:	4622      	mov	r2, r4
 800473c:	d304      	bcc.n	8004748 <__exponent+0x54>
 800473e:	1a10      	subs	r0, r2, r0
 8004740:	b003      	add	sp, #12
 8004742:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004744:	4613      	mov	r3, r2
 8004746:	e7e6      	b.n	8004716 <__exponent+0x22>
 8004748:	f813 2b01 	ldrb.w	r2, [r3], #1
 800474c:	f804 2b01 	strb.w	r2, [r4], #1
 8004750:	e7f2      	b.n	8004738 <__exponent+0x44>
 8004752:	2330      	movs	r3, #48	; 0x30
 8004754:	4419      	add	r1, r3
 8004756:	7083      	strb	r3, [r0, #2]
 8004758:	1d02      	adds	r2, r0, #4
 800475a:	70c1      	strb	r1, [r0, #3]
 800475c:	e7ef      	b.n	800473e <__exponent+0x4a>
	...

08004760 <_printf_float>:
 8004760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004764:	b091      	sub	sp, #68	; 0x44
 8004766:	460c      	mov	r4, r1
 8004768:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800476a:	4693      	mov	fp, r2
 800476c:	461e      	mov	r6, r3
 800476e:	4605      	mov	r5, r0
 8004770:	f002 fde8 	bl	8007344 <_localeconv_r>
 8004774:	6803      	ldr	r3, [r0, #0]
 8004776:	4618      	mov	r0, r3
 8004778:	9309      	str	r3, [sp, #36]	; 0x24
 800477a:	f7fb fce9 	bl	8000150 <strlen>
 800477e:	2300      	movs	r3, #0
 8004780:	930e      	str	r3, [sp, #56]	; 0x38
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	900a      	str	r0, [sp, #40]	; 0x28
 8004786:	3307      	adds	r3, #7
 8004788:	f023 0307 	bic.w	r3, r3, #7
 800478c:	f103 0208 	add.w	r2, r3, #8
 8004790:	f894 8018 	ldrb.w	r8, [r4, #24]
 8004794:	f8d4 a000 	ldr.w	sl, [r4]
 8004798:	603a      	str	r2, [r7, #0]
 800479a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800479e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80047a2:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 80047a6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80047aa:	930b      	str	r3, [sp, #44]	; 0x2c
 80047ac:	f04f 32ff 	mov.w	r2, #4294967295
 80047b0:	4ba6      	ldr	r3, [pc, #664]	; (8004a4c <_printf_float+0x2ec>)
 80047b2:	4638      	mov	r0, r7
 80047b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80047b6:	f7fc f929 	bl	8000a0c <__aeabi_dcmpun>
 80047ba:	bb68      	cbnz	r0, 8004818 <_printf_float+0xb8>
 80047bc:	f04f 32ff 	mov.w	r2, #4294967295
 80047c0:	4ba2      	ldr	r3, [pc, #648]	; (8004a4c <_printf_float+0x2ec>)
 80047c2:	4638      	mov	r0, r7
 80047c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80047c6:	f7fc f903 	bl	80009d0 <__aeabi_dcmple>
 80047ca:	bb28      	cbnz	r0, 8004818 <_printf_float+0xb8>
 80047cc:	2200      	movs	r2, #0
 80047ce:	2300      	movs	r3, #0
 80047d0:	4638      	mov	r0, r7
 80047d2:	4649      	mov	r1, r9
 80047d4:	f7fc f8f2 	bl	80009bc <__aeabi_dcmplt>
 80047d8:	b110      	cbz	r0, 80047e0 <_printf_float+0x80>
 80047da:	232d      	movs	r3, #45	; 0x2d
 80047dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80047e0:	4f9b      	ldr	r7, [pc, #620]	; (8004a50 <_printf_float+0x2f0>)
 80047e2:	4b9c      	ldr	r3, [pc, #624]	; (8004a54 <_printf_float+0x2f4>)
 80047e4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80047e8:	bf98      	it	ls
 80047ea:	461f      	movls	r7, r3
 80047ec:	2303      	movs	r3, #3
 80047ee:	f04f 0900 	mov.w	r9, #0
 80047f2:	6123      	str	r3, [r4, #16]
 80047f4:	f02a 0304 	bic.w	r3, sl, #4
 80047f8:	6023      	str	r3, [r4, #0]
 80047fa:	9600      	str	r6, [sp, #0]
 80047fc:	465b      	mov	r3, fp
 80047fe:	aa0f      	add	r2, sp, #60	; 0x3c
 8004800:	4621      	mov	r1, r4
 8004802:	4628      	mov	r0, r5
 8004804:	f000 f9e2 	bl	8004bcc <_printf_common>
 8004808:	3001      	adds	r0, #1
 800480a:	f040 8090 	bne.w	800492e <_printf_float+0x1ce>
 800480e:	f04f 30ff 	mov.w	r0, #4294967295
 8004812:	b011      	add	sp, #68	; 0x44
 8004814:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004818:	463a      	mov	r2, r7
 800481a:	464b      	mov	r3, r9
 800481c:	4638      	mov	r0, r7
 800481e:	4649      	mov	r1, r9
 8004820:	f7fc f8f4 	bl	8000a0c <__aeabi_dcmpun>
 8004824:	b110      	cbz	r0, 800482c <_printf_float+0xcc>
 8004826:	4f8c      	ldr	r7, [pc, #560]	; (8004a58 <_printf_float+0x2f8>)
 8004828:	4b8c      	ldr	r3, [pc, #560]	; (8004a5c <_printf_float+0x2fc>)
 800482a:	e7db      	b.n	80047e4 <_printf_float+0x84>
 800482c:	6863      	ldr	r3, [r4, #4]
 800482e:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 8004832:	1c59      	adds	r1, r3, #1
 8004834:	a80d      	add	r0, sp, #52	; 0x34
 8004836:	a90e      	add	r1, sp, #56	; 0x38
 8004838:	d140      	bne.n	80048bc <_printf_float+0x15c>
 800483a:	2306      	movs	r3, #6
 800483c:	6063      	str	r3, [r4, #4]
 800483e:	f04f 0c00 	mov.w	ip, #0
 8004842:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 8004846:	e9cd 2301 	strd	r2, r3, [sp, #4]
 800484a:	6863      	ldr	r3, [r4, #4]
 800484c:	6022      	str	r2, [r4, #0]
 800484e:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8004852:	9300      	str	r3, [sp, #0]
 8004854:	463a      	mov	r2, r7
 8004856:	464b      	mov	r3, r9
 8004858:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 800485c:	4628      	mov	r0, r5
 800485e:	f7ff feed 	bl	800463c <__cvt>
 8004862:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 8004866:	2b47      	cmp	r3, #71	; 0x47
 8004868:	4607      	mov	r7, r0
 800486a:	d109      	bne.n	8004880 <_printf_float+0x120>
 800486c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800486e:	1cd8      	adds	r0, r3, #3
 8004870:	db02      	blt.n	8004878 <_printf_float+0x118>
 8004872:	6862      	ldr	r2, [r4, #4]
 8004874:	4293      	cmp	r3, r2
 8004876:	dd47      	ble.n	8004908 <_printf_float+0x1a8>
 8004878:	f1a8 0802 	sub.w	r8, r8, #2
 800487c:	fa5f f888 	uxtb.w	r8, r8
 8004880:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8004884:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004886:	d824      	bhi.n	80048d2 <_printf_float+0x172>
 8004888:	3901      	subs	r1, #1
 800488a:	4642      	mov	r2, r8
 800488c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004890:	910d      	str	r1, [sp, #52]	; 0x34
 8004892:	f7ff ff2f 	bl	80046f4 <__exponent>
 8004896:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004898:	4681      	mov	r9, r0
 800489a:	1813      	adds	r3, r2, r0
 800489c:	2a01      	cmp	r2, #1
 800489e:	6123      	str	r3, [r4, #16]
 80048a0:	dc02      	bgt.n	80048a8 <_printf_float+0x148>
 80048a2:	6822      	ldr	r2, [r4, #0]
 80048a4:	07d1      	lsls	r1, r2, #31
 80048a6:	d501      	bpl.n	80048ac <_printf_float+0x14c>
 80048a8:	3301      	adds	r3, #1
 80048aa:	6123      	str	r3, [r4, #16]
 80048ac:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d0a2      	beq.n	80047fa <_printf_float+0x9a>
 80048b4:	232d      	movs	r3, #45	; 0x2d
 80048b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80048ba:	e79e      	b.n	80047fa <_printf_float+0x9a>
 80048bc:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 80048c0:	f000 816e 	beq.w	8004ba0 <_printf_float+0x440>
 80048c4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80048c8:	d1b9      	bne.n	800483e <_printf_float+0xde>
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d1b7      	bne.n	800483e <_printf_float+0xde>
 80048ce:	2301      	movs	r3, #1
 80048d0:	e7b4      	b.n	800483c <_printf_float+0xdc>
 80048d2:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 80048d6:	d119      	bne.n	800490c <_printf_float+0x1ac>
 80048d8:	2900      	cmp	r1, #0
 80048da:	6863      	ldr	r3, [r4, #4]
 80048dc:	dd0c      	ble.n	80048f8 <_printf_float+0x198>
 80048de:	6121      	str	r1, [r4, #16]
 80048e0:	b913      	cbnz	r3, 80048e8 <_printf_float+0x188>
 80048e2:	6822      	ldr	r2, [r4, #0]
 80048e4:	07d2      	lsls	r2, r2, #31
 80048e6:	d502      	bpl.n	80048ee <_printf_float+0x18e>
 80048e8:	3301      	adds	r3, #1
 80048ea:	440b      	add	r3, r1
 80048ec:	6123      	str	r3, [r4, #16]
 80048ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80048f0:	f04f 0900 	mov.w	r9, #0
 80048f4:	65a3      	str	r3, [r4, #88]	; 0x58
 80048f6:	e7d9      	b.n	80048ac <_printf_float+0x14c>
 80048f8:	b913      	cbnz	r3, 8004900 <_printf_float+0x1a0>
 80048fa:	6822      	ldr	r2, [r4, #0]
 80048fc:	07d0      	lsls	r0, r2, #31
 80048fe:	d501      	bpl.n	8004904 <_printf_float+0x1a4>
 8004900:	3302      	adds	r3, #2
 8004902:	e7f3      	b.n	80048ec <_printf_float+0x18c>
 8004904:	2301      	movs	r3, #1
 8004906:	e7f1      	b.n	80048ec <_printf_float+0x18c>
 8004908:	f04f 0867 	mov.w	r8, #103	; 0x67
 800490c:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8004910:	4293      	cmp	r3, r2
 8004912:	db05      	blt.n	8004920 <_printf_float+0x1c0>
 8004914:	6822      	ldr	r2, [r4, #0]
 8004916:	6123      	str	r3, [r4, #16]
 8004918:	07d1      	lsls	r1, r2, #31
 800491a:	d5e8      	bpl.n	80048ee <_printf_float+0x18e>
 800491c:	3301      	adds	r3, #1
 800491e:	e7e5      	b.n	80048ec <_printf_float+0x18c>
 8004920:	2b00      	cmp	r3, #0
 8004922:	bfcc      	ite	gt
 8004924:	2301      	movgt	r3, #1
 8004926:	f1c3 0302 	rsble	r3, r3, #2
 800492a:	4413      	add	r3, r2
 800492c:	e7de      	b.n	80048ec <_printf_float+0x18c>
 800492e:	6823      	ldr	r3, [r4, #0]
 8004930:	055a      	lsls	r2, r3, #21
 8004932:	d407      	bmi.n	8004944 <_printf_float+0x1e4>
 8004934:	6923      	ldr	r3, [r4, #16]
 8004936:	463a      	mov	r2, r7
 8004938:	4659      	mov	r1, fp
 800493a:	4628      	mov	r0, r5
 800493c:	47b0      	blx	r6
 800493e:	3001      	adds	r0, #1
 8004940:	d129      	bne.n	8004996 <_printf_float+0x236>
 8004942:	e764      	b.n	800480e <_printf_float+0xae>
 8004944:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8004948:	f240 80d7 	bls.w	8004afa <_printf_float+0x39a>
 800494c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004950:	2200      	movs	r2, #0
 8004952:	2300      	movs	r3, #0
 8004954:	f7fc f828 	bl	80009a8 <__aeabi_dcmpeq>
 8004958:	b388      	cbz	r0, 80049be <_printf_float+0x25e>
 800495a:	2301      	movs	r3, #1
 800495c:	4a40      	ldr	r2, [pc, #256]	; (8004a60 <_printf_float+0x300>)
 800495e:	4659      	mov	r1, fp
 8004960:	4628      	mov	r0, r5
 8004962:	47b0      	blx	r6
 8004964:	3001      	adds	r0, #1
 8004966:	f43f af52 	beq.w	800480e <_printf_float+0xae>
 800496a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800496e:	429a      	cmp	r2, r3
 8004970:	db02      	blt.n	8004978 <_printf_float+0x218>
 8004972:	6823      	ldr	r3, [r4, #0]
 8004974:	07d8      	lsls	r0, r3, #31
 8004976:	d50e      	bpl.n	8004996 <_printf_float+0x236>
 8004978:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800497c:	4659      	mov	r1, fp
 800497e:	4628      	mov	r0, r5
 8004980:	47b0      	blx	r6
 8004982:	3001      	adds	r0, #1
 8004984:	f43f af43 	beq.w	800480e <_printf_float+0xae>
 8004988:	2700      	movs	r7, #0
 800498a:	f104 081a 	add.w	r8, r4, #26
 800498e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004990:	3b01      	subs	r3, #1
 8004992:	42bb      	cmp	r3, r7
 8004994:	dc09      	bgt.n	80049aa <_printf_float+0x24a>
 8004996:	6823      	ldr	r3, [r4, #0]
 8004998:	079f      	lsls	r7, r3, #30
 800499a:	f100 80fd 	bmi.w	8004b98 <_printf_float+0x438>
 800499e:	68e0      	ldr	r0, [r4, #12]
 80049a0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80049a2:	4298      	cmp	r0, r3
 80049a4:	bfb8      	it	lt
 80049a6:	4618      	movlt	r0, r3
 80049a8:	e733      	b.n	8004812 <_printf_float+0xb2>
 80049aa:	2301      	movs	r3, #1
 80049ac:	4642      	mov	r2, r8
 80049ae:	4659      	mov	r1, fp
 80049b0:	4628      	mov	r0, r5
 80049b2:	47b0      	blx	r6
 80049b4:	3001      	adds	r0, #1
 80049b6:	f43f af2a 	beq.w	800480e <_printf_float+0xae>
 80049ba:	3701      	adds	r7, #1
 80049bc:	e7e7      	b.n	800498e <_printf_float+0x22e>
 80049be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	dc2b      	bgt.n	8004a1c <_printf_float+0x2bc>
 80049c4:	2301      	movs	r3, #1
 80049c6:	4a26      	ldr	r2, [pc, #152]	; (8004a60 <_printf_float+0x300>)
 80049c8:	4659      	mov	r1, fp
 80049ca:	4628      	mov	r0, r5
 80049cc:	47b0      	blx	r6
 80049ce:	3001      	adds	r0, #1
 80049d0:	f43f af1d 	beq.w	800480e <_printf_float+0xae>
 80049d4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80049d6:	b923      	cbnz	r3, 80049e2 <_printf_float+0x282>
 80049d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80049da:	b913      	cbnz	r3, 80049e2 <_printf_float+0x282>
 80049dc:	6823      	ldr	r3, [r4, #0]
 80049de:	07d9      	lsls	r1, r3, #31
 80049e0:	d5d9      	bpl.n	8004996 <_printf_float+0x236>
 80049e2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80049e6:	4659      	mov	r1, fp
 80049e8:	4628      	mov	r0, r5
 80049ea:	47b0      	blx	r6
 80049ec:	3001      	adds	r0, #1
 80049ee:	f43f af0e 	beq.w	800480e <_printf_float+0xae>
 80049f2:	f04f 0800 	mov.w	r8, #0
 80049f6:	f104 091a 	add.w	r9, r4, #26
 80049fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80049fc:	425b      	negs	r3, r3
 80049fe:	4543      	cmp	r3, r8
 8004a00:	dc01      	bgt.n	8004a06 <_printf_float+0x2a6>
 8004a02:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004a04:	e797      	b.n	8004936 <_printf_float+0x1d6>
 8004a06:	2301      	movs	r3, #1
 8004a08:	464a      	mov	r2, r9
 8004a0a:	4659      	mov	r1, fp
 8004a0c:	4628      	mov	r0, r5
 8004a0e:	47b0      	blx	r6
 8004a10:	3001      	adds	r0, #1
 8004a12:	f43f aefc 	beq.w	800480e <_printf_float+0xae>
 8004a16:	f108 0801 	add.w	r8, r8, #1
 8004a1a:	e7ee      	b.n	80049fa <_printf_float+0x29a>
 8004a1c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004a1e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004a20:	429a      	cmp	r2, r3
 8004a22:	bfa8      	it	ge
 8004a24:	461a      	movge	r2, r3
 8004a26:	2a00      	cmp	r2, #0
 8004a28:	4690      	mov	r8, r2
 8004a2a:	dd07      	ble.n	8004a3c <_printf_float+0x2dc>
 8004a2c:	4613      	mov	r3, r2
 8004a2e:	4659      	mov	r1, fp
 8004a30:	463a      	mov	r2, r7
 8004a32:	4628      	mov	r0, r5
 8004a34:	47b0      	blx	r6
 8004a36:	3001      	adds	r0, #1
 8004a38:	f43f aee9 	beq.w	800480e <_printf_float+0xae>
 8004a3c:	f104 031a 	add.w	r3, r4, #26
 8004a40:	f04f 0a00 	mov.w	sl, #0
 8004a44:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8004a48:	930b      	str	r3, [sp, #44]	; 0x2c
 8004a4a:	e015      	b.n	8004a78 <_printf_float+0x318>
 8004a4c:	7fefffff 	.word	0x7fefffff
 8004a50:	08008e94 	.word	0x08008e94
 8004a54:	08008e90 	.word	0x08008e90
 8004a58:	08008e9c 	.word	0x08008e9c
 8004a5c:	08008e98 	.word	0x08008e98
 8004a60:	08008ea0 	.word	0x08008ea0
 8004a64:	2301      	movs	r3, #1
 8004a66:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004a68:	4659      	mov	r1, fp
 8004a6a:	4628      	mov	r0, r5
 8004a6c:	47b0      	blx	r6
 8004a6e:	3001      	adds	r0, #1
 8004a70:	f43f aecd 	beq.w	800480e <_printf_float+0xae>
 8004a74:	f10a 0a01 	add.w	sl, sl, #1
 8004a78:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8004a7c:	eba9 0308 	sub.w	r3, r9, r8
 8004a80:	4553      	cmp	r3, sl
 8004a82:	dcef      	bgt.n	8004a64 <_printf_float+0x304>
 8004a84:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004a88:	429a      	cmp	r2, r3
 8004a8a:	444f      	add	r7, r9
 8004a8c:	db14      	blt.n	8004ab8 <_printf_float+0x358>
 8004a8e:	6823      	ldr	r3, [r4, #0]
 8004a90:	07da      	lsls	r2, r3, #31
 8004a92:	d411      	bmi.n	8004ab8 <_printf_float+0x358>
 8004a94:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004a96:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004a98:	eba3 0209 	sub.w	r2, r3, r9
 8004a9c:	eba3 0901 	sub.w	r9, r3, r1
 8004aa0:	4591      	cmp	r9, r2
 8004aa2:	bfa8      	it	ge
 8004aa4:	4691      	movge	r9, r2
 8004aa6:	f1b9 0f00 	cmp.w	r9, #0
 8004aaa:	dc0d      	bgt.n	8004ac8 <_printf_float+0x368>
 8004aac:	2700      	movs	r7, #0
 8004aae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004ab2:	f104 081a 	add.w	r8, r4, #26
 8004ab6:	e018      	b.n	8004aea <_printf_float+0x38a>
 8004ab8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004abc:	4659      	mov	r1, fp
 8004abe:	4628      	mov	r0, r5
 8004ac0:	47b0      	blx	r6
 8004ac2:	3001      	adds	r0, #1
 8004ac4:	d1e6      	bne.n	8004a94 <_printf_float+0x334>
 8004ac6:	e6a2      	b.n	800480e <_printf_float+0xae>
 8004ac8:	464b      	mov	r3, r9
 8004aca:	463a      	mov	r2, r7
 8004acc:	4659      	mov	r1, fp
 8004ace:	4628      	mov	r0, r5
 8004ad0:	47b0      	blx	r6
 8004ad2:	3001      	adds	r0, #1
 8004ad4:	d1ea      	bne.n	8004aac <_printf_float+0x34c>
 8004ad6:	e69a      	b.n	800480e <_printf_float+0xae>
 8004ad8:	2301      	movs	r3, #1
 8004ada:	4642      	mov	r2, r8
 8004adc:	4659      	mov	r1, fp
 8004ade:	4628      	mov	r0, r5
 8004ae0:	47b0      	blx	r6
 8004ae2:	3001      	adds	r0, #1
 8004ae4:	f43f ae93 	beq.w	800480e <_printf_float+0xae>
 8004ae8:	3701      	adds	r7, #1
 8004aea:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004aee:	1a9b      	subs	r3, r3, r2
 8004af0:	eba3 0309 	sub.w	r3, r3, r9
 8004af4:	42bb      	cmp	r3, r7
 8004af6:	dcef      	bgt.n	8004ad8 <_printf_float+0x378>
 8004af8:	e74d      	b.n	8004996 <_printf_float+0x236>
 8004afa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004afc:	2a01      	cmp	r2, #1
 8004afe:	dc01      	bgt.n	8004b04 <_printf_float+0x3a4>
 8004b00:	07db      	lsls	r3, r3, #31
 8004b02:	d538      	bpl.n	8004b76 <_printf_float+0x416>
 8004b04:	2301      	movs	r3, #1
 8004b06:	463a      	mov	r2, r7
 8004b08:	4659      	mov	r1, fp
 8004b0a:	4628      	mov	r0, r5
 8004b0c:	47b0      	blx	r6
 8004b0e:	3001      	adds	r0, #1
 8004b10:	f43f ae7d 	beq.w	800480e <_printf_float+0xae>
 8004b14:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004b18:	4659      	mov	r1, fp
 8004b1a:	4628      	mov	r0, r5
 8004b1c:	47b0      	blx	r6
 8004b1e:	3001      	adds	r0, #1
 8004b20:	f107 0701 	add.w	r7, r7, #1
 8004b24:	f43f ae73 	beq.w	800480e <_printf_float+0xae>
 8004b28:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004b2c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004b2e:	2200      	movs	r2, #0
 8004b30:	f103 38ff 	add.w	r8, r3, #4294967295
 8004b34:	2300      	movs	r3, #0
 8004b36:	f7fb ff37 	bl	80009a8 <__aeabi_dcmpeq>
 8004b3a:	b9c0      	cbnz	r0, 8004b6e <_printf_float+0x40e>
 8004b3c:	4643      	mov	r3, r8
 8004b3e:	463a      	mov	r2, r7
 8004b40:	4659      	mov	r1, fp
 8004b42:	4628      	mov	r0, r5
 8004b44:	47b0      	blx	r6
 8004b46:	3001      	adds	r0, #1
 8004b48:	d10d      	bne.n	8004b66 <_printf_float+0x406>
 8004b4a:	e660      	b.n	800480e <_printf_float+0xae>
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	4642      	mov	r2, r8
 8004b50:	4659      	mov	r1, fp
 8004b52:	4628      	mov	r0, r5
 8004b54:	47b0      	blx	r6
 8004b56:	3001      	adds	r0, #1
 8004b58:	f43f ae59 	beq.w	800480e <_printf_float+0xae>
 8004b5c:	3701      	adds	r7, #1
 8004b5e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004b60:	3b01      	subs	r3, #1
 8004b62:	42bb      	cmp	r3, r7
 8004b64:	dcf2      	bgt.n	8004b4c <_printf_float+0x3ec>
 8004b66:	464b      	mov	r3, r9
 8004b68:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004b6c:	e6e4      	b.n	8004938 <_printf_float+0x1d8>
 8004b6e:	2700      	movs	r7, #0
 8004b70:	f104 081a 	add.w	r8, r4, #26
 8004b74:	e7f3      	b.n	8004b5e <_printf_float+0x3fe>
 8004b76:	2301      	movs	r3, #1
 8004b78:	e7e1      	b.n	8004b3e <_printf_float+0x3de>
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	4642      	mov	r2, r8
 8004b7e:	4659      	mov	r1, fp
 8004b80:	4628      	mov	r0, r5
 8004b82:	47b0      	blx	r6
 8004b84:	3001      	adds	r0, #1
 8004b86:	f43f ae42 	beq.w	800480e <_printf_float+0xae>
 8004b8a:	3701      	adds	r7, #1
 8004b8c:	68e3      	ldr	r3, [r4, #12]
 8004b8e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004b90:	1a9b      	subs	r3, r3, r2
 8004b92:	42bb      	cmp	r3, r7
 8004b94:	dcf1      	bgt.n	8004b7a <_printf_float+0x41a>
 8004b96:	e702      	b.n	800499e <_printf_float+0x23e>
 8004b98:	2700      	movs	r7, #0
 8004b9a:	f104 0819 	add.w	r8, r4, #25
 8004b9e:	e7f5      	b.n	8004b8c <_printf_float+0x42c>
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	f43f ae94 	beq.w	80048ce <_printf_float+0x16e>
 8004ba6:	f04f 0c00 	mov.w	ip, #0
 8004baa:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8004bae:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 8004bb2:	6022      	str	r2, [r4, #0]
 8004bb4:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8004bb8:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8004bbc:	9300      	str	r3, [sp, #0]
 8004bbe:	463a      	mov	r2, r7
 8004bc0:	464b      	mov	r3, r9
 8004bc2:	4628      	mov	r0, r5
 8004bc4:	f7ff fd3a 	bl	800463c <__cvt>
 8004bc8:	4607      	mov	r7, r0
 8004bca:	e64f      	b.n	800486c <_printf_float+0x10c>

08004bcc <_printf_common>:
 8004bcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004bd0:	4691      	mov	r9, r2
 8004bd2:	461f      	mov	r7, r3
 8004bd4:	688a      	ldr	r2, [r1, #8]
 8004bd6:	690b      	ldr	r3, [r1, #16]
 8004bd8:	4606      	mov	r6, r0
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	bfb8      	it	lt
 8004bde:	4613      	movlt	r3, r2
 8004be0:	f8c9 3000 	str.w	r3, [r9]
 8004be4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004be8:	460c      	mov	r4, r1
 8004bea:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004bee:	b112      	cbz	r2, 8004bf6 <_printf_common+0x2a>
 8004bf0:	3301      	adds	r3, #1
 8004bf2:	f8c9 3000 	str.w	r3, [r9]
 8004bf6:	6823      	ldr	r3, [r4, #0]
 8004bf8:	0699      	lsls	r1, r3, #26
 8004bfa:	bf42      	ittt	mi
 8004bfc:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004c00:	3302      	addmi	r3, #2
 8004c02:	f8c9 3000 	strmi.w	r3, [r9]
 8004c06:	6825      	ldr	r5, [r4, #0]
 8004c08:	f015 0506 	ands.w	r5, r5, #6
 8004c0c:	d107      	bne.n	8004c1e <_printf_common+0x52>
 8004c0e:	f104 0a19 	add.w	sl, r4, #25
 8004c12:	68e3      	ldr	r3, [r4, #12]
 8004c14:	f8d9 2000 	ldr.w	r2, [r9]
 8004c18:	1a9b      	subs	r3, r3, r2
 8004c1a:	42ab      	cmp	r3, r5
 8004c1c:	dc29      	bgt.n	8004c72 <_printf_common+0xa6>
 8004c1e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004c22:	6822      	ldr	r2, [r4, #0]
 8004c24:	3300      	adds	r3, #0
 8004c26:	bf18      	it	ne
 8004c28:	2301      	movne	r3, #1
 8004c2a:	0692      	lsls	r2, r2, #26
 8004c2c:	d42e      	bmi.n	8004c8c <_printf_common+0xc0>
 8004c2e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004c32:	4639      	mov	r1, r7
 8004c34:	4630      	mov	r0, r6
 8004c36:	47c0      	blx	r8
 8004c38:	3001      	adds	r0, #1
 8004c3a:	d021      	beq.n	8004c80 <_printf_common+0xb4>
 8004c3c:	6823      	ldr	r3, [r4, #0]
 8004c3e:	68e5      	ldr	r5, [r4, #12]
 8004c40:	f003 0306 	and.w	r3, r3, #6
 8004c44:	2b04      	cmp	r3, #4
 8004c46:	bf18      	it	ne
 8004c48:	2500      	movne	r5, #0
 8004c4a:	f8d9 2000 	ldr.w	r2, [r9]
 8004c4e:	f04f 0900 	mov.w	r9, #0
 8004c52:	bf08      	it	eq
 8004c54:	1aad      	subeq	r5, r5, r2
 8004c56:	68a3      	ldr	r3, [r4, #8]
 8004c58:	6922      	ldr	r2, [r4, #16]
 8004c5a:	bf08      	it	eq
 8004c5c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004c60:	4293      	cmp	r3, r2
 8004c62:	bfc4      	itt	gt
 8004c64:	1a9b      	subgt	r3, r3, r2
 8004c66:	18ed      	addgt	r5, r5, r3
 8004c68:	341a      	adds	r4, #26
 8004c6a:	454d      	cmp	r5, r9
 8004c6c:	d11a      	bne.n	8004ca4 <_printf_common+0xd8>
 8004c6e:	2000      	movs	r0, #0
 8004c70:	e008      	b.n	8004c84 <_printf_common+0xb8>
 8004c72:	2301      	movs	r3, #1
 8004c74:	4652      	mov	r2, sl
 8004c76:	4639      	mov	r1, r7
 8004c78:	4630      	mov	r0, r6
 8004c7a:	47c0      	blx	r8
 8004c7c:	3001      	adds	r0, #1
 8004c7e:	d103      	bne.n	8004c88 <_printf_common+0xbc>
 8004c80:	f04f 30ff 	mov.w	r0, #4294967295
 8004c84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c88:	3501      	adds	r5, #1
 8004c8a:	e7c2      	b.n	8004c12 <_printf_common+0x46>
 8004c8c:	2030      	movs	r0, #48	; 0x30
 8004c8e:	18e1      	adds	r1, r4, r3
 8004c90:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004c94:	1c5a      	adds	r2, r3, #1
 8004c96:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004c9a:	4422      	add	r2, r4
 8004c9c:	3302      	adds	r3, #2
 8004c9e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004ca2:	e7c4      	b.n	8004c2e <_printf_common+0x62>
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	4622      	mov	r2, r4
 8004ca8:	4639      	mov	r1, r7
 8004caa:	4630      	mov	r0, r6
 8004cac:	47c0      	blx	r8
 8004cae:	3001      	adds	r0, #1
 8004cb0:	d0e6      	beq.n	8004c80 <_printf_common+0xb4>
 8004cb2:	f109 0901 	add.w	r9, r9, #1
 8004cb6:	e7d8      	b.n	8004c6a <_printf_common+0x9e>

08004cb8 <_printf_i>:
 8004cb8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004cbc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004cc0:	460c      	mov	r4, r1
 8004cc2:	7e09      	ldrb	r1, [r1, #24]
 8004cc4:	b085      	sub	sp, #20
 8004cc6:	296e      	cmp	r1, #110	; 0x6e
 8004cc8:	4617      	mov	r7, r2
 8004cca:	4606      	mov	r6, r0
 8004ccc:	4698      	mov	r8, r3
 8004cce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004cd0:	f000 80b3 	beq.w	8004e3a <_printf_i+0x182>
 8004cd4:	d822      	bhi.n	8004d1c <_printf_i+0x64>
 8004cd6:	2963      	cmp	r1, #99	; 0x63
 8004cd8:	d036      	beq.n	8004d48 <_printf_i+0x90>
 8004cda:	d80a      	bhi.n	8004cf2 <_printf_i+0x3a>
 8004cdc:	2900      	cmp	r1, #0
 8004cde:	f000 80b9 	beq.w	8004e54 <_printf_i+0x19c>
 8004ce2:	2958      	cmp	r1, #88	; 0x58
 8004ce4:	f000 8083 	beq.w	8004dee <_printf_i+0x136>
 8004ce8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004cec:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004cf0:	e032      	b.n	8004d58 <_printf_i+0xa0>
 8004cf2:	2964      	cmp	r1, #100	; 0x64
 8004cf4:	d001      	beq.n	8004cfa <_printf_i+0x42>
 8004cf6:	2969      	cmp	r1, #105	; 0x69
 8004cf8:	d1f6      	bne.n	8004ce8 <_printf_i+0x30>
 8004cfa:	6820      	ldr	r0, [r4, #0]
 8004cfc:	6813      	ldr	r3, [r2, #0]
 8004cfe:	0605      	lsls	r5, r0, #24
 8004d00:	f103 0104 	add.w	r1, r3, #4
 8004d04:	d52a      	bpl.n	8004d5c <_printf_i+0xa4>
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	6011      	str	r1, [r2, #0]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	da03      	bge.n	8004d16 <_printf_i+0x5e>
 8004d0e:	222d      	movs	r2, #45	; 0x2d
 8004d10:	425b      	negs	r3, r3
 8004d12:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004d16:	486f      	ldr	r0, [pc, #444]	; (8004ed4 <_printf_i+0x21c>)
 8004d18:	220a      	movs	r2, #10
 8004d1a:	e039      	b.n	8004d90 <_printf_i+0xd8>
 8004d1c:	2973      	cmp	r1, #115	; 0x73
 8004d1e:	f000 809d 	beq.w	8004e5c <_printf_i+0x1a4>
 8004d22:	d808      	bhi.n	8004d36 <_printf_i+0x7e>
 8004d24:	296f      	cmp	r1, #111	; 0x6f
 8004d26:	d020      	beq.n	8004d6a <_printf_i+0xb2>
 8004d28:	2970      	cmp	r1, #112	; 0x70
 8004d2a:	d1dd      	bne.n	8004ce8 <_printf_i+0x30>
 8004d2c:	6823      	ldr	r3, [r4, #0]
 8004d2e:	f043 0320 	orr.w	r3, r3, #32
 8004d32:	6023      	str	r3, [r4, #0]
 8004d34:	e003      	b.n	8004d3e <_printf_i+0x86>
 8004d36:	2975      	cmp	r1, #117	; 0x75
 8004d38:	d017      	beq.n	8004d6a <_printf_i+0xb2>
 8004d3a:	2978      	cmp	r1, #120	; 0x78
 8004d3c:	d1d4      	bne.n	8004ce8 <_printf_i+0x30>
 8004d3e:	2378      	movs	r3, #120	; 0x78
 8004d40:	4865      	ldr	r0, [pc, #404]	; (8004ed8 <_printf_i+0x220>)
 8004d42:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004d46:	e055      	b.n	8004df4 <_printf_i+0x13c>
 8004d48:	6813      	ldr	r3, [r2, #0]
 8004d4a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004d4e:	1d19      	adds	r1, r3, #4
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	6011      	str	r1, [r2, #0]
 8004d54:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004d58:	2301      	movs	r3, #1
 8004d5a:	e08c      	b.n	8004e76 <_printf_i+0x1be>
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004d62:	6011      	str	r1, [r2, #0]
 8004d64:	bf18      	it	ne
 8004d66:	b21b      	sxthne	r3, r3
 8004d68:	e7cf      	b.n	8004d0a <_printf_i+0x52>
 8004d6a:	6813      	ldr	r3, [r2, #0]
 8004d6c:	6825      	ldr	r5, [r4, #0]
 8004d6e:	1d18      	adds	r0, r3, #4
 8004d70:	6010      	str	r0, [r2, #0]
 8004d72:	0628      	lsls	r0, r5, #24
 8004d74:	d501      	bpl.n	8004d7a <_printf_i+0xc2>
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	e002      	b.n	8004d80 <_printf_i+0xc8>
 8004d7a:	0668      	lsls	r0, r5, #25
 8004d7c:	d5fb      	bpl.n	8004d76 <_printf_i+0xbe>
 8004d7e:	881b      	ldrh	r3, [r3, #0]
 8004d80:	296f      	cmp	r1, #111	; 0x6f
 8004d82:	bf14      	ite	ne
 8004d84:	220a      	movne	r2, #10
 8004d86:	2208      	moveq	r2, #8
 8004d88:	4852      	ldr	r0, [pc, #328]	; (8004ed4 <_printf_i+0x21c>)
 8004d8a:	2100      	movs	r1, #0
 8004d8c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004d90:	6865      	ldr	r5, [r4, #4]
 8004d92:	2d00      	cmp	r5, #0
 8004d94:	60a5      	str	r5, [r4, #8]
 8004d96:	f2c0 8095 	blt.w	8004ec4 <_printf_i+0x20c>
 8004d9a:	6821      	ldr	r1, [r4, #0]
 8004d9c:	f021 0104 	bic.w	r1, r1, #4
 8004da0:	6021      	str	r1, [r4, #0]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d13d      	bne.n	8004e22 <_printf_i+0x16a>
 8004da6:	2d00      	cmp	r5, #0
 8004da8:	f040 808e 	bne.w	8004ec8 <_printf_i+0x210>
 8004dac:	4665      	mov	r5, ip
 8004dae:	2a08      	cmp	r2, #8
 8004db0:	d10b      	bne.n	8004dca <_printf_i+0x112>
 8004db2:	6823      	ldr	r3, [r4, #0]
 8004db4:	07db      	lsls	r3, r3, #31
 8004db6:	d508      	bpl.n	8004dca <_printf_i+0x112>
 8004db8:	6923      	ldr	r3, [r4, #16]
 8004dba:	6862      	ldr	r2, [r4, #4]
 8004dbc:	429a      	cmp	r2, r3
 8004dbe:	bfde      	ittt	le
 8004dc0:	2330      	movle	r3, #48	; 0x30
 8004dc2:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004dc6:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004dca:	ebac 0305 	sub.w	r3, ip, r5
 8004dce:	6123      	str	r3, [r4, #16]
 8004dd0:	f8cd 8000 	str.w	r8, [sp]
 8004dd4:	463b      	mov	r3, r7
 8004dd6:	aa03      	add	r2, sp, #12
 8004dd8:	4621      	mov	r1, r4
 8004dda:	4630      	mov	r0, r6
 8004ddc:	f7ff fef6 	bl	8004bcc <_printf_common>
 8004de0:	3001      	adds	r0, #1
 8004de2:	d14d      	bne.n	8004e80 <_printf_i+0x1c8>
 8004de4:	f04f 30ff 	mov.w	r0, #4294967295
 8004de8:	b005      	add	sp, #20
 8004dea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004dee:	4839      	ldr	r0, [pc, #228]	; (8004ed4 <_printf_i+0x21c>)
 8004df0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004df4:	6813      	ldr	r3, [r2, #0]
 8004df6:	6821      	ldr	r1, [r4, #0]
 8004df8:	1d1d      	adds	r5, r3, #4
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	6015      	str	r5, [r2, #0]
 8004dfe:	060a      	lsls	r2, r1, #24
 8004e00:	d50b      	bpl.n	8004e1a <_printf_i+0x162>
 8004e02:	07ca      	lsls	r2, r1, #31
 8004e04:	bf44      	itt	mi
 8004e06:	f041 0120 	orrmi.w	r1, r1, #32
 8004e0a:	6021      	strmi	r1, [r4, #0]
 8004e0c:	b91b      	cbnz	r3, 8004e16 <_printf_i+0x15e>
 8004e0e:	6822      	ldr	r2, [r4, #0]
 8004e10:	f022 0220 	bic.w	r2, r2, #32
 8004e14:	6022      	str	r2, [r4, #0]
 8004e16:	2210      	movs	r2, #16
 8004e18:	e7b7      	b.n	8004d8a <_printf_i+0xd2>
 8004e1a:	064d      	lsls	r5, r1, #25
 8004e1c:	bf48      	it	mi
 8004e1e:	b29b      	uxthmi	r3, r3
 8004e20:	e7ef      	b.n	8004e02 <_printf_i+0x14a>
 8004e22:	4665      	mov	r5, ip
 8004e24:	fbb3 f1f2 	udiv	r1, r3, r2
 8004e28:	fb02 3311 	mls	r3, r2, r1, r3
 8004e2c:	5cc3      	ldrb	r3, [r0, r3]
 8004e2e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004e32:	460b      	mov	r3, r1
 8004e34:	2900      	cmp	r1, #0
 8004e36:	d1f5      	bne.n	8004e24 <_printf_i+0x16c>
 8004e38:	e7b9      	b.n	8004dae <_printf_i+0xf6>
 8004e3a:	6813      	ldr	r3, [r2, #0]
 8004e3c:	6825      	ldr	r5, [r4, #0]
 8004e3e:	1d18      	adds	r0, r3, #4
 8004e40:	6961      	ldr	r1, [r4, #20]
 8004e42:	6010      	str	r0, [r2, #0]
 8004e44:	0628      	lsls	r0, r5, #24
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	d501      	bpl.n	8004e4e <_printf_i+0x196>
 8004e4a:	6019      	str	r1, [r3, #0]
 8004e4c:	e002      	b.n	8004e54 <_printf_i+0x19c>
 8004e4e:	066a      	lsls	r2, r5, #25
 8004e50:	d5fb      	bpl.n	8004e4a <_printf_i+0x192>
 8004e52:	8019      	strh	r1, [r3, #0]
 8004e54:	2300      	movs	r3, #0
 8004e56:	4665      	mov	r5, ip
 8004e58:	6123      	str	r3, [r4, #16]
 8004e5a:	e7b9      	b.n	8004dd0 <_printf_i+0x118>
 8004e5c:	6813      	ldr	r3, [r2, #0]
 8004e5e:	1d19      	adds	r1, r3, #4
 8004e60:	6011      	str	r1, [r2, #0]
 8004e62:	681d      	ldr	r5, [r3, #0]
 8004e64:	6862      	ldr	r2, [r4, #4]
 8004e66:	2100      	movs	r1, #0
 8004e68:	4628      	mov	r0, r5
 8004e6a:	f002 fa93 	bl	8007394 <memchr>
 8004e6e:	b108      	cbz	r0, 8004e74 <_printf_i+0x1bc>
 8004e70:	1b40      	subs	r0, r0, r5
 8004e72:	6060      	str	r0, [r4, #4]
 8004e74:	6863      	ldr	r3, [r4, #4]
 8004e76:	6123      	str	r3, [r4, #16]
 8004e78:	2300      	movs	r3, #0
 8004e7a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e7e:	e7a7      	b.n	8004dd0 <_printf_i+0x118>
 8004e80:	6923      	ldr	r3, [r4, #16]
 8004e82:	462a      	mov	r2, r5
 8004e84:	4639      	mov	r1, r7
 8004e86:	4630      	mov	r0, r6
 8004e88:	47c0      	blx	r8
 8004e8a:	3001      	adds	r0, #1
 8004e8c:	d0aa      	beq.n	8004de4 <_printf_i+0x12c>
 8004e8e:	6823      	ldr	r3, [r4, #0]
 8004e90:	079b      	lsls	r3, r3, #30
 8004e92:	d413      	bmi.n	8004ebc <_printf_i+0x204>
 8004e94:	68e0      	ldr	r0, [r4, #12]
 8004e96:	9b03      	ldr	r3, [sp, #12]
 8004e98:	4298      	cmp	r0, r3
 8004e9a:	bfb8      	it	lt
 8004e9c:	4618      	movlt	r0, r3
 8004e9e:	e7a3      	b.n	8004de8 <_printf_i+0x130>
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	464a      	mov	r2, r9
 8004ea4:	4639      	mov	r1, r7
 8004ea6:	4630      	mov	r0, r6
 8004ea8:	47c0      	blx	r8
 8004eaa:	3001      	adds	r0, #1
 8004eac:	d09a      	beq.n	8004de4 <_printf_i+0x12c>
 8004eae:	3501      	adds	r5, #1
 8004eb0:	68e3      	ldr	r3, [r4, #12]
 8004eb2:	9a03      	ldr	r2, [sp, #12]
 8004eb4:	1a9b      	subs	r3, r3, r2
 8004eb6:	42ab      	cmp	r3, r5
 8004eb8:	dcf2      	bgt.n	8004ea0 <_printf_i+0x1e8>
 8004eba:	e7eb      	b.n	8004e94 <_printf_i+0x1dc>
 8004ebc:	2500      	movs	r5, #0
 8004ebe:	f104 0919 	add.w	r9, r4, #25
 8004ec2:	e7f5      	b.n	8004eb0 <_printf_i+0x1f8>
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d1ac      	bne.n	8004e22 <_printf_i+0x16a>
 8004ec8:	7803      	ldrb	r3, [r0, #0]
 8004eca:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004ece:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004ed2:	e76c      	b.n	8004dae <_printf_i+0xf6>
 8004ed4:	08008ea2 	.word	0x08008ea2
 8004ed8:	08008eb3 	.word	0x08008eb3

08004edc <_scanf_float>:
 8004edc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ee0:	469a      	mov	sl, r3
 8004ee2:	688b      	ldr	r3, [r1, #8]
 8004ee4:	4616      	mov	r6, r2
 8004ee6:	1e5a      	subs	r2, r3, #1
 8004ee8:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8004eec:	bf88      	it	hi
 8004eee:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8004ef2:	b087      	sub	sp, #28
 8004ef4:	bf85      	ittet	hi
 8004ef6:	189b      	addhi	r3, r3, r2
 8004ef8:	9301      	strhi	r3, [sp, #4]
 8004efa:	2300      	movls	r3, #0
 8004efc:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004f00:	4688      	mov	r8, r1
 8004f02:	f04f 0b00 	mov.w	fp, #0
 8004f06:	bf8c      	ite	hi
 8004f08:	608b      	strhi	r3, [r1, #8]
 8004f0a:	9301      	strls	r3, [sp, #4]
 8004f0c:	680b      	ldr	r3, [r1, #0]
 8004f0e:	4607      	mov	r7, r0
 8004f10:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8004f14:	f848 3b1c 	str.w	r3, [r8], #28
 8004f18:	460c      	mov	r4, r1
 8004f1a:	4645      	mov	r5, r8
 8004f1c:	465a      	mov	r2, fp
 8004f1e:	46d9      	mov	r9, fp
 8004f20:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8004f24:	f8cd b008 	str.w	fp, [sp, #8]
 8004f28:	68a1      	ldr	r1, [r4, #8]
 8004f2a:	b181      	cbz	r1, 8004f4e <_scanf_float+0x72>
 8004f2c:	6833      	ldr	r3, [r6, #0]
 8004f2e:	781b      	ldrb	r3, [r3, #0]
 8004f30:	2b49      	cmp	r3, #73	; 0x49
 8004f32:	d071      	beq.n	8005018 <_scanf_float+0x13c>
 8004f34:	d84d      	bhi.n	8004fd2 <_scanf_float+0xf6>
 8004f36:	2b39      	cmp	r3, #57	; 0x39
 8004f38:	d840      	bhi.n	8004fbc <_scanf_float+0xe0>
 8004f3a:	2b31      	cmp	r3, #49	; 0x31
 8004f3c:	f080 8088 	bcs.w	8005050 <_scanf_float+0x174>
 8004f40:	2b2d      	cmp	r3, #45	; 0x2d
 8004f42:	f000 8090 	beq.w	8005066 <_scanf_float+0x18a>
 8004f46:	d815      	bhi.n	8004f74 <_scanf_float+0x98>
 8004f48:	2b2b      	cmp	r3, #43	; 0x2b
 8004f4a:	f000 808c 	beq.w	8005066 <_scanf_float+0x18a>
 8004f4e:	f1b9 0f00 	cmp.w	r9, #0
 8004f52:	d003      	beq.n	8004f5c <_scanf_float+0x80>
 8004f54:	6823      	ldr	r3, [r4, #0]
 8004f56:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004f5a:	6023      	str	r3, [r4, #0]
 8004f5c:	3a01      	subs	r2, #1
 8004f5e:	2a01      	cmp	r2, #1
 8004f60:	f200 80ea 	bhi.w	8005138 <_scanf_float+0x25c>
 8004f64:	4545      	cmp	r5, r8
 8004f66:	f200 80dc 	bhi.w	8005122 <_scanf_float+0x246>
 8004f6a:	2601      	movs	r6, #1
 8004f6c:	4630      	mov	r0, r6
 8004f6e:	b007      	add	sp, #28
 8004f70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f74:	2b2e      	cmp	r3, #46	; 0x2e
 8004f76:	f000 809f 	beq.w	80050b8 <_scanf_float+0x1dc>
 8004f7a:	2b30      	cmp	r3, #48	; 0x30
 8004f7c:	d1e7      	bne.n	8004f4e <_scanf_float+0x72>
 8004f7e:	6820      	ldr	r0, [r4, #0]
 8004f80:	f410 7f80 	tst.w	r0, #256	; 0x100
 8004f84:	d064      	beq.n	8005050 <_scanf_float+0x174>
 8004f86:	9b01      	ldr	r3, [sp, #4]
 8004f88:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8004f8c:	6020      	str	r0, [r4, #0]
 8004f8e:	f109 0901 	add.w	r9, r9, #1
 8004f92:	b11b      	cbz	r3, 8004f9c <_scanf_float+0xc0>
 8004f94:	3b01      	subs	r3, #1
 8004f96:	3101      	adds	r1, #1
 8004f98:	9301      	str	r3, [sp, #4]
 8004f9a:	60a1      	str	r1, [r4, #8]
 8004f9c:	68a3      	ldr	r3, [r4, #8]
 8004f9e:	3b01      	subs	r3, #1
 8004fa0:	60a3      	str	r3, [r4, #8]
 8004fa2:	6923      	ldr	r3, [r4, #16]
 8004fa4:	3301      	adds	r3, #1
 8004fa6:	6123      	str	r3, [r4, #16]
 8004fa8:	6873      	ldr	r3, [r6, #4]
 8004faa:	3b01      	subs	r3, #1
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	6073      	str	r3, [r6, #4]
 8004fb0:	f340 80ac 	ble.w	800510c <_scanf_float+0x230>
 8004fb4:	6833      	ldr	r3, [r6, #0]
 8004fb6:	3301      	adds	r3, #1
 8004fb8:	6033      	str	r3, [r6, #0]
 8004fba:	e7b5      	b.n	8004f28 <_scanf_float+0x4c>
 8004fbc:	2b45      	cmp	r3, #69	; 0x45
 8004fbe:	f000 8085 	beq.w	80050cc <_scanf_float+0x1f0>
 8004fc2:	2b46      	cmp	r3, #70	; 0x46
 8004fc4:	d06a      	beq.n	800509c <_scanf_float+0x1c0>
 8004fc6:	2b41      	cmp	r3, #65	; 0x41
 8004fc8:	d1c1      	bne.n	8004f4e <_scanf_float+0x72>
 8004fca:	2a01      	cmp	r2, #1
 8004fcc:	d1bf      	bne.n	8004f4e <_scanf_float+0x72>
 8004fce:	2202      	movs	r2, #2
 8004fd0:	e046      	b.n	8005060 <_scanf_float+0x184>
 8004fd2:	2b65      	cmp	r3, #101	; 0x65
 8004fd4:	d07a      	beq.n	80050cc <_scanf_float+0x1f0>
 8004fd6:	d818      	bhi.n	800500a <_scanf_float+0x12e>
 8004fd8:	2b54      	cmp	r3, #84	; 0x54
 8004fda:	d066      	beq.n	80050aa <_scanf_float+0x1ce>
 8004fdc:	d811      	bhi.n	8005002 <_scanf_float+0x126>
 8004fde:	2b4e      	cmp	r3, #78	; 0x4e
 8004fe0:	d1b5      	bne.n	8004f4e <_scanf_float+0x72>
 8004fe2:	2a00      	cmp	r2, #0
 8004fe4:	d146      	bne.n	8005074 <_scanf_float+0x198>
 8004fe6:	f1b9 0f00 	cmp.w	r9, #0
 8004fea:	d145      	bne.n	8005078 <_scanf_float+0x19c>
 8004fec:	6821      	ldr	r1, [r4, #0]
 8004fee:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8004ff2:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8004ff6:	d13f      	bne.n	8005078 <_scanf_float+0x19c>
 8004ff8:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8004ffc:	6021      	str	r1, [r4, #0]
 8004ffe:	2201      	movs	r2, #1
 8005000:	e02e      	b.n	8005060 <_scanf_float+0x184>
 8005002:	2b59      	cmp	r3, #89	; 0x59
 8005004:	d01e      	beq.n	8005044 <_scanf_float+0x168>
 8005006:	2b61      	cmp	r3, #97	; 0x61
 8005008:	e7de      	b.n	8004fc8 <_scanf_float+0xec>
 800500a:	2b6e      	cmp	r3, #110	; 0x6e
 800500c:	d0e9      	beq.n	8004fe2 <_scanf_float+0x106>
 800500e:	d815      	bhi.n	800503c <_scanf_float+0x160>
 8005010:	2b66      	cmp	r3, #102	; 0x66
 8005012:	d043      	beq.n	800509c <_scanf_float+0x1c0>
 8005014:	2b69      	cmp	r3, #105	; 0x69
 8005016:	d19a      	bne.n	8004f4e <_scanf_float+0x72>
 8005018:	f1bb 0f00 	cmp.w	fp, #0
 800501c:	d138      	bne.n	8005090 <_scanf_float+0x1b4>
 800501e:	f1b9 0f00 	cmp.w	r9, #0
 8005022:	d197      	bne.n	8004f54 <_scanf_float+0x78>
 8005024:	6821      	ldr	r1, [r4, #0]
 8005026:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800502a:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800502e:	d195      	bne.n	8004f5c <_scanf_float+0x80>
 8005030:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8005034:	6021      	str	r1, [r4, #0]
 8005036:	f04f 0b01 	mov.w	fp, #1
 800503a:	e011      	b.n	8005060 <_scanf_float+0x184>
 800503c:	2b74      	cmp	r3, #116	; 0x74
 800503e:	d034      	beq.n	80050aa <_scanf_float+0x1ce>
 8005040:	2b79      	cmp	r3, #121	; 0x79
 8005042:	d184      	bne.n	8004f4e <_scanf_float+0x72>
 8005044:	f1bb 0f07 	cmp.w	fp, #7
 8005048:	d181      	bne.n	8004f4e <_scanf_float+0x72>
 800504a:	f04f 0b08 	mov.w	fp, #8
 800504e:	e007      	b.n	8005060 <_scanf_float+0x184>
 8005050:	eb12 0f0b 	cmn.w	r2, fp
 8005054:	f47f af7b 	bne.w	8004f4e <_scanf_float+0x72>
 8005058:	6821      	ldr	r1, [r4, #0]
 800505a:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 800505e:	6021      	str	r1, [r4, #0]
 8005060:	702b      	strb	r3, [r5, #0]
 8005062:	3501      	adds	r5, #1
 8005064:	e79a      	b.n	8004f9c <_scanf_float+0xc0>
 8005066:	6821      	ldr	r1, [r4, #0]
 8005068:	0608      	lsls	r0, r1, #24
 800506a:	f57f af70 	bpl.w	8004f4e <_scanf_float+0x72>
 800506e:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8005072:	e7f4      	b.n	800505e <_scanf_float+0x182>
 8005074:	2a02      	cmp	r2, #2
 8005076:	d047      	beq.n	8005108 <_scanf_float+0x22c>
 8005078:	f1bb 0f01 	cmp.w	fp, #1
 800507c:	d003      	beq.n	8005086 <_scanf_float+0x1aa>
 800507e:	f1bb 0f04 	cmp.w	fp, #4
 8005082:	f47f af64 	bne.w	8004f4e <_scanf_float+0x72>
 8005086:	f10b 0b01 	add.w	fp, fp, #1
 800508a:	fa5f fb8b 	uxtb.w	fp, fp
 800508e:	e7e7      	b.n	8005060 <_scanf_float+0x184>
 8005090:	f1bb 0f03 	cmp.w	fp, #3
 8005094:	d0f7      	beq.n	8005086 <_scanf_float+0x1aa>
 8005096:	f1bb 0f05 	cmp.w	fp, #5
 800509a:	e7f2      	b.n	8005082 <_scanf_float+0x1a6>
 800509c:	f1bb 0f02 	cmp.w	fp, #2
 80050a0:	f47f af55 	bne.w	8004f4e <_scanf_float+0x72>
 80050a4:	f04f 0b03 	mov.w	fp, #3
 80050a8:	e7da      	b.n	8005060 <_scanf_float+0x184>
 80050aa:	f1bb 0f06 	cmp.w	fp, #6
 80050ae:	f47f af4e 	bne.w	8004f4e <_scanf_float+0x72>
 80050b2:	f04f 0b07 	mov.w	fp, #7
 80050b6:	e7d3      	b.n	8005060 <_scanf_float+0x184>
 80050b8:	6821      	ldr	r1, [r4, #0]
 80050ba:	0588      	lsls	r0, r1, #22
 80050bc:	f57f af47 	bpl.w	8004f4e <_scanf_float+0x72>
 80050c0:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 80050c4:	6021      	str	r1, [r4, #0]
 80050c6:	f8cd 9008 	str.w	r9, [sp, #8]
 80050ca:	e7c9      	b.n	8005060 <_scanf_float+0x184>
 80050cc:	6821      	ldr	r1, [r4, #0]
 80050ce:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 80050d2:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 80050d6:	d006      	beq.n	80050e6 <_scanf_float+0x20a>
 80050d8:	0548      	lsls	r0, r1, #21
 80050da:	f57f af38 	bpl.w	8004f4e <_scanf_float+0x72>
 80050de:	f1b9 0f00 	cmp.w	r9, #0
 80050e2:	f43f af3b 	beq.w	8004f5c <_scanf_float+0x80>
 80050e6:	0588      	lsls	r0, r1, #22
 80050e8:	bf58      	it	pl
 80050ea:	9802      	ldrpl	r0, [sp, #8]
 80050ec:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 80050f0:	bf58      	it	pl
 80050f2:	eba9 0000 	subpl.w	r0, r9, r0
 80050f6:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 80050fa:	bf58      	it	pl
 80050fc:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8005100:	6021      	str	r1, [r4, #0]
 8005102:	f04f 0900 	mov.w	r9, #0
 8005106:	e7ab      	b.n	8005060 <_scanf_float+0x184>
 8005108:	2203      	movs	r2, #3
 800510a:	e7a9      	b.n	8005060 <_scanf_float+0x184>
 800510c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005110:	4631      	mov	r1, r6
 8005112:	4638      	mov	r0, r7
 8005114:	9205      	str	r2, [sp, #20]
 8005116:	4798      	blx	r3
 8005118:	9a05      	ldr	r2, [sp, #20]
 800511a:	2800      	cmp	r0, #0
 800511c:	f43f af04 	beq.w	8004f28 <_scanf_float+0x4c>
 8005120:	e715      	b.n	8004f4e <_scanf_float+0x72>
 8005122:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005126:	4632      	mov	r2, r6
 8005128:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800512c:	4638      	mov	r0, r7
 800512e:	4798      	blx	r3
 8005130:	6923      	ldr	r3, [r4, #16]
 8005132:	3b01      	subs	r3, #1
 8005134:	6123      	str	r3, [r4, #16]
 8005136:	e715      	b.n	8004f64 <_scanf_float+0x88>
 8005138:	f10b 33ff 	add.w	r3, fp, #4294967295
 800513c:	2b06      	cmp	r3, #6
 800513e:	d80a      	bhi.n	8005156 <_scanf_float+0x27a>
 8005140:	f1bb 0f02 	cmp.w	fp, #2
 8005144:	d967      	bls.n	8005216 <_scanf_float+0x33a>
 8005146:	f1ab 0b03 	sub.w	fp, fp, #3
 800514a:	fa5f fb8b 	uxtb.w	fp, fp
 800514e:	eba5 0b0b 	sub.w	fp, r5, fp
 8005152:	455d      	cmp	r5, fp
 8005154:	d14a      	bne.n	80051ec <_scanf_float+0x310>
 8005156:	6823      	ldr	r3, [r4, #0]
 8005158:	05da      	lsls	r2, r3, #23
 800515a:	d51f      	bpl.n	800519c <_scanf_float+0x2c0>
 800515c:	055b      	lsls	r3, r3, #21
 800515e:	d467      	bmi.n	8005230 <_scanf_float+0x354>
 8005160:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8005164:	6923      	ldr	r3, [r4, #16]
 8005166:	2965      	cmp	r1, #101	; 0x65
 8005168:	f103 33ff 	add.w	r3, r3, #4294967295
 800516c:	f105 3bff 	add.w	fp, r5, #4294967295
 8005170:	6123      	str	r3, [r4, #16]
 8005172:	d00d      	beq.n	8005190 <_scanf_float+0x2b4>
 8005174:	2945      	cmp	r1, #69	; 0x45
 8005176:	d00b      	beq.n	8005190 <_scanf_float+0x2b4>
 8005178:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800517c:	4632      	mov	r2, r6
 800517e:	4638      	mov	r0, r7
 8005180:	4798      	blx	r3
 8005182:	6923      	ldr	r3, [r4, #16]
 8005184:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8005188:	3b01      	subs	r3, #1
 800518a:	f1a5 0b02 	sub.w	fp, r5, #2
 800518e:	6123      	str	r3, [r4, #16]
 8005190:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005194:	4632      	mov	r2, r6
 8005196:	4638      	mov	r0, r7
 8005198:	4798      	blx	r3
 800519a:	465d      	mov	r5, fp
 800519c:	6826      	ldr	r6, [r4, #0]
 800519e:	f016 0610 	ands.w	r6, r6, #16
 80051a2:	d176      	bne.n	8005292 <_scanf_float+0x3b6>
 80051a4:	702e      	strb	r6, [r5, #0]
 80051a6:	6823      	ldr	r3, [r4, #0]
 80051a8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80051ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051b0:	d141      	bne.n	8005236 <_scanf_float+0x35a>
 80051b2:	9b02      	ldr	r3, [sp, #8]
 80051b4:	eba9 0303 	sub.w	r3, r9, r3
 80051b8:	425a      	negs	r2, r3
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d148      	bne.n	8005250 <_scanf_float+0x374>
 80051be:	4641      	mov	r1, r8
 80051c0:	2200      	movs	r2, #0
 80051c2:	4638      	mov	r0, r7
 80051c4:	f000 feb0 	bl	8005f28 <_strtod_r>
 80051c8:	6825      	ldr	r5, [r4, #0]
 80051ca:	4680      	mov	r8, r0
 80051cc:	f015 0f02 	tst.w	r5, #2
 80051d0:	4689      	mov	r9, r1
 80051d2:	f8da 3000 	ldr.w	r3, [sl]
 80051d6:	d046      	beq.n	8005266 <_scanf_float+0x38a>
 80051d8:	1d1a      	adds	r2, r3, #4
 80051da:	f8ca 2000 	str.w	r2, [sl]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	e9c3 8900 	strd	r8, r9, [r3]
 80051e4:	68e3      	ldr	r3, [r4, #12]
 80051e6:	3301      	adds	r3, #1
 80051e8:	60e3      	str	r3, [r4, #12]
 80051ea:	e6bf      	b.n	8004f6c <_scanf_float+0x90>
 80051ec:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80051f0:	4632      	mov	r2, r6
 80051f2:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 80051f6:	4638      	mov	r0, r7
 80051f8:	4798      	blx	r3
 80051fa:	6923      	ldr	r3, [r4, #16]
 80051fc:	3b01      	subs	r3, #1
 80051fe:	6123      	str	r3, [r4, #16]
 8005200:	e7a7      	b.n	8005152 <_scanf_float+0x276>
 8005202:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005206:	4632      	mov	r2, r6
 8005208:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800520c:	4638      	mov	r0, r7
 800520e:	4798      	blx	r3
 8005210:	6923      	ldr	r3, [r4, #16]
 8005212:	3b01      	subs	r3, #1
 8005214:	6123      	str	r3, [r4, #16]
 8005216:	4545      	cmp	r5, r8
 8005218:	d8f3      	bhi.n	8005202 <_scanf_float+0x326>
 800521a:	e6a6      	b.n	8004f6a <_scanf_float+0x8e>
 800521c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005220:	4632      	mov	r2, r6
 8005222:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8005226:	4638      	mov	r0, r7
 8005228:	4798      	blx	r3
 800522a:	6923      	ldr	r3, [r4, #16]
 800522c:	3b01      	subs	r3, #1
 800522e:	6123      	str	r3, [r4, #16]
 8005230:	4545      	cmp	r5, r8
 8005232:	d8f3      	bhi.n	800521c <_scanf_float+0x340>
 8005234:	e699      	b.n	8004f6a <_scanf_float+0x8e>
 8005236:	9b03      	ldr	r3, [sp, #12]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d0c0      	beq.n	80051be <_scanf_float+0x2e2>
 800523c:	9904      	ldr	r1, [sp, #16]
 800523e:	230a      	movs	r3, #10
 8005240:	4632      	mov	r2, r6
 8005242:	3101      	adds	r1, #1
 8005244:	4638      	mov	r0, r7
 8005246:	f000 fefb 	bl	8006040 <_strtol_r>
 800524a:	9b03      	ldr	r3, [sp, #12]
 800524c:	9d04      	ldr	r5, [sp, #16]
 800524e:	1ac2      	subs	r2, r0, r3
 8005250:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8005254:	429d      	cmp	r5, r3
 8005256:	bf28      	it	cs
 8005258:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 800525c:	490e      	ldr	r1, [pc, #56]	; (8005298 <_scanf_float+0x3bc>)
 800525e:	4628      	mov	r0, r5
 8005260:	f000 f820 	bl	80052a4 <siprintf>
 8005264:	e7ab      	b.n	80051be <_scanf_float+0x2e2>
 8005266:	1d1f      	adds	r7, r3, #4
 8005268:	f015 0504 	ands.w	r5, r5, #4
 800526c:	f8ca 7000 	str.w	r7, [sl]
 8005270:	d1b5      	bne.n	80051de <_scanf_float+0x302>
 8005272:	681f      	ldr	r7, [r3, #0]
 8005274:	4602      	mov	r2, r0
 8005276:	460b      	mov	r3, r1
 8005278:	f7fb fbc8 	bl	8000a0c <__aeabi_dcmpun>
 800527c:	b120      	cbz	r0, 8005288 <_scanf_float+0x3ac>
 800527e:	4628      	mov	r0, r5
 8005280:	f000 f80c 	bl	800529c <nanf>
 8005284:	6038      	str	r0, [r7, #0]
 8005286:	e7ad      	b.n	80051e4 <_scanf_float+0x308>
 8005288:	4640      	mov	r0, r8
 800528a:	4649      	mov	r1, r9
 800528c:	f7fb fc1c 	bl	8000ac8 <__aeabi_d2f>
 8005290:	e7f8      	b.n	8005284 <_scanf_float+0x3a8>
 8005292:	2600      	movs	r6, #0
 8005294:	e66a      	b.n	8004f6c <_scanf_float+0x90>
 8005296:	bf00      	nop
 8005298:	08008ec4 	.word	0x08008ec4

0800529c <nanf>:
 800529c:	4800      	ldr	r0, [pc, #0]	; (80052a0 <nanf+0x4>)
 800529e:	4770      	bx	lr
 80052a0:	7fc00000 	.word	0x7fc00000

080052a4 <siprintf>:
 80052a4:	b40e      	push	{r1, r2, r3}
 80052a6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80052aa:	b500      	push	{lr}
 80052ac:	b09c      	sub	sp, #112	; 0x70
 80052ae:	ab1d      	add	r3, sp, #116	; 0x74
 80052b0:	9002      	str	r0, [sp, #8]
 80052b2:	9006      	str	r0, [sp, #24]
 80052b4:	9107      	str	r1, [sp, #28]
 80052b6:	9104      	str	r1, [sp, #16]
 80052b8:	4808      	ldr	r0, [pc, #32]	; (80052dc <siprintf+0x38>)
 80052ba:	4909      	ldr	r1, [pc, #36]	; (80052e0 <siprintf+0x3c>)
 80052bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80052c0:	9105      	str	r1, [sp, #20]
 80052c2:	6800      	ldr	r0, [r0, #0]
 80052c4:	a902      	add	r1, sp, #8
 80052c6:	9301      	str	r3, [sp, #4]
 80052c8:	f002 fd84 	bl	8007dd4 <_svfiprintf_r>
 80052cc:	2200      	movs	r2, #0
 80052ce:	9b02      	ldr	r3, [sp, #8]
 80052d0:	701a      	strb	r2, [r3, #0]
 80052d2:	b01c      	add	sp, #112	; 0x70
 80052d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80052d8:	b003      	add	sp, #12
 80052da:	4770      	bx	lr
 80052dc:	20000018 	.word	0x20000018
 80052e0:	ffff0208 	.word	0xffff0208

080052e4 <sulp>:
 80052e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80052e8:	460f      	mov	r7, r1
 80052ea:	4690      	mov	r8, r2
 80052ec:	f002 fb36 	bl	800795c <__ulp>
 80052f0:	4604      	mov	r4, r0
 80052f2:	460d      	mov	r5, r1
 80052f4:	f1b8 0f00 	cmp.w	r8, #0
 80052f8:	d011      	beq.n	800531e <sulp+0x3a>
 80052fa:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80052fe:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005302:	2b00      	cmp	r3, #0
 8005304:	dd0b      	ble.n	800531e <sulp+0x3a>
 8005306:	2400      	movs	r4, #0
 8005308:	051b      	lsls	r3, r3, #20
 800530a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800530e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8005312:	4622      	mov	r2, r4
 8005314:	462b      	mov	r3, r5
 8005316:	f7fb f8df 	bl	80004d8 <__aeabi_dmul>
 800531a:	4604      	mov	r4, r0
 800531c:	460d      	mov	r5, r1
 800531e:	4620      	mov	r0, r4
 8005320:	4629      	mov	r1, r5
 8005322:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08005328 <_strtod_l>:
 8005328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800532c:	461f      	mov	r7, r3
 800532e:	2300      	movs	r3, #0
 8005330:	b0a1      	sub	sp, #132	; 0x84
 8005332:	4683      	mov	fp, r0
 8005334:	4638      	mov	r0, r7
 8005336:	460e      	mov	r6, r1
 8005338:	9217      	str	r2, [sp, #92]	; 0x5c
 800533a:	931c      	str	r3, [sp, #112]	; 0x70
 800533c:	f001 ffff 	bl	800733e <__localeconv_l>
 8005340:	4680      	mov	r8, r0
 8005342:	6800      	ldr	r0, [r0, #0]
 8005344:	f7fa ff04 	bl	8000150 <strlen>
 8005348:	f04f 0900 	mov.w	r9, #0
 800534c:	4604      	mov	r4, r0
 800534e:	f04f 0a00 	mov.w	sl, #0
 8005352:	961b      	str	r6, [sp, #108]	; 0x6c
 8005354:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005356:	781a      	ldrb	r2, [r3, #0]
 8005358:	2a0d      	cmp	r2, #13
 800535a:	d832      	bhi.n	80053c2 <_strtod_l+0x9a>
 800535c:	2a09      	cmp	r2, #9
 800535e:	d236      	bcs.n	80053ce <_strtod_l+0xa6>
 8005360:	2a00      	cmp	r2, #0
 8005362:	d03e      	beq.n	80053e2 <_strtod_l+0xba>
 8005364:	2300      	movs	r3, #0
 8005366:	930d      	str	r3, [sp, #52]	; 0x34
 8005368:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800536a:	782b      	ldrb	r3, [r5, #0]
 800536c:	2b30      	cmp	r3, #48	; 0x30
 800536e:	f040 80ac 	bne.w	80054ca <_strtod_l+0x1a2>
 8005372:	786b      	ldrb	r3, [r5, #1]
 8005374:	2b58      	cmp	r3, #88	; 0x58
 8005376:	d001      	beq.n	800537c <_strtod_l+0x54>
 8005378:	2b78      	cmp	r3, #120	; 0x78
 800537a:	d167      	bne.n	800544c <_strtod_l+0x124>
 800537c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800537e:	9702      	str	r7, [sp, #8]
 8005380:	9301      	str	r3, [sp, #4]
 8005382:	ab1c      	add	r3, sp, #112	; 0x70
 8005384:	9300      	str	r3, [sp, #0]
 8005386:	4a89      	ldr	r2, [pc, #548]	; (80055ac <_strtod_l+0x284>)
 8005388:	ab1d      	add	r3, sp, #116	; 0x74
 800538a:	a91b      	add	r1, sp, #108	; 0x6c
 800538c:	4658      	mov	r0, fp
 800538e:	f001 fcfb 	bl	8006d88 <__gethex>
 8005392:	f010 0407 	ands.w	r4, r0, #7
 8005396:	4606      	mov	r6, r0
 8005398:	d005      	beq.n	80053a6 <_strtod_l+0x7e>
 800539a:	2c06      	cmp	r4, #6
 800539c:	d12b      	bne.n	80053f6 <_strtod_l+0xce>
 800539e:	2300      	movs	r3, #0
 80053a0:	3501      	adds	r5, #1
 80053a2:	951b      	str	r5, [sp, #108]	; 0x6c
 80053a4:	930d      	str	r3, [sp, #52]	; 0x34
 80053a6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	f040 85a6 	bne.w	8005efa <_strtod_l+0xbd2>
 80053ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80053b0:	b1e3      	cbz	r3, 80053ec <_strtod_l+0xc4>
 80053b2:	464a      	mov	r2, r9
 80053b4:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 80053b8:	4610      	mov	r0, r2
 80053ba:	4619      	mov	r1, r3
 80053bc:	b021      	add	sp, #132	; 0x84
 80053be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053c2:	2a2b      	cmp	r2, #43	; 0x2b
 80053c4:	d015      	beq.n	80053f2 <_strtod_l+0xca>
 80053c6:	2a2d      	cmp	r2, #45	; 0x2d
 80053c8:	d004      	beq.n	80053d4 <_strtod_l+0xac>
 80053ca:	2a20      	cmp	r2, #32
 80053cc:	d1ca      	bne.n	8005364 <_strtod_l+0x3c>
 80053ce:	3301      	adds	r3, #1
 80053d0:	931b      	str	r3, [sp, #108]	; 0x6c
 80053d2:	e7bf      	b.n	8005354 <_strtod_l+0x2c>
 80053d4:	2201      	movs	r2, #1
 80053d6:	920d      	str	r2, [sp, #52]	; 0x34
 80053d8:	1c5a      	adds	r2, r3, #1
 80053da:	921b      	str	r2, [sp, #108]	; 0x6c
 80053dc:	785b      	ldrb	r3, [r3, #1]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d1c2      	bne.n	8005368 <_strtod_l+0x40>
 80053e2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80053e4:	961b      	str	r6, [sp, #108]	; 0x6c
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	f040 8585 	bne.w	8005ef6 <_strtod_l+0xbce>
 80053ec:	464a      	mov	r2, r9
 80053ee:	4653      	mov	r3, sl
 80053f0:	e7e2      	b.n	80053b8 <_strtod_l+0x90>
 80053f2:	2200      	movs	r2, #0
 80053f4:	e7ef      	b.n	80053d6 <_strtod_l+0xae>
 80053f6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80053f8:	b13a      	cbz	r2, 800540a <_strtod_l+0xe2>
 80053fa:	2135      	movs	r1, #53	; 0x35
 80053fc:	a81e      	add	r0, sp, #120	; 0x78
 80053fe:	f002 fba0 	bl	8007b42 <__copybits>
 8005402:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005404:	4658      	mov	r0, fp
 8005406:	f002 f812 	bl	800742e <_Bfree>
 800540a:	3c01      	subs	r4, #1
 800540c:	2c04      	cmp	r4, #4
 800540e:	d806      	bhi.n	800541e <_strtod_l+0xf6>
 8005410:	e8df f004 	tbb	[pc, r4]
 8005414:	1714030a 	.word	0x1714030a
 8005418:	0a          	.byte	0x0a
 8005419:	00          	.byte	0x00
 800541a:	e9dd 9a1e 	ldrd	r9, sl, [sp, #120]	; 0x78
 800541e:	0731      	lsls	r1, r6, #28
 8005420:	d5c1      	bpl.n	80053a6 <_strtod_l+0x7e>
 8005422:	f04a 4a00 	orr.w	sl, sl, #2147483648	; 0x80000000
 8005426:	e7be      	b.n	80053a6 <_strtod_l+0x7e>
 8005428:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800542a:	e9dd 931e 	ldrd	r9, r3, [sp, #120]	; 0x78
 800542e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8005432:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005436:	ea43 5a02 	orr.w	sl, r3, r2, lsl #20
 800543a:	e7f0      	b.n	800541e <_strtod_l+0xf6>
 800543c:	f8df a170 	ldr.w	sl, [pc, #368]	; 80055b0 <_strtod_l+0x288>
 8005440:	e7ed      	b.n	800541e <_strtod_l+0xf6>
 8005442:	f06f 4a00 	mvn.w	sl, #2147483648	; 0x80000000
 8005446:	f04f 39ff 	mov.w	r9, #4294967295
 800544a:	e7e8      	b.n	800541e <_strtod_l+0xf6>
 800544c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800544e:	1c5a      	adds	r2, r3, #1
 8005450:	921b      	str	r2, [sp, #108]	; 0x6c
 8005452:	785b      	ldrb	r3, [r3, #1]
 8005454:	2b30      	cmp	r3, #48	; 0x30
 8005456:	d0f9      	beq.n	800544c <_strtod_l+0x124>
 8005458:	2b00      	cmp	r3, #0
 800545a:	d0a4      	beq.n	80053a6 <_strtod_l+0x7e>
 800545c:	2301      	movs	r3, #1
 800545e:	2500      	movs	r5, #0
 8005460:	220a      	movs	r2, #10
 8005462:	9307      	str	r3, [sp, #28]
 8005464:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005466:	9506      	str	r5, [sp, #24]
 8005468:	9308      	str	r3, [sp, #32]
 800546a:	9504      	str	r5, [sp, #16]
 800546c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800546e:	7807      	ldrb	r7, [r0, #0]
 8005470:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8005474:	b2d9      	uxtb	r1, r3
 8005476:	2909      	cmp	r1, #9
 8005478:	d929      	bls.n	80054ce <_strtod_l+0x1a6>
 800547a:	4622      	mov	r2, r4
 800547c:	f8d8 1000 	ldr.w	r1, [r8]
 8005480:	f002 fdb0 	bl	8007fe4 <strncmp>
 8005484:	2800      	cmp	r0, #0
 8005486:	d031      	beq.n	80054ec <_strtod_l+0x1c4>
 8005488:	2000      	movs	r0, #0
 800548a:	463b      	mov	r3, r7
 800548c:	4602      	mov	r2, r0
 800548e:	9c04      	ldr	r4, [sp, #16]
 8005490:	9005      	str	r0, [sp, #20]
 8005492:	2b65      	cmp	r3, #101	; 0x65
 8005494:	d001      	beq.n	800549a <_strtod_l+0x172>
 8005496:	2b45      	cmp	r3, #69	; 0x45
 8005498:	d114      	bne.n	80054c4 <_strtod_l+0x19c>
 800549a:	b924      	cbnz	r4, 80054a6 <_strtod_l+0x17e>
 800549c:	b910      	cbnz	r0, 80054a4 <_strtod_l+0x17c>
 800549e:	9b07      	ldr	r3, [sp, #28]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d09e      	beq.n	80053e2 <_strtod_l+0xba>
 80054a4:	2400      	movs	r4, #0
 80054a6:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 80054a8:	1c73      	adds	r3, r6, #1
 80054aa:	931b      	str	r3, [sp, #108]	; 0x6c
 80054ac:	7873      	ldrb	r3, [r6, #1]
 80054ae:	2b2b      	cmp	r3, #43	; 0x2b
 80054b0:	d078      	beq.n	80055a4 <_strtod_l+0x27c>
 80054b2:	2b2d      	cmp	r3, #45	; 0x2d
 80054b4:	d070      	beq.n	8005598 <_strtod_l+0x270>
 80054b6:	f04f 0c00 	mov.w	ip, #0
 80054ba:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 80054be:	2f09      	cmp	r7, #9
 80054c0:	d97c      	bls.n	80055bc <_strtod_l+0x294>
 80054c2:	961b      	str	r6, [sp, #108]	; 0x6c
 80054c4:	f04f 0e00 	mov.w	lr, #0
 80054c8:	e09a      	b.n	8005600 <_strtod_l+0x2d8>
 80054ca:	2300      	movs	r3, #0
 80054cc:	e7c7      	b.n	800545e <_strtod_l+0x136>
 80054ce:	9904      	ldr	r1, [sp, #16]
 80054d0:	3001      	adds	r0, #1
 80054d2:	2908      	cmp	r1, #8
 80054d4:	bfd7      	itett	le
 80054d6:	9906      	ldrle	r1, [sp, #24]
 80054d8:	fb02 3505 	mlagt	r5, r2, r5, r3
 80054dc:	fb02 3301 	mlale	r3, r2, r1, r3
 80054e0:	9306      	strle	r3, [sp, #24]
 80054e2:	9b04      	ldr	r3, [sp, #16]
 80054e4:	901b      	str	r0, [sp, #108]	; 0x6c
 80054e6:	3301      	adds	r3, #1
 80054e8:	9304      	str	r3, [sp, #16]
 80054ea:	e7bf      	b.n	800546c <_strtod_l+0x144>
 80054ec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80054ee:	191a      	adds	r2, r3, r4
 80054f0:	921b      	str	r2, [sp, #108]	; 0x6c
 80054f2:	9a04      	ldr	r2, [sp, #16]
 80054f4:	5d1b      	ldrb	r3, [r3, r4]
 80054f6:	2a00      	cmp	r2, #0
 80054f8:	d037      	beq.n	800556a <_strtod_l+0x242>
 80054fa:	4602      	mov	r2, r0
 80054fc:	9c04      	ldr	r4, [sp, #16]
 80054fe:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8005502:	2909      	cmp	r1, #9
 8005504:	d913      	bls.n	800552e <_strtod_l+0x206>
 8005506:	2101      	movs	r1, #1
 8005508:	9105      	str	r1, [sp, #20]
 800550a:	e7c2      	b.n	8005492 <_strtod_l+0x16a>
 800550c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800550e:	3001      	adds	r0, #1
 8005510:	1c5a      	adds	r2, r3, #1
 8005512:	921b      	str	r2, [sp, #108]	; 0x6c
 8005514:	785b      	ldrb	r3, [r3, #1]
 8005516:	2b30      	cmp	r3, #48	; 0x30
 8005518:	d0f8      	beq.n	800550c <_strtod_l+0x1e4>
 800551a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800551e:	2a08      	cmp	r2, #8
 8005520:	f200 84f0 	bhi.w	8005f04 <_strtod_l+0xbdc>
 8005524:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8005526:	9208      	str	r2, [sp, #32]
 8005528:	4602      	mov	r2, r0
 800552a:	2000      	movs	r0, #0
 800552c:	4604      	mov	r4, r0
 800552e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8005532:	f100 0101 	add.w	r1, r0, #1
 8005536:	d012      	beq.n	800555e <_strtod_l+0x236>
 8005538:	440a      	add	r2, r1
 800553a:	270a      	movs	r7, #10
 800553c:	4621      	mov	r1, r4
 800553e:	eb00 0c04 	add.w	ip, r0, r4
 8005542:	458c      	cmp	ip, r1
 8005544:	d113      	bne.n	800556e <_strtod_l+0x246>
 8005546:	1821      	adds	r1, r4, r0
 8005548:	2908      	cmp	r1, #8
 800554a:	f104 0401 	add.w	r4, r4, #1
 800554e:	4404      	add	r4, r0
 8005550:	dc19      	bgt.n	8005586 <_strtod_l+0x25e>
 8005552:	210a      	movs	r1, #10
 8005554:	9b06      	ldr	r3, [sp, #24]
 8005556:	fb01 e303 	mla	r3, r1, r3, lr
 800555a:	9306      	str	r3, [sp, #24]
 800555c:	2100      	movs	r1, #0
 800555e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005560:	1c58      	adds	r0, r3, #1
 8005562:	901b      	str	r0, [sp, #108]	; 0x6c
 8005564:	785b      	ldrb	r3, [r3, #1]
 8005566:	4608      	mov	r0, r1
 8005568:	e7c9      	b.n	80054fe <_strtod_l+0x1d6>
 800556a:	9804      	ldr	r0, [sp, #16]
 800556c:	e7d3      	b.n	8005516 <_strtod_l+0x1ee>
 800556e:	2908      	cmp	r1, #8
 8005570:	f101 0101 	add.w	r1, r1, #1
 8005574:	dc03      	bgt.n	800557e <_strtod_l+0x256>
 8005576:	9b06      	ldr	r3, [sp, #24]
 8005578:	437b      	muls	r3, r7
 800557a:	9306      	str	r3, [sp, #24]
 800557c:	e7e1      	b.n	8005542 <_strtod_l+0x21a>
 800557e:	2910      	cmp	r1, #16
 8005580:	bfd8      	it	le
 8005582:	437d      	mulle	r5, r7
 8005584:	e7dd      	b.n	8005542 <_strtod_l+0x21a>
 8005586:	2c10      	cmp	r4, #16
 8005588:	bfdc      	itt	le
 800558a:	210a      	movle	r1, #10
 800558c:	fb01 e505 	mlale	r5, r1, r5, lr
 8005590:	e7e4      	b.n	800555c <_strtod_l+0x234>
 8005592:	2301      	movs	r3, #1
 8005594:	9305      	str	r3, [sp, #20]
 8005596:	e781      	b.n	800549c <_strtod_l+0x174>
 8005598:	f04f 0c01 	mov.w	ip, #1
 800559c:	1cb3      	adds	r3, r6, #2
 800559e:	931b      	str	r3, [sp, #108]	; 0x6c
 80055a0:	78b3      	ldrb	r3, [r6, #2]
 80055a2:	e78a      	b.n	80054ba <_strtod_l+0x192>
 80055a4:	f04f 0c00 	mov.w	ip, #0
 80055a8:	e7f8      	b.n	800559c <_strtod_l+0x274>
 80055aa:	bf00      	nop
 80055ac:	08008ecc 	.word	0x08008ecc
 80055b0:	7ff00000 	.word	0x7ff00000
 80055b4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80055b6:	1c5f      	adds	r7, r3, #1
 80055b8:	971b      	str	r7, [sp, #108]	; 0x6c
 80055ba:	785b      	ldrb	r3, [r3, #1]
 80055bc:	2b30      	cmp	r3, #48	; 0x30
 80055be:	d0f9      	beq.n	80055b4 <_strtod_l+0x28c>
 80055c0:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 80055c4:	2f08      	cmp	r7, #8
 80055c6:	f63f af7d 	bhi.w	80054c4 <_strtod_l+0x19c>
 80055ca:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80055ce:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80055d0:	9309      	str	r3, [sp, #36]	; 0x24
 80055d2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80055d4:	1c5f      	adds	r7, r3, #1
 80055d6:	971b      	str	r7, [sp, #108]	; 0x6c
 80055d8:	785b      	ldrb	r3, [r3, #1]
 80055da:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 80055de:	f1b8 0f09 	cmp.w	r8, #9
 80055e2:	d937      	bls.n	8005654 <_strtod_l+0x32c>
 80055e4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80055e6:	1a7f      	subs	r7, r7, r1
 80055e8:	2f08      	cmp	r7, #8
 80055ea:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80055ee:	dc37      	bgt.n	8005660 <_strtod_l+0x338>
 80055f0:	45be      	cmp	lr, r7
 80055f2:	bfa8      	it	ge
 80055f4:	46be      	movge	lr, r7
 80055f6:	f1bc 0f00 	cmp.w	ip, #0
 80055fa:	d001      	beq.n	8005600 <_strtod_l+0x2d8>
 80055fc:	f1ce 0e00 	rsb	lr, lr, #0
 8005600:	2c00      	cmp	r4, #0
 8005602:	d151      	bne.n	80056a8 <_strtod_l+0x380>
 8005604:	2800      	cmp	r0, #0
 8005606:	f47f aece 	bne.w	80053a6 <_strtod_l+0x7e>
 800560a:	9a07      	ldr	r2, [sp, #28]
 800560c:	2a00      	cmp	r2, #0
 800560e:	f47f aeca 	bne.w	80053a6 <_strtod_l+0x7e>
 8005612:	9a05      	ldr	r2, [sp, #20]
 8005614:	2a00      	cmp	r2, #0
 8005616:	f47f aee4 	bne.w	80053e2 <_strtod_l+0xba>
 800561a:	2b4e      	cmp	r3, #78	; 0x4e
 800561c:	d027      	beq.n	800566e <_strtod_l+0x346>
 800561e:	dc21      	bgt.n	8005664 <_strtod_l+0x33c>
 8005620:	2b49      	cmp	r3, #73	; 0x49
 8005622:	f47f aede 	bne.w	80053e2 <_strtod_l+0xba>
 8005626:	49a4      	ldr	r1, [pc, #656]	; (80058b8 <_strtod_l+0x590>)
 8005628:	a81b      	add	r0, sp, #108	; 0x6c
 800562a:	f001 fde1 	bl	80071f0 <__match>
 800562e:	2800      	cmp	r0, #0
 8005630:	f43f aed7 	beq.w	80053e2 <_strtod_l+0xba>
 8005634:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005636:	49a1      	ldr	r1, [pc, #644]	; (80058bc <_strtod_l+0x594>)
 8005638:	3b01      	subs	r3, #1
 800563a:	a81b      	add	r0, sp, #108	; 0x6c
 800563c:	931b      	str	r3, [sp, #108]	; 0x6c
 800563e:	f001 fdd7 	bl	80071f0 <__match>
 8005642:	b910      	cbnz	r0, 800564a <_strtod_l+0x322>
 8005644:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005646:	3301      	adds	r3, #1
 8005648:	931b      	str	r3, [sp, #108]	; 0x6c
 800564a:	f8df a284 	ldr.w	sl, [pc, #644]	; 80058d0 <_strtod_l+0x5a8>
 800564e:	f04f 0900 	mov.w	r9, #0
 8005652:	e6a8      	b.n	80053a6 <_strtod_l+0x7e>
 8005654:	210a      	movs	r1, #10
 8005656:	fb01 3e0e 	mla	lr, r1, lr, r3
 800565a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800565e:	e7b8      	b.n	80055d2 <_strtod_l+0x2aa>
 8005660:	46be      	mov	lr, r7
 8005662:	e7c8      	b.n	80055f6 <_strtod_l+0x2ce>
 8005664:	2b69      	cmp	r3, #105	; 0x69
 8005666:	d0de      	beq.n	8005626 <_strtod_l+0x2fe>
 8005668:	2b6e      	cmp	r3, #110	; 0x6e
 800566a:	f47f aeba 	bne.w	80053e2 <_strtod_l+0xba>
 800566e:	4994      	ldr	r1, [pc, #592]	; (80058c0 <_strtod_l+0x598>)
 8005670:	a81b      	add	r0, sp, #108	; 0x6c
 8005672:	f001 fdbd 	bl	80071f0 <__match>
 8005676:	2800      	cmp	r0, #0
 8005678:	f43f aeb3 	beq.w	80053e2 <_strtod_l+0xba>
 800567c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800567e:	781b      	ldrb	r3, [r3, #0]
 8005680:	2b28      	cmp	r3, #40	; 0x28
 8005682:	d10e      	bne.n	80056a2 <_strtod_l+0x37a>
 8005684:	aa1e      	add	r2, sp, #120	; 0x78
 8005686:	498f      	ldr	r1, [pc, #572]	; (80058c4 <_strtod_l+0x59c>)
 8005688:	a81b      	add	r0, sp, #108	; 0x6c
 800568a:	f001 fdc5 	bl	8007218 <__hexnan>
 800568e:	2805      	cmp	r0, #5
 8005690:	d107      	bne.n	80056a2 <_strtod_l+0x37a>
 8005692:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005694:	f8dd 9078 	ldr.w	r9, [sp, #120]	; 0x78
 8005698:	f043 4aff 	orr.w	sl, r3, #2139095040	; 0x7f800000
 800569c:	f44a 0ae0 	orr.w	sl, sl, #7340032	; 0x700000
 80056a0:	e681      	b.n	80053a6 <_strtod_l+0x7e>
 80056a2:	f8df a234 	ldr.w	sl, [pc, #564]	; 80058d8 <_strtod_l+0x5b0>
 80056a6:	e7d2      	b.n	800564e <_strtod_l+0x326>
 80056a8:	ebae 0302 	sub.w	r3, lr, r2
 80056ac:	9307      	str	r3, [sp, #28]
 80056ae:	9b04      	ldr	r3, [sp, #16]
 80056b0:	9806      	ldr	r0, [sp, #24]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	bf08      	it	eq
 80056b6:	4623      	moveq	r3, r4
 80056b8:	2c10      	cmp	r4, #16
 80056ba:	9304      	str	r3, [sp, #16]
 80056bc:	46a0      	mov	r8, r4
 80056be:	bfa8      	it	ge
 80056c0:	f04f 0810 	movge.w	r8, #16
 80056c4:	f7fa fe8e 	bl	80003e4 <__aeabi_ui2d>
 80056c8:	2c09      	cmp	r4, #9
 80056ca:	4681      	mov	r9, r0
 80056cc:	468a      	mov	sl, r1
 80056ce:	dc13      	bgt.n	80056f8 <_strtod_l+0x3d0>
 80056d0:	9b07      	ldr	r3, [sp, #28]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	f43f ae67 	beq.w	80053a6 <_strtod_l+0x7e>
 80056d8:	9b07      	ldr	r3, [sp, #28]
 80056da:	dd7e      	ble.n	80057da <_strtod_l+0x4b2>
 80056dc:	2b16      	cmp	r3, #22
 80056de:	dc65      	bgt.n	80057ac <_strtod_l+0x484>
 80056e0:	4a79      	ldr	r2, [pc, #484]	; (80058c8 <_strtod_l+0x5a0>)
 80056e2:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 80056e6:	464a      	mov	r2, r9
 80056e8:	e9de 0100 	ldrd	r0, r1, [lr]
 80056ec:	4653      	mov	r3, sl
 80056ee:	f7fa fef3 	bl	80004d8 <__aeabi_dmul>
 80056f2:	4681      	mov	r9, r0
 80056f4:	468a      	mov	sl, r1
 80056f6:	e656      	b.n	80053a6 <_strtod_l+0x7e>
 80056f8:	4b73      	ldr	r3, [pc, #460]	; (80058c8 <_strtod_l+0x5a0>)
 80056fa:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80056fe:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8005702:	f7fa fee9 	bl	80004d8 <__aeabi_dmul>
 8005706:	4606      	mov	r6, r0
 8005708:	4628      	mov	r0, r5
 800570a:	460f      	mov	r7, r1
 800570c:	f7fa fe6a 	bl	80003e4 <__aeabi_ui2d>
 8005710:	4602      	mov	r2, r0
 8005712:	460b      	mov	r3, r1
 8005714:	4630      	mov	r0, r6
 8005716:	4639      	mov	r1, r7
 8005718:	f7fa fd28 	bl	800016c <__adddf3>
 800571c:	2c0f      	cmp	r4, #15
 800571e:	4681      	mov	r9, r0
 8005720:	468a      	mov	sl, r1
 8005722:	ddd5      	ble.n	80056d0 <_strtod_l+0x3a8>
 8005724:	9b07      	ldr	r3, [sp, #28]
 8005726:	eba4 0808 	sub.w	r8, r4, r8
 800572a:	4498      	add	r8, r3
 800572c:	f1b8 0f00 	cmp.w	r8, #0
 8005730:	f340 809a 	ble.w	8005868 <_strtod_l+0x540>
 8005734:	f018 030f 	ands.w	r3, r8, #15
 8005738:	d00a      	beq.n	8005750 <_strtod_l+0x428>
 800573a:	4963      	ldr	r1, [pc, #396]	; (80058c8 <_strtod_l+0x5a0>)
 800573c:	464a      	mov	r2, r9
 800573e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005742:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005746:	4653      	mov	r3, sl
 8005748:	f7fa fec6 	bl	80004d8 <__aeabi_dmul>
 800574c:	4681      	mov	r9, r0
 800574e:	468a      	mov	sl, r1
 8005750:	f038 080f 	bics.w	r8, r8, #15
 8005754:	d077      	beq.n	8005846 <_strtod_l+0x51e>
 8005756:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800575a:	dd4b      	ble.n	80057f4 <_strtod_l+0x4cc>
 800575c:	f04f 0800 	mov.w	r8, #0
 8005760:	f8cd 8010 	str.w	r8, [sp, #16]
 8005764:	f8cd 8020 	str.w	r8, [sp, #32]
 8005768:	f8cd 8018 	str.w	r8, [sp, #24]
 800576c:	2322      	movs	r3, #34	; 0x22
 800576e:	f04f 0900 	mov.w	r9, #0
 8005772:	f8df a15c 	ldr.w	sl, [pc, #348]	; 80058d0 <_strtod_l+0x5a8>
 8005776:	f8cb 3000 	str.w	r3, [fp]
 800577a:	9b08      	ldr	r3, [sp, #32]
 800577c:	2b00      	cmp	r3, #0
 800577e:	f43f ae12 	beq.w	80053a6 <_strtod_l+0x7e>
 8005782:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005784:	4658      	mov	r0, fp
 8005786:	f001 fe52 	bl	800742e <_Bfree>
 800578a:	9906      	ldr	r1, [sp, #24]
 800578c:	4658      	mov	r0, fp
 800578e:	f001 fe4e 	bl	800742e <_Bfree>
 8005792:	9904      	ldr	r1, [sp, #16]
 8005794:	4658      	mov	r0, fp
 8005796:	f001 fe4a 	bl	800742e <_Bfree>
 800579a:	9908      	ldr	r1, [sp, #32]
 800579c:	4658      	mov	r0, fp
 800579e:	f001 fe46 	bl	800742e <_Bfree>
 80057a2:	4641      	mov	r1, r8
 80057a4:	4658      	mov	r0, fp
 80057a6:	f001 fe42 	bl	800742e <_Bfree>
 80057aa:	e5fc      	b.n	80053a6 <_strtod_l+0x7e>
 80057ac:	9a07      	ldr	r2, [sp, #28]
 80057ae:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80057b2:	4293      	cmp	r3, r2
 80057b4:	dbb6      	blt.n	8005724 <_strtod_l+0x3fc>
 80057b6:	4d44      	ldr	r5, [pc, #272]	; (80058c8 <_strtod_l+0x5a0>)
 80057b8:	f1c4 040f 	rsb	r4, r4, #15
 80057bc:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80057c0:	464a      	mov	r2, r9
 80057c2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80057c6:	4653      	mov	r3, sl
 80057c8:	f7fa fe86 	bl	80004d8 <__aeabi_dmul>
 80057cc:	9b07      	ldr	r3, [sp, #28]
 80057ce:	1b1c      	subs	r4, r3, r4
 80057d0:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80057d4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80057d8:	e789      	b.n	80056ee <_strtod_l+0x3c6>
 80057da:	f113 0f16 	cmn.w	r3, #22
 80057de:	dba1      	blt.n	8005724 <_strtod_l+0x3fc>
 80057e0:	4a39      	ldr	r2, [pc, #228]	; (80058c8 <_strtod_l+0x5a0>)
 80057e2:	4648      	mov	r0, r9
 80057e4:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 80057e8:	e9d2 2300 	ldrd	r2, r3, [r2]
 80057ec:	4651      	mov	r1, sl
 80057ee:	f7fa ff9d 	bl	800072c <__aeabi_ddiv>
 80057f2:	e77e      	b.n	80056f2 <_strtod_l+0x3ca>
 80057f4:	2300      	movs	r3, #0
 80057f6:	4648      	mov	r0, r9
 80057f8:	4651      	mov	r1, sl
 80057fa:	461d      	mov	r5, r3
 80057fc:	4e33      	ldr	r6, [pc, #204]	; (80058cc <_strtod_l+0x5a4>)
 80057fe:	ea4f 1828 	mov.w	r8, r8, asr #4
 8005802:	f1b8 0f01 	cmp.w	r8, #1
 8005806:	dc21      	bgt.n	800584c <_strtod_l+0x524>
 8005808:	b10b      	cbz	r3, 800580e <_strtod_l+0x4e6>
 800580a:	4681      	mov	r9, r0
 800580c:	468a      	mov	sl, r1
 800580e:	4b2f      	ldr	r3, [pc, #188]	; (80058cc <_strtod_l+0x5a4>)
 8005810:	f1aa 7a54 	sub.w	sl, sl, #55574528	; 0x3500000
 8005814:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8005818:	464a      	mov	r2, r9
 800581a:	e9d5 0100 	ldrd	r0, r1, [r5]
 800581e:	4653      	mov	r3, sl
 8005820:	f7fa fe5a 	bl	80004d8 <__aeabi_dmul>
 8005824:	4b2a      	ldr	r3, [pc, #168]	; (80058d0 <_strtod_l+0x5a8>)
 8005826:	460a      	mov	r2, r1
 8005828:	400b      	ands	r3, r1
 800582a:	492a      	ldr	r1, [pc, #168]	; (80058d4 <_strtod_l+0x5ac>)
 800582c:	4681      	mov	r9, r0
 800582e:	428b      	cmp	r3, r1
 8005830:	d894      	bhi.n	800575c <_strtod_l+0x434>
 8005832:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8005836:	428b      	cmp	r3, r1
 8005838:	bf86      	itte	hi
 800583a:	f04f 39ff 	movhi.w	r9, #4294967295
 800583e:	f8df a09c 	ldrhi.w	sl, [pc, #156]	; 80058dc <_strtod_l+0x5b4>
 8005842:	f102 7a54 	addls.w	sl, r2, #55574528	; 0x3500000
 8005846:	2300      	movs	r3, #0
 8005848:	9305      	str	r3, [sp, #20]
 800584a:	e07b      	b.n	8005944 <_strtod_l+0x61c>
 800584c:	f018 0f01 	tst.w	r8, #1
 8005850:	d006      	beq.n	8005860 <_strtod_l+0x538>
 8005852:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8005856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800585a:	f7fa fe3d 	bl	80004d8 <__aeabi_dmul>
 800585e:	2301      	movs	r3, #1
 8005860:	3501      	adds	r5, #1
 8005862:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005866:	e7cc      	b.n	8005802 <_strtod_l+0x4da>
 8005868:	d0ed      	beq.n	8005846 <_strtod_l+0x51e>
 800586a:	f1c8 0800 	rsb	r8, r8, #0
 800586e:	f018 020f 	ands.w	r2, r8, #15
 8005872:	d00a      	beq.n	800588a <_strtod_l+0x562>
 8005874:	4b14      	ldr	r3, [pc, #80]	; (80058c8 <_strtod_l+0x5a0>)
 8005876:	4648      	mov	r0, r9
 8005878:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800587c:	4651      	mov	r1, sl
 800587e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005882:	f7fa ff53 	bl	800072c <__aeabi_ddiv>
 8005886:	4681      	mov	r9, r0
 8005888:	468a      	mov	sl, r1
 800588a:	ea5f 1828 	movs.w	r8, r8, asr #4
 800588e:	d0da      	beq.n	8005846 <_strtod_l+0x51e>
 8005890:	f1b8 0f1f 	cmp.w	r8, #31
 8005894:	dd24      	ble.n	80058e0 <_strtod_l+0x5b8>
 8005896:	f04f 0800 	mov.w	r8, #0
 800589a:	f8cd 8010 	str.w	r8, [sp, #16]
 800589e:	f8cd 8020 	str.w	r8, [sp, #32]
 80058a2:	f8cd 8018 	str.w	r8, [sp, #24]
 80058a6:	2322      	movs	r3, #34	; 0x22
 80058a8:	f04f 0900 	mov.w	r9, #0
 80058ac:	f04f 0a00 	mov.w	sl, #0
 80058b0:	f8cb 3000 	str.w	r3, [fp]
 80058b4:	e761      	b.n	800577a <_strtod_l+0x452>
 80058b6:	bf00      	nop
 80058b8:	08008e95 	.word	0x08008e95
 80058bc:	08008f23 	.word	0x08008f23
 80058c0:	08008e9d 	.word	0x08008e9d
 80058c4:	08008ee0 	.word	0x08008ee0
 80058c8:	08008f60 	.word	0x08008f60
 80058cc:	08008f38 	.word	0x08008f38
 80058d0:	7ff00000 	.word	0x7ff00000
 80058d4:	7ca00000 	.word	0x7ca00000
 80058d8:	fff80000 	.word	0xfff80000
 80058dc:	7fefffff 	.word	0x7fefffff
 80058e0:	f018 0310 	ands.w	r3, r8, #16
 80058e4:	bf18      	it	ne
 80058e6:	236a      	movne	r3, #106	; 0x6a
 80058e8:	4648      	mov	r0, r9
 80058ea:	9305      	str	r3, [sp, #20]
 80058ec:	4651      	mov	r1, sl
 80058ee:	2300      	movs	r3, #0
 80058f0:	4da1      	ldr	r5, [pc, #644]	; (8005b78 <_strtod_l+0x850>)
 80058f2:	f1b8 0f00 	cmp.w	r8, #0
 80058f6:	f300 8113 	bgt.w	8005b20 <_strtod_l+0x7f8>
 80058fa:	b10b      	cbz	r3, 8005900 <_strtod_l+0x5d8>
 80058fc:	4681      	mov	r9, r0
 80058fe:	468a      	mov	sl, r1
 8005900:	9b05      	ldr	r3, [sp, #20]
 8005902:	b1bb      	cbz	r3, 8005934 <_strtod_l+0x60c>
 8005904:	f3ca 530a 	ubfx	r3, sl, #20, #11
 8005908:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800590c:	2b00      	cmp	r3, #0
 800590e:	4651      	mov	r1, sl
 8005910:	dd10      	ble.n	8005934 <_strtod_l+0x60c>
 8005912:	2b1f      	cmp	r3, #31
 8005914:	f340 8110 	ble.w	8005b38 <_strtod_l+0x810>
 8005918:	2b34      	cmp	r3, #52	; 0x34
 800591a:	bfd8      	it	le
 800591c:	f04f 32ff 	movle.w	r2, #4294967295
 8005920:	f04f 0900 	mov.w	r9, #0
 8005924:	bfcf      	iteee	gt
 8005926:	f04f 7a5c 	movgt.w	sl, #57671680	; 0x3700000
 800592a:	3b20      	suble	r3, #32
 800592c:	fa02 f303 	lslle.w	r3, r2, r3
 8005930:	ea03 0a01 	andle.w	sl, r3, r1
 8005934:	2200      	movs	r2, #0
 8005936:	2300      	movs	r3, #0
 8005938:	4648      	mov	r0, r9
 800593a:	4651      	mov	r1, sl
 800593c:	f7fb f834 	bl	80009a8 <__aeabi_dcmpeq>
 8005940:	2800      	cmp	r0, #0
 8005942:	d1a8      	bne.n	8005896 <_strtod_l+0x56e>
 8005944:	9b06      	ldr	r3, [sp, #24]
 8005946:	9a04      	ldr	r2, [sp, #16]
 8005948:	9300      	str	r3, [sp, #0]
 800594a:	9908      	ldr	r1, [sp, #32]
 800594c:	4623      	mov	r3, r4
 800594e:	4658      	mov	r0, fp
 8005950:	f001 fdbf 	bl	80074d2 <__s2b>
 8005954:	9008      	str	r0, [sp, #32]
 8005956:	2800      	cmp	r0, #0
 8005958:	f43f af00 	beq.w	800575c <_strtod_l+0x434>
 800595c:	9a07      	ldr	r2, [sp, #28]
 800595e:	9b07      	ldr	r3, [sp, #28]
 8005960:	2a00      	cmp	r2, #0
 8005962:	f1c3 0300 	rsb	r3, r3, #0
 8005966:	bfa8      	it	ge
 8005968:	2300      	movge	r3, #0
 800596a:	f04f 0800 	mov.w	r8, #0
 800596e:	930e      	str	r3, [sp, #56]	; 0x38
 8005970:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8005974:	9316      	str	r3, [sp, #88]	; 0x58
 8005976:	f8cd 8010 	str.w	r8, [sp, #16]
 800597a:	9b08      	ldr	r3, [sp, #32]
 800597c:	4658      	mov	r0, fp
 800597e:	6859      	ldr	r1, [r3, #4]
 8005980:	f001 fd21 	bl	80073c6 <_Balloc>
 8005984:	9006      	str	r0, [sp, #24]
 8005986:	2800      	cmp	r0, #0
 8005988:	f43f aef0 	beq.w	800576c <_strtod_l+0x444>
 800598c:	9b08      	ldr	r3, [sp, #32]
 800598e:	300c      	adds	r0, #12
 8005990:	691a      	ldr	r2, [r3, #16]
 8005992:	f103 010c 	add.w	r1, r3, #12
 8005996:	3202      	adds	r2, #2
 8005998:	0092      	lsls	r2, r2, #2
 800599a:	f001 fd09 	bl	80073b0 <memcpy>
 800599e:	ab1e      	add	r3, sp, #120	; 0x78
 80059a0:	9301      	str	r3, [sp, #4]
 80059a2:	ab1d      	add	r3, sp, #116	; 0x74
 80059a4:	9300      	str	r3, [sp, #0]
 80059a6:	464a      	mov	r2, r9
 80059a8:	4653      	mov	r3, sl
 80059aa:	4658      	mov	r0, fp
 80059ac:	e9cd 9a0a 	strd	r9, sl, [sp, #40]	; 0x28
 80059b0:	f002 f84a 	bl	8007a48 <__d2b>
 80059b4:	901c      	str	r0, [sp, #112]	; 0x70
 80059b6:	2800      	cmp	r0, #0
 80059b8:	f43f aed8 	beq.w	800576c <_strtod_l+0x444>
 80059bc:	2101      	movs	r1, #1
 80059be:	4658      	mov	r0, fp
 80059c0:	f001 fe13 	bl	80075ea <__i2b>
 80059c4:	9004      	str	r0, [sp, #16]
 80059c6:	4603      	mov	r3, r0
 80059c8:	2800      	cmp	r0, #0
 80059ca:	f43f aecf 	beq.w	800576c <_strtod_l+0x444>
 80059ce:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 80059d0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80059d2:	2d00      	cmp	r5, #0
 80059d4:	bfab      	itete	ge
 80059d6:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80059d8:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 80059da:	18ee      	addge	r6, r5, r3
 80059dc:	1b5c      	sublt	r4, r3, r5
 80059de:	9b05      	ldr	r3, [sp, #20]
 80059e0:	bfa8      	it	ge
 80059e2:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 80059e4:	eba5 0503 	sub.w	r5, r5, r3
 80059e8:	4415      	add	r5, r2
 80059ea:	4b64      	ldr	r3, [pc, #400]	; (8005b7c <_strtod_l+0x854>)
 80059ec:	f105 35ff 	add.w	r5, r5, #4294967295
 80059f0:	bfb8      	it	lt
 80059f2:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 80059f4:	429d      	cmp	r5, r3
 80059f6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80059fa:	f280 80af 	bge.w	8005b5c <_strtod_l+0x834>
 80059fe:	1b5b      	subs	r3, r3, r5
 8005a00:	2b1f      	cmp	r3, #31
 8005a02:	eba2 0203 	sub.w	r2, r2, r3
 8005a06:	f04f 0701 	mov.w	r7, #1
 8005a0a:	f300 809c 	bgt.w	8005b46 <_strtod_l+0x81e>
 8005a0e:	2500      	movs	r5, #0
 8005a10:	fa07 f303 	lsl.w	r3, r7, r3
 8005a14:	930f      	str	r3, [sp, #60]	; 0x3c
 8005a16:	18b7      	adds	r7, r6, r2
 8005a18:	9b05      	ldr	r3, [sp, #20]
 8005a1a:	42be      	cmp	r6, r7
 8005a1c:	4414      	add	r4, r2
 8005a1e:	441c      	add	r4, r3
 8005a20:	4633      	mov	r3, r6
 8005a22:	bfa8      	it	ge
 8005a24:	463b      	movge	r3, r7
 8005a26:	42a3      	cmp	r3, r4
 8005a28:	bfa8      	it	ge
 8005a2a:	4623      	movge	r3, r4
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	bfc2      	ittt	gt
 8005a30:	1aff      	subgt	r7, r7, r3
 8005a32:	1ae4      	subgt	r4, r4, r3
 8005a34:	1af6      	subgt	r6, r6, r3
 8005a36:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005a38:	b1bb      	cbz	r3, 8005a6a <_strtod_l+0x742>
 8005a3a:	461a      	mov	r2, r3
 8005a3c:	9904      	ldr	r1, [sp, #16]
 8005a3e:	4658      	mov	r0, fp
 8005a40:	f001 fe72 	bl	8007728 <__pow5mult>
 8005a44:	9004      	str	r0, [sp, #16]
 8005a46:	2800      	cmp	r0, #0
 8005a48:	f43f ae90 	beq.w	800576c <_strtod_l+0x444>
 8005a4c:	4601      	mov	r1, r0
 8005a4e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8005a50:	4658      	mov	r0, fp
 8005a52:	f001 fdd3 	bl	80075fc <__multiply>
 8005a56:	9009      	str	r0, [sp, #36]	; 0x24
 8005a58:	2800      	cmp	r0, #0
 8005a5a:	f43f ae87 	beq.w	800576c <_strtod_l+0x444>
 8005a5e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005a60:	4658      	mov	r0, fp
 8005a62:	f001 fce4 	bl	800742e <_Bfree>
 8005a66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a68:	931c      	str	r3, [sp, #112]	; 0x70
 8005a6a:	2f00      	cmp	r7, #0
 8005a6c:	dc7a      	bgt.n	8005b64 <_strtod_l+0x83c>
 8005a6e:	9b07      	ldr	r3, [sp, #28]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	dd08      	ble.n	8005a86 <_strtod_l+0x75e>
 8005a74:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8005a76:	9906      	ldr	r1, [sp, #24]
 8005a78:	4658      	mov	r0, fp
 8005a7a:	f001 fe55 	bl	8007728 <__pow5mult>
 8005a7e:	9006      	str	r0, [sp, #24]
 8005a80:	2800      	cmp	r0, #0
 8005a82:	f43f ae73 	beq.w	800576c <_strtod_l+0x444>
 8005a86:	2c00      	cmp	r4, #0
 8005a88:	dd08      	ble.n	8005a9c <_strtod_l+0x774>
 8005a8a:	4622      	mov	r2, r4
 8005a8c:	9906      	ldr	r1, [sp, #24]
 8005a8e:	4658      	mov	r0, fp
 8005a90:	f001 fe98 	bl	80077c4 <__lshift>
 8005a94:	9006      	str	r0, [sp, #24]
 8005a96:	2800      	cmp	r0, #0
 8005a98:	f43f ae68 	beq.w	800576c <_strtod_l+0x444>
 8005a9c:	2e00      	cmp	r6, #0
 8005a9e:	dd08      	ble.n	8005ab2 <_strtod_l+0x78a>
 8005aa0:	4632      	mov	r2, r6
 8005aa2:	9904      	ldr	r1, [sp, #16]
 8005aa4:	4658      	mov	r0, fp
 8005aa6:	f001 fe8d 	bl	80077c4 <__lshift>
 8005aaa:	9004      	str	r0, [sp, #16]
 8005aac:	2800      	cmp	r0, #0
 8005aae:	f43f ae5d 	beq.w	800576c <_strtod_l+0x444>
 8005ab2:	9a06      	ldr	r2, [sp, #24]
 8005ab4:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005ab6:	4658      	mov	r0, fp
 8005ab8:	f001 fef2 	bl	80078a0 <__mdiff>
 8005abc:	4680      	mov	r8, r0
 8005abe:	2800      	cmp	r0, #0
 8005ac0:	f43f ae54 	beq.w	800576c <_strtod_l+0x444>
 8005ac4:	2400      	movs	r4, #0
 8005ac6:	68c3      	ldr	r3, [r0, #12]
 8005ac8:	9904      	ldr	r1, [sp, #16]
 8005aca:	60c4      	str	r4, [r0, #12]
 8005acc:	930c      	str	r3, [sp, #48]	; 0x30
 8005ace:	f001 fecd 	bl	800786c <__mcmp>
 8005ad2:	42a0      	cmp	r0, r4
 8005ad4:	da54      	bge.n	8005b80 <_strtod_l+0x858>
 8005ad6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005ad8:	b9f3      	cbnz	r3, 8005b18 <_strtod_l+0x7f0>
 8005ada:	f1b9 0f00 	cmp.w	r9, #0
 8005ade:	d11b      	bne.n	8005b18 <_strtod_l+0x7f0>
 8005ae0:	f3ca 0313 	ubfx	r3, sl, #0, #20
 8005ae4:	b9c3      	cbnz	r3, 8005b18 <_strtod_l+0x7f0>
 8005ae6:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8005aea:	0d1b      	lsrs	r3, r3, #20
 8005aec:	051b      	lsls	r3, r3, #20
 8005aee:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8005af2:	d911      	bls.n	8005b18 <_strtod_l+0x7f0>
 8005af4:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8005af8:	b91b      	cbnz	r3, 8005b02 <_strtod_l+0x7da>
 8005afa:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8005afe:	2b01      	cmp	r3, #1
 8005b00:	dd0a      	ble.n	8005b18 <_strtod_l+0x7f0>
 8005b02:	4641      	mov	r1, r8
 8005b04:	2201      	movs	r2, #1
 8005b06:	4658      	mov	r0, fp
 8005b08:	f001 fe5c 	bl	80077c4 <__lshift>
 8005b0c:	9904      	ldr	r1, [sp, #16]
 8005b0e:	4680      	mov	r8, r0
 8005b10:	f001 feac 	bl	800786c <__mcmp>
 8005b14:	2800      	cmp	r0, #0
 8005b16:	dc68      	bgt.n	8005bea <_strtod_l+0x8c2>
 8005b18:	9b05      	ldr	r3, [sp, #20]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d172      	bne.n	8005c04 <_strtod_l+0x8dc>
 8005b1e:	e630      	b.n	8005782 <_strtod_l+0x45a>
 8005b20:	f018 0f01 	tst.w	r8, #1
 8005b24:	d004      	beq.n	8005b30 <_strtod_l+0x808>
 8005b26:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005b2a:	f7fa fcd5 	bl	80004d8 <__aeabi_dmul>
 8005b2e:	2301      	movs	r3, #1
 8005b30:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005b34:	3508      	adds	r5, #8
 8005b36:	e6dc      	b.n	80058f2 <_strtod_l+0x5ca>
 8005b38:	f04f 32ff 	mov.w	r2, #4294967295
 8005b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b40:	ea03 0909 	and.w	r9, r3, r9
 8005b44:	e6f6      	b.n	8005934 <_strtod_l+0x60c>
 8005b46:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8005b4a:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8005b4e:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8005b52:	35e2      	adds	r5, #226	; 0xe2
 8005b54:	fa07 f505 	lsl.w	r5, r7, r5
 8005b58:	970f      	str	r7, [sp, #60]	; 0x3c
 8005b5a:	e75c      	b.n	8005a16 <_strtod_l+0x6ee>
 8005b5c:	2301      	movs	r3, #1
 8005b5e:	2500      	movs	r5, #0
 8005b60:	930f      	str	r3, [sp, #60]	; 0x3c
 8005b62:	e758      	b.n	8005a16 <_strtod_l+0x6ee>
 8005b64:	463a      	mov	r2, r7
 8005b66:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005b68:	4658      	mov	r0, fp
 8005b6a:	f001 fe2b 	bl	80077c4 <__lshift>
 8005b6e:	901c      	str	r0, [sp, #112]	; 0x70
 8005b70:	2800      	cmp	r0, #0
 8005b72:	f47f af7c 	bne.w	8005a6e <_strtod_l+0x746>
 8005b76:	e5f9      	b.n	800576c <_strtod_l+0x444>
 8005b78:	08008ef8 	.word	0x08008ef8
 8005b7c:	fffffc02 	.word	0xfffffc02
 8005b80:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8005b84:	f040 8089 	bne.w	8005c9a <_strtod_l+0x972>
 8005b88:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005b8a:	f3ca 0313 	ubfx	r3, sl, #0, #20
 8005b8e:	b342      	cbz	r2, 8005be2 <_strtod_l+0x8ba>
 8005b90:	4aaf      	ldr	r2, [pc, #700]	; (8005e50 <_strtod_l+0xb28>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d156      	bne.n	8005c44 <_strtod_l+0x91c>
 8005b96:	9b05      	ldr	r3, [sp, #20]
 8005b98:	4648      	mov	r0, r9
 8005b9a:	b1eb      	cbz	r3, 8005bd8 <_strtod_l+0x8b0>
 8005b9c:	4653      	mov	r3, sl
 8005b9e:	4aad      	ldr	r2, [pc, #692]	; (8005e54 <_strtod_l+0xb2c>)
 8005ba0:	f04f 31ff 	mov.w	r1, #4294967295
 8005ba4:	401a      	ands	r2, r3
 8005ba6:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8005baa:	d818      	bhi.n	8005bde <_strtod_l+0x8b6>
 8005bac:	0d12      	lsrs	r2, r2, #20
 8005bae:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8005bb2:	fa01 f303 	lsl.w	r3, r1, r3
 8005bb6:	4298      	cmp	r0, r3
 8005bb8:	d144      	bne.n	8005c44 <_strtod_l+0x91c>
 8005bba:	4ba7      	ldr	r3, [pc, #668]	; (8005e58 <_strtod_l+0xb30>)
 8005bbc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005bbe:	429a      	cmp	r2, r3
 8005bc0:	d102      	bne.n	8005bc8 <_strtod_l+0x8a0>
 8005bc2:	3001      	adds	r0, #1
 8005bc4:	f43f add2 	beq.w	800576c <_strtod_l+0x444>
 8005bc8:	4ba2      	ldr	r3, [pc, #648]	; (8005e54 <_strtod_l+0xb2c>)
 8005bca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005bcc:	f04f 0900 	mov.w	r9, #0
 8005bd0:	401a      	ands	r2, r3
 8005bd2:	f502 1a80 	add.w	sl, r2, #1048576	; 0x100000
 8005bd6:	e79f      	b.n	8005b18 <_strtod_l+0x7f0>
 8005bd8:	f04f 33ff 	mov.w	r3, #4294967295
 8005bdc:	e7eb      	b.n	8005bb6 <_strtod_l+0x88e>
 8005bde:	460b      	mov	r3, r1
 8005be0:	e7e9      	b.n	8005bb6 <_strtod_l+0x88e>
 8005be2:	bb7b      	cbnz	r3, 8005c44 <_strtod_l+0x91c>
 8005be4:	f1b9 0f00 	cmp.w	r9, #0
 8005be8:	d12c      	bne.n	8005c44 <_strtod_l+0x91c>
 8005bea:	9905      	ldr	r1, [sp, #20]
 8005bec:	4653      	mov	r3, sl
 8005bee:	4a99      	ldr	r2, [pc, #612]	; (8005e54 <_strtod_l+0xb2c>)
 8005bf0:	b1f1      	cbz	r1, 8005c30 <_strtod_l+0x908>
 8005bf2:	ea02 010a 	and.w	r1, r2, sl
 8005bf6:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8005bfa:	dc19      	bgt.n	8005c30 <_strtod_l+0x908>
 8005bfc:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8005c00:	f77f ae51 	ble.w	80058a6 <_strtod_l+0x57e>
 8005c04:	2300      	movs	r3, #0
 8005c06:	4a95      	ldr	r2, [pc, #596]	; (8005e5c <_strtod_l+0xb34>)
 8005c08:	4648      	mov	r0, r9
 8005c0a:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8005c0e:	4651      	mov	r1, sl
 8005c10:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8005c14:	f7fa fc60 	bl	80004d8 <__aeabi_dmul>
 8005c18:	4681      	mov	r9, r0
 8005c1a:	468a      	mov	sl, r1
 8005c1c:	2900      	cmp	r1, #0
 8005c1e:	f47f adb0 	bne.w	8005782 <_strtod_l+0x45a>
 8005c22:	2800      	cmp	r0, #0
 8005c24:	f47f adad 	bne.w	8005782 <_strtod_l+0x45a>
 8005c28:	2322      	movs	r3, #34	; 0x22
 8005c2a:	f8cb 3000 	str.w	r3, [fp]
 8005c2e:	e5a8      	b.n	8005782 <_strtod_l+0x45a>
 8005c30:	4013      	ands	r3, r2
 8005c32:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8005c36:	ea6f 5a13 	mvn.w	sl, r3, lsr #20
 8005c3a:	f04f 39ff 	mov.w	r9, #4294967295
 8005c3e:	ea6f 5a0a 	mvn.w	sl, sl, lsl #20
 8005c42:	e769      	b.n	8005b18 <_strtod_l+0x7f0>
 8005c44:	b19d      	cbz	r5, 8005c6e <_strtod_l+0x946>
 8005c46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c48:	421d      	tst	r5, r3
 8005c4a:	f43f af65 	beq.w	8005b18 <_strtod_l+0x7f0>
 8005c4e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005c50:	9a05      	ldr	r2, [sp, #20]
 8005c52:	4648      	mov	r0, r9
 8005c54:	4651      	mov	r1, sl
 8005c56:	b173      	cbz	r3, 8005c76 <_strtod_l+0x94e>
 8005c58:	f7ff fb44 	bl	80052e4 <sulp>
 8005c5c:	4602      	mov	r2, r0
 8005c5e:	460b      	mov	r3, r1
 8005c60:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005c64:	f7fa fa82 	bl	800016c <__adddf3>
 8005c68:	4681      	mov	r9, r0
 8005c6a:	468a      	mov	sl, r1
 8005c6c:	e754      	b.n	8005b18 <_strtod_l+0x7f0>
 8005c6e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005c70:	ea13 0f09 	tst.w	r3, r9
 8005c74:	e7e9      	b.n	8005c4a <_strtod_l+0x922>
 8005c76:	f7ff fb35 	bl	80052e4 <sulp>
 8005c7a:	4602      	mov	r2, r0
 8005c7c:	460b      	mov	r3, r1
 8005c7e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005c82:	f7fa fa71 	bl	8000168 <__aeabi_dsub>
 8005c86:	2200      	movs	r2, #0
 8005c88:	2300      	movs	r3, #0
 8005c8a:	4681      	mov	r9, r0
 8005c8c:	468a      	mov	sl, r1
 8005c8e:	f7fa fe8b 	bl	80009a8 <__aeabi_dcmpeq>
 8005c92:	2800      	cmp	r0, #0
 8005c94:	f47f ae07 	bne.w	80058a6 <_strtod_l+0x57e>
 8005c98:	e73e      	b.n	8005b18 <_strtod_l+0x7f0>
 8005c9a:	9904      	ldr	r1, [sp, #16]
 8005c9c:	4640      	mov	r0, r8
 8005c9e:	f001 ff22 	bl	8007ae6 <__ratio>
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005ca8:	4606      	mov	r6, r0
 8005caa:	460f      	mov	r7, r1
 8005cac:	f7fa fe90 	bl	80009d0 <__aeabi_dcmple>
 8005cb0:	2800      	cmp	r0, #0
 8005cb2:	d075      	beq.n	8005da0 <_strtod_l+0xa78>
 8005cb4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d047      	beq.n	8005d4a <_strtod_l+0xa22>
 8005cba:	2600      	movs	r6, #0
 8005cbc:	4f68      	ldr	r7, [pc, #416]	; (8005e60 <_strtod_l+0xb38>)
 8005cbe:	4d68      	ldr	r5, [pc, #416]	; (8005e60 <_strtod_l+0xb38>)
 8005cc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005cc2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005cc6:	0d1b      	lsrs	r3, r3, #20
 8005cc8:	051b      	lsls	r3, r3, #20
 8005cca:	930f      	str	r3, [sp, #60]	; 0x3c
 8005ccc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005cce:	4b65      	ldr	r3, [pc, #404]	; (8005e64 <_strtod_l+0xb3c>)
 8005cd0:	429a      	cmp	r2, r3
 8005cd2:	f040 80cf 	bne.w	8005e74 <_strtod_l+0xb4c>
 8005cd6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005cda:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8005cde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ce0:	4648      	mov	r0, r9
 8005ce2:	f1a3 7a54 	sub.w	sl, r3, #55574528	; 0x3500000
 8005ce6:	4651      	mov	r1, sl
 8005ce8:	f001 fe38 	bl	800795c <__ulp>
 8005cec:	4602      	mov	r2, r0
 8005cee:	460b      	mov	r3, r1
 8005cf0:	4630      	mov	r0, r6
 8005cf2:	4639      	mov	r1, r7
 8005cf4:	f7fa fbf0 	bl	80004d8 <__aeabi_dmul>
 8005cf8:	464a      	mov	r2, r9
 8005cfa:	4653      	mov	r3, sl
 8005cfc:	f7fa fa36 	bl	800016c <__adddf3>
 8005d00:	460b      	mov	r3, r1
 8005d02:	4954      	ldr	r1, [pc, #336]	; (8005e54 <_strtod_l+0xb2c>)
 8005d04:	4a58      	ldr	r2, [pc, #352]	; (8005e68 <_strtod_l+0xb40>)
 8005d06:	4019      	ands	r1, r3
 8005d08:	4291      	cmp	r1, r2
 8005d0a:	4681      	mov	r9, r0
 8005d0c:	d95e      	bls.n	8005dcc <_strtod_l+0xaa4>
 8005d0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d10:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d103      	bne.n	8005d20 <_strtod_l+0x9f8>
 8005d18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d1a:	3301      	adds	r3, #1
 8005d1c:	f43f ad26 	beq.w	800576c <_strtod_l+0x444>
 8005d20:	f04f 39ff 	mov.w	r9, #4294967295
 8005d24:	f8df a130 	ldr.w	sl, [pc, #304]	; 8005e58 <_strtod_l+0xb30>
 8005d28:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005d2a:	4658      	mov	r0, fp
 8005d2c:	f001 fb7f 	bl	800742e <_Bfree>
 8005d30:	9906      	ldr	r1, [sp, #24]
 8005d32:	4658      	mov	r0, fp
 8005d34:	f001 fb7b 	bl	800742e <_Bfree>
 8005d38:	9904      	ldr	r1, [sp, #16]
 8005d3a:	4658      	mov	r0, fp
 8005d3c:	f001 fb77 	bl	800742e <_Bfree>
 8005d40:	4641      	mov	r1, r8
 8005d42:	4658      	mov	r0, fp
 8005d44:	f001 fb73 	bl	800742e <_Bfree>
 8005d48:	e617      	b.n	800597a <_strtod_l+0x652>
 8005d4a:	f1b9 0f00 	cmp.w	r9, #0
 8005d4e:	d119      	bne.n	8005d84 <_strtod_l+0xa5c>
 8005d50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d52:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005d56:	b9e3      	cbnz	r3, 8005d92 <_strtod_l+0xa6a>
 8005d58:	2200      	movs	r2, #0
 8005d5a:	4b41      	ldr	r3, [pc, #260]	; (8005e60 <_strtod_l+0xb38>)
 8005d5c:	4630      	mov	r0, r6
 8005d5e:	4639      	mov	r1, r7
 8005d60:	f7fa fe2c 	bl	80009bc <__aeabi_dcmplt>
 8005d64:	b9c8      	cbnz	r0, 8005d9a <_strtod_l+0xa72>
 8005d66:	2200      	movs	r2, #0
 8005d68:	4b40      	ldr	r3, [pc, #256]	; (8005e6c <_strtod_l+0xb44>)
 8005d6a:	4630      	mov	r0, r6
 8005d6c:	4639      	mov	r1, r7
 8005d6e:	f7fa fbb3 	bl	80004d8 <__aeabi_dmul>
 8005d72:	4604      	mov	r4, r0
 8005d74:	460d      	mov	r5, r1
 8005d76:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8005d7a:	9418      	str	r4, [sp, #96]	; 0x60
 8005d7c:	9319      	str	r3, [sp, #100]	; 0x64
 8005d7e:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 8005d82:	e79d      	b.n	8005cc0 <_strtod_l+0x998>
 8005d84:	f1b9 0f01 	cmp.w	r9, #1
 8005d88:	d103      	bne.n	8005d92 <_strtod_l+0xa6a>
 8005d8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	f43f ad8a 	beq.w	80058a6 <_strtod_l+0x57e>
 8005d92:	2600      	movs	r6, #0
 8005d94:	4f36      	ldr	r7, [pc, #216]	; (8005e70 <_strtod_l+0xb48>)
 8005d96:	2400      	movs	r4, #0
 8005d98:	e791      	b.n	8005cbe <_strtod_l+0x996>
 8005d9a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8005d9c:	4d33      	ldr	r5, [pc, #204]	; (8005e6c <_strtod_l+0xb44>)
 8005d9e:	e7ea      	b.n	8005d76 <_strtod_l+0xa4e>
 8005da0:	4b32      	ldr	r3, [pc, #200]	; (8005e6c <_strtod_l+0xb44>)
 8005da2:	2200      	movs	r2, #0
 8005da4:	4630      	mov	r0, r6
 8005da6:	4639      	mov	r1, r7
 8005da8:	f7fa fb96 	bl	80004d8 <__aeabi_dmul>
 8005dac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005dae:	4604      	mov	r4, r0
 8005db0:	460d      	mov	r5, r1
 8005db2:	b933      	cbnz	r3, 8005dc2 <_strtod_l+0xa9a>
 8005db4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005db8:	9010      	str	r0, [sp, #64]	; 0x40
 8005dba:	9311      	str	r3, [sp, #68]	; 0x44
 8005dbc:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8005dc0:	e77e      	b.n	8005cc0 <_strtod_l+0x998>
 8005dc2:	4602      	mov	r2, r0
 8005dc4:	460b      	mov	r3, r1
 8005dc6:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8005dca:	e7f7      	b.n	8005dbc <_strtod_l+0xa94>
 8005dcc:	f103 7a54 	add.w	sl, r3, #55574528	; 0x3500000
 8005dd0:	9b05      	ldr	r3, [sp, #20]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d1a8      	bne.n	8005d28 <_strtod_l+0xa00>
 8005dd6:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8005dda:	0d1b      	lsrs	r3, r3, #20
 8005ddc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005dde:	051b      	lsls	r3, r3, #20
 8005de0:	429a      	cmp	r2, r3
 8005de2:	4656      	mov	r6, sl
 8005de4:	d1a0      	bne.n	8005d28 <_strtod_l+0xa00>
 8005de6:	4629      	mov	r1, r5
 8005de8:	4620      	mov	r0, r4
 8005dea:	f7fa fe25 	bl	8000a38 <__aeabi_d2iz>
 8005dee:	f7fa fb09 	bl	8000404 <__aeabi_i2d>
 8005df2:	460b      	mov	r3, r1
 8005df4:	4602      	mov	r2, r0
 8005df6:	4629      	mov	r1, r5
 8005df8:	4620      	mov	r0, r4
 8005dfa:	f7fa f9b5 	bl	8000168 <__aeabi_dsub>
 8005dfe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005e00:	4604      	mov	r4, r0
 8005e02:	460d      	mov	r5, r1
 8005e04:	b933      	cbnz	r3, 8005e14 <_strtod_l+0xaec>
 8005e06:	f1b9 0f00 	cmp.w	r9, #0
 8005e0a:	d103      	bne.n	8005e14 <_strtod_l+0xaec>
 8005e0c:	f3ca 0613 	ubfx	r6, sl, #0, #20
 8005e10:	2e00      	cmp	r6, #0
 8005e12:	d06a      	beq.n	8005eea <_strtod_l+0xbc2>
 8005e14:	a30a      	add	r3, pc, #40	; (adr r3, 8005e40 <_strtod_l+0xb18>)
 8005e16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e1a:	4620      	mov	r0, r4
 8005e1c:	4629      	mov	r1, r5
 8005e1e:	f7fa fdcd 	bl	80009bc <__aeabi_dcmplt>
 8005e22:	2800      	cmp	r0, #0
 8005e24:	f47f acad 	bne.w	8005782 <_strtod_l+0x45a>
 8005e28:	a307      	add	r3, pc, #28	; (adr r3, 8005e48 <_strtod_l+0xb20>)
 8005e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e2e:	4620      	mov	r0, r4
 8005e30:	4629      	mov	r1, r5
 8005e32:	f7fa fde1 	bl	80009f8 <__aeabi_dcmpgt>
 8005e36:	2800      	cmp	r0, #0
 8005e38:	f43f af76 	beq.w	8005d28 <_strtod_l+0xa00>
 8005e3c:	e4a1      	b.n	8005782 <_strtod_l+0x45a>
 8005e3e:	bf00      	nop
 8005e40:	94a03595 	.word	0x94a03595
 8005e44:	3fdfffff 	.word	0x3fdfffff
 8005e48:	35afe535 	.word	0x35afe535
 8005e4c:	3fe00000 	.word	0x3fe00000
 8005e50:	000fffff 	.word	0x000fffff
 8005e54:	7ff00000 	.word	0x7ff00000
 8005e58:	7fefffff 	.word	0x7fefffff
 8005e5c:	39500000 	.word	0x39500000
 8005e60:	3ff00000 	.word	0x3ff00000
 8005e64:	7fe00000 	.word	0x7fe00000
 8005e68:	7c9fffff 	.word	0x7c9fffff
 8005e6c:	3fe00000 	.word	0x3fe00000
 8005e70:	bff00000 	.word	0xbff00000
 8005e74:	9b05      	ldr	r3, [sp, #20]
 8005e76:	b313      	cbz	r3, 8005ebe <_strtod_l+0xb96>
 8005e78:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005e7a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005e7e:	d81e      	bhi.n	8005ebe <_strtod_l+0xb96>
 8005e80:	a325      	add	r3, pc, #148	; (adr r3, 8005f18 <_strtod_l+0xbf0>)
 8005e82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e86:	4620      	mov	r0, r4
 8005e88:	4629      	mov	r1, r5
 8005e8a:	f7fa fda1 	bl	80009d0 <__aeabi_dcmple>
 8005e8e:	b190      	cbz	r0, 8005eb6 <_strtod_l+0xb8e>
 8005e90:	4629      	mov	r1, r5
 8005e92:	4620      	mov	r0, r4
 8005e94:	f7fa fdf8 	bl	8000a88 <__aeabi_d2uiz>
 8005e98:	2800      	cmp	r0, #0
 8005e9a:	bf08      	it	eq
 8005e9c:	2001      	moveq	r0, #1
 8005e9e:	f7fa faa1 	bl	80003e4 <__aeabi_ui2d>
 8005ea2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005ea4:	4604      	mov	r4, r0
 8005ea6:	460d      	mov	r5, r1
 8005ea8:	b9d3      	cbnz	r3, 8005ee0 <_strtod_l+0xbb8>
 8005eaa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005eae:	9012      	str	r0, [sp, #72]	; 0x48
 8005eb0:	9313      	str	r3, [sp, #76]	; 0x4c
 8005eb2:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8005eb6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005eb8:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8005ebc:	1a9f      	subs	r7, r3, r2
 8005ebe:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005ec2:	f001 fd4b 	bl	800795c <__ulp>
 8005ec6:	4602      	mov	r2, r0
 8005ec8:	460b      	mov	r3, r1
 8005eca:	4630      	mov	r0, r6
 8005ecc:	4639      	mov	r1, r7
 8005ece:	f7fa fb03 	bl	80004d8 <__aeabi_dmul>
 8005ed2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005ed6:	f7fa f949 	bl	800016c <__adddf3>
 8005eda:	4681      	mov	r9, r0
 8005edc:	468a      	mov	sl, r1
 8005ede:	e777      	b.n	8005dd0 <_strtod_l+0xaa8>
 8005ee0:	4602      	mov	r2, r0
 8005ee2:	460b      	mov	r3, r1
 8005ee4:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8005ee8:	e7e3      	b.n	8005eb2 <_strtod_l+0xb8a>
 8005eea:	a30d      	add	r3, pc, #52	; (adr r3, 8005f20 <_strtod_l+0xbf8>)
 8005eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ef0:	f7fa fd64 	bl	80009bc <__aeabi_dcmplt>
 8005ef4:	e79f      	b.n	8005e36 <_strtod_l+0xb0e>
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	930d      	str	r3, [sp, #52]	; 0x34
 8005efa:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005efc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005efe:	6013      	str	r3, [r2, #0]
 8005f00:	f7ff ba55 	b.w	80053ae <_strtod_l+0x86>
 8005f04:	2b65      	cmp	r3, #101	; 0x65
 8005f06:	f04f 0200 	mov.w	r2, #0
 8005f0a:	f43f ab42 	beq.w	8005592 <_strtod_l+0x26a>
 8005f0e:	2101      	movs	r1, #1
 8005f10:	4614      	mov	r4, r2
 8005f12:	9105      	str	r1, [sp, #20]
 8005f14:	f7ff babf 	b.w	8005496 <_strtod_l+0x16e>
 8005f18:	ffc00000 	.word	0xffc00000
 8005f1c:	41dfffff 	.word	0x41dfffff
 8005f20:	94a03595 	.word	0x94a03595
 8005f24:	3fcfffff 	.word	0x3fcfffff

08005f28 <_strtod_r>:
 8005f28:	4b05      	ldr	r3, [pc, #20]	; (8005f40 <_strtod_r+0x18>)
 8005f2a:	b410      	push	{r4}
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	4c05      	ldr	r4, [pc, #20]	; (8005f44 <_strtod_r+0x1c>)
 8005f30:	6a1b      	ldr	r3, [r3, #32]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	bf08      	it	eq
 8005f36:	4623      	moveq	r3, r4
 8005f38:	bc10      	pop	{r4}
 8005f3a:	f7ff b9f5 	b.w	8005328 <_strtod_l>
 8005f3e:	bf00      	nop
 8005f40:	20000018 	.word	0x20000018
 8005f44:	2000007c 	.word	0x2000007c

08005f48 <_strtol_l.isra.0>:
 8005f48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f4c:	4680      	mov	r8, r0
 8005f4e:	4689      	mov	r9, r1
 8005f50:	4692      	mov	sl, r2
 8005f52:	461e      	mov	r6, r3
 8005f54:	460f      	mov	r7, r1
 8005f56:	463d      	mov	r5, r7
 8005f58:	9808      	ldr	r0, [sp, #32]
 8005f5a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005f5e:	f001 f9eb 	bl	8007338 <__locale_ctype_ptr_l>
 8005f62:	4420      	add	r0, r4
 8005f64:	7843      	ldrb	r3, [r0, #1]
 8005f66:	f013 0308 	ands.w	r3, r3, #8
 8005f6a:	d132      	bne.n	8005fd2 <_strtol_l.isra.0+0x8a>
 8005f6c:	2c2d      	cmp	r4, #45	; 0x2d
 8005f6e:	d132      	bne.n	8005fd6 <_strtol_l.isra.0+0x8e>
 8005f70:	2201      	movs	r2, #1
 8005f72:	787c      	ldrb	r4, [r7, #1]
 8005f74:	1cbd      	adds	r5, r7, #2
 8005f76:	2e00      	cmp	r6, #0
 8005f78:	d05d      	beq.n	8006036 <_strtol_l.isra.0+0xee>
 8005f7a:	2e10      	cmp	r6, #16
 8005f7c:	d109      	bne.n	8005f92 <_strtol_l.isra.0+0x4a>
 8005f7e:	2c30      	cmp	r4, #48	; 0x30
 8005f80:	d107      	bne.n	8005f92 <_strtol_l.isra.0+0x4a>
 8005f82:	782b      	ldrb	r3, [r5, #0]
 8005f84:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005f88:	2b58      	cmp	r3, #88	; 0x58
 8005f8a:	d14f      	bne.n	800602c <_strtol_l.isra.0+0xe4>
 8005f8c:	2610      	movs	r6, #16
 8005f8e:	786c      	ldrb	r4, [r5, #1]
 8005f90:	3502      	adds	r5, #2
 8005f92:	2a00      	cmp	r2, #0
 8005f94:	bf14      	ite	ne
 8005f96:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8005f9a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8005f9e:	2700      	movs	r7, #0
 8005fa0:	fbb1 fcf6 	udiv	ip, r1, r6
 8005fa4:	4638      	mov	r0, r7
 8005fa6:	fb06 1e1c 	mls	lr, r6, ip, r1
 8005faa:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8005fae:	2b09      	cmp	r3, #9
 8005fb0:	d817      	bhi.n	8005fe2 <_strtol_l.isra.0+0x9a>
 8005fb2:	461c      	mov	r4, r3
 8005fb4:	42a6      	cmp	r6, r4
 8005fb6:	dd23      	ble.n	8006000 <_strtol_l.isra.0+0xb8>
 8005fb8:	1c7b      	adds	r3, r7, #1
 8005fba:	d007      	beq.n	8005fcc <_strtol_l.isra.0+0x84>
 8005fbc:	4584      	cmp	ip, r0
 8005fbe:	d31c      	bcc.n	8005ffa <_strtol_l.isra.0+0xb2>
 8005fc0:	d101      	bne.n	8005fc6 <_strtol_l.isra.0+0x7e>
 8005fc2:	45a6      	cmp	lr, r4
 8005fc4:	db19      	blt.n	8005ffa <_strtol_l.isra.0+0xb2>
 8005fc6:	2701      	movs	r7, #1
 8005fc8:	fb00 4006 	mla	r0, r0, r6, r4
 8005fcc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005fd0:	e7eb      	b.n	8005faa <_strtol_l.isra.0+0x62>
 8005fd2:	462f      	mov	r7, r5
 8005fd4:	e7bf      	b.n	8005f56 <_strtol_l.isra.0+0xe>
 8005fd6:	2c2b      	cmp	r4, #43	; 0x2b
 8005fd8:	bf04      	itt	eq
 8005fda:	1cbd      	addeq	r5, r7, #2
 8005fdc:	787c      	ldrbeq	r4, [r7, #1]
 8005fde:	461a      	mov	r2, r3
 8005fe0:	e7c9      	b.n	8005f76 <_strtol_l.isra.0+0x2e>
 8005fe2:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8005fe6:	2b19      	cmp	r3, #25
 8005fe8:	d801      	bhi.n	8005fee <_strtol_l.isra.0+0xa6>
 8005fea:	3c37      	subs	r4, #55	; 0x37
 8005fec:	e7e2      	b.n	8005fb4 <_strtol_l.isra.0+0x6c>
 8005fee:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8005ff2:	2b19      	cmp	r3, #25
 8005ff4:	d804      	bhi.n	8006000 <_strtol_l.isra.0+0xb8>
 8005ff6:	3c57      	subs	r4, #87	; 0x57
 8005ff8:	e7dc      	b.n	8005fb4 <_strtol_l.isra.0+0x6c>
 8005ffa:	f04f 37ff 	mov.w	r7, #4294967295
 8005ffe:	e7e5      	b.n	8005fcc <_strtol_l.isra.0+0x84>
 8006000:	1c7b      	adds	r3, r7, #1
 8006002:	d108      	bne.n	8006016 <_strtol_l.isra.0+0xce>
 8006004:	2322      	movs	r3, #34	; 0x22
 8006006:	4608      	mov	r0, r1
 8006008:	f8c8 3000 	str.w	r3, [r8]
 800600c:	f1ba 0f00 	cmp.w	sl, #0
 8006010:	d107      	bne.n	8006022 <_strtol_l.isra.0+0xda>
 8006012:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006016:	b102      	cbz	r2, 800601a <_strtol_l.isra.0+0xd2>
 8006018:	4240      	negs	r0, r0
 800601a:	f1ba 0f00 	cmp.w	sl, #0
 800601e:	d0f8      	beq.n	8006012 <_strtol_l.isra.0+0xca>
 8006020:	b10f      	cbz	r7, 8006026 <_strtol_l.isra.0+0xde>
 8006022:	f105 39ff 	add.w	r9, r5, #4294967295
 8006026:	f8ca 9000 	str.w	r9, [sl]
 800602a:	e7f2      	b.n	8006012 <_strtol_l.isra.0+0xca>
 800602c:	2430      	movs	r4, #48	; 0x30
 800602e:	2e00      	cmp	r6, #0
 8006030:	d1af      	bne.n	8005f92 <_strtol_l.isra.0+0x4a>
 8006032:	2608      	movs	r6, #8
 8006034:	e7ad      	b.n	8005f92 <_strtol_l.isra.0+0x4a>
 8006036:	2c30      	cmp	r4, #48	; 0x30
 8006038:	d0a3      	beq.n	8005f82 <_strtol_l.isra.0+0x3a>
 800603a:	260a      	movs	r6, #10
 800603c:	e7a9      	b.n	8005f92 <_strtol_l.isra.0+0x4a>
	...

08006040 <_strtol_r>:
 8006040:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006042:	4c06      	ldr	r4, [pc, #24]	; (800605c <_strtol_r+0x1c>)
 8006044:	4d06      	ldr	r5, [pc, #24]	; (8006060 <_strtol_r+0x20>)
 8006046:	6824      	ldr	r4, [r4, #0]
 8006048:	6a24      	ldr	r4, [r4, #32]
 800604a:	2c00      	cmp	r4, #0
 800604c:	bf08      	it	eq
 800604e:	462c      	moveq	r4, r5
 8006050:	9400      	str	r4, [sp, #0]
 8006052:	f7ff ff79 	bl	8005f48 <_strtol_l.isra.0>
 8006056:	b003      	add	sp, #12
 8006058:	bd30      	pop	{r4, r5, pc}
 800605a:	bf00      	nop
 800605c:	20000018 	.word	0x20000018
 8006060:	2000007c 	.word	0x2000007c

08006064 <quorem>:
 8006064:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006068:	6903      	ldr	r3, [r0, #16]
 800606a:	690c      	ldr	r4, [r1, #16]
 800606c:	4680      	mov	r8, r0
 800606e:	42a3      	cmp	r3, r4
 8006070:	f2c0 8084 	blt.w	800617c <quorem+0x118>
 8006074:	3c01      	subs	r4, #1
 8006076:	f101 0714 	add.w	r7, r1, #20
 800607a:	f100 0614 	add.w	r6, r0, #20
 800607e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8006082:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8006086:	3501      	adds	r5, #1
 8006088:	fbb0 f5f5 	udiv	r5, r0, r5
 800608c:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8006090:	eb06 030c 	add.w	r3, r6, ip
 8006094:	eb07 090c 	add.w	r9, r7, ip
 8006098:	9301      	str	r3, [sp, #4]
 800609a:	b39d      	cbz	r5, 8006104 <quorem+0xa0>
 800609c:	f04f 0a00 	mov.w	sl, #0
 80060a0:	4638      	mov	r0, r7
 80060a2:	46b6      	mov	lr, r6
 80060a4:	46d3      	mov	fp, sl
 80060a6:	f850 2b04 	ldr.w	r2, [r0], #4
 80060aa:	b293      	uxth	r3, r2
 80060ac:	fb05 a303 	mla	r3, r5, r3, sl
 80060b0:	0c12      	lsrs	r2, r2, #16
 80060b2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80060b6:	fb05 a202 	mla	r2, r5, r2, sl
 80060ba:	b29b      	uxth	r3, r3
 80060bc:	ebab 0303 	sub.w	r3, fp, r3
 80060c0:	f8de b000 	ldr.w	fp, [lr]
 80060c4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80060c8:	fa1f fb8b 	uxth.w	fp, fp
 80060cc:	445b      	add	r3, fp
 80060ce:	fa1f fb82 	uxth.w	fp, r2
 80060d2:	f8de 2000 	ldr.w	r2, [lr]
 80060d6:	4581      	cmp	r9, r0
 80060d8:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80060dc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80060e0:	b29b      	uxth	r3, r3
 80060e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80060e6:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80060ea:	f84e 3b04 	str.w	r3, [lr], #4
 80060ee:	d2da      	bcs.n	80060a6 <quorem+0x42>
 80060f0:	f856 300c 	ldr.w	r3, [r6, ip]
 80060f4:	b933      	cbnz	r3, 8006104 <quorem+0xa0>
 80060f6:	9b01      	ldr	r3, [sp, #4]
 80060f8:	3b04      	subs	r3, #4
 80060fa:	429e      	cmp	r6, r3
 80060fc:	461a      	mov	r2, r3
 80060fe:	d331      	bcc.n	8006164 <quorem+0x100>
 8006100:	f8c8 4010 	str.w	r4, [r8, #16]
 8006104:	4640      	mov	r0, r8
 8006106:	f001 fbb1 	bl	800786c <__mcmp>
 800610a:	2800      	cmp	r0, #0
 800610c:	db26      	blt.n	800615c <quorem+0xf8>
 800610e:	4630      	mov	r0, r6
 8006110:	f04f 0c00 	mov.w	ip, #0
 8006114:	3501      	adds	r5, #1
 8006116:	f857 1b04 	ldr.w	r1, [r7], #4
 800611a:	f8d0 e000 	ldr.w	lr, [r0]
 800611e:	b28b      	uxth	r3, r1
 8006120:	ebac 0303 	sub.w	r3, ip, r3
 8006124:	fa1f f28e 	uxth.w	r2, lr
 8006128:	4413      	add	r3, r2
 800612a:	0c0a      	lsrs	r2, r1, #16
 800612c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006130:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006134:	b29b      	uxth	r3, r3
 8006136:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800613a:	45b9      	cmp	r9, r7
 800613c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006140:	f840 3b04 	str.w	r3, [r0], #4
 8006144:	d2e7      	bcs.n	8006116 <quorem+0xb2>
 8006146:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800614a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800614e:	b92a      	cbnz	r2, 800615c <quorem+0xf8>
 8006150:	3b04      	subs	r3, #4
 8006152:	429e      	cmp	r6, r3
 8006154:	461a      	mov	r2, r3
 8006156:	d30b      	bcc.n	8006170 <quorem+0x10c>
 8006158:	f8c8 4010 	str.w	r4, [r8, #16]
 800615c:	4628      	mov	r0, r5
 800615e:	b003      	add	sp, #12
 8006160:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006164:	6812      	ldr	r2, [r2, #0]
 8006166:	3b04      	subs	r3, #4
 8006168:	2a00      	cmp	r2, #0
 800616a:	d1c9      	bne.n	8006100 <quorem+0x9c>
 800616c:	3c01      	subs	r4, #1
 800616e:	e7c4      	b.n	80060fa <quorem+0x96>
 8006170:	6812      	ldr	r2, [r2, #0]
 8006172:	3b04      	subs	r3, #4
 8006174:	2a00      	cmp	r2, #0
 8006176:	d1ef      	bne.n	8006158 <quorem+0xf4>
 8006178:	3c01      	subs	r4, #1
 800617a:	e7ea      	b.n	8006152 <quorem+0xee>
 800617c:	2000      	movs	r0, #0
 800617e:	e7ee      	b.n	800615e <quorem+0xfa>

08006180 <_dtoa_r>:
 8006180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006184:	4616      	mov	r6, r2
 8006186:	461f      	mov	r7, r3
 8006188:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800618a:	b095      	sub	sp, #84	; 0x54
 800618c:	4604      	mov	r4, r0
 800618e:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 8006192:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8006196:	b93d      	cbnz	r5, 80061a8 <_dtoa_r+0x28>
 8006198:	2010      	movs	r0, #16
 800619a:	f001 f8e1 	bl	8007360 <malloc>
 800619e:	6260      	str	r0, [r4, #36]	; 0x24
 80061a0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80061a4:	6005      	str	r5, [r0, #0]
 80061a6:	60c5      	str	r5, [r0, #12]
 80061a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80061aa:	6819      	ldr	r1, [r3, #0]
 80061ac:	b151      	cbz	r1, 80061c4 <_dtoa_r+0x44>
 80061ae:	685a      	ldr	r2, [r3, #4]
 80061b0:	2301      	movs	r3, #1
 80061b2:	4093      	lsls	r3, r2
 80061b4:	604a      	str	r2, [r1, #4]
 80061b6:	608b      	str	r3, [r1, #8]
 80061b8:	4620      	mov	r0, r4
 80061ba:	f001 f938 	bl	800742e <_Bfree>
 80061be:	2200      	movs	r2, #0
 80061c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80061c2:	601a      	str	r2, [r3, #0]
 80061c4:	1e3b      	subs	r3, r7, #0
 80061c6:	bfaf      	iteee	ge
 80061c8:	2300      	movge	r3, #0
 80061ca:	2201      	movlt	r2, #1
 80061cc:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80061d0:	9303      	strlt	r3, [sp, #12]
 80061d2:	bfac      	ite	ge
 80061d4:	f8c8 3000 	strge.w	r3, [r8]
 80061d8:	f8c8 2000 	strlt.w	r2, [r8]
 80061dc:	4bae      	ldr	r3, [pc, #696]	; (8006498 <_dtoa_r+0x318>)
 80061de:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80061e2:	ea33 0308 	bics.w	r3, r3, r8
 80061e6:	d11b      	bne.n	8006220 <_dtoa_r+0xa0>
 80061e8:	f242 730f 	movw	r3, #9999	; 0x270f
 80061ec:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80061ee:	6013      	str	r3, [r2, #0]
 80061f0:	9b02      	ldr	r3, [sp, #8]
 80061f2:	b923      	cbnz	r3, 80061fe <_dtoa_r+0x7e>
 80061f4:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80061f8:	2800      	cmp	r0, #0
 80061fa:	f000 8545 	beq.w	8006c88 <_dtoa_r+0xb08>
 80061fe:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006200:	b953      	cbnz	r3, 8006218 <_dtoa_r+0x98>
 8006202:	4ba6      	ldr	r3, [pc, #664]	; (800649c <_dtoa_r+0x31c>)
 8006204:	e021      	b.n	800624a <_dtoa_r+0xca>
 8006206:	4ba6      	ldr	r3, [pc, #664]	; (80064a0 <_dtoa_r+0x320>)
 8006208:	9306      	str	r3, [sp, #24]
 800620a:	3308      	adds	r3, #8
 800620c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800620e:	6013      	str	r3, [r2, #0]
 8006210:	9806      	ldr	r0, [sp, #24]
 8006212:	b015      	add	sp, #84	; 0x54
 8006214:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006218:	4ba0      	ldr	r3, [pc, #640]	; (800649c <_dtoa_r+0x31c>)
 800621a:	9306      	str	r3, [sp, #24]
 800621c:	3303      	adds	r3, #3
 800621e:	e7f5      	b.n	800620c <_dtoa_r+0x8c>
 8006220:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006224:	2200      	movs	r2, #0
 8006226:	2300      	movs	r3, #0
 8006228:	4630      	mov	r0, r6
 800622a:	4639      	mov	r1, r7
 800622c:	f7fa fbbc 	bl	80009a8 <__aeabi_dcmpeq>
 8006230:	4682      	mov	sl, r0
 8006232:	b160      	cbz	r0, 800624e <_dtoa_r+0xce>
 8006234:	2301      	movs	r3, #1
 8006236:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006238:	6013      	str	r3, [r2, #0]
 800623a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800623c:	2b00      	cmp	r3, #0
 800623e:	f000 8520 	beq.w	8006c82 <_dtoa_r+0xb02>
 8006242:	4b98      	ldr	r3, [pc, #608]	; (80064a4 <_dtoa_r+0x324>)
 8006244:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006246:	6013      	str	r3, [r2, #0]
 8006248:	3b01      	subs	r3, #1
 800624a:	9306      	str	r3, [sp, #24]
 800624c:	e7e0      	b.n	8006210 <_dtoa_r+0x90>
 800624e:	ab12      	add	r3, sp, #72	; 0x48
 8006250:	9301      	str	r3, [sp, #4]
 8006252:	ab13      	add	r3, sp, #76	; 0x4c
 8006254:	9300      	str	r3, [sp, #0]
 8006256:	4632      	mov	r2, r6
 8006258:	463b      	mov	r3, r7
 800625a:	4620      	mov	r0, r4
 800625c:	f001 fbf4 	bl	8007a48 <__d2b>
 8006260:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006264:	4683      	mov	fp, r0
 8006266:	2d00      	cmp	r5, #0
 8006268:	d07d      	beq.n	8006366 <_dtoa_r+0x1e6>
 800626a:	46b0      	mov	r8, r6
 800626c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006270:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 8006274:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8006278:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800627c:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8006280:	2200      	movs	r2, #0
 8006282:	4b89      	ldr	r3, [pc, #548]	; (80064a8 <_dtoa_r+0x328>)
 8006284:	4640      	mov	r0, r8
 8006286:	4649      	mov	r1, r9
 8006288:	f7f9 ff6e 	bl	8000168 <__aeabi_dsub>
 800628c:	a37c      	add	r3, pc, #496	; (adr r3, 8006480 <_dtoa_r+0x300>)
 800628e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006292:	f7fa f921 	bl	80004d8 <__aeabi_dmul>
 8006296:	a37c      	add	r3, pc, #496	; (adr r3, 8006488 <_dtoa_r+0x308>)
 8006298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800629c:	f7f9 ff66 	bl	800016c <__adddf3>
 80062a0:	4606      	mov	r6, r0
 80062a2:	4628      	mov	r0, r5
 80062a4:	460f      	mov	r7, r1
 80062a6:	f7fa f8ad 	bl	8000404 <__aeabi_i2d>
 80062aa:	a379      	add	r3, pc, #484	; (adr r3, 8006490 <_dtoa_r+0x310>)
 80062ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062b0:	f7fa f912 	bl	80004d8 <__aeabi_dmul>
 80062b4:	4602      	mov	r2, r0
 80062b6:	460b      	mov	r3, r1
 80062b8:	4630      	mov	r0, r6
 80062ba:	4639      	mov	r1, r7
 80062bc:	f7f9 ff56 	bl	800016c <__adddf3>
 80062c0:	4606      	mov	r6, r0
 80062c2:	460f      	mov	r7, r1
 80062c4:	f7fa fbb8 	bl	8000a38 <__aeabi_d2iz>
 80062c8:	2200      	movs	r2, #0
 80062ca:	4682      	mov	sl, r0
 80062cc:	2300      	movs	r3, #0
 80062ce:	4630      	mov	r0, r6
 80062d0:	4639      	mov	r1, r7
 80062d2:	f7fa fb73 	bl	80009bc <__aeabi_dcmplt>
 80062d6:	b148      	cbz	r0, 80062ec <_dtoa_r+0x16c>
 80062d8:	4650      	mov	r0, sl
 80062da:	f7fa f893 	bl	8000404 <__aeabi_i2d>
 80062de:	4632      	mov	r2, r6
 80062e0:	463b      	mov	r3, r7
 80062e2:	f7fa fb61 	bl	80009a8 <__aeabi_dcmpeq>
 80062e6:	b908      	cbnz	r0, 80062ec <_dtoa_r+0x16c>
 80062e8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80062ec:	f1ba 0f16 	cmp.w	sl, #22
 80062f0:	d85a      	bhi.n	80063a8 <_dtoa_r+0x228>
 80062f2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80062f6:	496d      	ldr	r1, [pc, #436]	; (80064ac <_dtoa_r+0x32c>)
 80062f8:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80062fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006300:	f7fa fb7a 	bl	80009f8 <__aeabi_dcmpgt>
 8006304:	2800      	cmp	r0, #0
 8006306:	d051      	beq.n	80063ac <_dtoa_r+0x22c>
 8006308:	2300      	movs	r3, #0
 800630a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800630e:	930d      	str	r3, [sp, #52]	; 0x34
 8006310:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006312:	1b5d      	subs	r5, r3, r5
 8006314:	1e6b      	subs	r3, r5, #1
 8006316:	9307      	str	r3, [sp, #28]
 8006318:	bf43      	ittte	mi
 800631a:	2300      	movmi	r3, #0
 800631c:	f1c5 0901 	rsbmi	r9, r5, #1
 8006320:	9307      	strmi	r3, [sp, #28]
 8006322:	f04f 0900 	movpl.w	r9, #0
 8006326:	f1ba 0f00 	cmp.w	sl, #0
 800632a:	db41      	blt.n	80063b0 <_dtoa_r+0x230>
 800632c:	9b07      	ldr	r3, [sp, #28]
 800632e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8006332:	4453      	add	r3, sl
 8006334:	9307      	str	r3, [sp, #28]
 8006336:	2300      	movs	r3, #0
 8006338:	9308      	str	r3, [sp, #32]
 800633a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800633c:	2b09      	cmp	r3, #9
 800633e:	f200 808f 	bhi.w	8006460 <_dtoa_r+0x2e0>
 8006342:	2b05      	cmp	r3, #5
 8006344:	bfc4      	itt	gt
 8006346:	3b04      	subgt	r3, #4
 8006348:	931e      	strgt	r3, [sp, #120]	; 0x78
 800634a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800634c:	bfc8      	it	gt
 800634e:	2500      	movgt	r5, #0
 8006350:	f1a3 0302 	sub.w	r3, r3, #2
 8006354:	bfd8      	it	le
 8006356:	2501      	movle	r5, #1
 8006358:	2b03      	cmp	r3, #3
 800635a:	f200 808d 	bhi.w	8006478 <_dtoa_r+0x2f8>
 800635e:	e8df f003 	tbb	[pc, r3]
 8006362:	7d7b      	.short	0x7d7b
 8006364:	6f2f      	.short	0x6f2f
 8006366:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800636a:	441d      	add	r5, r3
 800636c:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8006370:	2820      	cmp	r0, #32
 8006372:	dd13      	ble.n	800639c <_dtoa_r+0x21c>
 8006374:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8006378:	9b02      	ldr	r3, [sp, #8]
 800637a:	fa08 f800 	lsl.w	r8, r8, r0
 800637e:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8006382:	fa23 f000 	lsr.w	r0, r3, r0
 8006386:	ea48 0000 	orr.w	r0, r8, r0
 800638a:	f7fa f82b 	bl	80003e4 <__aeabi_ui2d>
 800638e:	2301      	movs	r3, #1
 8006390:	4680      	mov	r8, r0
 8006392:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 8006396:	3d01      	subs	r5, #1
 8006398:	9310      	str	r3, [sp, #64]	; 0x40
 800639a:	e771      	b.n	8006280 <_dtoa_r+0x100>
 800639c:	9b02      	ldr	r3, [sp, #8]
 800639e:	f1c0 0020 	rsb	r0, r0, #32
 80063a2:	fa03 f000 	lsl.w	r0, r3, r0
 80063a6:	e7f0      	b.n	800638a <_dtoa_r+0x20a>
 80063a8:	2301      	movs	r3, #1
 80063aa:	e7b0      	b.n	800630e <_dtoa_r+0x18e>
 80063ac:	900d      	str	r0, [sp, #52]	; 0x34
 80063ae:	e7af      	b.n	8006310 <_dtoa_r+0x190>
 80063b0:	f1ca 0300 	rsb	r3, sl, #0
 80063b4:	9308      	str	r3, [sp, #32]
 80063b6:	2300      	movs	r3, #0
 80063b8:	eba9 090a 	sub.w	r9, r9, sl
 80063bc:	930c      	str	r3, [sp, #48]	; 0x30
 80063be:	e7bc      	b.n	800633a <_dtoa_r+0x1ba>
 80063c0:	2301      	movs	r3, #1
 80063c2:	9309      	str	r3, [sp, #36]	; 0x24
 80063c4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	dd74      	ble.n	80064b4 <_dtoa_r+0x334>
 80063ca:	4698      	mov	r8, r3
 80063cc:	9304      	str	r3, [sp, #16]
 80063ce:	2200      	movs	r2, #0
 80063d0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80063d2:	6072      	str	r2, [r6, #4]
 80063d4:	2204      	movs	r2, #4
 80063d6:	f102 0014 	add.w	r0, r2, #20
 80063da:	4298      	cmp	r0, r3
 80063dc:	6871      	ldr	r1, [r6, #4]
 80063de:	d96e      	bls.n	80064be <_dtoa_r+0x33e>
 80063e0:	4620      	mov	r0, r4
 80063e2:	f000 fff0 	bl	80073c6 <_Balloc>
 80063e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80063e8:	6030      	str	r0, [r6, #0]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f1b8 0f0e 	cmp.w	r8, #14
 80063f0:	9306      	str	r3, [sp, #24]
 80063f2:	f200 80ed 	bhi.w	80065d0 <_dtoa_r+0x450>
 80063f6:	2d00      	cmp	r5, #0
 80063f8:	f000 80ea 	beq.w	80065d0 <_dtoa_r+0x450>
 80063fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006400:	f1ba 0f00 	cmp.w	sl, #0
 8006404:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8006408:	dd77      	ble.n	80064fa <_dtoa_r+0x37a>
 800640a:	4a28      	ldr	r2, [pc, #160]	; (80064ac <_dtoa_r+0x32c>)
 800640c:	f00a 030f 	and.w	r3, sl, #15
 8006410:	ea4f 162a 	mov.w	r6, sl, asr #4
 8006414:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006418:	06f0      	lsls	r0, r6, #27
 800641a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800641e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8006422:	d568      	bpl.n	80064f6 <_dtoa_r+0x376>
 8006424:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006428:	4b21      	ldr	r3, [pc, #132]	; (80064b0 <_dtoa_r+0x330>)
 800642a:	2503      	movs	r5, #3
 800642c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006430:	f7fa f97c 	bl	800072c <__aeabi_ddiv>
 8006434:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006438:	f006 060f 	and.w	r6, r6, #15
 800643c:	4f1c      	ldr	r7, [pc, #112]	; (80064b0 <_dtoa_r+0x330>)
 800643e:	e04f      	b.n	80064e0 <_dtoa_r+0x360>
 8006440:	2301      	movs	r3, #1
 8006442:	9309      	str	r3, [sp, #36]	; 0x24
 8006444:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006446:	4453      	add	r3, sl
 8006448:	f103 0801 	add.w	r8, r3, #1
 800644c:	9304      	str	r3, [sp, #16]
 800644e:	4643      	mov	r3, r8
 8006450:	2b01      	cmp	r3, #1
 8006452:	bfb8      	it	lt
 8006454:	2301      	movlt	r3, #1
 8006456:	e7ba      	b.n	80063ce <_dtoa_r+0x24e>
 8006458:	2300      	movs	r3, #0
 800645a:	e7b2      	b.n	80063c2 <_dtoa_r+0x242>
 800645c:	2300      	movs	r3, #0
 800645e:	e7f0      	b.n	8006442 <_dtoa_r+0x2c2>
 8006460:	2501      	movs	r5, #1
 8006462:	2300      	movs	r3, #0
 8006464:	9509      	str	r5, [sp, #36]	; 0x24
 8006466:	931e      	str	r3, [sp, #120]	; 0x78
 8006468:	f04f 33ff 	mov.w	r3, #4294967295
 800646c:	2200      	movs	r2, #0
 800646e:	9304      	str	r3, [sp, #16]
 8006470:	4698      	mov	r8, r3
 8006472:	2312      	movs	r3, #18
 8006474:	921f      	str	r2, [sp, #124]	; 0x7c
 8006476:	e7aa      	b.n	80063ce <_dtoa_r+0x24e>
 8006478:	2301      	movs	r3, #1
 800647a:	9309      	str	r3, [sp, #36]	; 0x24
 800647c:	e7f4      	b.n	8006468 <_dtoa_r+0x2e8>
 800647e:	bf00      	nop
 8006480:	636f4361 	.word	0x636f4361
 8006484:	3fd287a7 	.word	0x3fd287a7
 8006488:	8b60c8b3 	.word	0x8b60c8b3
 800648c:	3fc68a28 	.word	0x3fc68a28
 8006490:	509f79fb 	.word	0x509f79fb
 8006494:	3fd34413 	.word	0x3fd34413
 8006498:	7ff00000 	.word	0x7ff00000
 800649c:	08008f29 	.word	0x08008f29
 80064a0:	08008f20 	.word	0x08008f20
 80064a4:	08008ea1 	.word	0x08008ea1
 80064a8:	3ff80000 	.word	0x3ff80000
 80064ac:	08008f60 	.word	0x08008f60
 80064b0:	08008f38 	.word	0x08008f38
 80064b4:	2301      	movs	r3, #1
 80064b6:	9304      	str	r3, [sp, #16]
 80064b8:	4698      	mov	r8, r3
 80064ba:	461a      	mov	r2, r3
 80064bc:	e7da      	b.n	8006474 <_dtoa_r+0x2f4>
 80064be:	3101      	adds	r1, #1
 80064c0:	6071      	str	r1, [r6, #4]
 80064c2:	0052      	lsls	r2, r2, #1
 80064c4:	e787      	b.n	80063d6 <_dtoa_r+0x256>
 80064c6:	07f1      	lsls	r1, r6, #31
 80064c8:	d508      	bpl.n	80064dc <_dtoa_r+0x35c>
 80064ca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80064ce:	e9d7 2300 	ldrd	r2, r3, [r7]
 80064d2:	f7fa f801 	bl	80004d8 <__aeabi_dmul>
 80064d6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80064da:	3501      	adds	r5, #1
 80064dc:	1076      	asrs	r6, r6, #1
 80064de:	3708      	adds	r7, #8
 80064e0:	2e00      	cmp	r6, #0
 80064e2:	d1f0      	bne.n	80064c6 <_dtoa_r+0x346>
 80064e4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80064e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80064ec:	f7fa f91e 	bl	800072c <__aeabi_ddiv>
 80064f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80064f4:	e01b      	b.n	800652e <_dtoa_r+0x3ae>
 80064f6:	2502      	movs	r5, #2
 80064f8:	e7a0      	b.n	800643c <_dtoa_r+0x2bc>
 80064fa:	f000 80a4 	beq.w	8006646 <_dtoa_r+0x4c6>
 80064fe:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006502:	f1ca 0600 	rsb	r6, sl, #0
 8006506:	4ba0      	ldr	r3, [pc, #640]	; (8006788 <_dtoa_r+0x608>)
 8006508:	f006 020f 	and.w	r2, r6, #15
 800650c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006514:	f7f9 ffe0 	bl	80004d8 <__aeabi_dmul>
 8006518:	2502      	movs	r5, #2
 800651a:	2300      	movs	r3, #0
 800651c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006520:	4f9a      	ldr	r7, [pc, #616]	; (800678c <_dtoa_r+0x60c>)
 8006522:	1136      	asrs	r6, r6, #4
 8006524:	2e00      	cmp	r6, #0
 8006526:	f040 8083 	bne.w	8006630 <_dtoa_r+0x4b0>
 800652a:	2b00      	cmp	r3, #0
 800652c:	d1e0      	bne.n	80064f0 <_dtoa_r+0x370>
 800652e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006530:	2b00      	cmp	r3, #0
 8006532:	f000 808a 	beq.w	800664a <_dtoa_r+0x4ca>
 8006536:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800653a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800653e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006542:	2200      	movs	r2, #0
 8006544:	4b92      	ldr	r3, [pc, #584]	; (8006790 <_dtoa_r+0x610>)
 8006546:	f7fa fa39 	bl	80009bc <__aeabi_dcmplt>
 800654a:	2800      	cmp	r0, #0
 800654c:	d07d      	beq.n	800664a <_dtoa_r+0x4ca>
 800654e:	f1b8 0f00 	cmp.w	r8, #0
 8006552:	d07a      	beq.n	800664a <_dtoa_r+0x4ca>
 8006554:	9b04      	ldr	r3, [sp, #16]
 8006556:	2b00      	cmp	r3, #0
 8006558:	dd36      	ble.n	80065c8 <_dtoa_r+0x448>
 800655a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800655e:	2200      	movs	r2, #0
 8006560:	4b8c      	ldr	r3, [pc, #560]	; (8006794 <_dtoa_r+0x614>)
 8006562:	f7f9 ffb9 	bl	80004d8 <__aeabi_dmul>
 8006566:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800656a:	9e04      	ldr	r6, [sp, #16]
 800656c:	f10a 37ff 	add.w	r7, sl, #4294967295
 8006570:	3501      	adds	r5, #1
 8006572:	4628      	mov	r0, r5
 8006574:	f7f9 ff46 	bl	8000404 <__aeabi_i2d>
 8006578:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800657c:	f7f9 ffac 	bl	80004d8 <__aeabi_dmul>
 8006580:	2200      	movs	r2, #0
 8006582:	4b85      	ldr	r3, [pc, #532]	; (8006798 <_dtoa_r+0x618>)
 8006584:	f7f9 fdf2 	bl	800016c <__adddf3>
 8006588:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 800658c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006590:	950b      	str	r5, [sp, #44]	; 0x2c
 8006592:	2e00      	cmp	r6, #0
 8006594:	d15c      	bne.n	8006650 <_dtoa_r+0x4d0>
 8006596:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800659a:	2200      	movs	r2, #0
 800659c:	4b7f      	ldr	r3, [pc, #508]	; (800679c <_dtoa_r+0x61c>)
 800659e:	f7f9 fde3 	bl	8000168 <__aeabi_dsub>
 80065a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80065a4:	462b      	mov	r3, r5
 80065a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80065aa:	f7fa fa25 	bl	80009f8 <__aeabi_dcmpgt>
 80065ae:	2800      	cmp	r0, #0
 80065b0:	f040 8281 	bne.w	8006ab6 <_dtoa_r+0x936>
 80065b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80065ba:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80065be:	f7fa f9fd 	bl	80009bc <__aeabi_dcmplt>
 80065c2:	2800      	cmp	r0, #0
 80065c4:	f040 8275 	bne.w	8006ab2 <_dtoa_r+0x932>
 80065c8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80065cc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80065d0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	f2c0 814b 	blt.w	800686e <_dtoa_r+0x6ee>
 80065d8:	f1ba 0f0e 	cmp.w	sl, #14
 80065dc:	f300 8147 	bgt.w	800686e <_dtoa_r+0x6ee>
 80065e0:	4b69      	ldr	r3, [pc, #420]	; (8006788 <_dtoa_r+0x608>)
 80065e2:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80065e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065ea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80065ee:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	f280 80d7 	bge.w	80067a4 <_dtoa_r+0x624>
 80065f6:	f1b8 0f00 	cmp.w	r8, #0
 80065fa:	f300 80d3 	bgt.w	80067a4 <_dtoa_r+0x624>
 80065fe:	f040 8257 	bne.w	8006ab0 <_dtoa_r+0x930>
 8006602:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006606:	2200      	movs	r2, #0
 8006608:	4b64      	ldr	r3, [pc, #400]	; (800679c <_dtoa_r+0x61c>)
 800660a:	f7f9 ff65 	bl	80004d8 <__aeabi_dmul>
 800660e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006612:	f7fa f9e7 	bl	80009e4 <__aeabi_dcmpge>
 8006616:	4646      	mov	r6, r8
 8006618:	4647      	mov	r7, r8
 800661a:	2800      	cmp	r0, #0
 800661c:	f040 822d 	bne.w	8006a7a <_dtoa_r+0x8fa>
 8006620:	9b06      	ldr	r3, [sp, #24]
 8006622:	9a06      	ldr	r2, [sp, #24]
 8006624:	1c5d      	adds	r5, r3, #1
 8006626:	2331      	movs	r3, #49	; 0x31
 8006628:	f10a 0a01 	add.w	sl, sl, #1
 800662c:	7013      	strb	r3, [r2, #0]
 800662e:	e228      	b.n	8006a82 <_dtoa_r+0x902>
 8006630:	07f2      	lsls	r2, r6, #31
 8006632:	d505      	bpl.n	8006640 <_dtoa_r+0x4c0>
 8006634:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006638:	f7f9 ff4e 	bl	80004d8 <__aeabi_dmul>
 800663c:	2301      	movs	r3, #1
 800663e:	3501      	adds	r5, #1
 8006640:	1076      	asrs	r6, r6, #1
 8006642:	3708      	adds	r7, #8
 8006644:	e76e      	b.n	8006524 <_dtoa_r+0x3a4>
 8006646:	2502      	movs	r5, #2
 8006648:	e771      	b.n	800652e <_dtoa_r+0x3ae>
 800664a:	4657      	mov	r7, sl
 800664c:	4646      	mov	r6, r8
 800664e:	e790      	b.n	8006572 <_dtoa_r+0x3f2>
 8006650:	4b4d      	ldr	r3, [pc, #308]	; (8006788 <_dtoa_r+0x608>)
 8006652:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006656:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800665a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800665c:	2b00      	cmp	r3, #0
 800665e:	d048      	beq.n	80066f2 <_dtoa_r+0x572>
 8006660:	4602      	mov	r2, r0
 8006662:	460b      	mov	r3, r1
 8006664:	2000      	movs	r0, #0
 8006666:	494e      	ldr	r1, [pc, #312]	; (80067a0 <_dtoa_r+0x620>)
 8006668:	f7fa f860 	bl	800072c <__aeabi_ddiv>
 800666c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006670:	f7f9 fd7a 	bl	8000168 <__aeabi_dsub>
 8006674:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006678:	9d06      	ldr	r5, [sp, #24]
 800667a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800667e:	f7fa f9db 	bl	8000a38 <__aeabi_d2iz>
 8006682:	9011      	str	r0, [sp, #68]	; 0x44
 8006684:	f7f9 febe 	bl	8000404 <__aeabi_i2d>
 8006688:	4602      	mov	r2, r0
 800668a:	460b      	mov	r3, r1
 800668c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006690:	f7f9 fd6a 	bl	8000168 <__aeabi_dsub>
 8006694:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006696:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800669a:	3330      	adds	r3, #48	; 0x30
 800669c:	f805 3b01 	strb.w	r3, [r5], #1
 80066a0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80066a4:	f7fa f98a 	bl	80009bc <__aeabi_dcmplt>
 80066a8:	2800      	cmp	r0, #0
 80066aa:	d163      	bne.n	8006774 <_dtoa_r+0x5f4>
 80066ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80066b0:	2000      	movs	r0, #0
 80066b2:	4937      	ldr	r1, [pc, #220]	; (8006790 <_dtoa_r+0x610>)
 80066b4:	f7f9 fd58 	bl	8000168 <__aeabi_dsub>
 80066b8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80066bc:	f7fa f97e 	bl	80009bc <__aeabi_dcmplt>
 80066c0:	2800      	cmp	r0, #0
 80066c2:	f040 80b5 	bne.w	8006830 <_dtoa_r+0x6b0>
 80066c6:	9b06      	ldr	r3, [sp, #24]
 80066c8:	1aeb      	subs	r3, r5, r3
 80066ca:	429e      	cmp	r6, r3
 80066cc:	f77f af7c 	ble.w	80065c8 <_dtoa_r+0x448>
 80066d0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80066d4:	2200      	movs	r2, #0
 80066d6:	4b2f      	ldr	r3, [pc, #188]	; (8006794 <_dtoa_r+0x614>)
 80066d8:	f7f9 fefe 	bl	80004d8 <__aeabi_dmul>
 80066dc:	2200      	movs	r2, #0
 80066de:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80066e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80066e6:	4b2b      	ldr	r3, [pc, #172]	; (8006794 <_dtoa_r+0x614>)
 80066e8:	f7f9 fef6 	bl	80004d8 <__aeabi_dmul>
 80066ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80066f0:	e7c3      	b.n	800667a <_dtoa_r+0x4fa>
 80066f2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80066f6:	f7f9 feef 	bl	80004d8 <__aeabi_dmul>
 80066fa:	9b06      	ldr	r3, [sp, #24]
 80066fc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8006700:	199d      	adds	r5, r3, r6
 8006702:	461e      	mov	r6, r3
 8006704:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006708:	f7fa f996 	bl	8000a38 <__aeabi_d2iz>
 800670c:	9011      	str	r0, [sp, #68]	; 0x44
 800670e:	f7f9 fe79 	bl	8000404 <__aeabi_i2d>
 8006712:	4602      	mov	r2, r0
 8006714:	460b      	mov	r3, r1
 8006716:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800671a:	f7f9 fd25 	bl	8000168 <__aeabi_dsub>
 800671e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006720:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006724:	3330      	adds	r3, #48	; 0x30
 8006726:	f806 3b01 	strb.w	r3, [r6], #1
 800672a:	42ae      	cmp	r6, r5
 800672c:	f04f 0200 	mov.w	r2, #0
 8006730:	d124      	bne.n	800677c <_dtoa_r+0x5fc>
 8006732:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006736:	4b1a      	ldr	r3, [pc, #104]	; (80067a0 <_dtoa_r+0x620>)
 8006738:	f7f9 fd18 	bl	800016c <__adddf3>
 800673c:	4602      	mov	r2, r0
 800673e:	460b      	mov	r3, r1
 8006740:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006744:	f7fa f958 	bl	80009f8 <__aeabi_dcmpgt>
 8006748:	2800      	cmp	r0, #0
 800674a:	d171      	bne.n	8006830 <_dtoa_r+0x6b0>
 800674c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006750:	2000      	movs	r0, #0
 8006752:	4913      	ldr	r1, [pc, #76]	; (80067a0 <_dtoa_r+0x620>)
 8006754:	f7f9 fd08 	bl	8000168 <__aeabi_dsub>
 8006758:	4602      	mov	r2, r0
 800675a:	460b      	mov	r3, r1
 800675c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006760:	f7fa f92c 	bl	80009bc <__aeabi_dcmplt>
 8006764:	2800      	cmp	r0, #0
 8006766:	f43f af2f 	beq.w	80065c8 <_dtoa_r+0x448>
 800676a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800676e:	1e6a      	subs	r2, r5, #1
 8006770:	2b30      	cmp	r3, #48	; 0x30
 8006772:	d001      	beq.n	8006778 <_dtoa_r+0x5f8>
 8006774:	46ba      	mov	sl, r7
 8006776:	e04a      	b.n	800680e <_dtoa_r+0x68e>
 8006778:	4615      	mov	r5, r2
 800677a:	e7f6      	b.n	800676a <_dtoa_r+0x5ea>
 800677c:	4b05      	ldr	r3, [pc, #20]	; (8006794 <_dtoa_r+0x614>)
 800677e:	f7f9 feab 	bl	80004d8 <__aeabi_dmul>
 8006782:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006786:	e7bd      	b.n	8006704 <_dtoa_r+0x584>
 8006788:	08008f60 	.word	0x08008f60
 800678c:	08008f38 	.word	0x08008f38
 8006790:	3ff00000 	.word	0x3ff00000
 8006794:	40240000 	.word	0x40240000
 8006798:	401c0000 	.word	0x401c0000
 800679c:	40140000 	.word	0x40140000
 80067a0:	3fe00000 	.word	0x3fe00000
 80067a4:	9d06      	ldr	r5, [sp, #24]
 80067a6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80067aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80067ae:	4630      	mov	r0, r6
 80067b0:	4639      	mov	r1, r7
 80067b2:	f7f9 ffbb 	bl	800072c <__aeabi_ddiv>
 80067b6:	f7fa f93f 	bl	8000a38 <__aeabi_d2iz>
 80067ba:	4681      	mov	r9, r0
 80067bc:	f7f9 fe22 	bl	8000404 <__aeabi_i2d>
 80067c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80067c4:	f7f9 fe88 	bl	80004d8 <__aeabi_dmul>
 80067c8:	4602      	mov	r2, r0
 80067ca:	460b      	mov	r3, r1
 80067cc:	4630      	mov	r0, r6
 80067ce:	4639      	mov	r1, r7
 80067d0:	f7f9 fcca 	bl	8000168 <__aeabi_dsub>
 80067d4:	f109 0630 	add.w	r6, r9, #48	; 0x30
 80067d8:	f805 6b01 	strb.w	r6, [r5], #1
 80067dc:	9e06      	ldr	r6, [sp, #24]
 80067de:	4602      	mov	r2, r0
 80067e0:	1bae      	subs	r6, r5, r6
 80067e2:	45b0      	cmp	r8, r6
 80067e4:	460b      	mov	r3, r1
 80067e6:	d135      	bne.n	8006854 <_dtoa_r+0x6d4>
 80067e8:	f7f9 fcc0 	bl	800016c <__adddf3>
 80067ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80067f0:	4606      	mov	r6, r0
 80067f2:	460f      	mov	r7, r1
 80067f4:	f7fa f900 	bl	80009f8 <__aeabi_dcmpgt>
 80067f8:	b9c8      	cbnz	r0, 800682e <_dtoa_r+0x6ae>
 80067fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80067fe:	4630      	mov	r0, r6
 8006800:	4639      	mov	r1, r7
 8006802:	f7fa f8d1 	bl	80009a8 <__aeabi_dcmpeq>
 8006806:	b110      	cbz	r0, 800680e <_dtoa_r+0x68e>
 8006808:	f019 0f01 	tst.w	r9, #1
 800680c:	d10f      	bne.n	800682e <_dtoa_r+0x6ae>
 800680e:	4659      	mov	r1, fp
 8006810:	4620      	mov	r0, r4
 8006812:	f000 fe0c 	bl	800742e <_Bfree>
 8006816:	2300      	movs	r3, #0
 8006818:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800681a:	702b      	strb	r3, [r5, #0]
 800681c:	f10a 0301 	add.w	r3, sl, #1
 8006820:	6013      	str	r3, [r2, #0]
 8006822:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006824:	2b00      	cmp	r3, #0
 8006826:	f43f acf3 	beq.w	8006210 <_dtoa_r+0x90>
 800682a:	601d      	str	r5, [r3, #0]
 800682c:	e4f0      	b.n	8006210 <_dtoa_r+0x90>
 800682e:	4657      	mov	r7, sl
 8006830:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006834:	1e6b      	subs	r3, r5, #1
 8006836:	2a39      	cmp	r2, #57	; 0x39
 8006838:	d106      	bne.n	8006848 <_dtoa_r+0x6c8>
 800683a:	9a06      	ldr	r2, [sp, #24]
 800683c:	429a      	cmp	r2, r3
 800683e:	d107      	bne.n	8006850 <_dtoa_r+0x6d0>
 8006840:	2330      	movs	r3, #48	; 0x30
 8006842:	7013      	strb	r3, [r2, #0]
 8006844:	4613      	mov	r3, r2
 8006846:	3701      	adds	r7, #1
 8006848:	781a      	ldrb	r2, [r3, #0]
 800684a:	3201      	adds	r2, #1
 800684c:	701a      	strb	r2, [r3, #0]
 800684e:	e791      	b.n	8006774 <_dtoa_r+0x5f4>
 8006850:	461d      	mov	r5, r3
 8006852:	e7ed      	b.n	8006830 <_dtoa_r+0x6b0>
 8006854:	2200      	movs	r2, #0
 8006856:	4b99      	ldr	r3, [pc, #612]	; (8006abc <_dtoa_r+0x93c>)
 8006858:	f7f9 fe3e 	bl	80004d8 <__aeabi_dmul>
 800685c:	2200      	movs	r2, #0
 800685e:	2300      	movs	r3, #0
 8006860:	4606      	mov	r6, r0
 8006862:	460f      	mov	r7, r1
 8006864:	f7fa f8a0 	bl	80009a8 <__aeabi_dcmpeq>
 8006868:	2800      	cmp	r0, #0
 800686a:	d09e      	beq.n	80067aa <_dtoa_r+0x62a>
 800686c:	e7cf      	b.n	800680e <_dtoa_r+0x68e>
 800686e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006870:	2a00      	cmp	r2, #0
 8006872:	f000 8088 	beq.w	8006986 <_dtoa_r+0x806>
 8006876:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006878:	2a01      	cmp	r2, #1
 800687a:	dc6d      	bgt.n	8006958 <_dtoa_r+0x7d8>
 800687c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800687e:	2a00      	cmp	r2, #0
 8006880:	d066      	beq.n	8006950 <_dtoa_r+0x7d0>
 8006882:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006886:	464d      	mov	r5, r9
 8006888:	9e08      	ldr	r6, [sp, #32]
 800688a:	9a07      	ldr	r2, [sp, #28]
 800688c:	2101      	movs	r1, #1
 800688e:	441a      	add	r2, r3
 8006890:	4620      	mov	r0, r4
 8006892:	4499      	add	r9, r3
 8006894:	9207      	str	r2, [sp, #28]
 8006896:	f000 fea8 	bl	80075ea <__i2b>
 800689a:	4607      	mov	r7, r0
 800689c:	2d00      	cmp	r5, #0
 800689e:	dd0b      	ble.n	80068b8 <_dtoa_r+0x738>
 80068a0:	9b07      	ldr	r3, [sp, #28]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	dd08      	ble.n	80068b8 <_dtoa_r+0x738>
 80068a6:	42ab      	cmp	r3, r5
 80068a8:	bfa8      	it	ge
 80068aa:	462b      	movge	r3, r5
 80068ac:	9a07      	ldr	r2, [sp, #28]
 80068ae:	eba9 0903 	sub.w	r9, r9, r3
 80068b2:	1aed      	subs	r5, r5, r3
 80068b4:	1ad3      	subs	r3, r2, r3
 80068b6:	9307      	str	r3, [sp, #28]
 80068b8:	9b08      	ldr	r3, [sp, #32]
 80068ba:	b1eb      	cbz	r3, 80068f8 <_dtoa_r+0x778>
 80068bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d065      	beq.n	800698e <_dtoa_r+0x80e>
 80068c2:	b18e      	cbz	r6, 80068e8 <_dtoa_r+0x768>
 80068c4:	4639      	mov	r1, r7
 80068c6:	4632      	mov	r2, r6
 80068c8:	4620      	mov	r0, r4
 80068ca:	f000 ff2d 	bl	8007728 <__pow5mult>
 80068ce:	465a      	mov	r2, fp
 80068d0:	4601      	mov	r1, r0
 80068d2:	4607      	mov	r7, r0
 80068d4:	4620      	mov	r0, r4
 80068d6:	f000 fe91 	bl	80075fc <__multiply>
 80068da:	4659      	mov	r1, fp
 80068dc:	900a      	str	r0, [sp, #40]	; 0x28
 80068de:	4620      	mov	r0, r4
 80068e0:	f000 fda5 	bl	800742e <_Bfree>
 80068e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068e6:	469b      	mov	fp, r3
 80068e8:	9b08      	ldr	r3, [sp, #32]
 80068ea:	1b9a      	subs	r2, r3, r6
 80068ec:	d004      	beq.n	80068f8 <_dtoa_r+0x778>
 80068ee:	4659      	mov	r1, fp
 80068f0:	4620      	mov	r0, r4
 80068f2:	f000 ff19 	bl	8007728 <__pow5mult>
 80068f6:	4683      	mov	fp, r0
 80068f8:	2101      	movs	r1, #1
 80068fa:	4620      	mov	r0, r4
 80068fc:	f000 fe75 	bl	80075ea <__i2b>
 8006900:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006902:	4606      	mov	r6, r0
 8006904:	2b00      	cmp	r3, #0
 8006906:	f000 81c6 	beq.w	8006c96 <_dtoa_r+0xb16>
 800690a:	461a      	mov	r2, r3
 800690c:	4601      	mov	r1, r0
 800690e:	4620      	mov	r0, r4
 8006910:	f000 ff0a 	bl	8007728 <__pow5mult>
 8006914:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006916:	4606      	mov	r6, r0
 8006918:	2b01      	cmp	r3, #1
 800691a:	dc3e      	bgt.n	800699a <_dtoa_r+0x81a>
 800691c:	9b02      	ldr	r3, [sp, #8]
 800691e:	2b00      	cmp	r3, #0
 8006920:	d137      	bne.n	8006992 <_dtoa_r+0x812>
 8006922:	9b03      	ldr	r3, [sp, #12]
 8006924:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006928:	2b00      	cmp	r3, #0
 800692a:	d134      	bne.n	8006996 <_dtoa_r+0x816>
 800692c:	9b03      	ldr	r3, [sp, #12]
 800692e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006932:	0d1b      	lsrs	r3, r3, #20
 8006934:	051b      	lsls	r3, r3, #20
 8006936:	b12b      	cbz	r3, 8006944 <_dtoa_r+0x7c4>
 8006938:	9b07      	ldr	r3, [sp, #28]
 800693a:	f109 0901 	add.w	r9, r9, #1
 800693e:	3301      	adds	r3, #1
 8006940:	9307      	str	r3, [sp, #28]
 8006942:	2301      	movs	r3, #1
 8006944:	9308      	str	r3, [sp, #32]
 8006946:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006948:	2b00      	cmp	r3, #0
 800694a:	d128      	bne.n	800699e <_dtoa_r+0x81e>
 800694c:	2001      	movs	r0, #1
 800694e:	e02e      	b.n	80069ae <_dtoa_r+0x82e>
 8006950:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006952:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006956:	e796      	b.n	8006886 <_dtoa_r+0x706>
 8006958:	9b08      	ldr	r3, [sp, #32]
 800695a:	f108 36ff 	add.w	r6, r8, #4294967295
 800695e:	42b3      	cmp	r3, r6
 8006960:	bfb7      	itett	lt
 8006962:	9b08      	ldrlt	r3, [sp, #32]
 8006964:	1b9e      	subge	r6, r3, r6
 8006966:	1af2      	sublt	r2, r6, r3
 8006968:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 800696a:	bfbf      	itttt	lt
 800696c:	9608      	strlt	r6, [sp, #32]
 800696e:	189b      	addlt	r3, r3, r2
 8006970:	930c      	strlt	r3, [sp, #48]	; 0x30
 8006972:	2600      	movlt	r6, #0
 8006974:	f1b8 0f00 	cmp.w	r8, #0
 8006978:	bfb9      	ittee	lt
 800697a:	eba9 0508 	sublt.w	r5, r9, r8
 800697e:	2300      	movlt	r3, #0
 8006980:	464d      	movge	r5, r9
 8006982:	4643      	movge	r3, r8
 8006984:	e781      	b.n	800688a <_dtoa_r+0x70a>
 8006986:	9e08      	ldr	r6, [sp, #32]
 8006988:	464d      	mov	r5, r9
 800698a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800698c:	e786      	b.n	800689c <_dtoa_r+0x71c>
 800698e:	9a08      	ldr	r2, [sp, #32]
 8006990:	e7ad      	b.n	80068ee <_dtoa_r+0x76e>
 8006992:	2300      	movs	r3, #0
 8006994:	e7d6      	b.n	8006944 <_dtoa_r+0x7c4>
 8006996:	9b02      	ldr	r3, [sp, #8]
 8006998:	e7d4      	b.n	8006944 <_dtoa_r+0x7c4>
 800699a:	2300      	movs	r3, #0
 800699c:	9308      	str	r3, [sp, #32]
 800699e:	6933      	ldr	r3, [r6, #16]
 80069a0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80069a4:	6918      	ldr	r0, [r3, #16]
 80069a6:	f000 fdd2 	bl	800754e <__hi0bits>
 80069aa:	f1c0 0020 	rsb	r0, r0, #32
 80069ae:	9b07      	ldr	r3, [sp, #28]
 80069b0:	4418      	add	r0, r3
 80069b2:	f010 001f 	ands.w	r0, r0, #31
 80069b6:	d047      	beq.n	8006a48 <_dtoa_r+0x8c8>
 80069b8:	f1c0 0320 	rsb	r3, r0, #32
 80069bc:	2b04      	cmp	r3, #4
 80069be:	dd3b      	ble.n	8006a38 <_dtoa_r+0x8b8>
 80069c0:	9b07      	ldr	r3, [sp, #28]
 80069c2:	f1c0 001c 	rsb	r0, r0, #28
 80069c6:	4481      	add	r9, r0
 80069c8:	4405      	add	r5, r0
 80069ca:	4403      	add	r3, r0
 80069cc:	9307      	str	r3, [sp, #28]
 80069ce:	f1b9 0f00 	cmp.w	r9, #0
 80069d2:	dd05      	ble.n	80069e0 <_dtoa_r+0x860>
 80069d4:	4659      	mov	r1, fp
 80069d6:	464a      	mov	r2, r9
 80069d8:	4620      	mov	r0, r4
 80069da:	f000 fef3 	bl	80077c4 <__lshift>
 80069de:	4683      	mov	fp, r0
 80069e0:	9b07      	ldr	r3, [sp, #28]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	dd05      	ble.n	80069f2 <_dtoa_r+0x872>
 80069e6:	4631      	mov	r1, r6
 80069e8:	461a      	mov	r2, r3
 80069ea:	4620      	mov	r0, r4
 80069ec:	f000 feea 	bl	80077c4 <__lshift>
 80069f0:	4606      	mov	r6, r0
 80069f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80069f4:	b353      	cbz	r3, 8006a4c <_dtoa_r+0x8cc>
 80069f6:	4631      	mov	r1, r6
 80069f8:	4658      	mov	r0, fp
 80069fa:	f000 ff37 	bl	800786c <__mcmp>
 80069fe:	2800      	cmp	r0, #0
 8006a00:	da24      	bge.n	8006a4c <_dtoa_r+0x8cc>
 8006a02:	2300      	movs	r3, #0
 8006a04:	4659      	mov	r1, fp
 8006a06:	220a      	movs	r2, #10
 8006a08:	4620      	mov	r0, r4
 8006a0a:	f000 fd27 	bl	800745c <__multadd>
 8006a0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a10:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006a14:	4683      	mov	fp, r0
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	f000 8144 	beq.w	8006ca4 <_dtoa_r+0xb24>
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	4639      	mov	r1, r7
 8006a20:	220a      	movs	r2, #10
 8006a22:	4620      	mov	r0, r4
 8006a24:	f000 fd1a 	bl	800745c <__multadd>
 8006a28:	9b04      	ldr	r3, [sp, #16]
 8006a2a:	4607      	mov	r7, r0
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	dc4d      	bgt.n	8006acc <_dtoa_r+0x94c>
 8006a30:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006a32:	2b02      	cmp	r3, #2
 8006a34:	dd4a      	ble.n	8006acc <_dtoa_r+0x94c>
 8006a36:	e011      	b.n	8006a5c <_dtoa_r+0x8dc>
 8006a38:	d0c9      	beq.n	80069ce <_dtoa_r+0x84e>
 8006a3a:	9a07      	ldr	r2, [sp, #28]
 8006a3c:	331c      	adds	r3, #28
 8006a3e:	441a      	add	r2, r3
 8006a40:	4499      	add	r9, r3
 8006a42:	441d      	add	r5, r3
 8006a44:	4613      	mov	r3, r2
 8006a46:	e7c1      	b.n	80069cc <_dtoa_r+0x84c>
 8006a48:	4603      	mov	r3, r0
 8006a4a:	e7f6      	b.n	8006a3a <_dtoa_r+0x8ba>
 8006a4c:	f1b8 0f00 	cmp.w	r8, #0
 8006a50:	dc36      	bgt.n	8006ac0 <_dtoa_r+0x940>
 8006a52:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006a54:	2b02      	cmp	r3, #2
 8006a56:	dd33      	ble.n	8006ac0 <_dtoa_r+0x940>
 8006a58:	f8cd 8010 	str.w	r8, [sp, #16]
 8006a5c:	9b04      	ldr	r3, [sp, #16]
 8006a5e:	b963      	cbnz	r3, 8006a7a <_dtoa_r+0x8fa>
 8006a60:	4631      	mov	r1, r6
 8006a62:	2205      	movs	r2, #5
 8006a64:	4620      	mov	r0, r4
 8006a66:	f000 fcf9 	bl	800745c <__multadd>
 8006a6a:	4601      	mov	r1, r0
 8006a6c:	4606      	mov	r6, r0
 8006a6e:	4658      	mov	r0, fp
 8006a70:	f000 fefc 	bl	800786c <__mcmp>
 8006a74:	2800      	cmp	r0, #0
 8006a76:	f73f add3 	bgt.w	8006620 <_dtoa_r+0x4a0>
 8006a7a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006a7c:	9d06      	ldr	r5, [sp, #24]
 8006a7e:	ea6f 0a03 	mvn.w	sl, r3
 8006a82:	f04f 0900 	mov.w	r9, #0
 8006a86:	4631      	mov	r1, r6
 8006a88:	4620      	mov	r0, r4
 8006a8a:	f000 fcd0 	bl	800742e <_Bfree>
 8006a8e:	2f00      	cmp	r7, #0
 8006a90:	f43f aebd 	beq.w	800680e <_dtoa_r+0x68e>
 8006a94:	f1b9 0f00 	cmp.w	r9, #0
 8006a98:	d005      	beq.n	8006aa6 <_dtoa_r+0x926>
 8006a9a:	45b9      	cmp	r9, r7
 8006a9c:	d003      	beq.n	8006aa6 <_dtoa_r+0x926>
 8006a9e:	4649      	mov	r1, r9
 8006aa0:	4620      	mov	r0, r4
 8006aa2:	f000 fcc4 	bl	800742e <_Bfree>
 8006aa6:	4639      	mov	r1, r7
 8006aa8:	4620      	mov	r0, r4
 8006aaa:	f000 fcc0 	bl	800742e <_Bfree>
 8006aae:	e6ae      	b.n	800680e <_dtoa_r+0x68e>
 8006ab0:	2600      	movs	r6, #0
 8006ab2:	4637      	mov	r7, r6
 8006ab4:	e7e1      	b.n	8006a7a <_dtoa_r+0x8fa>
 8006ab6:	46ba      	mov	sl, r7
 8006ab8:	4637      	mov	r7, r6
 8006aba:	e5b1      	b.n	8006620 <_dtoa_r+0x4a0>
 8006abc:	40240000 	.word	0x40240000
 8006ac0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ac2:	f8cd 8010 	str.w	r8, [sp, #16]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	f000 80f3 	beq.w	8006cb2 <_dtoa_r+0xb32>
 8006acc:	2d00      	cmp	r5, #0
 8006ace:	dd05      	ble.n	8006adc <_dtoa_r+0x95c>
 8006ad0:	4639      	mov	r1, r7
 8006ad2:	462a      	mov	r2, r5
 8006ad4:	4620      	mov	r0, r4
 8006ad6:	f000 fe75 	bl	80077c4 <__lshift>
 8006ada:	4607      	mov	r7, r0
 8006adc:	9b08      	ldr	r3, [sp, #32]
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d04c      	beq.n	8006b7c <_dtoa_r+0x9fc>
 8006ae2:	6879      	ldr	r1, [r7, #4]
 8006ae4:	4620      	mov	r0, r4
 8006ae6:	f000 fc6e 	bl	80073c6 <_Balloc>
 8006aea:	4605      	mov	r5, r0
 8006aec:	693a      	ldr	r2, [r7, #16]
 8006aee:	f107 010c 	add.w	r1, r7, #12
 8006af2:	3202      	adds	r2, #2
 8006af4:	0092      	lsls	r2, r2, #2
 8006af6:	300c      	adds	r0, #12
 8006af8:	f000 fc5a 	bl	80073b0 <memcpy>
 8006afc:	2201      	movs	r2, #1
 8006afe:	4629      	mov	r1, r5
 8006b00:	4620      	mov	r0, r4
 8006b02:	f000 fe5f 	bl	80077c4 <__lshift>
 8006b06:	46b9      	mov	r9, r7
 8006b08:	4607      	mov	r7, r0
 8006b0a:	9b06      	ldr	r3, [sp, #24]
 8006b0c:	9307      	str	r3, [sp, #28]
 8006b0e:	9b02      	ldr	r3, [sp, #8]
 8006b10:	f003 0301 	and.w	r3, r3, #1
 8006b14:	9308      	str	r3, [sp, #32]
 8006b16:	4631      	mov	r1, r6
 8006b18:	4658      	mov	r0, fp
 8006b1a:	f7ff faa3 	bl	8006064 <quorem>
 8006b1e:	4649      	mov	r1, r9
 8006b20:	4605      	mov	r5, r0
 8006b22:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8006b26:	4658      	mov	r0, fp
 8006b28:	f000 fea0 	bl	800786c <__mcmp>
 8006b2c:	463a      	mov	r2, r7
 8006b2e:	9002      	str	r0, [sp, #8]
 8006b30:	4631      	mov	r1, r6
 8006b32:	4620      	mov	r0, r4
 8006b34:	f000 feb4 	bl	80078a0 <__mdiff>
 8006b38:	68c3      	ldr	r3, [r0, #12]
 8006b3a:	4602      	mov	r2, r0
 8006b3c:	bb03      	cbnz	r3, 8006b80 <_dtoa_r+0xa00>
 8006b3e:	4601      	mov	r1, r0
 8006b40:	9009      	str	r0, [sp, #36]	; 0x24
 8006b42:	4658      	mov	r0, fp
 8006b44:	f000 fe92 	bl	800786c <__mcmp>
 8006b48:	4603      	mov	r3, r0
 8006b4a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006b4c:	4611      	mov	r1, r2
 8006b4e:	4620      	mov	r0, r4
 8006b50:	9309      	str	r3, [sp, #36]	; 0x24
 8006b52:	f000 fc6c 	bl	800742e <_Bfree>
 8006b56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b58:	b9a3      	cbnz	r3, 8006b84 <_dtoa_r+0xa04>
 8006b5a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006b5c:	b992      	cbnz	r2, 8006b84 <_dtoa_r+0xa04>
 8006b5e:	9a08      	ldr	r2, [sp, #32]
 8006b60:	b982      	cbnz	r2, 8006b84 <_dtoa_r+0xa04>
 8006b62:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006b66:	d029      	beq.n	8006bbc <_dtoa_r+0xa3c>
 8006b68:	9b02      	ldr	r3, [sp, #8]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	dd01      	ble.n	8006b72 <_dtoa_r+0x9f2>
 8006b6e:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8006b72:	9b07      	ldr	r3, [sp, #28]
 8006b74:	1c5d      	adds	r5, r3, #1
 8006b76:	f883 8000 	strb.w	r8, [r3]
 8006b7a:	e784      	b.n	8006a86 <_dtoa_r+0x906>
 8006b7c:	4638      	mov	r0, r7
 8006b7e:	e7c2      	b.n	8006b06 <_dtoa_r+0x986>
 8006b80:	2301      	movs	r3, #1
 8006b82:	e7e3      	b.n	8006b4c <_dtoa_r+0x9cc>
 8006b84:	9a02      	ldr	r2, [sp, #8]
 8006b86:	2a00      	cmp	r2, #0
 8006b88:	db04      	blt.n	8006b94 <_dtoa_r+0xa14>
 8006b8a:	d123      	bne.n	8006bd4 <_dtoa_r+0xa54>
 8006b8c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006b8e:	bb0a      	cbnz	r2, 8006bd4 <_dtoa_r+0xa54>
 8006b90:	9a08      	ldr	r2, [sp, #32]
 8006b92:	b9fa      	cbnz	r2, 8006bd4 <_dtoa_r+0xa54>
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	ddec      	ble.n	8006b72 <_dtoa_r+0x9f2>
 8006b98:	4659      	mov	r1, fp
 8006b9a:	2201      	movs	r2, #1
 8006b9c:	4620      	mov	r0, r4
 8006b9e:	f000 fe11 	bl	80077c4 <__lshift>
 8006ba2:	4631      	mov	r1, r6
 8006ba4:	4683      	mov	fp, r0
 8006ba6:	f000 fe61 	bl	800786c <__mcmp>
 8006baa:	2800      	cmp	r0, #0
 8006bac:	dc03      	bgt.n	8006bb6 <_dtoa_r+0xa36>
 8006bae:	d1e0      	bne.n	8006b72 <_dtoa_r+0x9f2>
 8006bb0:	f018 0f01 	tst.w	r8, #1
 8006bb4:	d0dd      	beq.n	8006b72 <_dtoa_r+0x9f2>
 8006bb6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006bba:	d1d8      	bne.n	8006b6e <_dtoa_r+0x9ee>
 8006bbc:	9b07      	ldr	r3, [sp, #28]
 8006bbe:	9a07      	ldr	r2, [sp, #28]
 8006bc0:	1c5d      	adds	r5, r3, #1
 8006bc2:	2339      	movs	r3, #57	; 0x39
 8006bc4:	7013      	strb	r3, [r2, #0]
 8006bc6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006bca:	1e6a      	subs	r2, r5, #1
 8006bcc:	2b39      	cmp	r3, #57	; 0x39
 8006bce:	d04d      	beq.n	8006c6c <_dtoa_r+0xaec>
 8006bd0:	3301      	adds	r3, #1
 8006bd2:	e052      	b.n	8006c7a <_dtoa_r+0xafa>
 8006bd4:	9a07      	ldr	r2, [sp, #28]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	f102 0501 	add.w	r5, r2, #1
 8006bdc:	dd06      	ble.n	8006bec <_dtoa_r+0xa6c>
 8006bde:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006be2:	d0eb      	beq.n	8006bbc <_dtoa_r+0xa3c>
 8006be4:	f108 0801 	add.w	r8, r8, #1
 8006be8:	9b07      	ldr	r3, [sp, #28]
 8006bea:	e7c4      	b.n	8006b76 <_dtoa_r+0x9f6>
 8006bec:	9b06      	ldr	r3, [sp, #24]
 8006bee:	9a04      	ldr	r2, [sp, #16]
 8006bf0:	1aeb      	subs	r3, r5, r3
 8006bf2:	4293      	cmp	r3, r2
 8006bf4:	f805 8c01 	strb.w	r8, [r5, #-1]
 8006bf8:	d021      	beq.n	8006c3e <_dtoa_r+0xabe>
 8006bfa:	4659      	mov	r1, fp
 8006bfc:	2300      	movs	r3, #0
 8006bfe:	220a      	movs	r2, #10
 8006c00:	4620      	mov	r0, r4
 8006c02:	f000 fc2b 	bl	800745c <__multadd>
 8006c06:	45b9      	cmp	r9, r7
 8006c08:	4683      	mov	fp, r0
 8006c0a:	f04f 0300 	mov.w	r3, #0
 8006c0e:	f04f 020a 	mov.w	r2, #10
 8006c12:	4649      	mov	r1, r9
 8006c14:	4620      	mov	r0, r4
 8006c16:	d105      	bne.n	8006c24 <_dtoa_r+0xaa4>
 8006c18:	f000 fc20 	bl	800745c <__multadd>
 8006c1c:	4681      	mov	r9, r0
 8006c1e:	4607      	mov	r7, r0
 8006c20:	9507      	str	r5, [sp, #28]
 8006c22:	e778      	b.n	8006b16 <_dtoa_r+0x996>
 8006c24:	f000 fc1a 	bl	800745c <__multadd>
 8006c28:	4639      	mov	r1, r7
 8006c2a:	4681      	mov	r9, r0
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	220a      	movs	r2, #10
 8006c30:	4620      	mov	r0, r4
 8006c32:	f000 fc13 	bl	800745c <__multadd>
 8006c36:	4607      	mov	r7, r0
 8006c38:	e7f2      	b.n	8006c20 <_dtoa_r+0xaa0>
 8006c3a:	f04f 0900 	mov.w	r9, #0
 8006c3e:	4659      	mov	r1, fp
 8006c40:	2201      	movs	r2, #1
 8006c42:	4620      	mov	r0, r4
 8006c44:	f000 fdbe 	bl	80077c4 <__lshift>
 8006c48:	4631      	mov	r1, r6
 8006c4a:	4683      	mov	fp, r0
 8006c4c:	f000 fe0e 	bl	800786c <__mcmp>
 8006c50:	2800      	cmp	r0, #0
 8006c52:	dcb8      	bgt.n	8006bc6 <_dtoa_r+0xa46>
 8006c54:	d102      	bne.n	8006c5c <_dtoa_r+0xadc>
 8006c56:	f018 0f01 	tst.w	r8, #1
 8006c5a:	d1b4      	bne.n	8006bc6 <_dtoa_r+0xa46>
 8006c5c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006c60:	1e6a      	subs	r2, r5, #1
 8006c62:	2b30      	cmp	r3, #48	; 0x30
 8006c64:	f47f af0f 	bne.w	8006a86 <_dtoa_r+0x906>
 8006c68:	4615      	mov	r5, r2
 8006c6a:	e7f7      	b.n	8006c5c <_dtoa_r+0xadc>
 8006c6c:	9b06      	ldr	r3, [sp, #24]
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	d105      	bne.n	8006c7e <_dtoa_r+0xafe>
 8006c72:	2331      	movs	r3, #49	; 0x31
 8006c74:	9a06      	ldr	r2, [sp, #24]
 8006c76:	f10a 0a01 	add.w	sl, sl, #1
 8006c7a:	7013      	strb	r3, [r2, #0]
 8006c7c:	e703      	b.n	8006a86 <_dtoa_r+0x906>
 8006c7e:	4615      	mov	r5, r2
 8006c80:	e7a1      	b.n	8006bc6 <_dtoa_r+0xa46>
 8006c82:	4b17      	ldr	r3, [pc, #92]	; (8006ce0 <_dtoa_r+0xb60>)
 8006c84:	f7ff bae1 	b.w	800624a <_dtoa_r+0xca>
 8006c88:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	f47f aabb 	bne.w	8006206 <_dtoa_r+0x86>
 8006c90:	4b14      	ldr	r3, [pc, #80]	; (8006ce4 <_dtoa_r+0xb64>)
 8006c92:	f7ff bada 	b.w	800624a <_dtoa_r+0xca>
 8006c96:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006c98:	2b01      	cmp	r3, #1
 8006c9a:	f77f ae3f 	ble.w	800691c <_dtoa_r+0x79c>
 8006c9e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006ca0:	9308      	str	r3, [sp, #32]
 8006ca2:	e653      	b.n	800694c <_dtoa_r+0x7cc>
 8006ca4:	9b04      	ldr	r3, [sp, #16]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	dc03      	bgt.n	8006cb2 <_dtoa_r+0xb32>
 8006caa:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006cac:	2b02      	cmp	r3, #2
 8006cae:	f73f aed5 	bgt.w	8006a5c <_dtoa_r+0x8dc>
 8006cb2:	9d06      	ldr	r5, [sp, #24]
 8006cb4:	4631      	mov	r1, r6
 8006cb6:	4658      	mov	r0, fp
 8006cb8:	f7ff f9d4 	bl	8006064 <quorem>
 8006cbc:	9b06      	ldr	r3, [sp, #24]
 8006cbe:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8006cc2:	f805 8b01 	strb.w	r8, [r5], #1
 8006cc6:	9a04      	ldr	r2, [sp, #16]
 8006cc8:	1aeb      	subs	r3, r5, r3
 8006cca:	429a      	cmp	r2, r3
 8006ccc:	ddb5      	ble.n	8006c3a <_dtoa_r+0xaba>
 8006cce:	4659      	mov	r1, fp
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	220a      	movs	r2, #10
 8006cd4:	4620      	mov	r0, r4
 8006cd6:	f000 fbc1 	bl	800745c <__multadd>
 8006cda:	4683      	mov	fp, r0
 8006cdc:	e7ea      	b.n	8006cb4 <_dtoa_r+0xb34>
 8006cde:	bf00      	nop
 8006ce0:	08008ea0 	.word	0x08008ea0
 8006ce4:	08008f20 	.word	0x08008f20

08006ce8 <rshift>:
 8006ce8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006cea:	6906      	ldr	r6, [r0, #16]
 8006cec:	114b      	asrs	r3, r1, #5
 8006cee:	429e      	cmp	r6, r3
 8006cf0:	f100 0414 	add.w	r4, r0, #20
 8006cf4:	dd31      	ble.n	8006d5a <rshift+0x72>
 8006cf6:	f011 011f 	ands.w	r1, r1, #31
 8006cfa:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8006cfe:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8006d02:	d108      	bne.n	8006d16 <rshift+0x2e>
 8006d04:	4621      	mov	r1, r4
 8006d06:	42b2      	cmp	r2, r6
 8006d08:	460b      	mov	r3, r1
 8006d0a:	d211      	bcs.n	8006d30 <rshift+0x48>
 8006d0c:	f852 3b04 	ldr.w	r3, [r2], #4
 8006d10:	f841 3b04 	str.w	r3, [r1], #4
 8006d14:	e7f7      	b.n	8006d06 <rshift+0x1e>
 8006d16:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8006d1a:	4623      	mov	r3, r4
 8006d1c:	f1c1 0c20 	rsb	ip, r1, #32
 8006d20:	40cd      	lsrs	r5, r1
 8006d22:	3204      	adds	r2, #4
 8006d24:	42b2      	cmp	r2, r6
 8006d26:	4617      	mov	r7, r2
 8006d28:	d30d      	bcc.n	8006d46 <rshift+0x5e>
 8006d2a:	601d      	str	r5, [r3, #0]
 8006d2c:	b105      	cbz	r5, 8006d30 <rshift+0x48>
 8006d2e:	3304      	adds	r3, #4
 8006d30:	42a3      	cmp	r3, r4
 8006d32:	eba3 0204 	sub.w	r2, r3, r4
 8006d36:	bf08      	it	eq
 8006d38:	2300      	moveq	r3, #0
 8006d3a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006d3e:	6102      	str	r2, [r0, #16]
 8006d40:	bf08      	it	eq
 8006d42:	6143      	streq	r3, [r0, #20]
 8006d44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d46:	683f      	ldr	r7, [r7, #0]
 8006d48:	fa07 f70c 	lsl.w	r7, r7, ip
 8006d4c:	433d      	orrs	r5, r7
 8006d4e:	f843 5b04 	str.w	r5, [r3], #4
 8006d52:	f852 5b04 	ldr.w	r5, [r2], #4
 8006d56:	40cd      	lsrs	r5, r1
 8006d58:	e7e4      	b.n	8006d24 <rshift+0x3c>
 8006d5a:	4623      	mov	r3, r4
 8006d5c:	e7e8      	b.n	8006d30 <rshift+0x48>

08006d5e <__hexdig_fun>:
 8006d5e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8006d62:	2b09      	cmp	r3, #9
 8006d64:	d802      	bhi.n	8006d6c <__hexdig_fun+0xe>
 8006d66:	3820      	subs	r0, #32
 8006d68:	b2c0      	uxtb	r0, r0
 8006d6a:	4770      	bx	lr
 8006d6c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8006d70:	2b05      	cmp	r3, #5
 8006d72:	d801      	bhi.n	8006d78 <__hexdig_fun+0x1a>
 8006d74:	3847      	subs	r0, #71	; 0x47
 8006d76:	e7f7      	b.n	8006d68 <__hexdig_fun+0xa>
 8006d78:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8006d7c:	2b05      	cmp	r3, #5
 8006d7e:	d801      	bhi.n	8006d84 <__hexdig_fun+0x26>
 8006d80:	3827      	subs	r0, #39	; 0x27
 8006d82:	e7f1      	b.n	8006d68 <__hexdig_fun+0xa>
 8006d84:	2000      	movs	r0, #0
 8006d86:	4770      	bx	lr

08006d88 <__gethex>:
 8006d88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d8c:	b08b      	sub	sp, #44	; 0x2c
 8006d8e:	9002      	str	r0, [sp, #8]
 8006d90:	9816      	ldr	r0, [sp, #88]	; 0x58
 8006d92:	468a      	mov	sl, r1
 8006d94:	4690      	mov	r8, r2
 8006d96:	9306      	str	r3, [sp, #24]
 8006d98:	f000 fad1 	bl	800733e <__localeconv_l>
 8006d9c:	6803      	ldr	r3, [r0, #0]
 8006d9e:	f04f 0b00 	mov.w	fp, #0
 8006da2:	4618      	mov	r0, r3
 8006da4:	9303      	str	r3, [sp, #12]
 8006da6:	f7f9 f9d3 	bl	8000150 <strlen>
 8006daa:	9b03      	ldr	r3, [sp, #12]
 8006dac:	9001      	str	r0, [sp, #4]
 8006dae:	4403      	add	r3, r0
 8006db0:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8006db4:	9307      	str	r3, [sp, #28]
 8006db6:	f8da 3000 	ldr.w	r3, [sl]
 8006dba:	3302      	adds	r3, #2
 8006dbc:	461f      	mov	r7, r3
 8006dbe:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006dc2:	2830      	cmp	r0, #48	; 0x30
 8006dc4:	d06c      	beq.n	8006ea0 <__gethex+0x118>
 8006dc6:	f7ff ffca 	bl	8006d5e <__hexdig_fun>
 8006dca:	4604      	mov	r4, r0
 8006dcc:	2800      	cmp	r0, #0
 8006dce:	d16a      	bne.n	8006ea6 <__gethex+0x11e>
 8006dd0:	9a01      	ldr	r2, [sp, #4]
 8006dd2:	9903      	ldr	r1, [sp, #12]
 8006dd4:	4638      	mov	r0, r7
 8006dd6:	f001 f905 	bl	8007fe4 <strncmp>
 8006dda:	2800      	cmp	r0, #0
 8006ddc:	d166      	bne.n	8006eac <__gethex+0x124>
 8006dde:	9b01      	ldr	r3, [sp, #4]
 8006de0:	5cf8      	ldrb	r0, [r7, r3]
 8006de2:	18fe      	adds	r6, r7, r3
 8006de4:	f7ff ffbb 	bl	8006d5e <__hexdig_fun>
 8006de8:	2800      	cmp	r0, #0
 8006dea:	d062      	beq.n	8006eb2 <__gethex+0x12a>
 8006dec:	4633      	mov	r3, r6
 8006dee:	7818      	ldrb	r0, [r3, #0]
 8006df0:	461f      	mov	r7, r3
 8006df2:	2830      	cmp	r0, #48	; 0x30
 8006df4:	f103 0301 	add.w	r3, r3, #1
 8006df8:	d0f9      	beq.n	8006dee <__gethex+0x66>
 8006dfa:	f7ff ffb0 	bl	8006d5e <__hexdig_fun>
 8006dfe:	fab0 f580 	clz	r5, r0
 8006e02:	4634      	mov	r4, r6
 8006e04:	f04f 0b01 	mov.w	fp, #1
 8006e08:	096d      	lsrs	r5, r5, #5
 8006e0a:	463a      	mov	r2, r7
 8006e0c:	4616      	mov	r6, r2
 8006e0e:	7830      	ldrb	r0, [r6, #0]
 8006e10:	3201      	adds	r2, #1
 8006e12:	f7ff ffa4 	bl	8006d5e <__hexdig_fun>
 8006e16:	2800      	cmp	r0, #0
 8006e18:	d1f8      	bne.n	8006e0c <__gethex+0x84>
 8006e1a:	9a01      	ldr	r2, [sp, #4]
 8006e1c:	9903      	ldr	r1, [sp, #12]
 8006e1e:	4630      	mov	r0, r6
 8006e20:	f001 f8e0 	bl	8007fe4 <strncmp>
 8006e24:	b950      	cbnz	r0, 8006e3c <__gethex+0xb4>
 8006e26:	b954      	cbnz	r4, 8006e3e <__gethex+0xb6>
 8006e28:	9b01      	ldr	r3, [sp, #4]
 8006e2a:	18f4      	adds	r4, r6, r3
 8006e2c:	4622      	mov	r2, r4
 8006e2e:	4616      	mov	r6, r2
 8006e30:	7830      	ldrb	r0, [r6, #0]
 8006e32:	3201      	adds	r2, #1
 8006e34:	f7ff ff93 	bl	8006d5e <__hexdig_fun>
 8006e38:	2800      	cmp	r0, #0
 8006e3a:	d1f8      	bne.n	8006e2e <__gethex+0xa6>
 8006e3c:	b10c      	cbz	r4, 8006e42 <__gethex+0xba>
 8006e3e:	1ba4      	subs	r4, r4, r6
 8006e40:	00a4      	lsls	r4, r4, #2
 8006e42:	7833      	ldrb	r3, [r6, #0]
 8006e44:	2b50      	cmp	r3, #80	; 0x50
 8006e46:	d001      	beq.n	8006e4c <__gethex+0xc4>
 8006e48:	2b70      	cmp	r3, #112	; 0x70
 8006e4a:	d140      	bne.n	8006ece <__gethex+0x146>
 8006e4c:	7873      	ldrb	r3, [r6, #1]
 8006e4e:	2b2b      	cmp	r3, #43	; 0x2b
 8006e50:	d031      	beq.n	8006eb6 <__gethex+0x12e>
 8006e52:	2b2d      	cmp	r3, #45	; 0x2d
 8006e54:	d033      	beq.n	8006ebe <__gethex+0x136>
 8006e56:	f04f 0900 	mov.w	r9, #0
 8006e5a:	1c71      	adds	r1, r6, #1
 8006e5c:	7808      	ldrb	r0, [r1, #0]
 8006e5e:	f7ff ff7e 	bl	8006d5e <__hexdig_fun>
 8006e62:	1e43      	subs	r3, r0, #1
 8006e64:	b2db      	uxtb	r3, r3
 8006e66:	2b18      	cmp	r3, #24
 8006e68:	d831      	bhi.n	8006ece <__gethex+0x146>
 8006e6a:	f1a0 0210 	sub.w	r2, r0, #16
 8006e6e:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8006e72:	f7ff ff74 	bl	8006d5e <__hexdig_fun>
 8006e76:	1e43      	subs	r3, r0, #1
 8006e78:	b2db      	uxtb	r3, r3
 8006e7a:	2b18      	cmp	r3, #24
 8006e7c:	d922      	bls.n	8006ec4 <__gethex+0x13c>
 8006e7e:	f1b9 0f00 	cmp.w	r9, #0
 8006e82:	d000      	beq.n	8006e86 <__gethex+0xfe>
 8006e84:	4252      	negs	r2, r2
 8006e86:	4414      	add	r4, r2
 8006e88:	f8ca 1000 	str.w	r1, [sl]
 8006e8c:	b30d      	cbz	r5, 8006ed2 <__gethex+0x14a>
 8006e8e:	f1bb 0f00 	cmp.w	fp, #0
 8006e92:	bf0c      	ite	eq
 8006e94:	2706      	moveq	r7, #6
 8006e96:	2700      	movne	r7, #0
 8006e98:	4638      	mov	r0, r7
 8006e9a:	b00b      	add	sp, #44	; 0x2c
 8006e9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ea0:	f10b 0b01 	add.w	fp, fp, #1
 8006ea4:	e78a      	b.n	8006dbc <__gethex+0x34>
 8006ea6:	2500      	movs	r5, #0
 8006ea8:	462c      	mov	r4, r5
 8006eaa:	e7ae      	b.n	8006e0a <__gethex+0x82>
 8006eac:	463e      	mov	r6, r7
 8006eae:	2501      	movs	r5, #1
 8006eb0:	e7c7      	b.n	8006e42 <__gethex+0xba>
 8006eb2:	4604      	mov	r4, r0
 8006eb4:	e7fb      	b.n	8006eae <__gethex+0x126>
 8006eb6:	f04f 0900 	mov.w	r9, #0
 8006eba:	1cb1      	adds	r1, r6, #2
 8006ebc:	e7ce      	b.n	8006e5c <__gethex+0xd4>
 8006ebe:	f04f 0901 	mov.w	r9, #1
 8006ec2:	e7fa      	b.n	8006eba <__gethex+0x132>
 8006ec4:	230a      	movs	r3, #10
 8006ec6:	fb03 0202 	mla	r2, r3, r2, r0
 8006eca:	3a10      	subs	r2, #16
 8006ecc:	e7cf      	b.n	8006e6e <__gethex+0xe6>
 8006ece:	4631      	mov	r1, r6
 8006ed0:	e7da      	b.n	8006e88 <__gethex+0x100>
 8006ed2:	4629      	mov	r1, r5
 8006ed4:	1bf3      	subs	r3, r6, r7
 8006ed6:	3b01      	subs	r3, #1
 8006ed8:	2b07      	cmp	r3, #7
 8006eda:	dc49      	bgt.n	8006f70 <__gethex+0x1e8>
 8006edc:	9802      	ldr	r0, [sp, #8]
 8006ede:	f000 fa72 	bl	80073c6 <_Balloc>
 8006ee2:	f04f 0b00 	mov.w	fp, #0
 8006ee6:	4605      	mov	r5, r0
 8006ee8:	46da      	mov	sl, fp
 8006eea:	9b01      	ldr	r3, [sp, #4]
 8006eec:	f100 0914 	add.w	r9, r0, #20
 8006ef0:	f1c3 0301 	rsb	r3, r3, #1
 8006ef4:	f8cd 9010 	str.w	r9, [sp, #16]
 8006ef8:	9308      	str	r3, [sp, #32]
 8006efa:	42b7      	cmp	r7, r6
 8006efc:	d33b      	bcc.n	8006f76 <__gethex+0x1ee>
 8006efe:	9804      	ldr	r0, [sp, #16]
 8006f00:	f840 ab04 	str.w	sl, [r0], #4
 8006f04:	eba0 0009 	sub.w	r0, r0, r9
 8006f08:	1080      	asrs	r0, r0, #2
 8006f0a:	6128      	str	r0, [r5, #16]
 8006f0c:	0147      	lsls	r7, r0, #5
 8006f0e:	4650      	mov	r0, sl
 8006f10:	f000 fb1d 	bl	800754e <__hi0bits>
 8006f14:	f8d8 6000 	ldr.w	r6, [r8]
 8006f18:	1a3f      	subs	r7, r7, r0
 8006f1a:	42b7      	cmp	r7, r6
 8006f1c:	dd64      	ble.n	8006fe8 <__gethex+0x260>
 8006f1e:	1bbf      	subs	r7, r7, r6
 8006f20:	4639      	mov	r1, r7
 8006f22:	4628      	mov	r0, r5
 8006f24:	f000 fe27 	bl	8007b76 <__any_on>
 8006f28:	4682      	mov	sl, r0
 8006f2a:	b178      	cbz	r0, 8006f4c <__gethex+0x1c4>
 8006f2c:	f04f 0a01 	mov.w	sl, #1
 8006f30:	1e7b      	subs	r3, r7, #1
 8006f32:	1159      	asrs	r1, r3, #5
 8006f34:	f003 021f 	and.w	r2, r3, #31
 8006f38:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8006f3c:	fa0a f202 	lsl.w	r2, sl, r2
 8006f40:	420a      	tst	r2, r1
 8006f42:	d003      	beq.n	8006f4c <__gethex+0x1c4>
 8006f44:	4553      	cmp	r3, sl
 8006f46:	dc46      	bgt.n	8006fd6 <__gethex+0x24e>
 8006f48:	f04f 0a02 	mov.w	sl, #2
 8006f4c:	4639      	mov	r1, r7
 8006f4e:	4628      	mov	r0, r5
 8006f50:	f7ff feca 	bl	8006ce8 <rshift>
 8006f54:	443c      	add	r4, r7
 8006f56:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006f5a:	42a3      	cmp	r3, r4
 8006f5c:	da52      	bge.n	8007004 <__gethex+0x27c>
 8006f5e:	4629      	mov	r1, r5
 8006f60:	9802      	ldr	r0, [sp, #8]
 8006f62:	f000 fa64 	bl	800742e <_Bfree>
 8006f66:	2300      	movs	r3, #0
 8006f68:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006f6a:	27a3      	movs	r7, #163	; 0xa3
 8006f6c:	6013      	str	r3, [r2, #0]
 8006f6e:	e793      	b.n	8006e98 <__gethex+0x110>
 8006f70:	3101      	adds	r1, #1
 8006f72:	105b      	asrs	r3, r3, #1
 8006f74:	e7b0      	b.n	8006ed8 <__gethex+0x150>
 8006f76:	1e73      	subs	r3, r6, #1
 8006f78:	9305      	str	r3, [sp, #20]
 8006f7a:	9a07      	ldr	r2, [sp, #28]
 8006f7c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d018      	beq.n	8006fb6 <__gethex+0x22e>
 8006f84:	f1bb 0f20 	cmp.w	fp, #32
 8006f88:	d107      	bne.n	8006f9a <__gethex+0x212>
 8006f8a:	9b04      	ldr	r3, [sp, #16]
 8006f8c:	f8c3 a000 	str.w	sl, [r3]
 8006f90:	f04f 0a00 	mov.w	sl, #0
 8006f94:	46d3      	mov	fp, sl
 8006f96:	3304      	adds	r3, #4
 8006f98:	9304      	str	r3, [sp, #16]
 8006f9a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8006f9e:	f7ff fede 	bl	8006d5e <__hexdig_fun>
 8006fa2:	f000 000f 	and.w	r0, r0, #15
 8006fa6:	fa00 f00b 	lsl.w	r0, r0, fp
 8006faa:	ea4a 0a00 	orr.w	sl, sl, r0
 8006fae:	f10b 0b04 	add.w	fp, fp, #4
 8006fb2:	9b05      	ldr	r3, [sp, #20]
 8006fb4:	e00d      	b.n	8006fd2 <__gethex+0x24a>
 8006fb6:	9b05      	ldr	r3, [sp, #20]
 8006fb8:	9a08      	ldr	r2, [sp, #32]
 8006fba:	4413      	add	r3, r2
 8006fbc:	42bb      	cmp	r3, r7
 8006fbe:	d3e1      	bcc.n	8006f84 <__gethex+0x1fc>
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	9a01      	ldr	r2, [sp, #4]
 8006fc4:	9903      	ldr	r1, [sp, #12]
 8006fc6:	9309      	str	r3, [sp, #36]	; 0x24
 8006fc8:	f001 f80c 	bl	8007fe4 <strncmp>
 8006fcc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006fce:	2800      	cmp	r0, #0
 8006fd0:	d1d8      	bne.n	8006f84 <__gethex+0x1fc>
 8006fd2:	461e      	mov	r6, r3
 8006fd4:	e791      	b.n	8006efa <__gethex+0x172>
 8006fd6:	1eb9      	subs	r1, r7, #2
 8006fd8:	4628      	mov	r0, r5
 8006fda:	f000 fdcc 	bl	8007b76 <__any_on>
 8006fde:	2800      	cmp	r0, #0
 8006fe0:	d0b2      	beq.n	8006f48 <__gethex+0x1c0>
 8006fe2:	f04f 0a03 	mov.w	sl, #3
 8006fe6:	e7b1      	b.n	8006f4c <__gethex+0x1c4>
 8006fe8:	da09      	bge.n	8006ffe <__gethex+0x276>
 8006fea:	1bf7      	subs	r7, r6, r7
 8006fec:	4629      	mov	r1, r5
 8006fee:	463a      	mov	r2, r7
 8006ff0:	9802      	ldr	r0, [sp, #8]
 8006ff2:	f000 fbe7 	bl	80077c4 <__lshift>
 8006ff6:	4605      	mov	r5, r0
 8006ff8:	1be4      	subs	r4, r4, r7
 8006ffa:	f100 0914 	add.w	r9, r0, #20
 8006ffe:	f04f 0a00 	mov.w	sl, #0
 8007002:	e7a8      	b.n	8006f56 <__gethex+0x1ce>
 8007004:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007008:	42a0      	cmp	r0, r4
 800700a:	dd6b      	ble.n	80070e4 <__gethex+0x35c>
 800700c:	1b04      	subs	r4, r0, r4
 800700e:	42a6      	cmp	r6, r4
 8007010:	dc2e      	bgt.n	8007070 <__gethex+0x2e8>
 8007012:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007016:	2b02      	cmp	r3, #2
 8007018:	d022      	beq.n	8007060 <__gethex+0x2d8>
 800701a:	2b03      	cmp	r3, #3
 800701c:	d024      	beq.n	8007068 <__gethex+0x2e0>
 800701e:	2b01      	cmp	r3, #1
 8007020:	d115      	bne.n	800704e <__gethex+0x2c6>
 8007022:	42a6      	cmp	r6, r4
 8007024:	d113      	bne.n	800704e <__gethex+0x2c6>
 8007026:	2e01      	cmp	r6, #1
 8007028:	dc0b      	bgt.n	8007042 <__gethex+0x2ba>
 800702a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800702e:	9a06      	ldr	r2, [sp, #24]
 8007030:	2762      	movs	r7, #98	; 0x62
 8007032:	6013      	str	r3, [r2, #0]
 8007034:	2301      	movs	r3, #1
 8007036:	612b      	str	r3, [r5, #16]
 8007038:	f8c9 3000 	str.w	r3, [r9]
 800703c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800703e:	601d      	str	r5, [r3, #0]
 8007040:	e72a      	b.n	8006e98 <__gethex+0x110>
 8007042:	1e71      	subs	r1, r6, #1
 8007044:	4628      	mov	r0, r5
 8007046:	f000 fd96 	bl	8007b76 <__any_on>
 800704a:	2800      	cmp	r0, #0
 800704c:	d1ed      	bne.n	800702a <__gethex+0x2a2>
 800704e:	4629      	mov	r1, r5
 8007050:	9802      	ldr	r0, [sp, #8]
 8007052:	f000 f9ec 	bl	800742e <_Bfree>
 8007056:	2300      	movs	r3, #0
 8007058:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800705a:	2750      	movs	r7, #80	; 0x50
 800705c:	6013      	str	r3, [r2, #0]
 800705e:	e71b      	b.n	8006e98 <__gethex+0x110>
 8007060:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007062:	2b00      	cmp	r3, #0
 8007064:	d0e1      	beq.n	800702a <__gethex+0x2a2>
 8007066:	e7f2      	b.n	800704e <__gethex+0x2c6>
 8007068:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800706a:	2b00      	cmp	r3, #0
 800706c:	d1dd      	bne.n	800702a <__gethex+0x2a2>
 800706e:	e7ee      	b.n	800704e <__gethex+0x2c6>
 8007070:	1e67      	subs	r7, r4, #1
 8007072:	f1ba 0f00 	cmp.w	sl, #0
 8007076:	d132      	bne.n	80070de <__gethex+0x356>
 8007078:	b127      	cbz	r7, 8007084 <__gethex+0x2fc>
 800707a:	4639      	mov	r1, r7
 800707c:	4628      	mov	r0, r5
 800707e:	f000 fd7a 	bl	8007b76 <__any_on>
 8007082:	4682      	mov	sl, r0
 8007084:	2301      	movs	r3, #1
 8007086:	117a      	asrs	r2, r7, #5
 8007088:	f007 071f 	and.w	r7, r7, #31
 800708c:	fa03 f707 	lsl.w	r7, r3, r7
 8007090:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8007094:	4621      	mov	r1, r4
 8007096:	421f      	tst	r7, r3
 8007098:	f04f 0702 	mov.w	r7, #2
 800709c:	4628      	mov	r0, r5
 800709e:	bf18      	it	ne
 80070a0:	f04a 0a02 	orrne.w	sl, sl, #2
 80070a4:	1b36      	subs	r6, r6, r4
 80070a6:	f7ff fe1f 	bl	8006ce8 <rshift>
 80070aa:	f8d8 4004 	ldr.w	r4, [r8, #4]
 80070ae:	f1ba 0f00 	cmp.w	sl, #0
 80070b2:	d048      	beq.n	8007146 <__gethex+0x3be>
 80070b4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80070b8:	2b02      	cmp	r3, #2
 80070ba:	d015      	beq.n	80070e8 <__gethex+0x360>
 80070bc:	2b03      	cmp	r3, #3
 80070be:	d017      	beq.n	80070f0 <__gethex+0x368>
 80070c0:	2b01      	cmp	r3, #1
 80070c2:	d109      	bne.n	80070d8 <__gethex+0x350>
 80070c4:	f01a 0f02 	tst.w	sl, #2
 80070c8:	d006      	beq.n	80070d8 <__gethex+0x350>
 80070ca:	f8d9 3000 	ldr.w	r3, [r9]
 80070ce:	ea4a 0a03 	orr.w	sl, sl, r3
 80070d2:	f01a 0f01 	tst.w	sl, #1
 80070d6:	d10e      	bne.n	80070f6 <__gethex+0x36e>
 80070d8:	f047 0710 	orr.w	r7, r7, #16
 80070dc:	e033      	b.n	8007146 <__gethex+0x3be>
 80070de:	f04f 0a01 	mov.w	sl, #1
 80070e2:	e7cf      	b.n	8007084 <__gethex+0x2fc>
 80070e4:	2701      	movs	r7, #1
 80070e6:	e7e2      	b.n	80070ae <__gethex+0x326>
 80070e8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80070ea:	f1c3 0301 	rsb	r3, r3, #1
 80070ee:	9315      	str	r3, [sp, #84]	; 0x54
 80070f0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d0f0      	beq.n	80070d8 <__gethex+0x350>
 80070f6:	f04f 0c00 	mov.w	ip, #0
 80070fa:	f8d5 9010 	ldr.w	r9, [r5, #16]
 80070fe:	f105 0314 	add.w	r3, r5, #20
 8007102:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8007106:	eb03 010a 	add.w	r1, r3, sl
 800710a:	4618      	mov	r0, r3
 800710c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007110:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007114:	d01c      	beq.n	8007150 <__gethex+0x3c8>
 8007116:	3201      	adds	r2, #1
 8007118:	6002      	str	r2, [r0, #0]
 800711a:	2f02      	cmp	r7, #2
 800711c:	f105 0314 	add.w	r3, r5, #20
 8007120:	d138      	bne.n	8007194 <__gethex+0x40c>
 8007122:	f8d8 2000 	ldr.w	r2, [r8]
 8007126:	3a01      	subs	r2, #1
 8007128:	42b2      	cmp	r2, r6
 800712a:	d10a      	bne.n	8007142 <__gethex+0x3ba>
 800712c:	2201      	movs	r2, #1
 800712e:	1171      	asrs	r1, r6, #5
 8007130:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007134:	f006 061f 	and.w	r6, r6, #31
 8007138:	fa02 f606 	lsl.w	r6, r2, r6
 800713c:	421e      	tst	r6, r3
 800713e:	bf18      	it	ne
 8007140:	4617      	movne	r7, r2
 8007142:	f047 0720 	orr.w	r7, r7, #32
 8007146:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007148:	601d      	str	r5, [r3, #0]
 800714a:	9b06      	ldr	r3, [sp, #24]
 800714c:	601c      	str	r4, [r3, #0]
 800714e:	e6a3      	b.n	8006e98 <__gethex+0x110>
 8007150:	4299      	cmp	r1, r3
 8007152:	f843 cc04 	str.w	ip, [r3, #-4]
 8007156:	d8d8      	bhi.n	800710a <__gethex+0x382>
 8007158:	68ab      	ldr	r3, [r5, #8]
 800715a:	4599      	cmp	r9, r3
 800715c:	db12      	blt.n	8007184 <__gethex+0x3fc>
 800715e:	6869      	ldr	r1, [r5, #4]
 8007160:	9802      	ldr	r0, [sp, #8]
 8007162:	3101      	adds	r1, #1
 8007164:	f000 f92f 	bl	80073c6 <_Balloc>
 8007168:	4683      	mov	fp, r0
 800716a:	692a      	ldr	r2, [r5, #16]
 800716c:	f105 010c 	add.w	r1, r5, #12
 8007170:	3202      	adds	r2, #2
 8007172:	0092      	lsls	r2, r2, #2
 8007174:	300c      	adds	r0, #12
 8007176:	f000 f91b 	bl	80073b0 <memcpy>
 800717a:	4629      	mov	r1, r5
 800717c:	9802      	ldr	r0, [sp, #8]
 800717e:	f000 f956 	bl	800742e <_Bfree>
 8007182:	465d      	mov	r5, fp
 8007184:	692b      	ldr	r3, [r5, #16]
 8007186:	1c5a      	adds	r2, r3, #1
 8007188:	612a      	str	r2, [r5, #16]
 800718a:	2201      	movs	r2, #1
 800718c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8007190:	615a      	str	r2, [r3, #20]
 8007192:	e7c2      	b.n	800711a <__gethex+0x392>
 8007194:	692a      	ldr	r2, [r5, #16]
 8007196:	454a      	cmp	r2, r9
 8007198:	dd0b      	ble.n	80071b2 <__gethex+0x42a>
 800719a:	2101      	movs	r1, #1
 800719c:	4628      	mov	r0, r5
 800719e:	f7ff fda3 	bl	8006ce8 <rshift>
 80071a2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80071a6:	3401      	adds	r4, #1
 80071a8:	42a3      	cmp	r3, r4
 80071aa:	f6ff aed8 	blt.w	8006f5e <__gethex+0x1d6>
 80071ae:	2701      	movs	r7, #1
 80071b0:	e7c7      	b.n	8007142 <__gethex+0x3ba>
 80071b2:	f016 061f 	ands.w	r6, r6, #31
 80071b6:	d0fa      	beq.n	80071ae <__gethex+0x426>
 80071b8:	449a      	add	sl, r3
 80071ba:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80071be:	f000 f9c6 	bl	800754e <__hi0bits>
 80071c2:	f1c6 0620 	rsb	r6, r6, #32
 80071c6:	42b0      	cmp	r0, r6
 80071c8:	dbe7      	blt.n	800719a <__gethex+0x412>
 80071ca:	e7f0      	b.n	80071ae <__gethex+0x426>

080071cc <L_shift>:
 80071cc:	f1c2 0208 	rsb	r2, r2, #8
 80071d0:	0092      	lsls	r2, r2, #2
 80071d2:	b570      	push	{r4, r5, r6, lr}
 80071d4:	f1c2 0620 	rsb	r6, r2, #32
 80071d8:	6843      	ldr	r3, [r0, #4]
 80071da:	6804      	ldr	r4, [r0, #0]
 80071dc:	fa03 f506 	lsl.w	r5, r3, r6
 80071e0:	432c      	orrs	r4, r5
 80071e2:	40d3      	lsrs	r3, r2
 80071e4:	6004      	str	r4, [r0, #0]
 80071e6:	f840 3f04 	str.w	r3, [r0, #4]!
 80071ea:	4288      	cmp	r0, r1
 80071ec:	d3f4      	bcc.n	80071d8 <L_shift+0xc>
 80071ee:	bd70      	pop	{r4, r5, r6, pc}

080071f0 <__match>:
 80071f0:	b530      	push	{r4, r5, lr}
 80071f2:	6803      	ldr	r3, [r0, #0]
 80071f4:	3301      	adds	r3, #1
 80071f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80071fa:	b914      	cbnz	r4, 8007202 <__match+0x12>
 80071fc:	6003      	str	r3, [r0, #0]
 80071fe:	2001      	movs	r0, #1
 8007200:	bd30      	pop	{r4, r5, pc}
 8007202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007206:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800720a:	2d19      	cmp	r5, #25
 800720c:	bf98      	it	ls
 800720e:	3220      	addls	r2, #32
 8007210:	42a2      	cmp	r2, r4
 8007212:	d0f0      	beq.n	80071f6 <__match+0x6>
 8007214:	2000      	movs	r0, #0
 8007216:	e7f3      	b.n	8007200 <__match+0x10>

08007218 <__hexnan>:
 8007218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800721c:	2500      	movs	r5, #0
 800721e:	680b      	ldr	r3, [r1, #0]
 8007220:	4682      	mov	sl, r0
 8007222:	115f      	asrs	r7, r3, #5
 8007224:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8007228:	f013 031f 	ands.w	r3, r3, #31
 800722c:	bf18      	it	ne
 800722e:	3704      	addne	r7, #4
 8007230:	1f3e      	subs	r6, r7, #4
 8007232:	4690      	mov	r8, r2
 8007234:	46b1      	mov	r9, r6
 8007236:	4634      	mov	r4, r6
 8007238:	46ab      	mov	fp, r5
 800723a:	b087      	sub	sp, #28
 800723c:	6801      	ldr	r1, [r0, #0]
 800723e:	9301      	str	r3, [sp, #4]
 8007240:	f847 5c04 	str.w	r5, [r7, #-4]
 8007244:	9502      	str	r5, [sp, #8]
 8007246:	784a      	ldrb	r2, [r1, #1]
 8007248:	1c4b      	adds	r3, r1, #1
 800724a:	9303      	str	r3, [sp, #12]
 800724c:	b342      	cbz	r2, 80072a0 <__hexnan+0x88>
 800724e:	4610      	mov	r0, r2
 8007250:	9105      	str	r1, [sp, #20]
 8007252:	9204      	str	r2, [sp, #16]
 8007254:	f7ff fd83 	bl	8006d5e <__hexdig_fun>
 8007258:	2800      	cmp	r0, #0
 800725a:	d143      	bne.n	80072e4 <__hexnan+0xcc>
 800725c:	9a04      	ldr	r2, [sp, #16]
 800725e:	9905      	ldr	r1, [sp, #20]
 8007260:	2a20      	cmp	r2, #32
 8007262:	d818      	bhi.n	8007296 <__hexnan+0x7e>
 8007264:	9b02      	ldr	r3, [sp, #8]
 8007266:	459b      	cmp	fp, r3
 8007268:	dd13      	ble.n	8007292 <__hexnan+0x7a>
 800726a:	454c      	cmp	r4, r9
 800726c:	d206      	bcs.n	800727c <__hexnan+0x64>
 800726e:	2d07      	cmp	r5, #7
 8007270:	dc04      	bgt.n	800727c <__hexnan+0x64>
 8007272:	462a      	mov	r2, r5
 8007274:	4649      	mov	r1, r9
 8007276:	4620      	mov	r0, r4
 8007278:	f7ff ffa8 	bl	80071cc <L_shift>
 800727c:	4544      	cmp	r4, r8
 800727e:	d944      	bls.n	800730a <__hexnan+0xf2>
 8007280:	2300      	movs	r3, #0
 8007282:	f1a4 0904 	sub.w	r9, r4, #4
 8007286:	f844 3c04 	str.w	r3, [r4, #-4]
 800728a:	461d      	mov	r5, r3
 800728c:	464c      	mov	r4, r9
 800728e:	f8cd b008 	str.w	fp, [sp, #8]
 8007292:	9903      	ldr	r1, [sp, #12]
 8007294:	e7d7      	b.n	8007246 <__hexnan+0x2e>
 8007296:	2a29      	cmp	r2, #41	; 0x29
 8007298:	d14a      	bne.n	8007330 <__hexnan+0x118>
 800729a:	3102      	adds	r1, #2
 800729c:	f8ca 1000 	str.w	r1, [sl]
 80072a0:	f1bb 0f00 	cmp.w	fp, #0
 80072a4:	d044      	beq.n	8007330 <__hexnan+0x118>
 80072a6:	454c      	cmp	r4, r9
 80072a8:	d206      	bcs.n	80072b8 <__hexnan+0xa0>
 80072aa:	2d07      	cmp	r5, #7
 80072ac:	dc04      	bgt.n	80072b8 <__hexnan+0xa0>
 80072ae:	462a      	mov	r2, r5
 80072b0:	4649      	mov	r1, r9
 80072b2:	4620      	mov	r0, r4
 80072b4:	f7ff ff8a 	bl	80071cc <L_shift>
 80072b8:	4544      	cmp	r4, r8
 80072ba:	d928      	bls.n	800730e <__hexnan+0xf6>
 80072bc:	4643      	mov	r3, r8
 80072be:	f854 2b04 	ldr.w	r2, [r4], #4
 80072c2:	42a6      	cmp	r6, r4
 80072c4:	f843 2b04 	str.w	r2, [r3], #4
 80072c8:	d2f9      	bcs.n	80072be <__hexnan+0xa6>
 80072ca:	2200      	movs	r2, #0
 80072cc:	f843 2b04 	str.w	r2, [r3], #4
 80072d0:	429e      	cmp	r6, r3
 80072d2:	d2fb      	bcs.n	80072cc <__hexnan+0xb4>
 80072d4:	6833      	ldr	r3, [r6, #0]
 80072d6:	b91b      	cbnz	r3, 80072e0 <__hexnan+0xc8>
 80072d8:	4546      	cmp	r6, r8
 80072da:	d127      	bne.n	800732c <__hexnan+0x114>
 80072dc:	2301      	movs	r3, #1
 80072de:	6033      	str	r3, [r6, #0]
 80072e0:	2005      	movs	r0, #5
 80072e2:	e026      	b.n	8007332 <__hexnan+0x11a>
 80072e4:	3501      	adds	r5, #1
 80072e6:	2d08      	cmp	r5, #8
 80072e8:	f10b 0b01 	add.w	fp, fp, #1
 80072ec:	dd06      	ble.n	80072fc <__hexnan+0xe4>
 80072ee:	4544      	cmp	r4, r8
 80072f0:	d9cf      	bls.n	8007292 <__hexnan+0x7a>
 80072f2:	2300      	movs	r3, #0
 80072f4:	2501      	movs	r5, #1
 80072f6:	f844 3c04 	str.w	r3, [r4, #-4]
 80072fa:	3c04      	subs	r4, #4
 80072fc:	6822      	ldr	r2, [r4, #0]
 80072fe:	f000 000f 	and.w	r0, r0, #15
 8007302:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8007306:	6020      	str	r0, [r4, #0]
 8007308:	e7c3      	b.n	8007292 <__hexnan+0x7a>
 800730a:	2508      	movs	r5, #8
 800730c:	e7c1      	b.n	8007292 <__hexnan+0x7a>
 800730e:	9b01      	ldr	r3, [sp, #4]
 8007310:	2b00      	cmp	r3, #0
 8007312:	d0df      	beq.n	80072d4 <__hexnan+0xbc>
 8007314:	f04f 32ff 	mov.w	r2, #4294967295
 8007318:	f1c3 0320 	rsb	r3, r3, #32
 800731c:	fa22 f303 	lsr.w	r3, r2, r3
 8007320:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8007324:	401a      	ands	r2, r3
 8007326:	f847 2c04 	str.w	r2, [r7, #-4]
 800732a:	e7d3      	b.n	80072d4 <__hexnan+0xbc>
 800732c:	3e04      	subs	r6, #4
 800732e:	e7d1      	b.n	80072d4 <__hexnan+0xbc>
 8007330:	2004      	movs	r0, #4
 8007332:	b007      	add	sp, #28
 8007334:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007338 <__locale_ctype_ptr_l>:
 8007338:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800733c:	4770      	bx	lr

0800733e <__localeconv_l>:
 800733e:	30f0      	adds	r0, #240	; 0xf0
 8007340:	4770      	bx	lr
	...

08007344 <_localeconv_r>:
 8007344:	4b04      	ldr	r3, [pc, #16]	; (8007358 <_localeconv_r+0x14>)
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	6a18      	ldr	r0, [r3, #32]
 800734a:	4b04      	ldr	r3, [pc, #16]	; (800735c <_localeconv_r+0x18>)
 800734c:	2800      	cmp	r0, #0
 800734e:	bf08      	it	eq
 8007350:	4618      	moveq	r0, r3
 8007352:	30f0      	adds	r0, #240	; 0xf0
 8007354:	4770      	bx	lr
 8007356:	bf00      	nop
 8007358:	20000018 	.word	0x20000018
 800735c:	2000007c 	.word	0x2000007c

08007360 <malloc>:
 8007360:	4b02      	ldr	r3, [pc, #8]	; (800736c <malloc+0xc>)
 8007362:	4601      	mov	r1, r0
 8007364:	6818      	ldr	r0, [r3, #0]
 8007366:	f000 bc81 	b.w	8007c6c <_malloc_r>
 800736a:	bf00      	nop
 800736c:	20000018 	.word	0x20000018

08007370 <__ascii_mbtowc>:
 8007370:	b082      	sub	sp, #8
 8007372:	b901      	cbnz	r1, 8007376 <__ascii_mbtowc+0x6>
 8007374:	a901      	add	r1, sp, #4
 8007376:	b142      	cbz	r2, 800738a <__ascii_mbtowc+0x1a>
 8007378:	b14b      	cbz	r3, 800738e <__ascii_mbtowc+0x1e>
 800737a:	7813      	ldrb	r3, [r2, #0]
 800737c:	600b      	str	r3, [r1, #0]
 800737e:	7812      	ldrb	r2, [r2, #0]
 8007380:	1c10      	adds	r0, r2, #0
 8007382:	bf18      	it	ne
 8007384:	2001      	movne	r0, #1
 8007386:	b002      	add	sp, #8
 8007388:	4770      	bx	lr
 800738a:	4610      	mov	r0, r2
 800738c:	e7fb      	b.n	8007386 <__ascii_mbtowc+0x16>
 800738e:	f06f 0001 	mvn.w	r0, #1
 8007392:	e7f8      	b.n	8007386 <__ascii_mbtowc+0x16>

08007394 <memchr>:
 8007394:	b510      	push	{r4, lr}
 8007396:	b2c9      	uxtb	r1, r1
 8007398:	4402      	add	r2, r0
 800739a:	4290      	cmp	r0, r2
 800739c:	4603      	mov	r3, r0
 800739e:	d101      	bne.n	80073a4 <memchr+0x10>
 80073a0:	2300      	movs	r3, #0
 80073a2:	e003      	b.n	80073ac <memchr+0x18>
 80073a4:	781c      	ldrb	r4, [r3, #0]
 80073a6:	3001      	adds	r0, #1
 80073a8:	428c      	cmp	r4, r1
 80073aa:	d1f6      	bne.n	800739a <memchr+0x6>
 80073ac:	4618      	mov	r0, r3
 80073ae:	bd10      	pop	{r4, pc}

080073b0 <memcpy>:
 80073b0:	b510      	push	{r4, lr}
 80073b2:	1e43      	subs	r3, r0, #1
 80073b4:	440a      	add	r2, r1
 80073b6:	4291      	cmp	r1, r2
 80073b8:	d100      	bne.n	80073bc <memcpy+0xc>
 80073ba:	bd10      	pop	{r4, pc}
 80073bc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80073c0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80073c4:	e7f7      	b.n	80073b6 <memcpy+0x6>

080073c6 <_Balloc>:
 80073c6:	b570      	push	{r4, r5, r6, lr}
 80073c8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80073ca:	4604      	mov	r4, r0
 80073cc:	460e      	mov	r6, r1
 80073ce:	b93d      	cbnz	r5, 80073e0 <_Balloc+0x1a>
 80073d0:	2010      	movs	r0, #16
 80073d2:	f7ff ffc5 	bl	8007360 <malloc>
 80073d6:	6260      	str	r0, [r4, #36]	; 0x24
 80073d8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80073dc:	6005      	str	r5, [r0, #0]
 80073de:	60c5      	str	r5, [r0, #12]
 80073e0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80073e2:	68eb      	ldr	r3, [r5, #12]
 80073e4:	b183      	cbz	r3, 8007408 <_Balloc+0x42>
 80073e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80073e8:	68db      	ldr	r3, [r3, #12]
 80073ea:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80073ee:	b9b8      	cbnz	r0, 8007420 <_Balloc+0x5a>
 80073f0:	2101      	movs	r1, #1
 80073f2:	fa01 f506 	lsl.w	r5, r1, r6
 80073f6:	1d6a      	adds	r2, r5, #5
 80073f8:	0092      	lsls	r2, r2, #2
 80073fa:	4620      	mov	r0, r4
 80073fc:	f000 fbdc 	bl	8007bb8 <_calloc_r>
 8007400:	b160      	cbz	r0, 800741c <_Balloc+0x56>
 8007402:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8007406:	e00e      	b.n	8007426 <_Balloc+0x60>
 8007408:	2221      	movs	r2, #33	; 0x21
 800740a:	2104      	movs	r1, #4
 800740c:	4620      	mov	r0, r4
 800740e:	f000 fbd3 	bl	8007bb8 <_calloc_r>
 8007412:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007414:	60e8      	str	r0, [r5, #12]
 8007416:	68db      	ldr	r3, [r3, #12]
 8007418:	2b00      	cmp	r3, #0
 800741a:	d1e4      	bne.n	80073e6 <_Balloc+0x20>
 800741c:	2000      	movs	r0, #0
 800741e:	bd70      	pop	{r4, r5, r6, pc}
 8007420:	6802      	ldr	r2, [r0, #0]
 8007422:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8007426:	2300      	movs	r3, #0
 8007428:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800742c:	e7f7      	b.n	800741e <_Balloc+0x58>

0800742e <_Bfree>:
 800742e:	b570      	push	{r4, r5, r6, lr}
 8007430:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007432:	4606      	mov	r6, r0
 8007434:	460d      	mov	r5, r1
 8007436:	b93c      	cbnz	r4, 8007448 <_Bfree+0x1a>
 8007438:	2010      	movs	r0, #16
 800743a:	f7ff ff91 	bl	8007360 <malloc>
 800743e:	6270      	str	r0, [r6, #36]	; 0x24
 8007440:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007444:	6004      	str	r4, [r0, #0]
 8007446:	60c4      	str	r4, [r0, #12]
 8007448:	b13d      	cbz	r5, 800745a <_Bfree+0x2c>
 800744a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800744c:	686a      	ldr	r2, [r5, #4]
 800744e:	68db      	ldr	r3, [r3, #12]
 8007450:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007454:	6029      	str	r1, [r5, #0]
 8007456:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800745a:	bd70      	pop	{r4, r5, r6, pc}

0800745c <__multadd>:
 800745c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007460:	461f      	mov	r7, r3
 8007462:	4606      	mov	r6, r0
 8007464:	460c      	mov	r4, r1
 8007466:	2300      	movs	r3, #0
 8007468:	690d      	ldr	r5, [r1, #16]
 800746a:	f101 0c14 	add.w	ip, r1, #20
 800746e:	f8dc 0000 	ldr.w	r0, [ip]
 8007472:	3301      	adds	r3, #1
 8007474:	b281      	uxth	r1, r0
 8007476:	fb02 7101 	mla	r1, r2, r1, r7
 800747a:	0c00      	lsrs	r0, r0, #16
 800747c:	0c0f      	lsrs	r7, r1, #16
 800747e:	fb02 7000 	mla	r0, r2, r0, r7
 8007482:	b289      	uxth	r1, r1
 8007484:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8007488:	429d      	cmp	r5, r3
 800748a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800748e:	f84c 1b04 	str.w	r1, [ip], #4
 8007492:	dcec      	bgt.n	800746e <__multadd+0x12>
 8007494:	b1d7      	cbz	r7, 80074cc <__multadd+0x70>
 8007496:	68a3      	ldr	r3, [r4, #8]
 8007498:	42ab      	cmp	r3, r5
 800749a:	dc12      	bgt.n	80074c2 <__multadd+0x66>
 800749c:	6861      	ldr	r1, [r4, #4]
 800749e:	4630      	mov	r0, r6
 80074a0:	3101      	adds	r1, #1
 80074a2:	f7ff ff90 	bl	80073c6 <_Balloc>
 80074a6:	4680      	mov	r8, r0
 80074a8:	6922      	ldr	r2, [r4, #16]
 80074aa:	f104 010c 	add.w	r1, r4, #12
 80074ae:	3202      	adds	r2, #2
 80074b0:	0092      	lsls	r2, r2, #2
 80074b2:	300c      	adds	r0, #12
 80074b4:	f7ff ff7c 	bl	80073b0 <memcpy>
 80074b8:	4621      	mov	r1, r4
 80074ba:	4630      	mov	r0, r6
 80074bc:	f7ff ffb7 	bl	800742e <_Bfree>
 80074c0:	4644      	mov	r4, r8
 80074c2:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80074c6:	3501      	adds	r5, #1
 80074c8:	615f      	str	r7, [r3, #20]
 80074ca:	6125      	str	r5, [r4, #16]
 80074cc:	4620      	mov	r0, r4
 80074ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080074d2 <__s2b>:
 80074d2:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80074d6:	4615      	mov	r5, r2
 80074d8:	2209      	movs	r2, #9
 80074da:	461f      	mov	r7, r3
 80074dc:	3308      	adds	r3, #8
 80074de:	460c      	mov	r4, r1
 80074e0:	fb93 f3f2 	sdiv	r3, r3, r2
 80074e4:	4606      	mov	r6, r0
 80074e6:	2201      	movs	r2, #1
 80074e8:	2100      	movs	r1, #0
 80074ea:	429a      	cmp	r2, r3
 80074ec:	db20      	blt.n	8007530 <__s2b+0x5e>
 80074ee:	4630      	mov	r0, r6
 80074f0:	f7ff ff69 	bl	80073c6 <_Balloc>
 80074f4:	9b08      	ldr	r3, [sp, #32]
 80074f6:	2d09      	cmp	r5, #9
 80074f8:	6143      	str	r3, [r0, #20]
 80074fa:	f04f 0301 	mov.w	r3, #1
 80074fe:	6103      	str	r3, [r0, #16]
 8007500:	dd19      	ble.n	8007536 <__s2b+0x64>
 8007502:	f104 0809 	add.w	r8, r4, #9
 8007506:	46c1      	mov	r9, r8
 8007508:	442c      	add	r4, r5
 800750a:	f819 3b01 	ldrb.w	r3, [r9], #1
 800750e:	4601      	mov	r1, r0
 8007510:	3b30      	subs	r3, #48	; 0x30
 8007512:	220a      	movs	r2, #10
 8007514:	4630      	mov	r0, r6
 8007516:	f7ff ffa1 	bl	800745c <__multadd>
 800751a:	45a1      	cmp	r9, r4
 800751c:	d1f5      	bne.n	800750a <__s2b+0x38>
 800751e:	eb08 0405 	add.w	r4, r8, r5
 8007522:	3c08      	subs	r4, #8
 8007524:	1b2d      	subs	r5, r5, r4
 8007526:	1963      	adds	r3, r4, r5
 8007528:	42bb      	cmp	r3, r7
 800752a:	db07      	blt.n	800753c <__s2b+0x6a>
 800752c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007530:	0052      	lsls	r2, r2, #1
 8007532:	3101      	adds	r1, #1
 8007534:	e7d9      	b.n	80074ea <__s2b+0x18>
 8007536:	340a      	adds	r4, #10
 8007538:	2509      	movs	r5, #9
 800753a:	e7f3      	b.n	8007524 <__s2b+0x52>
 800753c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007540:	4601      	mov	r1, r0
 8007542:	3b30      	subs	r3, #48	; 0x30
 8007544:	220a      	movs	r2, #10
 8007546:	4630      	mov	r0, r6
 8007548:	f7ff ff88 	bl	800745c <__multadd>
 800754c:	e7eb      	b.n	8007526 <__s2b+0x54>

0800754e <__hi0bits>:
 800754e:	0c02      	lsrs	r2, r0, #16
 8007550:	0412      	lsls	r2, r2, #16
 8007552:	4603      	mov	r3, r0
 8007554:	b9b2      	cbnz	r2, 8007584 <__hi0bits+0x36>
 8007556:	0403      	lsls	r3, r0, #16
 8007558:	2010      	movs	r0, #16
 800755a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800755e:	bf04      	itt	eq
 8007560:	021b      	lsleq	r3, r3, #8
 8007562:	3008      	addeq	r0, #8
 8007564:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007568:	bf04      	itt	eq
 800756a:	011b      	lsleq	r3, r3, #4
 800756c:	3004      	addeq	r0, #4
 800756e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007572:	bf04      	itt	eq
 8007574:	009b      	lsleq	r3, r3, #2
 8007576:	3002      	addeq	r0, #2
 8007578:	2b00      	cmp	r3, #0
 800757a:	db06      	blt.n	800758a <__hi0bits+0x3c>
 800757c:	005b      	lsls	r3, r3, #1
 800757e:	d503      	bpl.n	8007588 <__hi0bits+0x3a>
 8007580:	3001      	adds	r0, #1
 8007582:	4770      	bx	lr
 8007584:	2000      	movs	r0, #0
 8007586:	e7e8      	b.n	800755a <__hi0bits+0xc>
 8007588:	2020      	movs	r0, #32
 800758a:	4770      	bx	lr

0800758c <__lo0bits>:
 800758c:	6803      	ldr	r3, [r0, #0]
 800758e:	4601      	mov	r1, r0
 8007590:	f013 0207 	ands.w	r2, r3, #7
 8007594:	d00b      	beq.n	80075ae <__lo0bits+0x22>
 8007596:	07da      	lsls	r2, r3, #31
 8007598:	d423      	bmi.n	80075e2 <__lo0bits+0x56>
 800759a:	0798      	lsls	r0, r3, #30
 800759c:	bf49      	itett	mi
 800759e:	085b      	lsrmi	r3, r3, #1
 80075a0:	089b      	lsrpl	r3, r3, #2
 80075a2:	2001      	movmi	r0, #1
 80075a4:	600b      	strmi	r3, [r1, #0]
 80075a6:	bf5c      	itt	pl
 80075a8:	600b      	strpl	r3, [r1, #0]
 80075aa:	2002      	movpl	r0, #2
 80075ac:	4770      	bx	lr
 80075ae:	b298      	uxth	r0, r3
 80075b0:	b9a8      	cbnz	r0, 80075de <__lo0bits+0x52>
 80075b2:	2010      	movs	r0, #16
 80075b4:	0c1b      	lsrs	r3, r3, #16
 80075b6:	f013 0fff 	tst.w	r3, #255	; 0xff
 80075ba:	bf04      	itt	eq
 80075bc:	0a1b      	lsreq	r3, r3, #8
 80075be:	3008      	addeq	r0, #8
 80075c0:	071a      	lsls	r2, r3, #28
 80075c2:	bf04      	itt	eq
 80075c4:	091b      	lsreq	r3, r3, #4
 80075c6:	3004      	addeq	r0, #4
 80075c8:	079a      	lsls	r2, r3, #30
 80075ca:	bf04      	itt	eq
 80075cc:	089b      	lsreq	r3, r3, #2
 80075ce:	3002      	addeq	r0, #2
 80075d0:	07da      	lsls	r2, r3, #31
 80075d2:	d402      	bmi.n	80075da <__lo0bits+0x4e>
 80075d4:	085b      	lsrs	r3, r3, #1
 80075d6:	d006      	beq.n	80075e6 <__lo0bits+0x5a>
 80075d8:	3001      	adds	r0, #1
 80075da:	600b      	str	r3, [r1, #0]
 80075dc:	4770      	bx	lr
 80075de:	4610      	mov	r0, r2
 80075e0:	e7e9      	b.n	80075b6 <__lo0bits+0x2a>
 80075e2:	2000      	movs	r0, #0
 80075e4:	4770      	bx	lr
 80075e6:	2020      	movs	r0, #32
 80075e8:	4770      	bx	lr

080075ea <__i2b>:
 80075ea:	b510      	push	{r4, lr}
 80075ec:	460c      	mov	r4, r1
 80075ee:	2101      	movs	r1, #1
 80075f0:	f7ff fee9 	bl	80073c6 <_Balloc>
 80075f4:	2201      	movs	r2, #1
 80075f6:	6144      	str	r4, [r0, #20]
 80075f8:	6102      	str	r2, [r0, #16]
 80075fa:	bd10      	pop	{r4, pc}

080075fc <__multiply>:
 80075fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007600:	4614      	mov	r4, r2
 8007602:	690a      	ldr	r2, [r1, #16]
 8007604:	6923      	ldr	r3, [r4, #16]
 8007606:	4688      	mov	r8, r1
 8007608:	429a      	cmp	r2, r3
 800760a:	bfbe      	ittt	lt
 800760c:	460b      	movlt	r3, r1
 800760e:	46a0      	movlt	r8, r4
 8007610:	461c      	movlt	r4, r3
 8007612:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007616:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800761a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800761e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007622:	eb07 0609 	add.w	r6, r7, r9
 8007626:	42b3      	cmp	r3, r6
 8007628:	bfb8      	it	lt
 800762a:	3101      	addlt	r1, #1
 800762c:	f7ff fecb 	bl	80073c6 <_Balloc>
 8007630:	f100 0514 	add.w	r5, r0, #20
 8007634:	462b      	mov	r3, r5
 8007636:	2200      	movs	r2, #0
 8007638:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800763c:	4573      	cmp	r3, lr
 800763e:	d316      	bcc.n	800766e <__multiply+0x72>
 8007640:	f104 0214 	add.w	r2, r4, #20
 8007644:	f108 0114 	add.w	r1, r8, #20
 8007648:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800764c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8007650:	9300      	str	r3, [sp, #0]
 8007652:	9b00      	ldr	r3, [sp, #0]
 8007654:	9201      	str	r2, [sp, #4]
 8007656:	4293      	cmp	r3, r2
 8007658:	d80c      	bhi.n	8007674 <__multiply+0x78>
 800765a:	2e00      	cmp	r6, #0
 800765c:	dd03      	ble.n	8007666 <__multiply+0x6a>
 800765e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007662:	2b00      	cmp	r3, #0
 8007664:	d05d      	beq.n	8007722 <__multiply+0x126>
 8007666:	6106      	str	r6, [r0, #16]
 8007668:	b003      	add	sp, #12
 800766a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800766e:	f843 2b04 	str.w	r2, [r3], #4
 8007672:	e7e3      	b.n	800763c <__multiply+0x40>
 8007674:	f8b2 b000 	ldrh.w	fp, [r2]
 8007678:	f1bb 0f00 	cmp.w	fp, #0
 800767c:	d023      	beq.n	80076c6 <__multiply+0xca>
 800767e:	4689      	mov	r9, r1
 8007680:	46ac      	mov	ip, r5
 8007682:	f04f 0800 	mov.w	r8, #0
 8007686:	f859 4b04 	ldr.w	r4, [r9], #4
 800768a:	f8dc a000 	ldr.w	sl, [ip]
 800768e:	b2a3      	uxth	r3, r4
 8007690:	fa1f fa8a 	uxth.w	sl, sl
 8007694:	fb0b a303 	mla	r3, fp, r3, sl
 8007698:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800769c:	f8dc 4000 	ldr.w	r4, [ip]
 80076a0:	4443      	add	r3, r8
 80076a2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80076a6:	fb0b 840a 	mla	r4, fp, sl, r8
 80076aa:	46e2      	mov	sl, ip
 80076ac:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80076b0:	b29b      	uxth	r3, r3
 80076b2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80076b6:	454f      	cmp	r7, r9
 80076b8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80076bc:	f84a 3b04 	str.w	r3, [sl], #4
 80076c0:	d82b      	bhi.n	800771a <__multiply+0x11e>
 80076c2:	f8cc 8004 	str.w	r8, [ip, #4]
 80076c6:	9b01      	ldr	r3, [sp, #4]
 80076c8:	3204      	adds	r2, #4
 80076ca:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80076ce:	f1ba 0f00 	cmp.w	sl, #0
 80076d2:	d020      	beq.n	8007716 <__multiply+0x11a>
 80076d4:	4689      	mov	r9, r1
 80076d6:	46a8      	mov	r8, r5
 80076d8:	f04f 0b00 	mov.w	fp, #0
 80076dc:	682b      	ldr	r3, [r5, #0]
 80076de:	f8b9 c000 	ldrh.w	ip, [r9]
 80076e2:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 80076e6:	b29b      	uxth	r3, r3
 80076e8:	fb0a 440c 	mla	r4, sl, ip, r4
 80076ec:	46c4      	mov	ip, r8
 80076ee:	445c      	add	r4, fp
 80076f0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80076f4:	f84c 3b04 	str.w	r3, [ip], #4
 80076f8:	f859 3b04 	ldr.w	r3, [r9], #4
 80076fc:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8007700:	0c1b      	lsrs	r3, r3, #16
 8007702:	fb0a b303 	mla	r3, sl, r3, fp
 8007706:	454f      	cmp	r7, r9
 8007708:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800770c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8007710:	d805      	bhi.n	800771e <__multiply+0x122>
 8007712:	f8c8 3004 	str.w	r3, [r8, #4]
 8007716:	3504      	adds	r5, #4
 8007718:	e79b      	b.n	8007652 <__multiply+0x56>
 800771a:	46d4      	mov	ip, sl
 800771c:	e7b3      	b.n	8007686 <__multiply+0x8a>
 800771e:	46e0      	mov	r8, ip
 8007720:	e7dd      	b.n	80076de <__multiply+0xe2>
 8007722:	3e01      	subs	r6, #1
 8007724:	e799      	b.n	800765a <__multiply+0x5e>
	...

08007728 <__pow5mult>:
 8007728:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800772c:	4615      	mov	r5, r2
 800772e:	f012 0203 	ands.w	r2, r2, #3
 8007732:	4606      	mov	r6, r0
 8007734:	460f      	mov	r7, r1
 8007736:	d007      	beq.n	8007748 <__pow5mult+0x20>
 8007738:	4c21      	ldr	r4, [pc, #132]	; (80077c0 <__pow5mult+0x98>)
 800773a:	3a01      	subs	r2, #1
 800773c:	2300      	movs	r3, #0
 800773e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007742:	f7ff fe8b 	bl	800745c <__multadd>
 8007746:	4607      	mov	r7, r0
 8007748:	10ad      	asrs	r5, r5, #2
 800774a:	d035      	beq.n	80077b8 <__pow5mult+0x90>
 800774c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800774e:	b93c      	cbnz	r4, 8007760 <__pow5mult+0x38>
 8007750:	2010      	movs	r0, #16
 8007752:	f7ff fe05 	bl	8007360 <malloc>
 8007756:	6270      	str	r0, [r6, #36]	; 0x24
 8007758:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800775c:	6004      	str	r4, [r0, #0]
 800775e:	60c4      	str	r4, [r0, #12]
 8007760:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007764:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007768:	b94c      	cbnz	r4, 800777e <__pow5mult+0x56>
 800776a:	f240 2171 	movw	r1, #625	; 0x271
 800776e:	4630      	mov	r0, r6
 8007770:	f7ff ff3b 	bl	80075ea <__i2b>
 8007774:	2300      	movs	r3, #0
 8007776:	4604      	mov	r4, r0
 8007778:	f8c8 0008 	str.w	r0, [r8, #8]
 800777c:	6003      	str	r3, [r0, #0]
 800777e:	f04f 0800 	mov.w	r8, #0
 8007782:	07eb      	lsls	r3, r5, #31
 8007784:	d50a      	bpl.n	800779c <__pow5mult+0x74>
 8007786:	4639      	mov	r1, r7
 8007788:	4622      	mov	r2, r4
 800778a:	4630      	mov	r0, r6
 800778c:	f7ff ff36 	bl	80075fc <__multiply>
 8007790:	4681      	mov	r9, r0
 8007792:	4639      	mov	r1, r7
 8007794:	4630      	mov	r0, r6
 8007796:	f7ff fe4a 	bl	800742e <_Bfree>
 800779a:	464f      	mov	r7, r9
 800779c:	106d      	asrs	r5, r5, #1
 800779e:	d00b      	beq.n	80077b8 <__pow5mult+0x90>
 80077a0:	6820      	ldr	r0, [r4, #0]
 80077a2:	b938      	cbnz	r0, 80077b4 <__pow5mult+0x8c>
 80077a4:	4622      	mov	r2, r4
 80077a6:	4621      	mov	r1, r4
 80077a8:	4630      	mov	r0, r6
 80077aa:	f7ff ff27 	bl	80075fc <__multiply>
 80077ae:	6020      	str	r0, [r4, #0]
 80077b0:	f8c0 8000 	str.w	r8, [r0]
 80077b4:	4604      	mov	r4, r0
 80077b6:	e7e4      	b.n	8007782 <__pow5mult+0x5a>
 80077b8:	4638      	mov	r0, r7
 80077ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077be:	bf00      	nop
 80077c0:	08009028 	.word	0x08009028

080077c4 <__lshift>:
 80077c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077c8:	460c      	mov	r4, r1
 80077ca:	4607      	mov	r7, r0
 80077cc:	4616      	mov	r6, r2
 80077ce:	6923      	ldr	r3, [r4, #16]
 80077d0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80077d4:	eb0a 0903 	add.w	r9, sl, r3
 80077d8:	6849      	ldr	r1, [r1, #4]
 80077da:	68a3      	ldr	r3, [r4, #8]
 80077dc:	f109 0501 	add.w	r5, r9, #1
 80077e0:	42ab      	cmp	r3, r5
 80077e2:	db32      	blt.n	800784a <__lshift+0x86>
 80077e4:	4638      	mov	r0, r7
 80077e6:	f7ff fdee 	bl	80073c6 <_Balloc>
 80077ea:	2300      	movs	r3, #0
 80077ec:	4680      	mov	r8, r0
 80077ee:	461a      	mov	r2, r3
 80077f0:	f100 0114 	add.w	r1, r0, #20
 80077f4:	4553      	cmp	r3, sl
 80077f6:	db2b      	blt.n	8007850 <__lshift+0x8c>
 80077f8:	6920      	ldr	r0, [r4, #16]
 80077fa:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80077fe:	f104 0314 	add.w	r3, r4, #20
 8007802:	f016 021f 	ands.w	r2, r6, #31
 8007806:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800780a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800780e:	d025      	beq.n	800785c <__lshift+0x98>
 8007810:	2000      	movs	r0, #0
 8007812:	f1c2 0e20 	rsb	lr, r2, #32
 8007816:	468a      	mov	sl, r1
 8007818:	681e      	ldr	r6, [r3, #0]
 800781a:	4096      	lsls	r6, r2
 800781c:	4330      	orrs	r0, r6
 800781e:	f84a 0b04 	str.w	r0, [sl], #4
 8007822:	f853 0b04 	ldr.w	r0, [r3], #4
 8007826:	459c      	cmp	ip, r3
 8007828:	fa20 f00e 	lsr.w	r0, r0, lr
 800782c:	d814      	bhi.n	8007858 <__lshift+0x94>
 800782e:	6048      	str	r0, [r1, #4]
 8007830:	b108      	cbz	r0, 8007836 <__lshift+0x72>
 8007832:	f109 0502 	add.w	r5, r9, #2
 8007836:	3d01      	subs	r5, #1
 8007838:	4638      	mov	r0, r7
 800783a:	f8c8 5010 	str.w	r5, [r8, #16]
 800783e:	4621      	mov	r1, r4
 8007840:	f7ff fdf5 	bl	800742e <_Bfree>
 8007844:	4640      	mov	r0, r8
 8007846:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800784a:	3101      	adds	r1, #1
 800784c:	005b      	lsls	r3, r3, #1
 800784e:	e7c7      	b.n	80077e0 <__lshift+0x1c>
 8007850:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8007854:	3301      	adds	r3, #1
 8007856:	e7cd      	b.n	80077f4 <__lshift+0x30>
 8007858:	4651      	mov	r1, sl
 800785a:	e7dc      	b.n	8007816 <__lshift+0x52>
 800785c:	3904      	subs	r1, #4
 800785e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007862:	459c      	cmp	ip, r3
 8007864:	f841 2f04 	str.w	r2, [r1, #4]!
 8007868:	d8f9      	bhi.n	800785e <__lshift+0x9a>
 800786a:	e7e4      	b.n	8007836 <__lshift+0x72>

0800786c <__mcmp>:
 800786c:	6903      	ldr	r3, [r0, #16]
 800786e:	690a      	ldr	r2, [r1, #16]
 8007870:	b530      	push	{r4, r5, lr}
 8007872:	1a9b      	subs	r3, r3, r2
 8007874:	d10c      	bne.n	8007890 <__mcmp+0x24>
 8007876:	0092      	lsls	r2, r2, #2
 8007878:	3014      	adds	r0, #20
 800787a:	3114      	adds	r1, #20
 800787c:	1884      	adds	r4, r0, r2
 800787e:	4411      	add	r1, r2
 8007880:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007884:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007888:	4295      	cmp	r5, r2
 800788a:	d003      	beq.n	8007894 <__mcmp+0x28>
 800788c:	d305      	bcc.n	800789a <__mcmp+0x2e>
 800788e:	2301      	movs	r3, #1
 8007890:	4618      	mov	r0, r3
 8007892:	bd30      	pop	{r4, r5, pc}
 8007894:	42a0      	cmp	r0, r4
 8007896:	d3f3      	bcc.n	8007880 <__mcmp+0x14>
 8007898:	e7fa      	b.n	8007890 <__mcmp+0x24>
 800789a:	f04f 33ff 	mov.w	r3, #4294967295
 800789e:	e7f7      	b.n	8007890 <__mcmp+0x24>

080078a0 <__mdiff>:
 80078a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078a4:	460d      	mov	r5, r1
 80078a6:	4607      	mov	r7, r0
 80078a8:	4611      	mov	r1, r2
 80078aa:	4628      	mov	r0, r5
 80078ac:	4614      	mov	r4, r2
 80078ae:	f7ff ffdd 	bl	800786c <__mcmp>
 80078b2:	1e06      	subs	r6, r0, #0
 80078b4:	d108      	bne.n	80078c8 <__mdiff+0x28>
 80078b6:	4631      	mov	r1, r6
 80078b8:	4638      	mov	r0, r7
 80078ba:	f7ff fd84 	bl	80073c6 <_Balloc>
 80078be:	2301      	movs	r3, #1
 80078c0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80078c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078c8:	bfa4      	itt	ge
 80078ca:	4623      	movge	r3, r4
 80078cc:	462c      	movge	r4, r5
 80078ce:	4638      	mov	r0, r7
 80078d0:	6861      	ldr	r1, [r4, #4]
 80078d2:	bfa6      	itte	ge
 80078d4:	461d      	movge	r5, r3
 80078d6:	2600      	movge	r6, #0
 80078d8:	2601      	movlt	r6, #1
 80078da:	f7ff fd74 	bl	80073c6 <_Balloc>
 80078de:	f04f 0e00 	mov.w	lr, #0
 80078e2:	60c6      	str	r6, [r0, #12]
 80078e4:	692b      	ldr	r3, [r5, #16]
 80078e6:	6926      	ldr	r6, [r4, #16]
 80078e8:	f104 0214 	add.w	r2, r4, #20
 80078ec:	f105 0914 	add.w	r9, r5, #20
 80078f0:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80078f4:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80078f8:	f100 0114 	add.w	r1, r0, #20
 80078fc:	f852 ab04 	ldr.w	sl, [r2], #4
 8007900:	f859 5b04 	ldr.w	r5, [r9], #4
 8007904:	fa1f f38a 	uxth.w	r3, sl
 8007908:	4473      	add	r3, lr
 800790a:	b2ac      	uxth	r4, r5
 800790c:	1b1b      	subs	r3, r3, r4
 800790e:	0c2c      	lsrs	r4, r5, #16
 8007910:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8007914:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8007918:	b29b      	uxth	r3, r3
 800791a:	ea4f 4e24 	mov.w	lr, r4, asr #16
 800791e:	45c8      	cmp	r8, r9
 8007920:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8007924:	4694      	mov	ip, r2
 8007926:	f841 4b04 	str.w	r4, [r1], #4
 800792a:	d8e7      	bhi.n	80078fc <__mdiff+0x5c>
 800792c:	45bc      	cmp	ip, r7
 800792e:	d304      	bcc.n	800793a <__mdiff+0x9a>
 8007930:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8007934:	b183      	cbz	r3, 8007958 <__mdiff+0xb8>
 8007936:	6106      	str	r6, [r0, #16]
 8007938:	e7c4      	b.n	80078c4 <__mdiff+0x24>
 800793a:	f85c 4b04 	ldr.w	r4, [ip], #4
 800793e:	b2a2      	uxth	r2, r4
 8007940:	4472      	add	r2, lr
 8007942:	1413      	asrs	r3, r2, #16
 8007944:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8007948:	b292      	uxth	r2, r2
 800794a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800794e:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8007952:	f841 2b04 	str.w	r2, [r1], #4
 8007956:	e7e9      	b.n	800792c <__mdiff+0x8c>
 8007958:	3e01      	subs	r6, #1
 800795a:	e7e9      	b.n	8007930 <__mdiff+0x90>

0800795c <__ulp>:
 800795c:	4b10      	ldr	r3, [pc, #64]	; (80079a0 <__ulp+0x44>)
 800795e:	400b      	ands	r3, r1
 8007960:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8007964:	2b00      	cmp	r3, #0
 8007966:	dd02      	ble.n	800796e <__ulp+0x12>
 8007968:	2000      	movs	r0, #0
 800796a:	4619      	mov	r1, r3
 800796c:	4770      	bx	lr
 800796e:	425b      	negs	r3, r3
 8007970:	151b      	asrs	r3, r3, #20
 8007972:	2b13      	cmp	r3, #19
 8007974:	f04f 0000 	mov.w	r0, #0
 8007978:	f04f 0100 	mov.w	r1, #0
 800797c:	dc04      	bgt.n	8007988 <__ulp+0x2c>
 800797e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8007982:	fa42 f103 	asr.w	r1, r2, r3
 8007986:	4770      	bx	lr
 8007988:	2201      	movs	r2, #1
 800798a:	3b14      	subs	r3, #20
 800798c:	2b1e      	cmp	r3, #30
 800798e:	bfce      	itee	gt
 8007990:	4613      	movgt	r3, r2
 8007992:	f1c3 031f 	rsble	r3, r3, #31
 8007996:	fa02 f303 	lslle.w	r3, r2, r3
 800799a:	4618      	mov	r0, r3
 800799c:	4770      	bx	lr
 800799e:	bf00      	nop
 80079a0:	7ff00000 	.word	0x7ff00000

080079a4 <__b2d>:
 80079a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079a8:	6907      	ldr	r7, [r0, #16]
 80079aa:	f100 0914 	add.w	r9, r0, #20
 80079ae:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 80079b2:	f857 6c04 	ldr.w	r6, [r7, #-4]
 80079b6:	f1a7 0804 	sub.w	r8, r7, #4
 80079ba:	4630      	mov	r0, r6
 80079bc:	f7ff fdc7 	bl	800754e <__hi0bits>
 80079c0:	f1c0 0320 	rsb	r3, r0, #32
 80079c4:	280a      	cmp	r0, #10
 80079c6:	600b      	str	r3, [r1, #0]
 80079c8:	491e      	ldr	r1, [pc, #120]	; (8007a44 <__b2d+0xa0>)
 80079ca:	dc17      	bgt.n	80079fc <__b2d+0x58>
 80079cc:	45c1      	cmp	r9, r8
 80079ce:	bf28      	it	cs
 80079d0:	2200      	movcs	r2, #0
 80079d2:	f1c0 0c0b 	rsb	ip, r0, #11
 80079d6:	fa26 f30c 	lsr.w	r3, r6, ip
 80079da:	bf38      	it	cc
 80079dc:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80079e0:	ea43 0501 	orr.w	r5, r3, r1
 80079e4:	f100 0315 	add.w	r3, r0, #21
 80079e8:	fa06 f303 	lsl.w	r3, r6, r3
 80079ec:	fa22 f20c 	lsr.w	r2, r2, ip
 80079f0:	ea43 0402 	orr.w	r4, r3, r2
 80079f4:	4620      	mov	r0, r4
 80079f6:	4629      	mov	r1, r5
 80079f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079fc:	45c1      	cmp	r9, r8
 80079fe:	bf3a      	itte	cc
 8007a00:	f1a7 0808 	subcc.w	r8, r7, #8
 8007a04:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8007a08:	2200      	movcs	r2, #0
 8007a0a:	f1b0 030b 	subs.w	r3, r0, #11
 8007a0e:	d015      	beq.n	8007a3c <__b2d+0x98>
 8007a10:	409e      	lsls	r6, r3
 8007a12:	f1c3 0720 	rsb	r7, r3, #32
 8007a16:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 8007a1a:	fa22 f107 	lsr.w	r1, r2, r7
 8007a1e:	45c8      	cmp	r8, r9
 8007a20:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 8007a24:	ea46 0501 	orr.w	r5, r6, r1
 8007a28:	bf94      	ite	ls
 8007a2a:	2100      	movls	r1, #0
 8007a2c:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8007a30:	fa02 f003 	lsl.w	r0, r2, r3
 8007a34:	40f9      	lsrs	r1, r7
 8007a36:	ea40 0401 	orr.w	r4, r0, r1
 8007a3a:	e7db      	b.n	80079f4 <__b2d+0x50>
 8007a3c:	ea46 0501 	orr.w	r5, r6, r1
 8007a40:	4614      	mov	r4, r2
 8007a42:	e7d7      	b.n	80079f4 <__b2d+0x50>
 8007a44:	3ff00000 	.word	0x3ff00000

08007a48 <__d2b>:
 8007a48:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8007a4c:	461c      	mov	r4, r3
 8007a4e:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 8007a52:	2101      	movs	r1, #1
 8007a54:	4690      	mov	r8, r2
 8007a56:	f7ff fcb6 	bl	80073c6 <_Balloc>
 8007a5a:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8007a5e:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8007a62:	4607      	mov	r7, r0
 8007a64:	bb34      	cbnz	r4, 8007ab4 <__d2b+0x6c>
 8007a66:	9201      	str	r2, [sp, #4]
 8007a68:	f1b8 0200 	subs.w	r2, r8, #0
 8007a6c:	d027      	beq.n	8007abe <__d2b+0x76>
 8007a6e:	a802      	add	r0, sp, #8
 8007a70:	f840 2d08 	str.w	r2, [r0, #-8]!
 8007a74:	f7ff fd8a 	bl	800758c <__lo0bits>
 8007a78:	9900      	ldr	r1, [sp, #0]
 8007a7a:	b1f0      	cbz	r0, 8007aba <__d2b+0x72>
 8007a7c:	9a01      	ldr	r2, [sp, #4]
 8007a7e:	f1c0 0320 	rsb	r3, r0, #32
 8007a82:	fa02 f303 	lsl.w	r3, r2, r3
 8007a86:	430b      	orrs	r3, r1
 8007a88:	40c2      	lsrs	r2, r0
 8007a8a:	617b      	str	r3, [r7, #20]
 8007a8c:	9201      	str	r2, [sp, #4]
 8007a8e:	9b01      	ldr	r3, [sp, #4]
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	bf14      	ite	ne
 8007a94:	2102      	movne	r1, #2
 8007a96:	2101      	moveq	r1, #1
 8007a98:	61bb      	str	r3, [r7, #24]
 8007a9a:	6139      	str	r1, [r7, #16]
 8007a9c:	b1c4      	cbz	r4, 8007ad0 <__d2b+0x88>
 8007a9e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8007aa2:	4404      	add	r4, r0
 8007aa4:	6034      	str	r4, [r6, #0]
 8007aa6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007aaa:	6028      	str	r0, [r5, #0]
 8007aac:	4638      	mov	r0, r7
 8007aae:	b002      	add	sp, #8
 8007ab0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ab4:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8007ab8:	e7d5      	b.n	8007a66 <__d2b+0x1e>
 8007aba:	6179      	str	r1, [r7, #20]
 8007abc:	e7e7      	b.n	8007a8e <__d2b+0x46>
 8007abe:	a801      	add	r0, sp, #4
 8007ac0:	f7ff fd64 	bl	800758c <__lo0bits>
 8007ac4:	2101      	movs	r1, #1
 8007ac6:	9b01      	ldr	r3, [sp, #4]
 8007ac8:	6139      	str	r1, [r7, #16]
 8007aca:	617b      	str	r3, [r7, #20]
 8007acc:	3020      	adds	r0, #32
 8007ace:	e7e5      	b.n	8007a9c <__d2b+0x54>
 8007ad0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007ad4:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8007ad8:	6030      	str	r0, [r6, #0]
 8007ada:	6918      	ldr	r0, [r3, #16]
 8007adc:	f7ff fd37 	bl	800754e <__hi0bits>
 8007ae0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007ae4:	e7e1      	b.n	8007aaa <__d2b+0x62>

08007ae6 <__ratio>:
 8007ae6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007aea:	4688      	mov	r8, r1
 8007aec:	4669      	mov	r1, sp
 8007aee:	4681      	mov	r9, r0
 8007af0:	f7ff ff58 	bl	80079a4 <__b2d>
 8007af4:	468b      	mov	fp, r1
 8007af6:	4606      	mov	r6, r0
 8007af8:	460f      	mov	r7, r1
 8007afa:	4640      	mov	r0, r8
 8007afc:	a901      	add	r1, sp, #4
 8007afe:	f7ff ff51 	bl	80079a4 <__b2d>
 8007b02:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007b06:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8007b0a:	460d      	mov	r5, r1
 8007b0c:	eba3 0c02 	sub.w	ip, r3, r2
 8007b10:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007b14:	1a9b      	subs	r3, r3, r2
 8007b16:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	bfd5      	itete	le
 8007b1e:	460a      	movle	r2, r1
 8007b20:	463a      	movgt	r2, r7
 8007b22:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007b26:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8007b2a:	bfd8      	it	le
 8007b2c:	eb02 5503 	addle.w	r5, r2, r3, lsl #20
 8007b30:	462b      	mov	r3, r5
 8007b32:	4602      	mov	r2, r0
 8007b34:	4659      	mov	r1, fp
 8007b36:	4630      	mov	r0, r6
 8007b38:	f7f8 fdf8 	bl	800072c <__aeabi_ddiv>
 8007b3c:	b003      	add	sp, #12
 8007b3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007b42 <__copybits>:
 8007b42:	3901      	subs	r1, #1
 8007b44:	b510      	push	{r4, lr}
 8007b46:	1149      	asrs	r1, r1, #5
 8007b48:	6914      	ldr	r4, [r2, #16]
 8007b4a:	3101      	adds	r1, #1
 8007b4c:	f102 0314 	add.w	r3, r2, #20
 8007b50:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007b54:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007b58:	42a3      	cmp	r3, r4
 8007b5a:	4602      	mov	r2, r0
 8007b5c:	d303      	bcc.n	8007b66 <__copybits+0x24>
 8007b5e:	2300      	movs	r3, #0
 8007b60:	428a      	cmp	r2, r1
 8007b62:	d305      	bcc.n	8007b70 <__copybits+0x2e>
 8007b64:	bd10      	pop	{r4, pc}
 8007b66:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b6a:	f840 2b04 	str.w	r2, [r0], #4
 8007b6e:	e7f3      	b.n	8007b58 <__copybits+0x16>
 8007b70:	f842 3b04 	str.w	r3, [r2], #4
 8007b74:	e7f4      	b.n	8007b60 <__copybits+0x1e>

08007b76 <__any_on>:
 8007b76:	f100 0214 	add.w	r2, r0, #20
 8007b7a:	6900      	ldr	r0, [r0, #16]
 8007b7c:	114b      	asrs	r3, r1, #5
 8007b7e:	4298      	cmp	r0, r3
 8007b80:	b510      	push	{r4, lr}
 8007b82:	db11      	blt.n	8007ba8 <__any_on+0x32>
 8007b84:	dd0a      	ble.n	8007b9c <__any_on+0x26>
 8007b86:	f011 011f 	ands.w	r1, r1, #31
 8007b8a:	d007      	beq.n	8007b9c <__any_on+0x26>
 8007b8c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007b90:	fa24 f001 	lsr.w	r0, r4, r1
 8007b94:	fa00 f101 	lsl.w	r1, r0, r1
 8007b98:	428c      	cmp	r4, r1
 8007b9a:	d10b      	bne.n	8007bb4 <__any_on+0x3e>
 8007b9c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007ba0:	4293      	cmp	r3, r2
 8007ba2:	d803      	bhi.n	8007bac <__any_on+0x36>
 8007ba4:	2000      	movs	r0, #0
 8007ba6:	bd10      	pop	{r4, pc}
 8007ba8:	4603      	mov	r3, r0
 8007baa:	e7f7      	b.n	8007b9c <__any_on+0x26>
 8007bac:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007bb0:	2900      	cmp	r1, #0
 8007bb2:	d0f5      	beq.n	8007ba0 <__any_on+0x2a>
 8007bb4:	2001      	movs	r0, #1
 8007bb6:	e7f6      	b.n	8007ba6 <__any_on+0x30>

08007bb8 <_calloc_r>:
 8007bb8:	b538      	push	{r3, r4, r5, lr}
 8007bba:	fb02 f401 	mul.w	r4, r2, r1
 8007bbe:	4621      	mov	r1, r4
 8007bc0:	f000 f854 	bl	8007c6c <_malloc_r>
 8007bc4:	4605      	mov	r5, r0
 8007bc6:	b118      	cbz	r0, 8007bd0 <_calloc_r+0x18>
 8007bc8:	4622      	mov	r2, r4
 8007bca:	2100      	movs	r1, #0
 8007bcc:	f7fc fd2e 	bl	800462c <memset>
 8007bd0:	4628      	mov	r0, r5
 8007bd2:	bd38      	pop	{r3, r4, r5, pc}

08007bd4 <_free_r>:
 8007bd4:	b538      	push	{r3, r4, r5, lr}
 8007bd6:	4605      	mov	r5, r0
 8007bd8:	2900      	cmp	r1, #0
 8007bda:	d043      	beq.n	8007c64 <_free_r+0x90>
 8007bdc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007be0:	1f0c      	subs	r4, r1, #4
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	bfb8      	it	lt
 8007be6:	18e4      	addlt	r4, r4, r3
 8007be8:	f000 fa34 	bl	8008054 <__malloc_lock>
 8007bec:	4a1e      	ldr	r2, [pc, #120]	; (8007c68 <_free_r+0x94>)
 8007bee:	6813      	ldr	r3, [r2, #0]
 8007bf0:	4610      	mov	r0, r2
 8007bf2:	b933      	cbnz	r3, 8007c02 <_free_r+0x2e>
 8007bf4:	6063      	str	r3, [r4, #4]
 8007bf6:	6014      	str	r4, [r2, #0]
 8007bf8:	4628      	mov	r0, r5
 8007bfa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007bfe:	f000 ba2a 	b.w	8008056 <__malloc_unlock>
 8007c02:	42a3      	cmp	r3, r4
 8007c04:	d90b      	bls.n	8007c1e <_free_r+0x4a>
 8007c06:	6821      	ldr	r1, [r4, #0]
 8007c08:	1862      	adds	r2, r4, r1
 8007c0a:	4293      	cmp	r3, r2
 8007c0c:	bf01      	itttt	eq
 8007c0e:	681a      	ldreq	r2, [r3, #0]
 8007c10:	685b      	ldreq	r3, [r3, #4]
 8007c12:	1852      	addeq	r2, r2, r1
 8007c14:	6022      	streq	r2, [r4, #0]
 8007c16:	6063      	str	r3, [r4, #4]
 8007c18:	6004      	str	r4, [r0, #0]
 8007c1a:	e7ed      	b.n	8007bf8 <_free_r+0x24>
 8007c1c:	4613      	mov	r3, r2
 8007c1e:	685a      	ldr	r2, [r3, #4]
 8007c20:	b10a      	cbz	r2, 8007c26 <_free_r+0x52>
 8007c22:	42a2      	cmp	r2, r4
 8007c24:	d9fa      	bls.n	8007c1c <_free_r+0x48>
 8007c26:	6819      	ldr	r1, [r3, #0]
 8007c28:	1858      	adds	r0, r3, r1
 8007c2a:	42a0      	cmp	r0, r4
 8007c2c:	d10b      	bne.n	8007c46 <_free_r+0x72>
 8007c2e:	6820      	ldr	r0, [r4, #0]
 8007c30:	4401      	add	r1, r0
 8007c32:	1858      	adds	r0, r3, r1
 8007c34:	4282      	cmp	r2, r0
 8007c36:	6019      	str	r1, [r3, #0]
 8007c38:	d1de      	bne.n	8007bf8 <_free_r+0x24>
 8007c3a:	6810      	ldr	r0, [r2, #0]
 8007c3c:	6852      	ldr	r2, [r2, #4]
 8007c3e:	4401      	add	r1, r0
 8007c40:	6019      	str	r1, [r3, #0]
 8007c42:	605a      	str	r2, [r3, #4]
 8007c44:	e7d8      	b.n	8007bf8 <_free_r+0x24>
 8007c46:	d902      	bls.n	8007c4e <_free_r+0x7a>
 8007c48:	230c      	movs	r3, #12
 8007c4a:	602b      	str	r3, [r5, #0]
 8007c4c:	e7d4      	b.n	8007bf8 <_free_r+0x24>
 8007c4e:	6820      	ldr	r0, [r4, #0]
 8007c50:	1821      	adds	r1, r4, r0
 8007c52:	428a      	cmp	r2, r1
 8007c54:	bf01      	itttt	eq
 8007c56:	6811      	ldreq	r1, [r2, #0]
 8007c58:	6852      	ldreq	r2, [r2, #4]
 8007c5a:	1809      	addeq	r1, r1, r0
 8007c5c:	6021      	streq	r1, [r4, #0]
 8007c5e:	6062      	str	r2, [r4, #4]
 8007c60:	605c      	str	r4, [r3, #4]
 8007c62:	e7c9      	b.n	8007bf8 <_free_r+0x24>
 8007c64:	bd38      	pop	{r3, r4, r5, pc}
 8007c66:	bf00      	nop
 8007c68:	20000610 	.word	0x20000610

08007c6c <_malloc_r>:
 8007c6c:	b570      	push	{r4, r5, r6, lr}
 8007c6e:	1ccd      	adds	r5, r1, #3
 8007c70:	f025 0503 	bic.w	r5, r5, #3
 8007c74:	3508      	adds	r5, #8
 8007c76:	2d0c      	cmp	r5, #12
 8007c78:	bf38      	it	cc
 8007c7a:	250c      	movcc	r5, #12
 8007c7c:	2d00      	cmp	r5, #0
 8007c7e:	4606      	mov	r6, r0
 8007c80:	db01      	blt.n	8007c86 <_malloc_r+0x1a>
 8007c82:	42a9      	cmp	r1, r5
 8007c84:	d903      	bls.n	8007c8e <_malloc_r+0x22>
 8007c86:	230c      	movs	r3, #12
 8007c88:	6033      	str	r3, [r6, #0]
 8007c8a:	2000      	movs	r0, #0
 8007c8c:	bd70      	pop	{r4, r5, r6, pc}
 8007c8e:	f000 f9e1 	bl	8008054 <__malloc_lock>
 8007c92:	4a21      	ldr	r2, [pc, #132]	; (8007d18 <_malloc_r+0xac>)
 8007c94:	6814      	ldr	r4, [r2, #0]
 8007c96:	4621      	mov	r1, r4
 8007c98:	b991      	cbnz	r1, 8007cc0 <_malloc_r+0x54>
 8007c9a:	4c20      	ldr	r4, [pc, #128]	; (8007d1c <_malloc_r+0xb0>)
 8007c9c:	6823      	ldr	r3, [r4, #0]
 8007c9e:	b91b      	cbnz	r3, 8007ca8 <_malloc_r+0x3c>
 8007ca0:	4630      	mov	r0, r6
 8007ca2:	f000 f98f 	bl	8007fc4 <_sbrk_r>
 8007ca6:	6020      	str	r0, [r4, #0]
 8007ca8:	4629      	mov	r1, r5
 8007caa:	4630      	mov	r0, r6
 8007cac:	f000 f98a 	bl	8007fc4 <_sbrk_r>
 8007cb0:	1c43      	adds	r3, r0, #1
 8007cb2:	d124      	bne.n	8007cfe <_malloc_r+0x92>
 8007cb4:	230c      	movs	r3, #12
 8007cb6:	4630      	mov	r0, r6
 8007cb8:	6033      	str	r3, [r6, #0]
 8007cba:	f000 f9cc 	bl	8008056 <__malloc_unlock>
 8007cbe:	e7e4      	b.n	8007c8a <_malloc_r+0x1e>
 8007cc0:	680b      	ldr	r3, [r1, #0]
 8007cc2:	1b5b      	subs	r3, r3, r5
 8007cc4:	d418      	bmi.n	8007cf8 <_malloc_r+0x8c>
 8007cc6:	2b0b      	cmp	r3, #11
 8007cc8:	d90f      	bls.n	8007cea <_malloc_r+0x7e>
 8007cca:	600b      	str	r3, [r1, #0]
 8007ccc:	18cc      	adds	r4, r1, r3
 8007cce:	50cd      	str	r5, [r1, r3]
 8007cd0:	4630      	mov	r0, r6
 8007cd2:	f000 f9c0 	bl	8008056 <__malloc_unlock>
 8007cd6:	f104 000b 	add.w	r0, r4, #11
 8007cda:	1d23      	adds	r3, r4, #4
 8007cdc:	f020 0007 	bic.w	r0, r0, #7
 8007ce0:	1ac3      	subs	r3, r0, r3
 8007ce2:	d0d3      	beq.n	8007c8c <_malloc_r+0x20>
 8007ce4:	425a      	negs	r2, r3
 8007ce6:	50e2      	str	r2, [r4, r3]
 8007ce8:	e7d0      	b.n	8007c8c <_malloc_r+0x20>
 8007cea:	684b      	ldr	r3, [r1, #4]
 8007cec:	428c      	cmp	r4, r1
 8007cee:	bf16      	itet	ne
 8007cf0:	6063      	strne	r3, [r4, #4]
 8007cf2:	6013      	streq	r3, [r2, #0]
 8007cf4:	460c      	movne	r4, r1
 8007cf6:	e7eb      	b.n	8007cd0 <_malloc_r+0x64>
 8007cf8:	460c      	mov	r4, r1
 8007cfa:	6849      	ldr	r1, [r1, #4]
 8007cfc:	e7cc      	b.n	8007c98 <_malloc_r+0x2c>
 8007cfe:	1cc4      	adds	r4, r0, #3
 8007d00:	f024 0403 	bic.w	r4, r4, #3
 8007d04:	42a0      	cmp	r0, r4
 8007d06:	d005      	beq.n	8007d14 <_malloc_r+0xa8>
 8007d08:	1a21      	subs	r1, r4, r0
 8007d0a:	4630      	mov	r0, r6
 8007d0c:	f000 f95a 	bl	8007fc4 <_sbrk_r>
 8007d10:	3001      	adds	r0, #1
 8007d12:	d0cf      	beq.n	8007cb4 <_malloc_r+0x48>
 8007d14:	6025      	str	r5, [r4, #0]
 8007d16:	e7db      	b.n	8007cd0 <_malloc_r+0x64>
 8007d18:	20000610 	.word	0x20000610
 8007d1c:	20000614 	.word	0x20000614

08007d20 <__ssputs_r>:
 8007d20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d24:	688e      	ldr	r6, [r1, #8]
 8007d26:	4682      	mov	sl, r0
 8007d28:	429e      	cmp	r6, r3
 8007d2a:	460c      	mov	r4, r1
 8007d2c:	4690      	mov	r8, r2
 8007d2e:	4699      	mov	r9, r3
 8007d30:	d837      	bhi.n	8007da2 <__ssputs_r+0x82>
 8007d32:	898a      	ldrh	r2, [r1, #12]
 8007d34:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007d38:	d031      	beq.n	8007d9e <__ssputs_r+0x7e>
 8007d3a:	2302      	movs	r3, #2
 8007d3c:	6825      	ldr	r5, [r4, #0]
 8007d3e:	6909      	ldr	r1, [r1, #16]
 8007d40:	1a6f      	subs	r7, r5, r1
 8007d42:	6965      	ldr	r5, [r4, #20]
 8007d44:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007d48:	fb95 f5f3 	sdiv	r5, r5, r3
 8007d4c:	f109 0301 	add.w	r3, r9, #1
 8007d50:	443b      	add	r3, r7
 8007d52:	429d      	cmp	r5, r3
 8007d54:	bf38      	it	cc
 8007d56:	461d      	movcc	r5, r3
 8007d58:	0553      	lsls	r3, r2, #21
 8007d5a:	d530      	bpl.n	8007dbe <__ssputs_r+0x9e>
 8007d5c:	4629      	mov	r1, r5
 8007d5e:	f7ff ff85 	bl	8007c6c <_malloc_r>
 8007d62:	4606      	mov	r6, r0
 8007d64:	b950      	cbnz	r0, 8007d7c <__ssputs_r+0x5c>
 8007d66:	230c      	movs	r3, #12
 8007d68:	f04f 30ff 	mov.w	r0, #4294967295
 8007d6c:	f8ca 3000 	str.w	r3, [sl]
 8007d70:	89a3      	ldrh	r3, [r4, #12]
 8007d72:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007d76:	81a3      	strh	r3, [r4, #12]
 8007d78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d7c:	463a      	mov	r2, r7
 8007d7e:	6921      	ldr	r1, [r4, #16]
 8007d80:	f7ff fb16 	bl	80073b0 <memcpy>
 8007d84:	89a3      	ldrh	r3, [r4, #12]
 8007d86:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007d8a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d8e:	81a3      	strh	r3, [r4, #12]
 8007d90:	6126      	str	r6, [r4, #16]
 8007d92:	443e      	add	r6, r7
 8007d94:	6026      	str	r6, [r4, #0]
 8007d96:	464e      	mov	r6, r9
 8007d98:	6165      	str	r5, [r4, #20]
 8007d9a:	1bed      	subs	r5, r5, r7
 8007d9c:	60a5      	str	r5, [r4, #8]
 8007d9e:	454e      	cmp	r6, r9
 8007da0:	d900      	bls.n	8007da4 <__ssputs_r+0x84>
 8007da2:	464e      	mov	r6, r9
 8007da4:	4632      	mov	r2, r6
 8007da6:	4641      	mov	r1, r8
 8007da8:	6820      	ldr	r0, [r4, #0]
 8007daa:	f000 f93a 	bl	8008022 <memmove>
 8007dae:	68a3      	ldr	r3, [r4, #8]
 8007db0:	2000      	movs	r0, #0
 8007db2:	1b9b      	subs	r3, r3, r6
 8007db4:	60a3      	str	r3, [r4, #8]
 8007db6:	6823      	ldr	r3, [r4, #0]
 8007db8:	441e      	add	r6, r3
 8007dba:	6026      	str	r6, [r4, #0]
 8007dbc:	e7dc      	b.n	8007d78 <__ssputs_r+0x58>
 8007dbe:	462a      	mov	r2, r5
 8007dc0:	f000 f94a 	bl	8008058 <_realloc_r>
 8007dc4:	4606      	mov	r6, r0
 8007dc6:	2800      	cmp	r0, #0
 8007dc8:	d1e2      	bne.n	8007d90 <__ssputs_r+0x70>
 8007dca:	6921      	ldr	r1, [r4, #16]
 8007dcc:	4650      	mov	r0, sl
 8007dce:	f7ff ff01 	bl	8007bd4 <_free_r>
 8007dd2:	e7c8      	b.n	8007d66 <__ssputs_r+0x46>

08007dd4 <_svfiprintf_r>:
 8007dd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dd8:	461d      	mov	r5, r3
 8007dda:	898b      	ldrh	r3, [r1, #12]
 8007ddc:	b09d      	sub	sp, #116	; 0x74
 8007dde:	061f      	lsls	r7, r3, #24
 8007de0:	4680      	mov	r8, r0
 8007de2:	460c      	mov	r4, r1
 8007de4:	4616      	mov	r6, r2
 8007de6:	d50f      	bpl.n	8007e08 <_svfiprintf_r+0x34>
 8007de8:	690b      	ldr	r3, [r1, #16]
 8007dea:	b96b      	cbnz	r3, 8007e08 <_svfiprintf_r+0x34>
 8007dec:	2140      	movs	r1, #64	; 0x40
 8007dee:	f7ff ff3d 	bl	8007c6c <_malloc_r>
 8007df2:	6020      	str	r0, [r4, #0]
 8007df4:	6120      	str	r0, [r4, #16]
 8007df6:	b928      	cbnz	r0, 8007e04 <_svfiprintf_r+0x30>
 8007df8:	230c      	movs	r3, #12
 8007dfa:	f8c8 3000 	str.w	r3, [r8]
 8007dfe:	f04f 30ff 	mov.w	r0, #4294967295
 8007e02:	e0c8      	b.n	8007f96 <_svfiprintf_r+0x1c2>
 8007e04:	2340      	movs	r3, #64	; 0x40
 8007e06:	6163      	str	r3, [r4, #20]
 8007e08:	2300      	movs	r3, #0
 8007e0a:	9309      	str	r3, [sp, #36]	; 0x24
 8007e0c:	2320      	movs	r3, #32
 8007e0e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007e12:	2330      	movs	r3, #48	; 0x30
 8007e14:	f04f 0b01 	mov.w	fp, #1
 8007e18:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007e1c:	9503      	str	r5, [sp, #12]
 8007e1e:	4637      	mov	r7, r6
 8007e20:	463d      	mov	r5, r7
 8007e22:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007e26:	b10b      	cbz	r3, 8007e2c <_svfiprintf_r+0x58>
 8007e28:	2b25      	cmp	r3, #37	; 0x25
 8007e2a:	d13e      	bne.n	8007eaa <_svfiprintf_r+0xd6>
 8007e2c:	ebb7 0a06 	subs.w	sl, r7, r6
 8007e30:	d00b      	beq.n	8007e4a <_svfiprintf_r+0x76>
 8007e32:	4653      	mov	r3, sl
 8007e34:	4632      	mov	r2, r6
 8007e36:	4621      	mov	r1, r4
 8007e38:	4640      	mov	r0, r8
 8007e3a:	f7ff ff71 	bl	8007d20 <__ssputs_r>
 8007e3e:	3001      	adds	r0, #1
 8007e40:	f000 80a4 	beq.w	8007f8c <_svfiprintf_r+0x1b8>
 8007e44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e46:	4453      	add	r3, sl
 8007e48:	9309      	str	r3, [sp, #36]	; 0x24
 8007e4a:	783b      	ldrb	r3, [r7, #0]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	f000 809d 	beq.w	8007f8c <_svfiprintf_r+0x1b8>
 8007e52:	2300      	movs	r3, #0
 8007e54:	f04f 32ff 	mov.w	r2, #4294967295
 8007e58:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007e5c:	9304      	str	r3, [sp, #16]
 8007e5e:	9307      	str	r3, [sp, #28]
 8007e60:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007e64:	931a      	str	r3, [sp, #104]	; 0x68
 8007e66:	462f      	mov	r7, r5
 8007e68:	2205      	movs	r2, #5
 8007e6a:	f817 1b01 	ldrb.w	r1, [r7], #1
 8007e6e:	4850      	ldr	r0, [pc, #320]	; (8007fb0 <_svfiprintf_r+0x1dc>)
 8007e70:	f7ff fa90 	bl	8007394 <memchr>
 8007e74:	9b04      	ldr	r3, [sp, #16]
 8007e76:	b9d0      	cbnz	r0, 8007eae <_svfiprintf_r+0xda>
 8007e78:	06d9      	lsls	r1, r3, #27
 8007e7a:	bf44      	itt	mi
 8007e7c:	2220      	movmi	r2, #32
 8007e7e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007e82:	071a      	lsls	r2, r3, #28
 8007e84:	bf44      	itt	mi
 8007e86:	222b      	movmi	r2, #43	; 0x2b
 8007e88:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007e8c:	782a      	ldrb	r2, [r5, #0]
 8007e8e:	2a2a      	cmp	r2, #42	; 0x2a
 8007e90:	d015      	beq.n	8007ebe <_svfiprintf_r+0xea>
 8007e92:	462f      	mov	r7, r5
 8007e94:	2000      	movs	r0, #0
 8007e96:	250a      	movs	r5, #10
 8007e98:	9a07      	ldr	r2, [sp, #28]
 8007e9a:	4639      	mov	r1, r7
 8007e9c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007ea0:	3b30      	subs	r3, #48	; 0x30
 8007ea2:	2b09      	cmp	r3, #9
 8007ea4:	d94d      	bls.n	8007f42 <_svfiprintf_r+0x16e>
 8007ea6:	b1b8      	cbz	r0, 8007ed8 <_svfiprintf_r+0x104>
 8007ea8:	e00f      	b.n	8007eca <_svfiprintf_r+0xf6>
 8007eaa:	462f      	mov	r7, r5
 8007eac:	e7b8      	b.n	8007e20 <_svfiprintf_r+0x4c>
 8007eae:	4a40      	ldr	r2, [pc, #256]	; (8007fb0 <_svfiprintf_r+0x1dc>)
 8007eb0:	463d      	mov	r5, r7
 8007eb2:	1a80      	subs	r0, r0, r2
 8007eb4:	fa0b f000 	lsl.w	r0, fp, r0
 8007eb8:	4318      	orrs	r0, r3
 8007eba:	9004      	str	r0, [sp, #16]
 8007ebc:	e7d3      	b.n	8007e66 <_svfiprintf_r+0x92>
 8007ebe:	9a03      	ldr	r2, [sp, #12]
 8007ec0:	1d11      	adds	r1, r2, #4
 8007ec2:	6812      	ldr	r2, [r2, #0]
 8007ec4:	9103      	str	r1, [sp, #12]
 8007ec6:	2a00      	cmp	r2, #0
 8007ec8:	db01      	blt.n	8007ece <_svfiprintf_r+0xfa>
 8007eca:	9207      	str	r2, [sp, #28]
 8007ecc:	e004      	b.n	8007ed8 <_svfiprintf_r+0x104>
 8007ece:	4252      	negs	r2, r2
 8007ed0:	f043 0302 	orr.w	r3, r3, #2
 8007ed4:	9207      	str	r2, [sp, #28]
 8007ed6:	9304      	str	r3, [sp, #16]
 8007ed8:	783b      	ldrb	r3, [r7, #0]
 8007eda:	2b2e      	cmp	r3, #46	; 0x2e
 8007edc:	d10c      	bne.n	8007ef8 <_svfiprintf_r+0x124>
 8007ede:	787b      	ldrb	r3, [r7, #1]
 8007ee0:	2b2a      	cmp	r3, #42	; 0x2a
 8007ee2:	d133      	bne.n	8007f4c <_svfiprintf_r+0x178>
 8007ee4:	9b03      	ldr	r3, [sp, #12]
 8007ee6:	3702      	adds	r7, #2
 8007ee8:	1d1a      	adds	r2, r3, #4
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	9203      	str	r2, [sp, #12]
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	bfb8      	it	lt
 8007ef2:	f04f 33ff 	movlt.w	r3, #4294967295
 8007ef6:	9305      	str	r3, [sp, #20]
 8007ef8:	4d2e      	ldr	r5, [pc, #184]	; (8007fb4 <_svfiprintf_r+0x1e0>)
 8007efa:	2203      	movs	r2, #3
 8007efc:	7839      	ldrb	r1, [r7, #0]
 8007efe:	4628      	mov	r0, r5
 8007f00:	f7ff fa48 	bl	8007394 <memchr>
 8007f04:	b138      	cbz	r0, 8007f16 <_svfiprintf_r+0x142>
 8007f06:	2340      	movs	r3, #64	; 0x40
 8007f08:	1b40      	subs	r0, r0, r5
 8007f0a:	fa03 f000 	lsl.w	r0, r3, r0
 8007f0e:	9b04      	ldr	r3, [sp, #16]
 8007f10:	3701      	adds	r7, #1
 8007f12:	4303      	orrs	r3, r0
 8007f14:	9304      	str	r3, [sp, #16]
 8007f16:	7839      	ldrb	r1, [r7, #0]
 8007f18:	2206      	movs	r2, #6
 8007f1a:	4827      	ldr	r0, [pc, #156]	; (8007fb8 <_svfiprintf_r+0x1e4>)
 8007f1c:	1c7e      	adds	r6, r7, #1
 8007f1e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007f22:	f7ff fa37 	bl	8007394 <memchr>
 8007f26:	2800      	cmp	r0, #0
 8007f28:	d038      	beq.n	8007f9c <_svfiprintf_r+0x1c8>
 8007f2a:	4b24      	ldr	r3, [pc, #144]	; (8007fbc <_svfiprintf_r+0x1e8>)
 8007f2c:	bb13      	cbnz	r3, 8007f74 <_svfiprintf_r+0x1a0>
 8007f2e:	9b03      	ldr	r3, [sp, #12]
 8007f30:	3307      	adds	r3, #7
 8007f32:	f023 0307 	bic.w	r3, r3, #7
 8007f36:	3308      	adds	r3, #8
 8007f38:	9303      	str	r3, [sp, #12]
 8007f3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f3c:	444b      	add	r3, r9
 8007f3e:	9309      	str	r3, [sp, #36]	; 0x24
 8007f40:	e76d      	b.n	8007e1e <_svfiprintf_r+0x4a>
 8007f42:	fb05 3202 	mla	r2, r5, r2, r3
 8007f46:	2001      	movs	r0, #1
 8007f48:	460f      	mov	r7, r1
 8007f4a:	e7a6      	b.n	8007e9a <_svfiprintf_r+0xc6>
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	250a      	movs	r5, #10
 8007f50:	4619      	mov	r1, r3
 8007f52:	3701      	adds	r7, #1
 8007f54:	9305      	str	r3, [sp, #20]
 8007f56:	4638      	mov	r0, r7
 8007f58:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007f5c:	3a30      	subs	r2, #48	; 0x30
 8007f5e:	2a09      	cmp	r2, #9
 8007f60:	d903      	bls.n	8007f6a <_svfiprintf_r+0x196>
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d0c8      	beq.n	8007ef8 <_svfiprintf_r+0x124>
 8007f66:	9105      	str	r1, [sp, #20]
 8007f68:	e7c6      	b.n	8007ef8 <_svfiprintf_r+0x124>
 8007f6a:	fb05 2101 	mla	r1, r5, r1, r2
 8007f6e:	2301      	movs	r3, #1
 8007f70:	4607      	mov	r7, r0
 8007f72:	e7f0      	b.n	8007f56 <_svfiprintf_r+0x182>
 8007f74:	ab03      	add	r3, sp, #12
 8007f76:	9300      	str	r3, [sp, #0]
 8007f78:	4622      	mov	r2, r4
 8007f7a:	4b11      	ldr	r3, [pc, #68]	; (8007fc0 <_svfiprintf_r+0x1ec>)
 8007f7c:	a904      	add	r1, sp, #16
 8007f7e:	4640      	mov	r0, r8
 8007f80:	f7fc fbee 	bl	8004760 <_printf_float>
 8007f84:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007f88:	4681      	mov	r9, r0
 8007f8a:	d1d6      	bne.n	8007f3a <_svfiprintf_r+0x166>
 8007f8c:	89a3      	ldrh	r3, [r4, #12]
 8007f8e:	065b      	lsls	r3, r3, #25
 8007f90:	f53f af35 	bmi.w	8007dfe <_svfiprintf_r+0x2a>
 8007f94:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007f96:	b01d      	add	sp, #116	; 0x74
 8007f98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f9c:	ab03      	add	r3, sp, #12
 8007f9e:	9300      	str	r3, [sp, #0]
 8007fa0:	4622      	mov	r2, r4
 8007fa2:	4b07      	ldr	r3, [pc, #28]	; (8007fc0 <_svfiprintf_r+0x1ec>)
 8007fa4:	a904      	add	r1, sp, #16
 8007fa6:	4640      	mov	r0, r8
 8007fa8:	f7fc fe86 	bl	8004cb8 <_printf_i>
 8007fac:	e7ea      	b.n	8007f84 <_svfiprintf_r+0x1b0>
 8007fae:	bf00      	nop
 8007fb0:	08009034 	.word	0x08009034
 8007fb4:	0800903a 	.word	0x0800903a
 8007fb8:	0800903e 	.word	0x0800903e
 8007fbc:	08004761 	.word	0x08004761
 8007fc0:	08007d21 	.word	0x08007d21

08007fc4 <_sbrk_r>:
 8007fc4:	b538      	push	{r3, r4, r5, lr}
 8007fc6:	2300      	movs	r3, #0
 8007fc8:	4c05      	ldr	r4, [pc, #20]	; (8007fe0 <_sbrk_r+0x1c>)
 8007fca:	4605      	mov	r5, r0
 8007fcc:	4608      	mov	r0, r1
 8007fce:	6023      	str	r3, [r4, #0]
 8007fd0:	f7f9 fec8 	bl	8001d64 <_sbrk>
 8007fd4:	1c43      	adds	r3, r0, #1
 8007fd6:	d102      	bne.n	8007fde <_sbrk_r+0x1a>
 8007fd8:	6823      	ldr	r3, [r4, #0]
 8007fda:	b103      	cbz	r3, 8007fde <_sbrk_r+0x1a>
 8007fdc:	602b      	str	r3, [r5, #0]
 8007fde:	bd38      	pop	{r3, r4, r5, pc}
 8007fe0:	200006cc 	.word	0x200006cc

08007fe4 <strncmp>:
 8007fe4:	b510      	push	{r4, lr}
 8007fe6:	b16a      	cbz	r2, 8008004 <strncmp+0x20>
 8007fe8:	3901      	subs	r1, #1
 8007fea:	1884      	adds	r4, r0, r2
 8007fec:	f810 3b01 	ldrb.w	r3, [r0], #1
 8007ff0:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8007ff4:	4293      	cmp	r3, r2
 8007ff6:	d103      	bne.n	8008000 <strncmp+0x1c>
 8007ff8:	42a0      	cmp	r0, r4
 8007ffa:	d001      	beq.n	8008000 <strncmp+0x1c>
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d1f5      	bne.n	8007fec <strncmp+0x8>
 8008000:	1a98      	subs	r0, r3, r2
 8008002:	bd10      	pop	{r4, pc}
 8008004:	4610      	mov	r0, r2
 8008006:	e7fc      	b.n	8008002 <strncmp+0x1e>

08008008 <__ascii_wctomb>:
 8008008:	b149      	cbz	r1, 800801e <__ascii_wctomb+0x16>
 800800a:	2aff      	cmp	r2, #255	; 0xff
 800800c:	bf8b      	itete	hi
 800800e:	238a      	movhi	r3, #138	; 0x8a
 8008010:	700a      	strbls	r2, [r1, #0]
 8008012:	6003      	strhi	r3, [r0, #0]
 8008014:	2001      	movls	r0, #1
 8008016:	bf88      	it	hi
 8008018:	f04f 30ff 	movhi.w	r0, #4294967295
 800801c:	4770      	bx	lr
 800801e:	4608      	mov	r0, r1
 8008020:	4770      	bx	lr

08008022 <memmove>:
 8008022:	4288      	cmp	r0, r1
 8008024:	b510      	push	{r4, lr}
 8008026:	eb01 0302 	add.w	r3, r1, r2
 800802a:	d807      	bhi.n	800803c <memmove+0x1a>
 800802c:	1e42      	subs	r2, r0, #1
 800802e:	4299      	cmp	r1, r3
 8008030:	d00a      	beq.n	8008048 <memmove+0x26>
 8008032:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008036:	f802 4f01 	strb.w	r4, [r2, #1]!
 800803a:	e7f8      	b.n	800802e <memmove+0xc>
 800803c:	4283      	cmp	r3, r0
 800803e:	d9f5      	bls.n	800802c <memmove+0xa>
 8008040:	1881      	adds	r1, r0, r2
 8008042:	1ad2      	subs	r2, r2, r3
 8008044:	42d3      	cmn	r3, r2
 8008046:	d100      	bne.n	800804a <memmove+0x28>
 8008048:	bd10      	pop	{r4, pc}
 800804a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800804e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8008052:	e7f7      	b.n	8008044 <memmove+0x22>

08008054 <__malloc_lock>:
 8008054:	4770      	bx	lr

08008056 <__malloc_unlock>:
 8008056:	4770      	bx	lr

08008058 <_realloc_r>:
 8008058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800805a:	4607      	mov	r7, r0
 800805c:	4614      	mov	r4, r2
 800805e:	460e      	mov	r6, r1
 8008060:	b921      	cbnz	r1, 800806c <_realloc_r+0x14>
 8008062:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008066:	4611      	mov	r1, r2
 8008068:	f7ff be00 	b.w	8007c6c <_malloc_r>
 800806c:	b922      	cbnz	r2, 8008078 <_realloc_r+0x20>
 800806e:	f7ff fdb1 	bl	8007bd4 <_free_r>
 8008072:	4625      	mov	r5, r4
 8008074:	4628      	mov	r0, r5
 8008076:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008078:	f000 f814 	bl	80080a4 <_malloc_usable_size_r>
 800807c:	42a0      	cmp	r0, r4
 800807e:	d20f      	bcs.n	80080a0 <_realloc_r+0x48>
 8008080:	4621      	mov	r1, r4
 8008082:	4638      	mov	r0, r7
 8008084:	f7ff fdf2 	bl	8007c6c <_malloc_r>
 8008088:	4605      	mov	r5, r0
 800808a:	2800      	cmp	r0, #0
 800808c:	d0f2      	beq.n	8008074 <_realloc_r+0x1c>
 800808e:	4631      	mov	r1, r6
 8008090:	4622      	mov	r2, r4
 8008092:	f7ff f98d 	bl	80073b0 <memcpy>
 8008096:	4631      	mov	r1, r6
 8008098:	4638      	mov	r0, r7
 800809a:	f7ff fd9b 	bl	8007bd4 <_free_r>
 800809e:	e7e9      	b.n	8008074 <_realloc_r+0x1c>
 80080a0:	4635      	mov	r5, r6
 80080a2:	e7e7      	b.n	8008074 <_realloc_r+0x1c>

080080a4 <_malloc_usable_size_r>:
 80080a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80080a8:	1f18      	subs	r0, r3, #4
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	bfbc      	itt	lt
 80080ae:	580b      	ldrlt	r3, [r1, r0]
 80080b0:	18c0      	addlt	r0, r0, r3
 80080b2:	4770      	bx	lr

080080b4 <_init>:
 80080b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080b6:	bf00      	nop
 80080b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080ba:	bc08      	pop	{r3}
 80080bc:	469e      	mov	lr, r3
 80080be:	4770      	bx	lr

080080c0 <_fini>:
 80080c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080c2:	bf00      	nop
 80080c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080c6:	bc08      	pop	{r3}
 80080c8:	469e      	mov	lr, r3
 80080ca:	4770      	bx	lr
