#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Thu Apr 22 08:43:58 2021
# Process ID: 4952
# Log file: Z:/WorkSpace/Verilog/Young_01_Adder_1bit/planAhead_run_2/planAhead.log
# Journal file: Z:/WorkSpace/Verilog/Young_01_Adder_1bit/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/APP/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/APP/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/APP/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source Z:/WorkSpace/Verilog/Young_01_Adder_1bit/pa.fromHdl.tcl
# create_project -name Young_01_Adder_1bit -dir "Z:/WorkSpace/Verilog/Young_01_Adder_1bit/planAhead_run_2" -part xc7a100tcsg324-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "Adder_1bit_M.ucf" [current_fileset -constrset]
Adding file 'Z:/WorkSpace/Verilog/Young_01_Adder_1bit/Adder_1bit_M.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {Adder_1bit_M.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top Adder_1bit_M $srcset
# add_files [list {Adder_1bit_M.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc7a100tcsg324-3
Using Verific elaboration
Parsing VHDL file "D:/APP/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "Z:/WorkSpace/Verilog/Young_01_Adder_1bit/Adder_1bit_M.v" into library work
Loading clock regions from D:/APP/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from D:/APP/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from D:/APP/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from D:/APP/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from D:/APP/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from D:/APP/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from D:/APP/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/artix7/ConfigModes.xml
Loading list of drcs for the architecture : D:/APP/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/artix7/drc.xml
Parsing UCF File [Z:/WorkSpace/Verilog/Young_01_Adder_1bit/Adder_1bit_M.ucf]
Finished Parsing UCF File [Z:/WorkSpace/Verilog/Young_01_Adder_1bit/Adder_1bit_M.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: b24bf1fb
open_rtl_design: Time (s): elapsed = 00:00:29 . Memory (MB): peak = 831.320 ; gain = 298.199
update_compile_order -fileset sim_1
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See Z:/WorkSpace/Verilog/Young_01_Adder_1bit\planAhead_pid4952.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Apr 22 08:45:18 2021...
INFO: [Common 17-83] Releasing license: PlanAhead
