Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Mon Jan  8 20:11:25 2018
| Host         : tengu running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_methodology -file Top_methodology_drc_routed.rpt -rpx Top_methodology_drc_routed.rpx
| Design       : Top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
-------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 104
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| SYNTH-13  | Warning  | combinational multiplier      | 1          |
| TIMING-16 | Warning  | Large setup violation         | 59         |
| TIMING-18 | Warning  | Missing input or output delay | 40         |
| TIMING-20 | Warning  | Non-clocked latch             | 4          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-13#1 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance pwm_0/count_duty0.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -5.698 ns between sensor/dist_counter_reg[4]/C (clocked by clock) and sensor/r_dist_reg[12]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -5.705 ns between sensor/dist_counter_reg[4]/C (clocked by clock) and sensor/r_dist_reg[3]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -5.750 ns between sensor/dist_counter_reg[4]/C (clocked by clock) and sensor/r_dist_reg[4]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -5.857 ns between sensor/dist_counter_reg[4]/C (clocked by clock) and sensor/r_dist_reg[15]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -5.859 ns between sensor/dist_counter_reg[4]/C (clocked by clock) and sensor/r_dist_reg[1]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -5.926 ns between sensor/dist_counter_reg[4]/C (clocked by clock) and sensor/r_dist_reg[17]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -5.928 ns between sensor/dist_counter_reg[4]/C (clocked by clock) and sensor/r_dist_reg[25]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -5.959 ns between sensor/dist_counter_reg[4]/C (clocked by clock) and sensor/r_dist_reg[11]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -5.967 ns between sensor/dist_counter_reg[4]/C (clocked by clock) and sensor/r_dist_reg[14]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -5.971 ns between sensor/dist_counter_reg[4]/C (clocked by clock) and sensor/r_dist_reg[7]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -5.977 ns between sensor/dist_counter_reg[4]/C (clocked by clock) and sensor/r_dist_reg[8]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -5.979 ns between sensor/dist_counter_reg[4]/C (clocked by clock) and sensor/r_dist_reg[9]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -6.010 ns between sensor/dist_counter_reg[4]/C (clocked by clock) and sensor/r_dist_reg[13]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -6.029 ns between sensor/dist_counter_reg[4]/C (clocked by clock) and sensor/r_dist_reg[6]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -6.041 ns between sensor/dist_counter_reg[4]/C (clocked by clock) and sensor/r_dist_reg[5]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -6.046 ns between sensor/dist_counter_reg[4]/C (clocked by clock) and sensor/r_dist_reg[0]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -6.072 ns between sensor/dist_counter_reg[4]/C (clocked by clock) and sensor/r_dist_reg[2]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -6.077 ns between sensor/dist_counter_reg[4]/C (clocked by clock) and sensor/r_dist_reg[10]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -6.198 ns between sensor/dist_counter_reg[4]/C (clocked by clock) and sensor/r_dist_reg[16]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -6.223 ns between sensor/dist_counter_reg[4]/C (clocked by clock) and sensor/r_dist_reg[23]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -6.250 ns between sensor/dist_counter_reg[4]/C (clocked by clock) and sensor/r_dist_reg[21]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -6.293 ns between sensor/dist_counter_reg[4]/C (clocked by clock) and sensor/r_dist_reg[20]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -6.351 ns between sensor/dist_counter_reg[4]/C (clocked by clock) and sensor/r_dist_reg[19]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -6.366 ns between sensor/dist_counter_reg[4]/C (clocked by clock) and sensor/r_dist_reg[22]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -6.417 ns between sensor/dist_counter_reg[4]/C (clocked by clock) and sensor/r_dist_reg[24]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -6.666 ns between sensor/dist_counter_reg[4]/C (clocked by clock) and sensor/r_dist_reg[18]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -95.748 ns between sensor/r_dist_reg[6]/C (clocked by clock) and pwm_0/count_reg[0]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -95.925 ns between sensor/r_dist_reg[6]/C (clocked by clock) and pwm_0/count_reg[1]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -96.078 ns between sensor/r_dist_reg[6]/C (clocked by clock) and pwm_0/count_reg[2]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -96.138 ns between sensor/r_dist_reg[6]/C (clocked by clock) and pwm_0/count_reg[3]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -96.271 ns between sensor/r_dist_reg[6]/C (clocked by clock) and pwm_0/count_reg[4]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -96.287 ns between sensor/r_dist_reg[6]/C (clocked by clock) and pwm_0/count_reg[6]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -96.361 ns between sensor/r_dist_reg[6]/C (clocked by clock) and pwm_0/count_reg[7]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -96.382 ns between sensor/r_dist_reg[6]/C (clocked by clock) and pwm_0/count_reg[5]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -96.409 ns between sensor/r_dist_reg[6]/C (clocked by clock) and pwm_0/count_reg[8]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -96.425 ns between sensor/r_dist_reg[6]/C (clocked by clock) and pwm_0/count_reg[10]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -96.499 ns between sensor/r_dist_reg[6]/C (clocked by clock) and pwm_0/count_reg[11]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -96.520 ns between sensor/r_dist_reg[6]/C (clocked by clock) and pwm_0/count_reg[9]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -96.522 ns between sensor/r_dist_reg[6]/C (clocked by clock) and pwm_0/count_reg[12]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -96.538 ns between sensor/r_dist_reg[6]/C (clocked by clock) and pwm_0/count_reg[14]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -96.612 ns between sensor/r_dist_reg[6]/C (clocked by clock) and pwm_0/count_reg[15]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -96.633 ns between sensor/r_dist_reg[6]/C (clocked by clock) and pwm_0/count_reg[13]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -96.635 ns between sensor/r_dist_reg[6]/C (clocked by clock) and pwm_0/count_reg[16]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -96.651 ns between sensor/r_dist_reg[6]/C (clocked by clock) and pwm_0/count_reg[18]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -96.725 ns between sensor/r_dist_reg[6]/C (clocked by clock) and pwm_0/count_reg[19]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -96.746 ns between sensor/r_dist_reg[6]/C (clocked by clock) and pwm_0/count_reg[17]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -96.749 ns between sensor/r_dist_reg[6]/C (clocked by clock) and pwm_0/count_reg[20]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -96.765 ns between sensor/r_dist_reg[6]/C (clocked by clock) and pwm_0/count_reg[22]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -96.839 ns between sensor/r_dist_reg[6]/C (clocked by clock) and pwm_0/count_reg[23]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -96.860 ns between sensor/r_dist_reg[6]/C (clocked by clock) and pwm_0/count_reg[21]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -96.862 ns between sensor/r_dist_reg[6]/C (clocked by clock) and pwm_0/count_reg[24]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -96.878 ns between sensor/r_dist_reg[6]/C (clocked by clock) and pwm_0/count_reg[26]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -96.952 ns between sensor/r_dist_reg[6]/C (clocked by clock) and pwm_0/count_reg[27]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -96.973 ns between sensor/r_dist_reg[6]/C (clocked by clock) and pwm_0/count_reg[25]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -96.976 ns between sensor/r_dist_reg[6]/C (clocked by clock) and pwm_0/count_reg[28]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -96.992 ns between sensor/r_dist_reg[6]/C (clocked by clock) and pwm_0/count_reg[30]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -97.066 ns between sensor/r_dist_reg[6]/C (clocked by clock) and pwm_0/count_reg[31]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -97.087 ns between sensor/r_dist_reg[6]/C (clocked by clock) and pwm_0/count_reg[29]/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -99.968 ns between sensor/r_dist_reg[6]/C (clocked by clock) and pwm_0/PWM_reg/D (clocked by clock). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on echo relative to clock(s) clock 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on sw[0] relative to clock(s) clock 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on sw[10] relative to clock(s) clock 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on sw[11] relative to clock(s) clock 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on sw[12] relative to clock(s) clock 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on sw[13] relative to clock(s) clock 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on sw[14] relative to clock(s) clock 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on sw[15] relative to clock(s) clock 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on sw[1] relative to clock(s) clock 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on sw[2] relative to clock(s) clock 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on sw[3] relative to clock(s) clock 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on sw[4] relative to clock(s) clock 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on sw[5] relative to clock(s) clock 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on sw[6] relative to clock(s) clock 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on sw[7] relative to clock(s) clock 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on sw[8] relative to clock(s) clock 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on sw[9] relative to clock(s) clock 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on LED[0] relative to clock(s) clock 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on LED[10] relative to clock(s) clock 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on LED[11] relative to clock(s) clock 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on LED[12] relative to clock(s) clock 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on LED[13] relative to clock(s) clock 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on LED[14] relative to clock(s) clock 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on LED[15] relative to clock(s) clock 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on LED[1] relative to clock(s) clock 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on LED[2] relative to clock(s) clock 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on LED[3] relative to clock(s) clock 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on LED[4] relative to clock(s) clock 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on LED[5] relative to clock(s) clock 
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on LED[6] relative to clock(s) clock 
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on LED[7] relative to clock(s) clock 
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on LED[8] relative to clock(s) clock 
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on LED[9] relative to clock(s) clock 
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on an[0] relative to clock(s) clock 
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on an[1] relative to clock(s) clock 
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on an[2] relative to clock(s) clock 
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on an[3] relative to clock(s) clock 
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on dp relative to clock(s) clock 
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on pmod_1 relative to clock(s) clock 
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on trig relative to clock(s) clock 
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch digit_reg[0] cannot be properly analyzed as its control pin digit_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch digit_reg[1] cannot be properly analyzed as its control pin digit_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch digit_reg[2] cannot be properly analyzed as its control pin digit_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch digit_reg[3] cannot be properly analyzed as its control pin digit_reg[3]/G is not reached by a timing clock
Related violations: <none>


