Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri Oct 08 12:04:25 2021
| Host         : DESKTOP-HMF772I running 64-bit major release  (build 9200)
| Command      : report_methodology -file lcd_design_wrapper_methodology_drc_routed.rpt -rpx lcd_design_wrapper_methodology_drc_routed.rpx
| Design       : lcd_design_wrapper
| Device       : xc7z020clg400-2
| Speed File   : -2
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 28
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 27         |
| XDCB-1    | Warning  | Runtime intensive exceptions  | 1          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on lcd_lcd_de relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on lcd_lcd_hs relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on lcd_lcd_vs relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on lcd_rgb_o[0] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on lcd_rgb_o[10] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on lcd_rgb_o[11] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on lcd_rgb_o[12] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on lcd_rgb_o[13] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on lcd_rgb_o[14] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on lcd_rgb_o[15] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on lcd_rgb_o[16] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on lcd_rgb_o[17] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on lcd_rgb_o[18] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on lcd_rgb_o[19] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on lcd_rgb_o[1] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on lcd_rgb_o[20] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on lcd_rgb_o[21] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on lcd_rgb_o[22] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on lcd_rgb_o[23] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on lcd_rgb_o[2] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on lcd_rgb_o[3] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on lcd_rgb_o[4] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on lcd_rgb_o[5] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on lcd_rgb_o[6] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on lcd_rgb_o[7] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on lcd_rgb_o[8] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on lcd_rgb_o[9] relative to clock(s) VIRTUAL_axi_dynclk_0_PXL_CLK_O 
Related violations: <none>

XDCB-1#1 Warning
Runtime intensive exceptions  
The following constraint contains more than 1000 objects. To preserve runtime and memory performance, it is recommended to include minimum number of objects. Check whether this list can be simplified.
-to = expands to 1810 design objects. 
set_max_delay -datapath_only -from [get_clocks -of [get_ports -scoped_to_current_instance s_axi_aclk]] -to [all_registers -clock [get_clocks -of [get_...
c:/Users/mi/Desktop/Programma/ZYNQ/XC7Z020_430_Linux_LCD/XC7Z020_430_Linux_LCD.srcs/sources_1/bd/lcd_design/ip/lcd_design_v_tc_0_0/lcd_design_v_tc_0_0_clocks.xdc (Line: 6)
Related violations: <none>


