\section{/\+Users/jselfridge/\+Documents/\+Git\+Hub/\+Black\+Box/mavlink/slugs/mavlink\+\_\+msg\+\_\+cpu\+\_\+load.h File Reference}
\label{mavlink__msg__cpu__load_8h}\index{/\+Users/jselfridge/\+Documents/\+Git\+Hub/\+Black\+Box/mavlink/slugs/mavlink\+\_\+msg\+\_\+cpu\+\_\+load.\+h@{/\+Users/jselfridge/\+Documents/\+Git\+Hub/\+Black\+Box/mavlink/slugs/mavlink\+\_\+msg\+\_\+cpu\+\_\+load.\+h}}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ \+\_\+\+\_\+mavlink\+\_\+cpu\+\_\+load\+\_\+t}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+S\+G\+\_\+\+I\+D\+\_\+\+C\+P\+U\+\_\+\+L\+O\+AD}~170
\item 
\#define \textbf{ M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+S\+G\+\_\+\+I\+D\+\_\+\+C\+P\+U\+\_\+\+L\+O\+A\+D\+\_\+\+L\+EN}~4
\item 
\#define \textbf{ M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+S\+G\+\_\+\+I\+D\+\_\+170\+\_\+\+L\+EN}~4
\item 
\#define \textbf{ M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+S\+G\+\_\+\+I\+D\+\_\+\+C\+P\+U\+\_\+\+L\+O\+A\+D\+\_\+\+C\+RC}~75
\item 
\#define \textbf{ M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+S\+G\+\_\+\+I\+D\+\_\+170\+\_\+\+C\+RC}~75
\item 
\#define \textbf{ M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+E\+S\+S\+A\+G\+E\+\_\+\+I\+N\+F\+O\+\_\+\+C\+P\+U\+\_\+\+L\+O\+AD}
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \textbf{ \+\_\+\+\_\+mavlink\+\_\+cpu\+\_\+load\+\_\+t} \textbf{ mavlink\+\_\+cpu\+\_\+load\+\_\+t}
\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\mbox{\label{mavlink__msg__cpu__load_8h_a9e84b474849f6d5171582af44a3e1960}} 
\index{mavlink\+\_\+msg\+\_\+cpu\+\_\+load.\+h@{mavlink\+\_\+msg\+\_\+cpu\+\_\+load.\+h}!M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+E\+S\+S\+A\+G\+E\+\_\+\+I\+N\+F\+O\+\_\+\+C\+P\+U\+\_\+\+L\+O\+AD@{M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+E\+S\+S\+A\+G\+E\+\_\+\+I\+N\+F\+O\+\_\+\+C\+P\+U\+\_\+\+L\+O\+AD}}
\index{M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+E\+S\+S\+A\+G\+E\+\_\+\+I\+N\+F\+O\+\_\+\+C\+P\+U\+\_\+\+L\+O\+AD@{M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+E\+S\+S\+A\+G\+E\+\_\+\+I\+N\+F\+O\+\_\+\+C\+P\+U\+\_\+\+L\+O\+AD}!mavlink\+\_\+msg\+\_\+cpu\+\_\+load.\+h@{mavlink\+\_\+msg\+\_\+cpu\+\_\+load.\+h}}
\subsubsection{M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+E\+S\+S\+A\+G\+E\+\_\+\+I\+N\+F\+O\+\_\+\+C\+P\+U\+\_\+\+L\+O\+AD}
{\footnotesize\ttfamily \#define M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+E\+S\+S\+A\+G\+E\+\_\+\+I\+N\+F\+O\+\_\+\+C\+P\+U\+\_\+\+L\+O\+AD}

{\bfseries Value\+:}
\begin{DoxyCode}
\{ \(\backslash\)
    \textcolor{stringliteral}{"CPU\_LOAD"}, \(\backslash\)
    3, \(\backslash\)
    \{  \{ \textcolor{stringliteral}{"batVolt"}, NULL, MAVLINK_TYPE_UINT16_T, 0, 0, offsetof(
      mavlink_cpu_load_t, batVolt) \}, \(\backslash\)
         \{ \textcolor{stringliteral}{"sensLoad"}, NULL, MAVLINK_TYPE_UINT8_T, 0, 2, offsetof(
      mavlink_cpu_load_t, sensLoad) \}, \(\backslash\)
         \{ \textcolor{stringliteral}{"ctrlLoad"}, NULL, MAVLINK_TYPE_UINT8_T, 0, 3, offsetof(
      mavlink_cpu_load_t, ctrlLoad) \}, \(\backslash\)
         \} \(\backslash\)
\}
\end{DoxyCode}
\mbox{\label{mavlink__msg__cpu__load_8h_a1580ee109724b88daf4b142ed651e335}} 
\index{mavlink\+\_\+msg\+\_\+cpu\+\_\+load.\+h@{mavlink\+\_\+msg\+\_\+cpu\+\_\+load.\+h}!M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+S\+G\+\_\+\+I\+D\+\_\+170\+\_\+\+C\+RC@{M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+S\+G\+\_\+\+I\+D\+\_\+170\+\_\+\+C\+RC}}
\index{M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+S\+G\+\_\+\+I\+D\+\_\+170\+\_\+\+C\+RC@{M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+S\+G\+\_\+\+I\+D\+\_\+170\+\_\+\+C\+RC}!mavlink\+\_\+msg\+\_\+cpu\+\_\+load.\+h@{mavlink\+\_\+msg\+\_\+cpu\+\_\+load.\+h}}
\subsubsection{M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+S\+G\+\_\+\+I\+D\+\_\+170\+\_\+\+C\+RC}
{\footnotesize\ttfamily \#define M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+S\+G\+\_\+\+I\+D\+\_\+170\+\_\+\+C\+RC~75}

\mbox{\label{mavlink__msg__cpu__load_8h_a4ce525745d2e67e8a4ef61777812721d}} 
\index{mavlink\+\_\+msg\+\_\+cpu\+\_\+load.\+h@{mavlink\+\_\+msg\+\_\+cpu\+\_\+load.\+h}!M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+S\+G\+\_\+\+I\+D\+\_\+170\+\_\+\+L\+EN@{M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+S\+G\+\_\+\+I\+D\+\_\+170\+\_\+\+L\+EN}}
\index{M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+S\+G\+\_\+\+I\+D\+\_\+170\+\_\+\+L\+EN@{M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+S\+G\+\_\+\+I\+D\+\_\+170\+\_\+\+L\+EN}!mavlink\+\_\+msg\+\_\+cpu\+\_\+load.\+h@{mavlink\+\_\+msg\+\_\+cpu\+\_\+load.\+h}}
\subsubsection{M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+S\+G\+\_\+\+I\+D\+\_\+170\+\_\+\+L\+EN}
{\footnotesize\ttfamily \#define M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+S\+G\+\_\+\+I\+D\+\_\+170\+\_\+\+L\+EN~4}

\mbox{\label{mavlink__msg__cpu__load_8h_ae3f27f2327d824ea9b9e306f791b930a}} 
\index{mavlink\+\_\+msg\+\_\+cpu\+\_\+load.\+h@{mavlink\+\_\+msg\+\_\+cpu\+\_\+load.\+h}!M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+S\+G\+\_\+\+I\+D\+\_\+\+C\+P\+U\+\_\+\+L\+O\+AD@{M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+S\+G\+\_\+\+I\+D\+\_\+\+C\+P\+U\+\_\+\+L\+O\+AD}}
\index{M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+S\+G\+\_\+\+I\+D\+\_\+\+C\+P\+U\+\_\+\+L\+O\+AD@{M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+S\+G\+\_\+\+I\+D\+\_\+\+C\+P\+U\+\_\+\+L\+O\+AD}!mavlink\+\_\+msg\+\_\+cpu\+\_\+load.\+h@{mavlink\+\_\+msg\+\_\+cpu\+\_\+load.\+h}}
\subsubsection{M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+S\+G\+\_\+\+I\+D\+\_\+\+C\+P\+U\+\_\+\+L\+O\+AD}
{\footnotesize\ttfamily \#define M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+S\+G\+\_\+\+I\+D\+\_\+\+C\+P\+U\+\_\+\+L\+O\+AD~170}

\mbox{\label{mavlink__msg__cpu__load_8h_a673f3226b30321fc49d99c14612cde2a}} 
\index{mavlink\+\_\+msg\+\_\+cpu\+\_\+load.\+h@{mavlink\+\_\+msg\+\_\+cpu\+\_\+load.\+h}!M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+S\+G\+\_\+\+I\+D\+\_\+\+C\+P\+U\+\_\+\+L\+O\+A\+D\+\_\+\+C\+RC@{M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+S\+G\+\_\+\+I\+D\+\_\+\+C\+P\+U\+\_\+\+L\+O\+A\+D\+\_\+\+C\+RC}}
\index{M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+S\+G\+\_\+\+I\+D\+\_\+\+C\+P\+U\+\_\+\+L\+O\+A\+D\+\_\+\+C\+RC@{M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+S\+G\+\_\+\+I\+D\+\_\+\+C\+P\+U\+\_\+\+L\+O\+A\+D\+\_\+\+C\+RC}!mavlink\+\_\+msg\+\_\+cpu\+\_\+load.\+h@{mavlink\+\_\+msg\+\_\+cpu\+\_\+load.\+h}}
\subsubsection{M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+S\+G\+\_\+\+I\+D\+\_\+\+C\+P\+U\+\_\+\+L\+O\+A\+D\+\_\+\+C\+RC}
{\footnotesize\ttfamily \#define M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+S\+G\+\_\+\+I\+D\+\_\+\+C\+P\+U\+\_\+\+L\+O\+A\+D\+\_\+\+C\+RC~75}

\mbox{\label{mavlink__msg__cpu__load_8h_a2143034c7690b2dc015550388bafbc6c}} 
\index{mavlink\+\_\+msg\+\_\+cpu\+\_\+load.\+h@{mavlink\+\_\+msg\+\_\+cpu\+\_\+load.\+h}!M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+S\+G\+\_\+\+I\+D\+\_\+\+C\+P\+U\+\_\+\+L\+O\+A\+D\+\_\+\+L\+EN@{M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+S\+G\+\_\+\+I\+D\+\_\+\+C\+P\+U\+\_\+\+L\+O\+A\+D\+\_\+\+L\+EN}}
\index{M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+S\+G\+\_\+\+I\+D\+\_\+\+C\+P\+U\+\_\+\+L\+O\+A\+D\+\_\+\+L\+EN@{M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+S\+G\+\_\+\+I\+D\+\_\+\+C\+P\+U\+\_\+\+L\+O\+A\+D\+\_\+\+L\+EN}!mavlink\+\_\+msg\+\_\+cpu\+\_\+load.\+h@{mavlink\+\_\+msg\+\_\+cpu\+\_\+load.\+h}}
\subsubsection{M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+S\+G\+\_\+\+I\+D\+\_\+\+C\+P\+U\+\_\+\+L\+O\+A\+D\+\_\+\+L\+EN}
{\footnotesize\ttfamily \#define M\+A\+V\+L\+I\+N\+K\+\_\+\+M\+S\+G\+\_\+\+I\+D\+\_\+\+C\+P\+U\+\_\+\+L\+O\+A\+D\+\_\+\+L\+EN~4}



\subsection{Typedef Documentation}
\mbox{\label{mavlink__msg__cpu__load_8h_aabc560f4bc45731103e1199db2171586}} 
\index{mavlink\+\_\+msg\+\_\+cpu\+\_\+load.\+h@{mavlink\+\_\+msg\+\_\+cpu\+\_\+load.\+h}!mavlink\+\_\+cpu\+\_\+load\+\_\+t@{mavlink\+\_\+cpu\+\_\+load\+\_\+t}}
\index{mavlink\+\_\+cpu\+\_\+load\+\_\+t@{mavlink\+\_\+cpu\+\_\+load\+\_\+t}!mavlink\+\_\+msg\+\_\+cpu\+\_\+load.\+h@{mavlink\+\_\+msg\+\_\+cpu\+\_\+load.\+h}}
\subsubsection{mavlink\+\_\+cpu\+\_\+load\+\_\+t}
{\footnotesize\ttfamily typedef struct \textbf{ \+\_\+\+\_\+mavlink\+\_\+cpu\+\_\+load\+\_\+t}  \textbf{ mavlink\+\_\+cpu\+\_\+load\+\_\+t}}

