# âš¡ StructuLogic: 8-Bit Structural ALU (Verilog)

**StructuLogic** is a digital logic project that implements a fully functional **8-bit Arithmetic Logic Unit (ALU)** using **pure Structural Modeling in Verilog**.  
The design follows a **bottom-up hardware architecture approach**, building complex computation units strictly from primitive logic gatesâ€”**without using behavioral operators** such as `+`, `-`, or `==`.

This project is ideal for understanding **low-level hardware design**, gate-level composition, and hierarchical digital systems.

---

## ğŸŒŸ Overview

The StructuLogic ALU operates on **8-bit signed integers** and supports a wide range of arithmetic, logical, shift, and rotation operations.

### Key Features
- âœ… **12 Distinct Operations** (Arithmetic, Logic, Shifts, Rotations) ğŸ§®  
- ğŸš© **Status Flag Generation** (Zero, Negative, Overflow)  
- ğŸ—ï¸ **Strict Hierarchical Design**  
  - Gates â†’ Adders / Muxes â†’ Functional Units â†’ Top-Level ALU  
- ğŸ¤– **Self-Checking Testbench**  
  - Automatically verifies correctness against a golden behavioral reference  

---

## ğŸ“‚ Architecture

The design follows a **clean hierarchical structure**, starting from primitive gates and scaling up to a full ALU.

### 1ï¸âƒ£ Primitive Gates
Custom gate-level modules:
- `and_gate`
- `or_gate`
- `not_gate`
- `nand_gate`

---

### 2ï¸âƒ£ Basic Components
- 1-bit and 8-bit **2Ã—1 Multiplexers**
- **Full Adders** (structurally built)

---

### 3ï¸âƒ£ Functional Sub-Units

#### ğŸ§® Arithmetic Unit
Handles:
- **ADD** â€“ Addition  
- **SUB** â€“ Subtraction (2â€™s complement)  
- **INC** â€“ Increment  
- **SEQ** â€“ Set-on-Equal  

#### ğŸ§  Logic Unit
Handles:
- **AND** â€“ Bitwise AND  
- **OR** â€“ Bitwise OR  
- **NAND** â€“ Bitwise NAND  
- **NOT** â€“ Bitwise NOT  

#### ğŸ”„ Shift & Rotate Units
Handles:
- **ASL** â€“ Arithmetic Shift Left  
- **ASR** â€“ Arithmetic Shift Right  
- **ROL** â€“ Rotate Left  
- **ROR** â€“ Rotate Right  

---

### 4ï¸âƒ£ Top-Level Integration
- `ALU_8` integrates all sub-units
- Operation selection via **4-bit OpCode**
- Status flags generated in real-time

---

## âš™ï¸ Supported Operations (OpCode Controlled)

### ğŸ§® Arithmetic Operations
| Operation | Description |
|---------|------------|
| ADD | `Result = A + B` |
| SUB | `Result = A - B` |
| INC | `Result = A + 1` |
| SEQ | `Result = 1` if `A == B`, else `0` |

---

### ğŸ§  Logic Operations
| Operation | Description |
|---------|------------|
| AND | `A & B` |
| OR | `A \| B` |
| NAND | `~(A & B)` |
| NOT | `~A` |

---

### ğŸ”„ Shift & Rotate Operations
| Operation | Description |
|---------|------------|
| ASL | Arithmetic Shift Left (`B << 1`) âš ï¸ Overflow detected |
| ASR | Arithmetic Shift Right (`B >> 1`) |
| ROL | Rotate Left (MSB â†’ LSB) |
| ROR | Rotate Right (LSB â†’ MSB) |

---

## ğŸ§© Status Flags

The ALU generates three status flags:

| Flag | Meaning |
|----|--------|
| **Z (Zero)** | High if result = `00000000` |
| **N (Negative)** | High if MSB (sign bit) = 1 |
| **V (Overflow)** | High if signed overflow occurs (`[-128, 127]`) |

---

## ğŸ§ª Verification Workflow

### ğŸ¤– Self-Checking Testbench
Module: `tb_ALU_8bit_selfcheck`

#### Features
- ğŸ” **Corner Case Testing**
  - Includes `-128`, `127`, `0`, and edge transitions
- âš–ï¸ **Golden Reference Model**
  - Behavioral computation used for validation
- ğŸ“Š **Automated Reporting**
  - Pass / Fail counters
  - Detailed error logs with timestamps
  - Final summary report

#### ğŸ“ˆ Evaluation Metrics
- **Coverage:** 100% of defined OpCodes tested  
- **Accuracy:** Fully verified against behavioral reference logic  
