/*
 * Copyright (c) 2025 Cypress Semiconductor Corporation (an Infineon company) or
 * an affiliate of Cypress Semiconductor Corporation
 *
 * SPDX-License-Identifier: Apache-2.0
 */

/**
 * @brief Peripheral Clock control driver for Infineon CAT1 MCU family.
 */

#define DT_DRV_COMPAT infineon_cat1_peri_div

#include <zephyr/drivers/clock_control/clock_control_ifx_cat1.h>
#include <zephyr/drivers/clock_control.h>
#include <zephyr/kernel.h>
#include <stdlib.h>
#include <cy_sysclk.h>
#include <cy_systick.h>

struct ifx_cat1_peri_clock_data {
	struct ifx_cat1_resource_inst hw_resource;
	struct ifx_cat1_clock clock;
	uint16_t divider;
	uint8_t frac_divider;
	CySCB_Type *reg_addr;
};

#if defined(CY_IP_MXPERI) || defined(CY_IP_M0S8PERI)

#define _IFX_CAT1_PCLK_GROUP(clkdst) 0
#define _IFX_CAT1_TCPWM0_PCLK_CLOCK0 PCLK_TCPWM0_CLOCKS0
#define _IFX_CAT1_TCPWM1_PCLK_CLOCK0 PCLK_TCPWM1_CLOCKS0
#define _IFX_CAT1_SCB0_PCLK_CLOCK    PCLK_SCB0_CLOCK

#elif defined(CY_IP_MXSPERI)

#define _IFX_CAT1_PCLK_GROUP(clkdst) ((uint8_t)((uint32_t)(clkdst) >> 8))
#define _IFX_CAT1_TCPWM0_PCLK_CLOCK0 PCLK_TCPWM0_CLOCK_COUNTER_EN0
#define _IFX_CAT1_TCPWM1_PCLK_CLOCK0 PCLK_TCPWM1_CLOCK_COUNTER_EN0
#define _IFX_CAT1_SCB0_PCLK_CLOCK    PCLK_SCB0_CLOCK_SCB_EN
#define _IFX_CAT1_SCB1_PCLK_CLOCK    PCLK_SCB1_CLOCK_SCB_EN
#define _IFX_CAT1_SCB5_PCLK_CLOCK    PCLK_SCB5_CLOCK_SCB_EN
#define _IFX_CAT1_TDM0_PCLK_CLOCK    PCLK_TDM0_CLK_IF_SRSS0
#endif

en_clk_dst_t ifx_cat1_scb_get_clock_index(uint32_t block_num)
{
	en_clk_dst_t clk;
/* PSOC6A256K does not have SCB 3 */
#if defined(CY_DEVICE_PSOC6A256K)
	if (block_num < 3) {
		clk = (en_clk_dst_t)((uint32_t)_IFX_CAT1_SCB0_PCLK_CLOCK + block_num);
	} else {
		clk = (en_clk_dst_t)((uint32_t)_IFX_CAT1_SCB0_PCLK_CLOCK + block_num - 1);
	}
#else
	clk = (en_clk_dst_t)((uint32_t)_IFX_CAT1_SCB0_PCLK_CLOCK + block_num);
#endif
	return clk;
}

en_clk_dst_t ifx_cat1_tcpwm_get_clock_index(uint32_t block_num, uint32_t channel)
{
	en_clk_dst_t clk;

	if (block_num == 0) {
		/* block_num 0 is 32-bit tcpwm instances */
		clk = (en_clk_dst_t)((uint32_t)_IFX_CAT1_TCPWM0_PCLK_CLOCK0 + channel);
	} else {
		/* block_num 1 is 16-bit tcwpm instances */
		clk = (en_clk_dst_t)((uint32_t)_IFX_CAT1_TCPWM1_PCLK_CLOCK0 + channel);
	}

	return clk;
}

en_clk_dst_t ifx_cat1_tdm_get_clock_index(uint32_t block_num, uint32_t channel)
{
	en_clk_dst_t clk;

	if (block_num == 0) {
		clk = (en_clk_dst_t)((uint32_t)_IFX_CAT1_TDM0_PCLK_CLOCK + channel);
	} else {
		__ASSERT(false, "Unsupported TDM block number");
	}

	return clk;
}

static int ifx_cat1_peri_clock_init(const struct device *dev)
{
	struct ifx_cat1_peri_clock_data *const data = dev->data;
	en_clk_dst_t clk_idx;

	if (data->hw_resource.type == IFX_RSC_SCB) {
		clk_idx = ifx_cat1_scb_get_clock_index(data->hw_resource.block_num);
		if (CY_RSLT_SUCCESS != ifx_cat1_utils_peri_pclk_set_divider(clk_idx, &data->clock, data->divider - 1))
		{
			return -EIO;
		}
	} else if (data->hw_resource.type == IFX_RSC_TCPWM) {
		clk_idx = ifx_cat1_tcpwm_get_clock_index(
			data->hw_resource.block_num, data->hw_resource.channel_num);

		if (CY_RSLT_SUCCESS != ifx_cat1_utils_peri_pclk_set_divider(clk_idx, &data->clock, data->divider - 1))
		{
			return -EIO;
		}
	} else if (data->hw_resource.type == IFX_RSC_TDM) {
		clk_idx = ifx_cat1_tdm_get_clock_index(data->hw_resource.block_num, data->hw_resource.channel_num);
		if (CY_RSLT_SUCCESS != ifx_cat1_utils_peri_pclk_set_frac_divider(clk_idx,
			&data->clock, data->divider - 1, data->frac_divider))
		{
			return -EIO;
		}
	} else {
		return -EINVAL;
	}

	if (CY_RSLT_SUCCESS != ifx_cat1_utils_peri_pclk_assign_divider(clk_idx, &data->clock))
	{
		return -EIO;
	}
	if (CY_RSLT_SUCCESS != ifx_cat1_utils_peri_pclk_enable_divider(clk_idx, &data->clock))
	{
		return -EIO;
	}

	return 0;
}

#define INFINEON_CAT1_PERI_CLOCK_INIT(n)                                                           \
	static struct ifx_cat1_peri_clock_data ifx_cat1_peri_clock##n##_data = {                   \
		.divider = DT_INST_PROP(n, clock_div),                                             \
		.frac_divider = DT_INST_PROP_OR(n, div_frac_value, 0),                             \
		.hw_resource = {.type = DT_INST_PROP(n, resource_type),                            \
				.block_num = DT_INST_PROP(n, resource_instance),                   \
				.channel_num = DT_INST_PROP_OR(n, resource_channel, 0)},           \
		PERI_CLOCK_INIT(n)};                                                               \
                                                                                                   \
	DEVICE_DT_INST_DEFINE(n, &ifx_cat1_peri_clock_init, NULL, &ifx_cat1_peri_clock##n##_data,  \
			      NULL, PRE_KERNEL_1, CONFIG_CLOCK_CONTROL_INIT_PRIORITY, NULL);

DT_INST_FOREACH_STATUS_OKAY(INFINEON_CAT1_PERI_CLOCK_INIT)
