
---------- Begin Simulation Statistics ----------
final_tick                                40947669000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 159162                       # Simulator instruction rate (inst/s)
host_mem_usage                                4481056                       # Number of bytes of host memory used
host_op_rate                                   323004                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    87.55                       # Real time elapsed on the host
host_tick_rate                              467700687                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13934757                       # Number of instructions simulated
sim_ops                                      28279351                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.040948                       # Number of seconds simulated
sim_ticks                                 40947669000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               92                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted              287                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             57                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              57                       # Number of indirect misses.
system.cpu0.branchPred.lookups                    287                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           39                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     20977542                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              8.189534                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5690018                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2459772                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        35066                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1493536                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          535                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       41348712                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.122107                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    5351926                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          605                       # TLB misses on write requests
system.cpu0.numCycles                        81895338                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass             692868      3.30%      3.30% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               16308207     77.74%     81.04% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  2368      0.01%     81.06% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                 162889      0.78%     81.83% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                25090      0.12%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                 2096      0.01%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                 24906      0.12%     82.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     82.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                 86613      0.41%     82.49% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                  6936      0.03%     82.53% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 95642      0.46%     82.98% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                89955      0.43%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                6163      0.03%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd             1714      0.01%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt             8287      0.04%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult              82      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1890985      9.01%     92.50% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1365189      6.51%     99.01% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           156640      0.75%     99.76% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           50912      0.24%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                20977542                       # Class of committed instruction
system.cpu0.tickCycles                       40546626                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   92                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     68                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    3934757                       # Number of instructions committed
system.cpu1.committedOps                      7301809                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             20.813294                       # CPI: cycles per instruction
system.cpu1.discardedOps                      2357835                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     636932                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2022                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    3558636                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        13468                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       69818352                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.048046                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1509519                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          191                       # TLB misses on write requests
system.cpu1.numCycles                        81895255                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.03%      0.03% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                3535832     48.42%     48.45% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.01%     48.46% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.02%     48.48% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  189      0.00%     48.48% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     48.48% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     48.48% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     48.48% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     48.48% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     48.48% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     48.48% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     48.48% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.01%     48.50% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     48.50% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.01%     48.51% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     48.51% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.02%     48.53% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  843      0.01%     48.54% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     48.54% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     48.54% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.01%     48.54% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     48.54% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     48.54% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     48.54% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     48.54% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     48.54% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     48.54% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     48.54% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     48.54% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     48.54% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     48.54% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     48.54% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     48.54% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     48.54% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     48.54% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     48.54% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     48.54% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     48.54% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     48.54% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     48.54% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     48.54% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     48.54% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     48.54% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     48.54% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     48.54% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     48.54% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     48.54% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199681      2.73%     51.28% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133412      1.83%     53.10% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.02%     53.13% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         3422613     46.87%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 7301809                       # Class of committed instruction
system.cpu1.tickCycles                       12076903                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       583027                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1167096                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1986837                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          366                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3973740                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            366                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             133575                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       457584                       # Transaction distribution
system.membus.trans_dist::CleanEvict           125443                       # Transaction distribution
system.membus.trans_dist::ReadExReq            450494                       # Transaction distribution
system.membus.trans_dist::ReadExResp           450493                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        133575                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1751164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1751164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1751164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     66665728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     66665728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                66665728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            584069                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  584069    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              584069                       # Request fanout histogram
system.membus.reqLayer4.occupancy          3230640000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               7.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3102803750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  40947669000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4211923                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4211923                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4211923                       # number of overall hits
system.cpu0.icache.overall_hits::total        4211923                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1139844                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1139844                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1139844                       # number of overall misses
system.cpu0.icache.overall_misses::total      1139844                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  21168456000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  21168456000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  21168456000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  21168456000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      5351767                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      5351767                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      5351767                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      5351767                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.212985                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.212985                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.212985                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.212985                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 18571.362397                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 18571.362397                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 18571.362397                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 18571.362397                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1139827                       # number of writebacks
system.cpu0.icache.writebacks::total          1139827                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1139844                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1139844                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1139844                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1139844                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  20028613000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  20028613000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  20028613000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  20028613000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.212985                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.212985                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.212985                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.212985                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 17571.363274                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17571.363274                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 17571.363274                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 17571.363274                       # average overall mshr miss latency
system.cpu0.icache.replacements               1139827                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4211923                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4211923                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1139844                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1139844                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  21168456000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  21168456000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      5351767                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      5351767                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.212985                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.212985                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 18571.362397                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 18571.362397                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1139844                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1139844                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  20028613000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  20028613000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.212985                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.212985                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 17571.363274                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17571.363274                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  40947669000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999663                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            5351766                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1139843                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.695178                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999663                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999979                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         43953979                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        43953979                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40947669000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40947669000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40947669000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40947669000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40947669000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40947669000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3326623                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3326623                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3327562                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3327562                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       462398                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        462398                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       463513                       # number of overall misses
system.cpu0.dcache.overall_misses::total       463513                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  13178244500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13178244500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  13178244500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13178244500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      3789021                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3789021                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      3791075                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3791075                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.122036                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.122036                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.122264                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.122264                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28499.786980                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28499.786980                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28431.229545                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28431.229545                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       179318                       # number of writebacks
system.cpu0.dcache.writebacks::total           179318                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        76629                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        76629                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        76629                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        76629                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       385769                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       385769                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       386807                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       386807                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  10360969500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10360969500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  10420111000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10420111000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.101812                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.101812                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.102031                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.102031                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 26857.962926                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26857.962926                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 26938.786010                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26938.786010                       # average overall mshr miss latency
system.cpu0.dcache.replacements                386791                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      2074293                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2074293                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       297627                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       297627                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   8246198000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8246198000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2371920                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2371920                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.125479                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.125479                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27706.484963                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27706.484963                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        12940                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12940                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       284687                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       284687                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   7577350500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7577350500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.120024                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.120024                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 26616.426110                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 26616.426110                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1252330                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1252330                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       164771                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       164771                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   4932046500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4932046500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.116273                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.116273                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 29932.733916                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29932.733916                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        63689                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        63689                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       101082                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       101082                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2783619000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2783619000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.071330                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.071330                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27538.226390                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27538.226390                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          939                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          939                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         1115                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1115                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.542843                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.542843                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data     59141500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     59141500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 56976.396917                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 56976.396917                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  40947669000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999683                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3714369                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           386807                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.602642                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999683                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         30715407                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        30715407                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40947669000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  40947669000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40947669000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1500595                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1500595                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1500595                       # number of overall hits
system.cpu1.icache.overall_hits::total        1500595                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8881                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8881                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8881                       # number of overall misses
system.cpu1.icache.overall_misses::total         8881                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    232219000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    232219000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    232219000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    232219000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1509476                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1509476                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1509476                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1509476                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005883                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005883                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005883                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005883                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 26147.843711                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 26147.843711                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 26147.843711                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 26147.843711                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8865                       # number of writebacks
system.cpu1.icache.writebacks::total             8865                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8881                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8881                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8881                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8881                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    223338000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    223338000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    223338000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    223338000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005883                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005883                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005883                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005883                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 25147.843711                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25147.843711                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 25147.843711                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25147.843711                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8865                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1500595                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1500595                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8881                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8881                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    232219000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    232219000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1509476                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1509476                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005883                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005883                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 26147.843711                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 26147.843711                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8881                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8881                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    223338000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    223338000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005883                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005883                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 25147.843711                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25147.843711                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  40947669000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999646                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1509476                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8881                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           169.966896                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999646                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999978                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12084689                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12084689                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40947669000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40947669000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40947669000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40947669000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  40947669000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40947669000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3299426                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3299426                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3299426                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3299426                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       884310                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        884310                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       884310                       # number of overall misses
system.cpu1.dcache.overall_misses::total       884310                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  72658371000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  72658371000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  72658371000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  72658371000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      4183736                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4183736                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      4183736                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4183736                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.211368                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.211368                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.211368                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.211368                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82163.914238                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82163.914238                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82163.914238                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82163.914238                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       437064                       # number of writebacks
system.cpu1.dcache.writebacks::total           437064                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       432939                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       432939                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       432939                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       432939                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       451371                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       451371                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       451371                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       451371                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  36104341000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  36104341000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  36104341000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  36104341000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.107887                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.107887                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.107887                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.107887                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 79988.171593                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 79988.171593                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 79988.171593                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 79988.171593                       # average overall mshr miss latency
system.cpu1.dcache.replacements                451354                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       617996                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         617996                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16402                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16402                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    415356500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    415356500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       634398                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       634398                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.025854                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.025854                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 25323.527619                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25323.527619                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          302                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          302                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16100                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16100                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    386739000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    386739000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.025378                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.025378                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 24021.055901                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24021.055901                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2681430                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2681430                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       867908                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       867908                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  72243014500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  72243014500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3549338                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3549338                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.244527                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.244527                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 83238.101850                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83238.101850                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       432637                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       432637                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       435271                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       435271                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  35717602000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  35717602000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.122634                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.122634                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 82058.308502                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82058.308502                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  40947669000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999670                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3750796                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           451370                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.309803                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999670                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999979                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         33921258                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        33921258                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40947669000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  40947669000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  40947669000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1060679                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              316375                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7266                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               18514                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1402834                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1060679                       # number of overall hits
system.l2.overall_hits::.cpu0.data             316375                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7266                       # number of overall hits
system.l2.overall_hits::.cpu1.data              18514                       # number of overall hits
system.l2.overall_hits::total                 1402834                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             79165                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             70432                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1615                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            432857                       # number of demand (read+write) misses
system.l2.demand_misses::total                 584069                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            79165                       # number of overall misses
system.l2.overall_misses::.cpu0.data            70432                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1615                       # number of overall misses
system.l2.overall_misses::.cpu1.data           432857                       # number of overall misses
system.l2.overall_misses::total                584069                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6954548000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   6453020000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    129605000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  35145257000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      48682430000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6954548000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   6453020000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    129605000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  35145257000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     48682430000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1139844                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          386807                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8881                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          451371                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1986903                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1139844                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         386807                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8881                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         451371                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1986903                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.069452                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.182086                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.181849                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.958983                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.293959                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.069452                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.182086                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.181849                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.958983                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.293959                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87848.771553                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 91620.570195                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80250.773994                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 81193.689833                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83350.477426                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87848.771553                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 91620.570195                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80250.773994                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 81193.689833                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83350.477426                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              457584                       # number of writebacks
system.l2.writebacks::total                    457584                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst        79165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        70432                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1615                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       432857                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            584069                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        79165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        70432                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1615                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       432857                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           584069                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6162898000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   5748700000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    113455000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  30816697000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  42841750000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6162898000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   5748700000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    113455000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  30816697000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  42841750000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.069452                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.182086                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.181849                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.958983                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.293959                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.069452                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.182086                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.181849                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.958983                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.293959                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77848.771553                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 81620.570195                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70250.773994                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 71193.712935                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73350.494548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77848.771553                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 81620.570195                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70250.773994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 71193.712935                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73350.494548                       # average overall mshr miss latency
system.l2.replacements                         583279                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       616382                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           616382                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       616382                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       616382                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1148692                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1148692                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1148692                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1148692                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          114                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           114                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            80761                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5129                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 85890                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          20352                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         430142                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              450494                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1755125500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  34924399500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   36679525000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       101113                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       435271                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            536384                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.201280                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.988217                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.839872                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 86238.477791                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 81192.721241                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81420.673749                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        20352                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       430142                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         450494                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1551605500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  30622989500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  32174595000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.201280                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.988217                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.839872                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 76238.477791                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 71192.744489                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71420.695947                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1060679                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7266                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1067945                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        79165                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1615                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            80780                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6954548000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    129605000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7084153000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1139844                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8881                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1148725                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.069452                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.181849                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.070321                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87848.771553                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80250.773994                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87696.868037                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        79165                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1615                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        80780                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6162898000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    113455000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6276353000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.069452                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.181849                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.070321                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77848.771553                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70250.773994                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77696.868037                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       235614                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        13385                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            248999                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        50080                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2715                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           52795                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   4697894500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    220857500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4918752000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       285694                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        301794                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.175292                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.168634                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.174937                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 93807.797524                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 81347.145488                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93167.004451                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        50080                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2715                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        52795                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   4197094500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    193707500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4390802000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.175292                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.168634                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.174937                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 83807.797524                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 71347.145488                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83167.004451                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  40947669000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.456162                       # Cycle average of tags in use
system.l2.tags.total_refs                     3973625                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    584303                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.800624                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.148160                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      273.084847                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      238.665628                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.881468                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      505.676060                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.266684                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.233072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002814                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.493824                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999469                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          475                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          165                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          112                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  32374223                       # Number of tag accesses
system.l2.tags.data_accesses                 32374223                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  40947669000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst       5066560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       4507648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        103360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      27702848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           37380416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5066560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       103360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5169920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     29285376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        29285376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          79165                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          70432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1615                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         432857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              584069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       457584                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             457584                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        123732562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        110083141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2524197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        676542736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             912882636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    123732562                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2524197                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        126256760                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      715190308                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            715190308                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      715190308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       123732562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       110083141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2524197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       676542736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1628072944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    457577.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     79165.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     69403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1615.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    432830.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000322732500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        28531                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        28531                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1586624                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             429785                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      584069                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     457584                       # Number of write requests accepted
system.mem_ctrls.readBursts                    584069                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   457584                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1056                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             34920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             47976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             39444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             37246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             39689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             33112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             34346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             34672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             33754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             34887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            43295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            33320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            32939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            32526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            36931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            33956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             28214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             28289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             28834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             32273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             28380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             27776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             29354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             28813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            28179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            28594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            27795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            28385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            28153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            28476                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7813104500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2915065000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             18744598250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13401.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32151.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   469815                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  411613                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                584069                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               457584                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  483531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   93652                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      90                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  28702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  28820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  28723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  28726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  28768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  28781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  28680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  28732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  28648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  28566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  28541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  28531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       159123                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    418.498696                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   221.869787                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   413.694711                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        59901     37.64%     37.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        28846     18.13%     55.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8674      5.45%     61.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4987      3.13%     64.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3829      2.41%     66.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3254      2.04%     68.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3272      2.06%     70.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3577      2.25%     73.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42783     26.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       159123                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        28531                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.433914                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.939815                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.743087                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          28241     98.98%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           231      0.81%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            30      0.11%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           11      0.04%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            8      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         28531                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        28531                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.036977                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.034201                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.315172                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            28107     98.51%     98.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               45      0.16%     98.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              152      0.53%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              203      0.71%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               23      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         28531                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               37312832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   67584                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                29283264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                37380416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             29285376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       911.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       715.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    912.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    715.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   40947623500                       # Total gap between requests
system.mem_ctrls.avgGap                      39310.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5066560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      4441792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       103360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     27701120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     29283264                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 123732562.163672864437                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 108474843.830548703671                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2524197.409137013368                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 676500535.354039311409                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 715138729.874953389168                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        79165                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        70432                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1615                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       432857                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       457584                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2899463500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   2843474000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     47232000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  12954428750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1016365163000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36625.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     40371.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29245.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     29927.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2221155.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            535542840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            284625000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2010681120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1188849780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3231777120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      17720580090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        801311520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        25773367470                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        629.422092                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1905587750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1367080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  37675001250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            600688200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            319246785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2152031700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1199566440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3231777120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      17613971280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        891087360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        26008368885                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        635.161159                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2135138750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1367080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  37445450250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  40947669000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1450518                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1073966                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1148692                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          347458                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           536384                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          536383                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1148725                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       301794                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3419514                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1160405                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26627                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1354095                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5960641                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    145898880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     36232000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1135744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     56859776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              240126400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          583279                       # Total snoops (count)
system.tol2bus.snoopTraffic                  29285376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2570182                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000142                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011932                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2569816     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    366      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2570182                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3751944000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         681110373                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13346949                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         580291837                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1709809909                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  40947669000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
