# Day-2
<h1 align="center">ğŸ§  CMOS Circuit Design â€“ Theory & Conceptual Background</h1>

<p align="center">
  <b>(Based on Sky130 PDK and SPICE Simulation Methodology)</b><br>
  Week-4 Task â€“ CMOS Design and Device Characterization
</p>

---

## 1ï¸âƒ£ MOSFET Behavior & Idâ€“Vds Characteristics

### ğŸ¯ Objective
Analyze the drain current (ğ¼<sub>D</sub>) as a function of the drain-to-source voltage (ğ‘‰<sub>DS</sub>) for different gate voltages (ğ‘‰<sub>GS</sub>), identifying **linear** and **saturation** regions.

### ğŸ§© Theory
The drain current of an NMOS transistor:

### NMOS Drain Current Equation

The drain current \( I_D \) of an NMOS transistor is given by:

![ID equation](https://latex.codecogs.com/svg.image?I_D%20=%20%5Cbegin%7Bcases%7D%200%2C%26%20V_%7BGS%7D%20%3C%20V_%7BTH%7D%20%5C%5C%20%5Cmu_n%20C_%7Box%7D%20%5Cfrac%7BW%7D%7BL%7D%5B(V_%7BGS%7D-V_%7BTH%7D)V_%7BDS%7D-%5Cfrac%7BV_%7BDS%7D%5E2%7D%7B2%7D%5D%2C%26%20V_%7BDS%7D%20%3C%20(V_%7BGS%7D-V_%7BTH%7D)%5C%20%5Ctext%7B(Linear)%7D%20%5C%5C%20%5Cfrac%7B1%7D%7B2%7D%5Cmu_n%20C_%7Box%7D%20%5Cfrac%7BW%7D%7BL%7D(V_%7BGS%7D-V_%7BTH%7D)%5E2(1%2B%5Clambda%20V_%7BDS%7D)%2C%26%20V_%7BDS%7D%20%5Cge%20(V_%7BGS%7D-V_%7BTH%7D)%5C%20%5Ctext%7B(Saturation)%7D%20%5Cend%7Bcases%7D)



Where:  
- ğœ‡â‚™ â†’ Electron mobility  
- ğ¶â‚’â‚“ â†’ Oxide capacitance per unit area  
- ğ‘‰â‚œâ‚• â†’ Threshold voltage  
- Î» â†’ Channel-length modulation parameter  

### ğŸ“Š Observation
- For low ğ‘‰<sub>DS</sub>: ğ¼<sub>D</sub> increases linearly â†’ **Ohmic region**.  
- For ğ‘‰<sub>DS</sub> > (ğ‘‰<sub>GS</sub> âˆ’ ğ‘‰<sub>TH</sub>): ğ¼<sub>D</sub> saturates â†’ **Active region**.  
- Short-channel devices exhibit **velocity saturation**, where ğ¼<sub>D</sub> stops increasing with higher ğ‘‰<sub>DS</sub>.

---

## 2ï¸âƒ£ Threshold Voltage Extraction & Velocity Saturation

### ğŸ¯ Objective
Determine the **threshold voltage (Vâ‚œ)** of the MOSFET and observe **velocity saturation**.

### ğŸ§© Theory
From the Idâ€“Vgs curve (fixed Vds):

![ID equation](https://latex.codecogs.com/svg.image?I_D%20=%20K(V_%7BGS%7D%20-%20V_T)%5E2%20%5Cquad%20%5Ctext%7Bwhere%7D%5Cquad%20K%20=%20%5Cfrac%7B1%7D%7B2%7D%5Cmu_n%20C_%7Box%7D%20%5Cfrac%7BW%7D%7BL%7D)

- Plotting âˆšI<sub>D</sub> vs V<sub>GS</sub> â†’ **x-intercept = V<sub>T</sub>**

### âš¡ Velocity Saturation
At smaller L and high fields:

![ID velocity saturation](https://latex.codecogs.com/svg.image?I_D%20=%20W%20C_%7Box%7D%20v_%7Bsat%7D%20(V_%7BGS%7D%20-%20V_T))

- Current becomes **linear** in (V<sub>GS</sub> âˆ’ V<sub>T</sub>)  
- Dominant in deep submicron devices

---

## 3ï¸âƒ£ CMOS Inverter â€“ Voltage Transfer Characteristic (VTC)

### ğŸ¯ Objective
Analyze **VTC (Vout vs Vin)** for a CMOS inverter.

### âš™ï¸ Theory
A CMOS inverter = PMOS (pull-up) + NMOS (pull-down)

| Vin | PMOS | NMOS | Vout |
|-----|-------|-------|------|
| Low | ON | OFF | â‰ˆ VDD |
| High | OFF | ON | â‰ˆ 0 |
| Mid | Partially ON | Partially ON | Switching region |

Switching threshold ğ‘‰<sub>M</sub> occurs when I<sub>NMOS</sub> = I<sub>PMOS</sub>.

![VM switching threshold](https://latex.codecogs.com/svg.image?V_M%20%E2%89%88%20%5Cfrac%7BV_%7BDD%7D%20%2B%20%7CV_%7Btp%7D%7C%20%2B%20(%5Cmu_n%20%2F%20%5Cmu_p)V_%7Btn%7D%7D%7B1%20%2B%20(%5Cmu_n%20%2F%20%5Cmu_p)%7D)


### ğŸ“ˆ VTC Plot
Shows three regions:
- High output (VOH)
- Transition (Switching)
- Low output (VOL)

---

## 4ï¸âƒ£ Transient Behavior â€“ Rise/Fall Delay Analysis

### ğŸ¯ Objective
Study the **propagation delay** of a CMOS inverter using pulse input.

### ğŸ§© Theory
When input changes:

- **t<sub>pLH</sub>** â†’ Output rises from 50% low â†’ 50% high  
- **t<sub>pHL</sub>** â†’ Output falls from 50% high â†’ 50% low  
- **Average delay:**

![Propagation Delay](https://latex.codecogs.com/svg.image?t_p%20%3D%20%5Cfrac%7Bt_%7BpHL%7D%20%2B%20t_%7BpLH%7D%7D%7B2%7D)


### ğŸ” Dependence
- â†‘ Width (W) â†’ â†“ Resistance â†’ â†“ Delay  
- â†‘ Load Capacitance (C<sub>L</sub>) â†’ â†‘ Delay  
![Delay Equation](https://latex.codecogs.com/svg.image?t_{delay}%20%5Cpropto%20R_{on}%20%5Ctimes%20C_L)


### ğŸ“˜ STA Relevance
These measured delays correspond to **cell timing arcs** in **Static Timing Analysis (STA)**.

---

## 5ï¸âƒ£ Noise Margin & Robustness Analysis

### ğŸ¯ Objective
Quantify **noise tolerance** from the VTC.

### âš™ï¸ Theory
From the VTC:

- V<sub>OH</sub> â‰ˆ VDD  
- V<sub>OL</sub> â‰ˆ 0V  
- V<sub>IH</sub>, V<sub>IL</sub> â†’ points where dVout/dVin = âˆ’1  

![Noise Margins](https://latex.codecogs.com/svg.image?NM_H%20%3D%20V_{OH}%20-%20V_{IH},%20%5Cquad%20NM_L%20%3D%20V_{IL}%20-%20V_{OL})


### ğŸ“Š Interpretation
- High noise margin â†’ stronger logic robustness  
- Reduced NMH/NML â†’ sensitive to small voltage variations

---

## 6ï¸âƒ£ Power Supply & Device Variation Studies

### ğŸ¯ Objective
Study the impact of **VDD** and **W/L sizing** on inverter performance.

### âš™ï¸ Theory
**VDD Variation**
- â†‘ VDD â†’ Higher (VGSâˆ’Vt) â†’ Faster switching, smaller delay  
- â†“ VDD â†’ Lower drive, degraded noise margin  

**Device Sizing**
- â†‘ PMOS width â†’ Vm â†“  
- â†‘ NMOS width â†’ Vm â†‘  
- Affects rise/fall symmetry and noise margins  

### ğŸ“˜ STA Link
VDD, temperature, and device variations form **PVT corners** in STA timing analysis.

---

## ğŸ§¾ Summary Table of Key Parameters

| Parameter | Meaning | Extraction Method | Typical Use |
|------------|----------|------------------|--------------|
| Vth | Threshold voltage | From Idâ€“Vgs extrapolation | Device characterization |
| Vm | Switching threshold | Point where Vin = Vout (VTC) | Logic reference |
| tpHL / tpLH | Propagation delays | Transient at VDD/2 crossings | Timing analysis |
| NMH / NML | Noise margins | From VTC slopes | Noise immunity |
| Id_sat | Saturation current | From Idâ€“Vds curve | Drive strength |

---

## 7ï¸âƒ£ Conceptual Link to Static Timing Analysis (STA)

| Physical Parameter | STA Equivalent | Explanation |
|--------------------|----------------|--------------|
| Channel resistance, mobility | Cell delay models | Defines delay under load |
| Vth variation | SS/TT/FF corners | Causes delay shifts |
| VDD variation | Voltage corners | Impacts setup/hold slack |
| Temperature, process variation | PVT corners | Bounds timing |
| Noise margin | Logic robustness | Ensures correct switching |

---

## ğŸ§© Conclusion
This CMOS circuit design module bridges **device physics** and **timing analysis**.

Through SPICE simulations, you observe how transistor-level effects directly determine:
- Delay & power trade-offs  
- Switching thresholds  
- Noise tolerance  
- STA timing margins under variation  

Understanding these relationships builds a strong foundation for **VLSI timing analysis** and **STA-driven design closure**.
