<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=12&amp;t=15908" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2017-05-06T05:46:49-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=12&amp;t=15908</id>
<entry>
<author><name><![CDATA[Oziphantom]]></name></author>
<updated>2017-05-06T05:46:49-07:00</updated>
<published>2017-05-06T05:46:49-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=15908&amp;p=195159#p195159</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=15908&amp;p=195159#p195159"/>
<title type="html"><![CDATA[Re: SNES clock change]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=15908&amp;p=195159#p195159"><![CDATA[
Awesome thanks. <br /><br />Mostly just to see if there was a slide here or there as they can sometimes be useful and others a total PIA, and also to figure out how they did it.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=8250">Oziphantom</a> — Sat May 06, 2017 5:46 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[AWJ]]></name></author>
<updated>2017-05-06T04:36:02-07:00</updated>
<published>2017-05-06T04:36:02-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=15908&amp;p=195158#p195158</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=15908&amp;p=195158#p195158"/>
<title type="html"><![CDATA[Re: SNES clock change]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=15908&amp;p=195158#p195158"><![CDATA[
<div class="quotetitle">Oziphantom wrote:</div><div class="quotecontent"><br />Nice doc thanks for the link.<br /><br />Ah keeping Phi1 the same simplifies it a bit, nice trick <img src="http://forums.nesdev.com/images/smilies/icon_wink.gif" alt=";)" title="Wink" /> So the clocks are <br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">__    __    __    __    __    __    __    __<br />  |__|  |__|  |__|  |__|  |__|  |__|  |__|  |__| 3.5<br />  <br />_____    _____    _____    _____    _____    _____<br />     |__|     |__|     |__|     |__|     |__|     |__| 2.8<br />     <br />________    ________    ________    ________<br />        |__|        |__|        |__|        |__| 1.8</div><br /><br />As we don't need to worry about 1.8 <img src="http://forums.nesdev.com/images/smilies/icon_wink.gif" alt=";)" title="Wink" /> <br /><br />That still puts the 2.8 and 3.5 at odds every other cycle. But does the SNES keep the divides and switch or does it use have a loadable cycle counter so it doesn't need to stretch?<br /></div><br /><br />The graph you've drawn is wrong, you've made φ2 6 clocks instead of 5. This is correct:<br /><br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">__    __    __    __    __    __    __    __<br />  |__|  |__|  |__|  |__|  |__|  |__|  |__|  |__| 3.5<br />  <br />____    ____    ____    ____    ____    ____<br />    |__|    |__|    |__|    |__|    |__|    |__| 2.8<br /></div><br /><br />There's no penalty when switching between slow and fast cycles, which is what I think you're asking? Each cycle of a single instruction can be (and frequently is) a different speed, and you just add the cycle lengths up to get the total time. However, there <em>is</em> a synchronization penalty of 2-8 master clocks when switching between instruction execution (variable length) and DMA (always 8 clocks per byte).<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3737">AWJ</a> — Sat May 06, 2017 4:36 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Oziphantom]]></name></author>
<updated>2017-05-06T04:05:12-07:00</updated>
<published>2017-05-06T04:05:12-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=15908&amp;p=195156#p195156</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=15908&amp;p=195156#p195156"/>
<title type="html"><![CDATA[Re: SNES clock change]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=15908&amp;p=195156#p195156"><![CDATA[
Nice doc thanks for the link.<br /><br />Ah keeping Phi1 the same simplifies it a bit, nice trick <img src="http://forums.nesdev.com/images/smilies/icon_wink.gif" alt=";)" title="Wink" /> So the clocks are <br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">__    __    __    __    __    __    __    __<br />  |__|  |__|  |__|  |__|  |__|  |__|  |__|  |__| 3.5<br />  <br />_____    _____    _____    _____    _____    _____<br />     |__|     |__|     |__|     |__|     |__|     |__| 2.8<br />     <br />________    ________    ________    ________<br />        |__|        |__|        |__|        |__| 1.8</div><br /><br />As we don't need to worry about 1.8 <img src="http://forums.nesdev.com/images/smilies/icon_wink.gif" alt=";)" title="Wink" /> <br /><br />That still puts the 2.8 and 3.5 at odds every other cycle. But does the SNES keep the divides and switch or does it use have a loadable cycle counter so it doesn't need to stretch?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=8250">Oziphantom</a> — Sat May 06, 2017 4:05 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[93143]]></name></author>
<updated>2017-05-06T02:25:41-07:00</updated>
<published>2017-05-06T02:25:41-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=15908&amp;p=195154#p195154</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=15908&amp;p=195154#p195154"/>
<title type="html"><![CDATA[Re: SNES clock change]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=15908&amp;p=195154#p195154"><![CDATA[
<div class="quotetitle">Oziphantom wrote:</div><div class="quotecontent"><br />if you access the CPU regs or the Common RAM it goes at 1.8 but if you hit upper RAM or ROM it goes at 3.5 or 2.8<br /></div><br />No.<br /><br />Only the serial ports are XSlow (12 master clocks per byte, or 3 for φ1 and 9 for φ2).  And you should never need to touch those unless you're using a nonstandard controller, or perhaps porting a NES game, because autopoll does it for you in the background.<br /><br />All RAM in the system is Slow (φ2 = 5 master clocks), as is all ROM unless $420D is set to 1, in which case ROM in the upper half of the memory map ($8000-$FFFF in banks $80-$BF and $0000-$FFFF in banks $C0-$FF) is Fast (φ2 = 3 master clocks).<br /><br />Internal CPU cycles (no bus access) and MMIO registers other than the controller ports are always Fast.<br /><br />This is documented more precisely in <a href="http://www.romhacking.net/documents/193/" class="postlink">Anomie's SNES Memory Mapping Doc</a>:<br /><br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">The 'Speed' column indicates the memory access speed for that area of memory.<br />The SNES master clock runs at about 21MHz (probably as close to 1.89e9/88 Hz as<br />possible). Internal operation CPU cycles always take 6 master cycles. Fast<br />memory access cycles also take 6 master cycles, Slow memory access cycles take<br />8 master cycles, and XSlow memory access cycles take 12 master cycles.<br /><br /><br />  Banks  |  Addresses  | Speed | Mapping<br />---------+-------------+-------+---------<br /> $00-$3F | $0000-$1FFF | Slow  | Address Bus A + /WRAM (mirror $7E:0000-$1FFF)<br />         | $2000-$20FF | Fast  | Address Bus A<br />         | $2100-$21FF | Fast  | Address Bus B<br />         | $2200-$3FFF | Fast  | Address Bus A<br />         | $4000-$41FF | XSlow | Internal CPU registers (see Note 1 below)<br />         | $4200-$43FF | Fast  | Internal CPU registers (see Note 1 below)<br />         | $4400-$5FFF | Fast  | Address Bus A<br />         | $6000-$7FFF | Slow  | Address Bus A<br />         | $8000-$FFFF | Slow  | Address Bus A + /CART<br />---------+-------------+-------+---------<br /> $40-$7D | $0000-$FFFF | Slow  | Address Bus A + /CART<br />---------+-------------+-------+---------<br /> $7E-$7F | $0000-$FFFF | Slow  | Address Bus A + /WRAM<br />---------+-------------+-------+---------<br /> $80-$BF | $0000-$1FFF | Slow  | Address Bus A + /WRAM (mirror $7E:0000-$1FFF)<br />         | $2000-$20FF | Fast  | Address Bus A<br />         | $2100-$21FF | Fast  | Address Bus B<br />         | $2200-$3FFF | Fast  | Address Bus A<br />         | $4000-$41FF | XSlow | Internal CPU registers (see Note 1 below)<br />         | $4200-$43FF | Fast  | Internal CPU registers (see Note 1 below)<br />         | $4400-$5FFF | Fast  | Address Bus A<br />         | $6000-$7FFF | Slow  | Address Bus A<br />         | $8000-$FFFF | Note2 | Address Bus A + /CART<br />---------+-------------+-------+---------<br /> $C0-$FF | $0000-$FFFF | Note2 | Address Bus A + /CART<br /><br />Note 1: The address for internal CPU registers may go out Address Bus A,<br />  however the CPU ignores the data bus. It is unknown whether the data bus<br />  is ignored for the whole memory region, or just for those addresses which<br />  are actually registers. It is also unknown whether CPU writes show up on<br />  the data bus or not. Current theory is that addresses and writes will show<br />  up, but reads may or may not, and the data bus is only ignored for those<br />  bits of those registers actually mapped (e.g., data bus is ignored for only<br />  bit 7 of $4211).<br /><br />Note 2: If bit 0 of CPU register $420d is set, the speed is Fast, otherwise<br />  it is Slow.</div><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=6595">93143</a> — Sat May 06, 2017 2:25 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[lidnariq]]></name></author>
<updated>2017-05-06T01:17:13-07:00</updated>
<published>2017-05-06T01:17:13-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=15908&amp;p=195153#p195153</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=15908&amp;p=195153#p195153"/>
<title type="html"><![CDATA[Re: SNES clock change]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=15908&amp;p=195153#p195153"><![CDATA[
In 6502 terms, the SNES's φ2 cycle is 3, 5, or 9 master clock cycles depending on the specific address accessed, while φ1 is always 3 master clock cycles.<br /><br />(Ridiculous exception: DMA access is actually φ1=φ2=4 master clock cycles)<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3512">lidnariq</a> — Sat May 06, 2017 1:17 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[creaothceann]]></name></author>
<updated>2017-05-06T01:11:20-07:00</updated>
<published>2017-05-06T01:11:20-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=15908&amp;p=195152#p195152</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=15908&amp;p=195152#p195152"/>
<title type="html"><![CDATA[Re: SNES clock change]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=15908&amp;p=195152#p195152"><![CDATA[
The master clock always runs at 1890/88 = 21.47{72}MHz. The 5A22 contains (among other things) the 65c816 CPU and an address decoder, which translates the 65c816's bus address into SNES bus addresses, and determines the memory map region. The clock signal for the internal 65c816 is then simply held for 6, 8 or 12 master clock cycles while the rest of the 5A22 (e.g. DMA controller) and the system continues.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=290">creaothceann</a> — Sat May 06, 2017 1:11 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Oziphantom]]></name></author>
<updated>2017-05-05T23:30:14-07:00</updated>
<published>2017-05-05T23:30:14-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=15908&amp;p=195150#p195150</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=15908&amp;p=195150#p195150"/>
<title type="html"><![CDATA[SNES clock change]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=15908&amp;p=195150#p195150"><![CDATA[
So the SNES does <br />3.5<br />2.8<br />1.8 ish right. <br />And if you access the CPU regs or the Common RAM it goes at 1.8 but if you hit upper RAM or ROM it goes at 3.5 or 2.8... <br /><br />Does it switch the clocks on the barrier or does it clock stretch to the clocks running at lower frequencies? <br />say you have a 3.5 to a 1.8 does it do<br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">__    ____      __<br />  |__|    |____|  |__<br />or does the machine have<br />1.8      ____      ____<br />    ____|    |____|    |____<br />3.5   __   __   __   __   __<br />    _|  |_|  |_|  |_|  |_|<br />so when you switch from 3.5 to 1.8 on an odd clock it stretches<br />      _______      __   __   __<br />    _|       |____|  |_|  |_|<br />     ^ do 1.8 access here </div><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=8250">Oziphantom</a> — Fri May 05, 2017 11:30 pm</p><hr />
]]></content>
</entry>
</feed>