

Microchip Technology PIC18 Macro Assembler V1.35 build -356382666 
                                                                                                           Tue Oct 11 18:58:20 2016


     1                           
     2                           	; Microchip MPLAB XC8 C Compiler V1.35
     3                           	; Copyright (C) 1984-2015 HI-TECH Software
     4                           
     5                           	; Auto-generated runtime startup code for final link stage.
     6                           
     7                           	;
     8                           	; Compiler options:
     9                           	;
    10                           	; @build.xc8
    11                           	;
    12                           
    13                           
    14                           	processor	18F26K22
    15                           
    16                           	GLOBAL	_main,start
    17                           	FNROOT	_main
    18                           
    19  0000                     
    20                           	psect	config,class=CONFIG,delta=1,noexec
    21                           	psect	idloc,class=IDLOC,delta=1,noexec
    22                           	psect	const,class=CODE,delta=1,reloc=2,noexec
    23                           	psect	smallconst,class=SMALLCONST,delta=1,reloc=2,noexec
    24                           	psect	mediumconst,class=MEDIUMCONST,delta=1,reloc=2,noexec
    25                           	psect	rbss,class=COMRAM,space=1,noexec
    26                           	psect	bss,class=RAM,space=1,noexec
    27                           	psect	rdata,class=COMRAM,space=1,noexec
    28                           	psect	irdata,class=CODE,space=0,reloc=2,noexec
    29                           	psect	bss,class=RAM,space=1,noexec
    30                           	psect	data,class=RAM,space=1,noexec
    31                           	psect	idata,class=CODE,space=0,reloc=2,noexec
    32                           	psect	nvrram,class=COMRAM,space=1,noexec
    33                           	psect	nvbit,class=COMRAM,bit,space=1,noexec
    34                           	psect	temp,ovrld,class=COMRAM,space=1,noexec
    35                           	psect	struct,ovrld,class=COMRAM,space=1,noexec
    36                           	psect	rbit,class=COMRAM,bit,space=1,noexec
    37                           	psect	bigbss,class=BIGRAM,space=1,noexec
    38                           	psect	bigdata,class=BIGRAM,space=1,noexec
    39                           	psect	ibigdata,class=CODE,space=0,reloc=2,noexec
    40                           	psect	farbss,class=FARRAM,space=0,reloc=2,delta=1,noexec
    41                           	psect	nvFARRAM,class=FARRAM,space=0,reloc=2,delta=1,noexec
    42                           	psect	fardata,class=FARRAM,space=0,reloc=2,delta=1,noexec
    43                           	psect	ifardata,class=CODE,space=0,reloc=2,delta=1,noexec
    44                           
    45                           	psect	reset_vec,class=CODE,delta=1,reloc=2
    46                           	psect	powerup,class=CODE,delta=1,reloc=2
    47                           	psect	intcode,class=CODE,delta=1,reloc=2
    48                           	psect	intcode_body,class=CODE,delta=1,reloc=2
    49                           	psect	intcodelo,class=CODE,delta=1,reloc=2
    50                           	psect	intret,class=CODE,delta=1,reloc=2
    51                           	psect	intentry,class=CODE,delta=1,reloc=2
    52                           
    53                           	psect	intsave_regs,class=BIGRAM,space=1
    54                           	psect	init,class=CODE,delta=1,reloc=2
    55                           	psect	text,class=CODE,delta=1,reloc=2
    56                           GLOBAL	intlevel0,intlevel1,intlevel2
    57                           intlevel0:
    58  000000                     intlevel1:
    59  000000                     intlevel2:
    60  000000                     GLOBAL	intlevel3
    61                           intlevel3:
    62  000000                     	psect	end_init,class=CODE,delta=1,reloc=2
    63                           	psect	clrtext,class=CODE,delta=1,reloc=2
    64                           
    65                           	psect	eeprom_data,class=EEDATA,delta=1,noexec
    66                           	psect	smallconst
    67                           	GLOBAL	__smallconst
    68                           __smallconst:
    69  000000                     	psect	mediumconst
    70                           	GLOBAL	__mediumconst
    71                           __mediumconst:
    72  000000                     wreg	EQU	0FE8h
    73  0000                     fsr0l	EQU	0FE9h
    74  0000                     fsr0h	EQU	0FEAh
    75  0000                     fsr1l	EQU	0FE1h
    76  0000                     fsr1h	EQU	0FE2h
    77  0000                     fsr2l	EQU	0FD9h
    78  0000                     fsr2h	EQU	0FDAh
    79  0000                     postinc0	EQU	0FEEh
    80  0000                     postdec0	EQU	0FEDh
    81  0000                     postinc1	EQU	0FE6h
    82  0000                     postdec1	EQU	0FE5h
    83  0000                     postinc2	EQU	0FDEh
    84  0000                     postdec2	EQU	0FDDh
    85  0000                     tblptrl	EQU	0FF6h
    86  0000                     tblptrh	EQU	0FF7h
    87  0000                     tblptru	EQU	0FF8h
    88  0000                     tablat		EQU	0FF5h
    89  0000                     
    90                           	PSECT	ramtop,class=RAM,noexec
    91                           	GLOBAL	__S1			; top of RAM usage
    92                           	GLOBAL	__ramtop
    93                           	GLOBAL	__LRAM,__HRAM
    94                           __ramtop:
    95  001000                     
    96                           	psect	reset_vec
    97                           reset_vec:
    98  000000                     	; No powerup routine
    99                           	; No interrupt routine
   100                           	GLOBAL __accesstop
   101                           __accesstop EQU 96
   102  0000                     
   103                           
   104                           	psect	init
   105                           start:
   106  000000                     
   107                           ;Initialize the stack pointer (FSR1)
   108                           	global stacklo, stackhi
   109                           	stacklo	equ	060h
   110  0000                     	stackhi	equ	0F37h
   111  0000                     
   112                           
   113                           	psect	stack,class=STACK,space=2,noexec
   114                           	global ___sp,___inthi_sp,___intlo_sp
   115                           ___sp:
   116  000000                     ___inthi_sp:
   117  000000                     ___intlo_sp:
   118  000000                     
   119                           	psect	end_init
   120                           	global start_initialization
   121                           	goto start_initialization	;jump to C runtime clear & initialization
   122  000000  EF6C  F07F         
   123                           ; Padding undefined space
   124                           	psect	config,class=CONFIG,delta=1,noexec
   125                           		org 0x0
   126  300000                     		db 0xFF
   127  300000  FF                 
   128                           ; Config register CONFIG1H @ 0x300001
   129                           ;	4X PLL Enable
   130                           ;	PLLCFG = ON, Oscillator multiplied by 4
   131                           ;	Primary clock enable bit
   132                           ;	PRICLKEN = ON, Primary clock enabled
   133                           ;	Fail-Safe Clock Monitor Enable bit
   134                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   135                           ;	Internal/External Oscillator Switchover bit
   136                           ;	IESO = OFF, Oscillator Switchover mode disabled
   137                           ;	Oscillator Selection bits
   138                           ;	FOSC = HSMP, HS oscillator (medium power 4-16 MHz)
   139                           
   140                           	psect	config,class=CONFIG,delta=1,noexec
   141                           		org 0x1
   142  300001                     		db 0x33
   143  300001  33                 
   144                           ; Config register CONFIG2L @ 0x300002
   145                           ;	Brown-out Reset Enable bits
   146                           ;	BOREN = SBORDIS, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   147                           ;	Brown Out Reset Voltage bits
   148                           ;	BORV = 190, VBOR set to 1.90 V nominal
   149                           ;	Power-up Timer Enable bit
   150                           ;	PWRTEN = OFF, Power up timer disabled
   151                           
   152                           	psect	config,class=CONFIG,delta=1,noexec
   153                           		org 0x2
   154  300002                     		db 0x1F
   155  300002  1F                 
   156                           ; Config register CONFIG2H @ 0x300003
   157                           ;	Watchdog Timer Postscale Select bits
   158                           ;	WDTPS = 32768, 1:32768
   159                           ;	Watchdog Timer Enable bits
   160                           ;	WDTEN = OFF, Watch dog timer is always disabled. SWDTEN has no effect.
   161                           
   162                           	psect	config,class=CONFIG,delta=1,noexec
   163                           		org 0x3
   164  300003                     		db 0x3C
   165  300003  3C                 
   166                           ; Padding undefined space
   167                           	psect	config,class=CONFIG,delta=1,noexec
   168                           		org 0x4
   169  300004                     		db 0xFF
   170  300004  FF                 
   171                           ; Config register CONFIG3H @ 0x300005
   172                           ;	CCP2 MUX bit
   173                           ;	CCP2MX = PORTC1, CCP2 input/output is multiplexed with RC1
   174                           ;	P3A/CCP3 Mux bit
   175                           ;	CCP3MX = PORTB5, P3A/CCP3 input/output is multiplexed with RB5
   176                           ;	Timer3 Clock input mux bit
   177                           ;	T3CMX = PORTC0, T3CKI is on RC0
   178                           ;	HFINTOSC Fast Start-up
   179                           ;	HFOFST = ON, HFINTOSC output and ready status are not delayed by the oscillator stable status
   180                           ;	PORTB A/D Enable bit
   181                           ;	PBADEN = ON, PORTB<5:0> pins are configured as analog input channels on Reset
   182                           ;	MCLR Pin Enable bit
   183                           ;	MCLRE = EXTMCLR, MCLR pin enabled, RE3 input pin disabled
   184                           ;	ECCP2 B output mux bit
   185                           ;	P2BMX = PORTB5, P2B is on RB5
   186                           
   187                           	psect	config,class=CONFIG,delta=1,noexec
   188                           		org 0x5
   189  300005                     		db 0xBF
   190  300005  BF                 
   191                           ; Config register CONFIG4L @ 0x300006
   192                           ;	Stack Full/Underflow Reset Enable bit
   193                           ;	STVREN = ON, Stack full/underflow will cause Reset
   194                           ;	Background Debug
   195                           ;	DEBUG = 0x1, unprogrammed default
   196                           ;	Single-Supply ICSP Enable bit
   197                           ;	LVP = ON, Single-Supply ICSP enabled if MCLRE is also 1
   198                           ;	Extended Instruction Set Enable bit
   199                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mode)
   200                           
   201                           	psect	config,class=CONFIG,delta=1,noexec
   202                           		org 0x6
   203  300006                     		db 0x85
   204  300006  85                 
   205                           ; Padding undefined space
   206                           	psect	config,class=CONFIG,delta=1,noexec
   207                           		org 0x7
   208  300007                     		db 0xFF
   209  300007  FF                 
   210                           ; Config register CONFIG5L @ 0x300008
   211                           ;	Code Protection Block 0
   212                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   213                           ;	Code Protection Block 1
   214                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   215                           ;	Code Protection Block 2
   216                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   217                           ;	Code Protection Block 3
   218                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   219                           
   220                           	psect	config,class=CONFIG,delta=1,noexec
   221                           		org 0x8
   222  300008                     		db 0xF
   223  300008  0F                 
   224                           ; Config register CONFIG5H @ 0x300009
   225                           ;	Boot Block Code Protection bit
   226                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   227                           ;	Data EEPROM Code Protection bit
   228                           ;	CPD = OFF, Data EEPROM not code-protected
   229                           
   230                           	psect	config,class=CONFIG,delta=1,noexec
   231                           		org 0x9
   232  300009                     		db 0xC0
   233  300009  C0                 
   234                           ; Config register CONFIG6L @ 0x30000A
   235                           ;	Write Protection Block 0
   236                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   237                           ;	Write Protection Block 1
   238                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   239                           ;	Write Protection Block 2
   240                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   241                           ;	Write Protection Block 3
   242                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   243                           
   244                           	psect	config,class=CONFIG,delta=1,noexec
   245                           		org 0xA
   246  30000A                     		db 0xF
   247  30000A  0F                 
   248                           ; Config register CONFIG6H @ 0x30000B
   249                           ;	Boot Block Write Protection bit
   250                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   251                           ;	Configuration Register Write Protection bit
   252                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   253                           ;	Data EEPROM Write Protection bit
   254                           ;	WRTD = OFF, Data EEPROM not write-protected
   255                           
   256                           	psect	config,class=CONFIG,delta=1,noexec
   257                           		org 0xB
   258  30000B                     		db 0xE0
   259  30000B  E0                 
   260                           ; Config register CONFIG7L @ 0x30000C
   261                           ;	Table Read Protection Block 0
   262                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other blocks
   263                           ;	Table Read Protection Block 1
   264                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other blocks
   265                           ;	Table Read Protection Block 2
   266                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks
   267                           ;	Table Read Protection Block 3
   268                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks
   269                           
   270                           	psect	config,class=CONFIG,delta=1,noexec
   271                           		org 0xC
   272  30000C                     		db 0xF
   273  30000C  0F                 
   274                           ; Config register CONFIG7H @ 0x30000D
   275                           ;	Boot Block Table Read Protection bit
   276                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in other blocks
   277                           
   278                           	psect	config,class=CONFIG,delta=1,noexec
   279                           		org 0xD
   280  30000D                     		db 0x40
   281  30000D  40                 


Microchip Technology PIC18 Macro Assembler V1.35 build -356382666 
Symbol Table                                                                                               Tue Oct 11 18:58:20 2016

                __S1 000A                 ___sp 0000                 _main FF60                 start 0000  
              __HRAM 0000                __LRAM 0001         __mediumconst 0000               stackhi 000F37  
             stacklo 000060           __accesstop 000060           ___inthi_sp 0000           ___intlo_sp 0000  
            __ramtop 1000  start_initialization FED8          __smallconst 0000             intlevel0 0000  
           intlevel1 0000             intlevel2 0000             intlevel3 0000             reset_vec 0000  
