FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"LO_STAR_OUT_P";
2"GND\G";
3"MTCD_LO*";
4"LO_STAR_OUT_N";
5"GND\G";
6"GND\G";
7"DGT_N";
8"DGT_P";
%"INPORT"
"1","(-500,4100)","0","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"7;
%"OUTPORT"
"1","(1275,3275)","0","standard","I11";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"3;
%"IDS_C10"
"1","(675,4000)","0","misc","I12";
;
$LOCATION"U165"
CDS_LOCATION"U165"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-150,175,125,-225";
"PIN7"
$PN"7"0;
"PIN8"
$PN"8"0;
"PIN6"
$PN"6"5;
"PIN9"
$PN"9"0;
"PIN10"
$PN"10"0;
"PIN4"
$PN"4"0;
"PIN3"
$PN"3"0;
"PIN2"
$PN"2"8;
"PIN5"
$PN"5"6;
"PIN1"
$PN"1"7;
%"SIP_HEADER_2PIN"
"2","(450,3650)","0","misc","I13";
;
$LOCATION"U186"
CDS_LOCATION"U186"
$SEC"1"
CDS_SEC"1"
_PDVDUP1""
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50"
CDS_LIB"misc";
"2 \B"
$PN"2"4;
"1 \B"
$PN"1"1;
%"SIP_HEADER_2PIN"
"2","(275,3250)","2","misc","I14";
;
$LOCATION"U185"
CDS_LOCATION"U185"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-25,50,25,-50"
_PDVDUP1""
CDS_LIB"misc";
"2 \B"
$PN"2"2;
"1 \B"
$PN"1"3;
%"INPORT"
"1","(-500,3600)","0","standard","I7";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"4;
%"INPORT"
"1","(-500,3700)","0","standard","I8";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"1;
%"INPORT"
"1","(550,4275)","0","standard","I9";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"8;
END.
