; BTOR description generated by Yosys 0.9+431 (git sha1 4a3b5437, clang 4.0.1-6 -fPIC -Os) for module main.
1 sort bitvec 3
2 input 1 INS
3 sort bitvec 1
4 input 3 LDAcc
5 input 3 LDDR
6 input 3 LDMQ
7 input 3 STAcc
8 input 3 STDR
9 input 3 STMQ
10 input 3 TESTMODE
11 input 3 clock
12 sort bitvec 8
13 input 12 inBUS
14 const 3 0
15 state 3 I679
16 init 3 15 14
17 state 3 I680
18 init 3 17 14
19 or 3 15 17
20 state 3 I681
21 init 3 20 14
22 or 3 19 20
23 not 3 22
24 state 3 qShiftRight
25 init 3 24 14
26 or 3 23 24
27 not 3 26
28 output 27 prop_neg
29 const 3 1
30 not 3 26
31 and 3 29 30
32 bad 31
33 input 12
34 uext 12 33 0 Acc_q
35 input 12
36 uext 12 35 0 DR_q
37 input 3
38 uext 3 37 0 I682
39 input 3
40 uext 3 39 0 I683
41 not 3 17
42 not 3 15
43 and 3 42 20
44 not 3 43
45 or 3 41 44
46 not 3 45
47 and 3 17 20
48 or 3 42 47
49 not 3 48
50 or 3 46 49
51 uext 3 50 0 I684
52 not 3 20
53 or 3 17 52
54 and 3 17 52
55 not 3 54
56 and 3 53 55
57 not 3 56
58 uext 3 57 0 I685
59 slice 3 2 0 0
60 slice 3 2 2 2
61 not 3 60
62 slice 3 2 1 1
63 or 3 61 62
64 or 3 59 63
65 not 3 64
66 or 3 15 17
67 or 3 65 66
68 and 3 67 52
69 uext 3 68 0 I686
70 uext 3 42 0 I710
71 uext 3 41 0 I711
72 uext 3 52 0 I712
73 uext 3 49 0 I730
74 uext 3 63 0 I735
75 uext 3 65 0 I744
76 uext 3 66 0 I745
77 uext 3 44 0 I749
78 uext 3 55 0 I751
79 uext 3 45 0 I769
80 uext 3 53 0 I772
81 uext 3 47 0 I788
82 uext 3 67 0 I791
83 input 12
84 uext 12 83 0 MQ_q
85 or 3 65 17
86 or 3 85 15
87 or 3 86 20
88 uext 3 87 0 ShiftRight
89 input 3
90 uext 3 89 0 oLDALUout
91 uext 3 26 0 prop
92 input 1
93 uext 1 92 0 qINSo
94 input 3
95 uext 3 94 0 qLDALUout
96 input 3
97 uext 3 96 0 qPass1
98 input 3
99 uext 3 98 0 qPass2
100 next 3 15 50
101 next 3 17 57
102 next 3 20 68
103 next 3 24 87
; end of yosys output
