/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in the
Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 64 64 224 304)
	(text "ALT3PRAM" (rect 49 0 96 16)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 224 25 238)(font "Arial" (font_size 8)))
	(port
		(pt 120 240)
		(input)
		(text "aclr" (rect 112 206 126 224)(font "Arial" (font_size 8))(vertical))
		(text "aclr" (rect 112 200 126 218)(font "Arial" (font_size 8))(vertical))
		(line (pt 120 240)(pt 120 224)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "rden_b" (rect 24 56 58 70)(font "Arial" (font_size 8)))
		(text "rden_b" (rect 24 72 58 86)(font "Arial" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 64)
		(input)
		(text "rdaddress_b[WIDTHAD-1..0]" (rect 24 32 161 46)(font "Arial" (font_size 8)))
		(text "rdaddress_b[]" (rect 24 56 92 70)(font "Arial" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 24)
		(input)
		(text "rdaddress_a[WIDTHAD-1..0]" (rect 24 16 161 30)(font "Arial" (font_size 8)))
		(text "rdaddress_a[]" (rect 24 16 92 30)(font "Arial" (font_size 8)))
		(line (pt 0 24)(pt 16 24)(line_width 3))
	)
	(port
		(pt 0 40)
		(input)
		(text "rden_a" (rect 24 48 58 62)(font "Arial" (font_size 8)))
		(text "rden_a" (rect 24 32 58 46)(font "Arial" (font_size 8)))
		(line (pt 0 40)(pt 16 40))
	)
	(port
		(pt 0 104)
		(input)
		(text "outclock" (rect 24 88 64 102)(font "Arial" (font_size 8)))
		(text "outclock" (rect 24 96 64 110)(font "Arial" (font_size 8)))
		(line (pt 0 104)(pt 16 104))
	)
	(port
		(pt 0 120)
		(input)
		(text "outclocken" (rect 24 104 76 118)(font "Arial" (font_size 8)))
		(text "outclocken" (rect 24 112 76 126)(font "Arial" (font_size 8)))
		(line (pt 0 120)(pt 16 120))
	)
	(port
		(pt 0 160)
		(input)
		(text "wraddress[WIDTHAD-1..0]" (rect 24 160 153 174)(font "Arial" (font_size 8)))
		(text "wraddress[]" (rect 24 152 84 166)(font "Arial" (font_size 8)))
		(line (pt 0 160)(pt 16 160)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "data[WIDTH-1..0]" (rect 24 144 105 158)(font "Arial" (font_size 8)))
		(text "data[]" (rect 24 136 51 150)(font "Arial" (font_size 8)))
		(line (pt 0 144)(pt 16 144)(line_width 3))
	)
	(port
		(pt 0 176)
		(input)
		(text "wren" (rect 24 176 50 190)(font "Arial" (font_size 8)))
		(text "wren" (rect 24 168 50 182)(font "Arial" (font_size 8)))
		(line (pt 0 176)(pt 16 176))
	)
	(port
		(pt 0 200)
		(input)
		(text "inclock" (rect 24 200 57 214)(font "Arial" (font_size 8)))
		(text "inclock" (rect 24 192 57 206)(font "Arial" (font_size 8)))
		(line (pt 0 200)(pt 16 200))
	)
	(port
		(pt 0 216)
		(input)
		(text "inclocken" (rect 24 216 69 230)(font "Arial" (font_size 8)))
		(text "inclocken" (rect 24 208 69 222)(font "Arial" (font_size 8)))
		(line (pt 0 216)(pt 16 216))
	)
	(port
		(pt 160 40)
		(output)
		(text "qa[WIDTH-1..0]" (rect 128 33 200 47)(font "Arial" (font_size 8)))
		(text "qa[]" (rect 120 33 138 47)(font "Arial" (font_size 8)))
		(line (pt 144 40)(pt 160 40)(line_width 3))
	)
	(port
		(pt 160 64)
		(output)
		(text "qb[WIDTH-1..0]" (rect 112 56 184 70)(font "Arial" (font_size 8)))
		(text "qb[]" (rect 120 56 138 70)(font "Arial" (font_size 8)))
		(line (pt 160 64)(pt 144 64)(line_width 3))
	)
	(parameter
		"INDATA_ACLR"
		"\"ON\""
		"Should aclr affect the write data register?"
		"\"ON\"" "\"OFF\"" 
	)
	(parameter
		"INDATA_REG"
		"\"INCLOCK\""
		"Should the write data be registered?"
		"\"INCLOCK\"" "\"UNREGISTERED\"" 
	)
	(parameter
		"NUMWORDS"
		"2^WIDTHAD"
		"Number of memory words, default is 2^WIDTHAD"
	)
	(parameter
		"USE_EAB"
		""
		"Specifies EAB use"
		"\"ON\"" "\"OFF\"" 
	)
	(parameter
		"WIDTH"
		""
		"Data width in bits, any integer > 0"
		" 1" " 2" " 3" " 4" " 5" " 6" " 7" " 8" " 9" "10" "11" "12" "13" "14" "15" "16" "20" "24" "28" "32" "40" "48" "56" "64" 
	)
	(parameter
		"WIDTHAD"
		""
		"Number of address lines, any integer > 0"
		" 1" " 2" " 3" " 4" " 5" " 6" " 7" " 8" " 9" "10" "11" "12" 
	)
	(parameter
		"RDADDRESS_REG_A"
		"\"OUTCLOCK\""
		"Should the read address port A be registered?"
	)
	(parameter
		"RDADDRESS_ACLR_A"
		"\"ON\""
		"Should aclr affect the read address register A?"
	)
	(parameter
		"RDADDRESS_ACLR_B"
		"\"ON\""
		"Should aclr affect the read address register B?"
	)
	(parameter
		"RDADDRESS_REG_B"
		"\"OUTCLOCK\""
		"Should the read address port B be registered?"
	)
	(parameter
		"RDCONTROL_ACLR_A"
		"\"ON\""
		"Should aclr affect the read enable register A?"
	)
	(parameter
		"RDCONTROL_ACLR_B"
		"\"ON\""
		"Should aclr affect the read enable register B?"
	)
	(parameter
		"RDCONTROL_REG_A"
		"\"OUTCLOCK\""
		"Should the read enable port A be registered?"
	)
	(parameter
		"RDCONTROL_REG_B"
		"\"OUTCLOCK\""
		"Should the read enable port B be registered?"
	)
	(parameter
		"WRITE_REG"
		"\"INCLOCK\""
		"Should the write address and write enable port be registered?"
	)
	(parameter
		"WRITE_ACLR"
		"\"ON\""
		"Should aclr affect the write address and write enable register?"
	)
	(parameter
		"OUTDATA_ACLR_A"
		"\"ON\""
		"Should aclr affect the output data register A?"
	)
	(parameter
		"OUTDATA_ACLR_"
		"\"ON\""
		"Should aclr affect the output data register B?"
	)
	(parameter
		"OUTDATA_REG_B"
		"\"UNREGISTERED\""
		"Should the output data B be registered?"
	)
	(parameter
		"LPM_FILE"
		""
		"File containing initial contents of memory array"
	)
	(drawing
		(line (pt 16 224)(pt 144 224)(line_width 1))
		(line (pt 16 16)(pt 144 16)(line_width 1))
		(line (pt 16 16)(pt 16 224)(line_width 1))
		(line (pt 144 16)(pt 144 224)(line_width 1))
	)
	(annotation_block (parameter)(rect 224 -208 432 88))
)
