#### You can find my Verilog notes here > <a href="https://hbharathbhat.github.io/verilog">Link</a>
### This repository contains a bunch of verilog codes

1. <a href="https://github.com/hbharathbhat/rtl_codes/tree/main/%5B01-08%5D_flipflops_%26_latches">Flip-flops</a>
2. <a href="https://github.com/hbharathbhat/rtl_codes/tree/main/%5B01-08%5D_flipflops_%26_latches">Latches</a>
3. <a href="https://github.com/hbharathbhat/rtl_codes/tree/main/%5B13%5D_mux">Multiplexers</a>
4. <a href="https://github.com/hbharathbhat/rtl_codes/tree/main/%5B09%5D_alu">Arithmetic Logic Unit</a>
5. <a href="https://github.com/hbharathbhat/rtl_codes/tree/main/%5B10%5D_adders">Adders</a>
6. <a href="https://github.com/hbharathbhat/rtl_codes/tree/main/%5B12%5D_encoders">Encoders</a>
7. <a href="https://github.com/hbharathbhat/rtl_codes/tree/main/%5B13%5D_counters">Counters</a>
8. <a href="https://github.com/hbharathbhat/rtl_codes/tree/main/%5B15%5D_shift_registers">Shift Registers</a>
9. <a href="https://github.com/hbharathbhat/rtl_codes/tree/main/%5B16%5D_lod">Leading One Detectors</a>
10. <a href="https://github.com/hbharathbhat/rtl_codes/tree/main/%5B17%5D_others">Comparators, Parity Generator, RAM, ROM</a>
