#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1003c30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xfd2320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xfd98a0 .functor NOT 1, L_0x102fdd0, C4<0>, C4<0>, C4<0>;
L_0x102fbb0 .functor XOR 2, L_0x102fa50, L_0x102fb10, C4<00>, C4<00>;
L_0x102fcc0 .functor XOR 2, L_0x102fbb0, L_0x102fc20, C4<00>, C4<00>;
v0x102c3f0_0 .net *"_ivl_10", 1 0, L_0x102fc20;  1 drivers
v0x102c4f0_0 .net *"_ivl_12", 1 0, L_0x102fcc0;  1 drivers
v0x102c5d0_0 .net *"_ivl_2", 1 0, L_0x102f990;  1 drivers
v0x102c690_0 .net *"_ivl_4", 1 0, L_0x102fa50;  1 drivers
v0x102c770_0 .net *"_ivl_6", 1 0, L_0x102fb10;  1 drivers
v0x102c8a0_0 .net *"_ivl_8", 1 0, L_0x102fbb0;  1 drivers
v0x102c980_0 .net "a", 0 0, v0x102a230_0;  1 drivers
v0x102ca20_0 .net "b", 0 0, v0x102a2d0_0;  1 drivers
v0x102cac0_0 .net "c", 0 0, v0x102a370_0;  1 drivers
v0x102cb60_0 .var "clk", 0 0;
v0x102cc00_0 .net "d", 0 0, v0x102a4b0_0;  1 drivers
v0x102cca0_0 .net "out_pos_dut", 0 0, L_0x102f800;  1 drivers
v0x102cd40_0 .net "out_pos_ref", 0 0, L_0x102e380;  1 drivers
v0x102cde0_0 .net "out_sop_dut", 0 0, L_0x102ed40;  1 drivers
v0x102ce80_0 .net "out_sop_ref", 0 0, L_0x1005140;  1 drivers
v0x102cf20_0 .var/2u "stats1", 223 0;
v0x102cfc0_0 .var/2u "strobe", 0 0;
v0x102d170_0 .net "tb_match", 0 0, L_0x102fdd0;  1 drivers
v0x102d240_0 .net "tb_mismatch", 0 0, L_0xfd98a0;  1 drivers
v0x102d2e0_0 .net "wavedrom_enable", 0 0, v0x102a780_0;  1 drivers
v0x102d3b0_0 .net "wavedrom_title", 511 0, v0x102a820_0;  1 drivers
L_0x102f990 .concat [ 1 1 0 0], L_0x102e380, L_0x1005140;
L_0x102fa50 .concat [ 1 1 0 0], L_0x102e380, L_0x1005140;
L_0x102fb10 .concat [ 1 1 0 0], L_0x102f800, L_0x102ed40;
L_0x102fc20 .concat [ 1 1 0 0], L_0x102e380, L_0x1005140;
L_0x102fdd0 .cmp/eeq 2, L_0x102f990, L_0x102fcc0;
S_0xfd65d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xfd2320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xfd9c80 .functor AND 1, v0x102a370_0, v0x102a4b0_0, C4<1>, C4<1>;
L_0xfda060 .functor NOT 1, v0x102a230_0, C4<0>, C4<0>, C4<0>;
L_0xfda440 .functor NOT 1, v0x102a2d0_0, C4<0>, C4<0>, C4<0>;
L_0xfda6c0 .functor AND 1, L_0xfda060, L_0xfda440, C4<1>, C4<1>;
L_0xff1600 .functor AND 1, L_0xfda6c0, v0x102a370_0, C4<1>, C4<1>;
L_0x1005140 .functor OR 1, L_0xfd9c80, L_0xff1600, C4<0>, C4<0>;
L_0x102d800 .functor NOT 1, v0x102a2d0_0, C4<0>, C4<0>, C4<0>;
L_0x102d870 .functor OR 1, L_0x102d800, v0x102a4b0_0, C4<0>, C4<0>;
L_0x102d980 .functor AND 1, v0x102a370_0, L_0x102d870, C4<1>, C4<1>;
L_0x102da40 .functor NOT 1, v0x102a230_0, C4<0>, C4<0>, C4<0>;
L_0x102db10 .functor OR 1, L_0x102da40, v0x102a2d0_0, C4<0>, C4<0>;
L_0x102db80 .functor AND 1, L_0x102d980, L_0x102db10, C4<1>, C4<1>;
L_0x102dd00 .functor NOT 1, v0x102a2d0_0, C4<0>, C4<0>, C4<0>;
L_0x102dd70 .functor OR 1, L_0x102dd00, v0x102a4b0_0, C4<0>, C4<0>;
L_0x102dc90 .functor AND 1, v0x102a370_0, L_0x102dd70, C4<1>, C4<1>;
L_0x102df00 .functor NOT 1, v0x102a230_0, C4<0>, C4<0>, C4<0>;
L_0x102e000 .functor OR 1, L_0x102df00, v0x102a4b0_0, C4<0>, C4<0>;
L_0x102e0c0 .functor AND 1, L_0x102dc90, L_0x102e000, C4<1>, C4<1>;
L_0x102e270 .functor XNOR 1, L_0x102db80, L_0x102e0c0, C4<0>, C4<0>;
v0xfd91d0_0 .net *"_ivl_0", 0 0, L_0xfd9c80;  1 drivers
v0xfd95d0_0 .net *"_ivl_12", 0 0, L_0x102d800;  1 drivers
v0xfd99b0_0 .net *"_ivl_14", 0 0, L_0x102d870;  1 drivers
v0xfd9d90_0 .net *"_ivl_16", 0 0, L_0x102d980;  1 drivers
v0xfda170_0 .net *"_ivl_18", 0 0, L_0x102da40;  1 drivers
v0xfda550_0 .net *"_ivl_2", 0 0, L_0xfda060;  1 drivers
v0xfda7d0_0 .net *"_ivl_20", 0 0, L_0x102db10;  1 drivers
v0x10287a0_0 .net *"_ivl_24", 0 0, L_0x102dd00;  1 drivers
v0x1028880_0 .net *"_ivl_26", 0 0, L_0x102dd70;  1 drivers
v0x1028960_0 .net *"_ivl_28", 0 0, L_0x102dc90;  1 drivers
v0x1028a40_0 .net *"_ivl_30", 0 0, L_0x102df00;  1 drivers
v0x1028b20_0 .net *"_ivl_32", 0 0, L_0x102e000;  1 drivers
v0x1028c00_0 .net *"_ivl_36", 0 0, L_0x102e270;  1 drivers
L_0x7f394ec76018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1028cc0_0 .net *"_ivl_38", 0 0, L_0x7f394ec76018;  1 drivers
v0x1028da0_0 .net *"_ivl_4", 0 0, L_0xfda440;  1 drivers
v0x1028e80_0 .net *"_ivl_6", 0 0, L_0xfda6c0;  1 drivers
v0x1028f60_0 .net *"_ivl_8", 0 0, L_0xff1600;  1 drivers
v0x1029040_0 .net "a", 0 0, v0x102a230_0;  alias, 1 drivers
v0x1029100_0 .net "b", 0 0, v0x102a2d0_0;  alias, 1 drivers
v0x10291c0_0 .net "c", 0 0, v0x102a370_0;  alias, 1 drivers
v0x1029280_0 .net "d", 0 0, v0x102a4b0_0;  alias, 1 drivers
v0x1029340_0 .net "out_pos", 0 0, L_0x102e380;  alias, 1 drivers
v0x1029400_0 .net "out_sop", 0 0, L_0x1005140;  alias, 1 drivers
v0x10294c0_0 .net "pos0", 0 0, L_0x102db80;  1 drivers
v0x1029580_0 .net "pos1", 0 0, L_0x102e0c0;  1 drivers
L_0x102e380 .functor MUXZ 1, L_0x7f394ec76018, L_0x102db80, L_0x102e270, C4<>;
S_0x1029700 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xfd2320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x102a230_0 .var "a", 0 0;
v0x102a2d0_0 .var "b", 0 0;
v0x102a370_0 .var "c", 0 0;
v0x102a410_0 .net "clk", 0 0, v0x102cb60_0;  1 drivers
v0x102a4b0_0 .var "d", 0 0;
v0x102a5a0_0 .var/2u "fail", 0 0;
v0x102a640_0 .var/2u "fail1", 0 0;
v0x102a6e0_0 .net "tb_match", 0 0, L_0x102fdd0;  alias, 1 drivers
v0x102a780_0 .var "wavedrom_enable", 0 0;
v0x102a820_0 .var "wavedrom_title", 511 0;
E_0xfe5050/0 .event negedge, v0x102a410_0;
E_0xfe5050/1 .event posedge, v0x102a410_0;
E_0xfe5050 .event/or E_0xfe5050/0, E_0xfe5050/1;
S_0x1029a30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1029700;
 .timescale -12 -12;
v0x1029c70_0 .var/2s "i", 31 0;
E_0xfe4ef0 .event posedge, v0x102a410_0;
S_0x1029d70 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1029700;
 .timescale -12 -12;
v0x1029f70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x102a050 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1029700;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x102aa00 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xfd2320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x102e530 .functor AND 1, v0x102a370_0, v0x102a4b0_0, C4<1>, C4<1>;
L_0x102e7e0 .functor NOT 1, v0x102a230_0, C4<0>, C4<0>, C4<0>;
L_0x102e870 .functor NOT 1, v0x102a2d0_0, C4<0>, C4<0>, C4<0>;
L_0x102e9f0 .functor AND 1, L_0x102e7e0, L_0x102e870, C4<1>, C4<1>;
L_0x102eb30 .functor AND 1, L_0x102e9f0, v0x102a370_0, C4<1>, C4<1>;
L_0x102ebf0 .functor OR 1, L_0x102e530, L_0x102eb30, C4<0>, C4<0>;
L_0x102ed40 .functor BUFZ 1, L_0x102ebf0, C4<0>, C4<0>, C4<0>;
L_0x102ee50 .functor NOT 1, v0x102a2d0_0, C4<0>, C4<0>, C4<0>;
L_0x102ef10 .functor OR 1, L_0x102ee50, v0x102a4b0_0, C4<0>, C4<0>;
L_0x102efd0 .functor AND 1, v0x102a370_0, L_0x102ef10, C4<1>, C4<1>;
L_0x102f0f0 .functor NOT 1, v0x102a230_0, C4<0>, C4<0>, C4<0>;
L_0x102f270 .functor OR 1, L_0x102f0f0, v0x102a2d0_0, C4<0>, C4<0>;
L_0x102f350 .functor AND 1, L_0x102efd0, L_0x102f270, C4<1>, C4<1>;
L_0x102f460 .functor NOT 1, v0x102a230_0, C4<0>, C4<0>, C4<0>;
L_0x102f2e0 .functor OR 1, L_0x102f460, v0x102a4b0_0, C4<0>, C4<0>;
L_0x102f5a0 .functor AND 1, v0x102a370_0, L_0x102f2e0, C4<1>, C4<1>;
L_0x102f6f0 .functor XNOR 1, L_0x102f350, L_0x102f5a0, C4<0>, C4<0>;
v0x102abc0_0 .net *"_ivl_0", 0 0, L_0x102e530;  1 drivers
v0x102aca0_0 .net *"_ivl_14", 0 0, L_0x102ee50;  1 drivers
v0x102ad80_0 .net *"_ivl_16", 0 0, L_0x102ef10;  1 drivers
v0x102ae70_0 .net *"_ivl_18", 0 0, L_0x102efd0;  1 drivers
v0x102af50_0 .net *"_ivl_2", 0 0, L_0x102e7e0;  1 drivers
v0x102b080_0 .net *"_ivl_20", 0 0, L_0x102f0f0;  1 drivers
v0x102b160_0 .net *"_ivl_22", 0 0, L_0x102f270;  1 drivers
v0x102b240_0 .net *"_ivl_26", 0 0, L_0x102f460;  1 drivers
v0x102b320_0 .net *"_ivl_28", 0 0, L_0x102f2e0;  1 drivers
v0x102b490_0 .net *"_ivl_32", 0 0, L_0x102f6f0;  1 drivers
L_0x7f394ec76060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x102b550_0 .net *"_ivl_34", 0 0, L_0x7f394ec76060;  1 drivers
v0x102b630_0 .net *"_ivl_4", 0 0, L_0x102e870;  1 drivers
v0x102b710_0 .net *"_ivl_6", 0 0, L_0x102e9f0;  1 drivers
v0x102b7f0_0 .net *"_ivl_8", 0 0, L_0x102eb30;  1 drivers
v0x102b8d0_0 .net "a", 0 0, v0x102a230_0;  alias, 1 drivers
v0x102b970_0 .net "b", 0 0, v0x102a2d0_0;  alias, 1 drivers
v0x102ba60_0 .net "c", 0 0, v0x102a370_0;  alias, 1 drivers
v0x102bc60_0 .net "d", 0 0, v0x102a4b0_0;  alias, 1 drivers
v0x102bd50_0 .net "out_pos", 0 0, L_0x102f800;  alias, 1 drivers
v0x102be10_0 .net "out_sop", 0 0, L_0x102ed40;  alias, 1 drivers
v0x102bed0_0 .net "pos0", 0 0, L_0x102f350;  1 drivers
v0x102bf90_0 .net "pos1", 0 0, L_0x102f5a0;  1 drivers
v0x102c050_0 .net "sop", 0 0, L_0x102ebf0;  1 drivers
L_0x102f800 .functor MUXZ 1, L_0x7f394ec76060, L_0x102f350, L_0x102f6f0, C4<>;
S_0x102c1d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xfd2320;
 .timescale -12 -12;
E_0xfce9f0 .event anyedge, v0x102cfc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x102cfc0_0;
    %nor/r;
    %assign/vec4 v0x102cfc0_0, 0;
    %wait E_0xfce9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1029700;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x102a5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x102a640_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1029700;
T_4 ;
    %wait E_0xfe5050;
    %load/vec4 v0x102a6e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x102a5a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1029700;
T_5 ;
    %wait E_0xfe4ef0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x102a4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x102a370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x102a2d0_0, 0;
    %assign/vec4 v0x102a230_0, 0;
    %wait E_0xfe4ef0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x102a4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x102a370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x102a2d0_0, 0;
    %assign/vec4 v0x102a230_0, 0;
    %wait E_0xfe4ef0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x102a4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x102a370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x102a2d0_0, 0;
    %assign/vec4 v0x102a230_0, 0;
    %wait E_0xfe4ef0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x102a4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x102a370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x102a2d0_0, 0;
    %assign/vec4 v0x102a230_0, 0;
    %wait E_0xfe4ef0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x102a4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x102a370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x102a2d0_0, 0;
    %assign/vec4 v0x102a230_0, 0;
    %wait E_0xfe4ef0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x102a4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x102a370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x102a2d0_0, 0;
    %assign/vec4 v0x102a230_0, 0;
    %wait E_0xfe4ef0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x102a4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x102a370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x102a2d0_0, 0;
    %assign/vec4 v0x102a230_0, 0;
    %wait E_0xfe4ef0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x102a4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x102a370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x102a2d0_0, 0;
    %assign/vec4 v0x102a230_0, 0;
    %wait E_0xfe4ef0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x102a4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x102a370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x102a2d0_0, 0;
    %assign/vec4 v0x102a230_0, 0;
    %wait E_0xfe4ef0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x102a4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x102a370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x102a2d0_0, 0;
    %assign/vec4 v0x102a230_0, 0;
    %wait E_0xfe4ef0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x102a4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x102a370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x102a2d0_0, 0;
    %assign/vec4 v0x102a230_0, 0;
    %wait E_0xfe4ef0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x102a4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x102a370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x102a2d0_0, 0;
    %assign/vec4 v0x102a230_0, 0;
    %wait E_0xfe4ef0;
    %load/vec4 v0x102a5a0_0;
    %store/vec4 v0x102a640_0, 0, 1;
    %fork t_1, S_0x1029a30;
    %jmp t_0;
    .scope S_0x1029a30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1029c70_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1029c70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xfe4ef0;
    %load/vec4 v0x1029c70_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x102a4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x102a370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x102a2d0_0, 0;
    %assign/vec4 v0x102a230_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1029c70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1029c70_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1029700;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xfe5050;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x102a4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x102a370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x102a2d0_0, 0;
    %assign/vec4 v0x102a230_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x102a5a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x102a640_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xfd2320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x102cb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x102cfc0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xfd2320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x102cb60_0;
    %inv;
    %store/vec4 v0x102cb60_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xfd2320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x102a410_0, v0x102d240_0, v0x102c980_0, v0x102ca20_0, v0x102cac0_0, v0x102cc00_0, v0x102ce80_0, v0x102cde0_0, v0x102cd40_0, v0x102cca0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xfd2320;
T_9 ;
    %load/vec4 v0x102cf20_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x102cf20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x102cf20_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x102cf20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x102cf20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x102cf20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x102cf20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x102cf20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x102cf20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x102cf20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xfd2320;
T_10 ;
    %wait E_0xfe5050;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x102cf20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x102cf20_0, 4, 32;
    %load/vec4 v0x102d170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x102cf20_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x102cf20_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x102cf20_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x102cf20_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x102ce80_0;
    %load/vec4 v0x102ce80_0;
    %load/vec4 v0x102cde0_0;
    %xor;
    %load/vec4 v0x102ce80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x102cf20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x102cf20_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x102cf20_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x102cf20_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x102cd40_0;
    %load/vec4 v0x102cd40_0;
    %load/vec4 v0x102cca0_0;
    %xor;
    %load/vec4 v0x102cd40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x102cf20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x102cf20_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x102cf20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x102cf20_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/machine/ece241_2013_q2/iter0/response19/top_module.sv";
