{
  "module_name": "xbar_mid_0_regs.h",
  "hash_id": "d5a009c58040ab3019b33402c5a58ee9e0a1c592b857a4a71c8d326792394d01",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi2/asic_reg/xbar_mid_0_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_XBAR_MID_0_REGS_H_\n#define ASIC_REG_XBAR_MID_0_REGS_H_\n\n \n\n#define mmXBAR_MID_0_LBW_HIF0_BASE_ADDR 0x4D40000\n\n#define mmXBAR_MID_0_LBW_HIF0_ADDR_MASK 0x4D40004\n\n#define mmXBAR_MID_0_LBW_HIF1_BASE_ADDR 0x4D40008\n\n#define mmXBAR_MID_0_LBW_HIF1_ADDR_MASK 0x4D4000C\n\n#define mmXBAR_MID_0_LBW_HMMU0_BASE_ADDR 0x4D40010\n\n#define mmXBAR_MID_0_LBW_HMMU0_ADDR_MASK 0x4D40014\n\n#define mmXBAR_MID_0_LBW_HMMU1_BASE_ADDR 0x4D40018\n\n#define mmXBAR_MID_0_LBW_HMMU1_ADDR_MASK 0x4D4001C\n\n#define mmXBAR_MID_0_LBW_EDMA_BASE_ADDR0 0x4D40020\n\n#define mmXBAR_MID_0_LBW_EDMA_ADDR_MASK0 0x4D40024\n\n#define mmXBAR_MID_0_LBW_EDMA_BASE_ADDR1 0x4D40028\n\n#define mmXBAR_MID_0_LBW_EDMA_ADDR_MASK1 0x4D4002C\n\n#define mmXBAR_MID_0_LBW_HBM_BASE_ADDR0 0x4D40030\n\n#define mmXBAR_MID_0_LBW_HBM_ADDR_MASK0 0x4D40034\n\n#define mmXBAR_MID_0_LBW_HBM_BASE_ADDR1 0x4D40038\n\n#define mmXBAR_MID_0_LBW_HBM_ADDR_MASK1 0x4D4003C\n\n#define mmXBAR_MID_0_LBW_XBAR_BASE_ADDR0 0x4D40040\n\n#define mmXBAR_MID_0_LBW_XBAR_ADDR_MASK0 0x4D40044\n\n#define mmXBAR_MID_0_LBW_XBAR_BASE_ADDR1 0x4D40048\n\n#define mmXBAR_MID_0_LBW_XBAR_ADDR_MASK1 0x4D4004C\n\n#define mmXBAR_MID_0_DBG_HIF0_BASE_ADDR 0x4D40080\n\n#define mmXBAR_MID_0_DBG_HIF0_ADDR_MASK 0x4D40084\n\n#define mmXBAR_MID_0_DBG_HIF1_BASE_ADDR 0x4D40088\n\n#define mmXBAR_MID_0_DBG_HIF1_ADDR_MASK 0x4D4008C\n\n#define mmXBAR_MID_0_DBG_HMMU0_BASE_ADDR 0x4D40090\n\n#define mmXBAR_MID_0_DBG_HMMU0_ADDR_MASK 0x4D40094\n\n#define mmXBAR_MID_0_DBG_HMMU1_BASE_ADDR 0x4D40098\n\n#define mmXBAR_MID_0_DBG_HMMU1_ADDR_MASK 0x4D4009C\n\n#define mmXBAR_MID_0_DBG_EDMA_BASE_ADDR0 0x4D400A0\n\n#define mmXBAR_MID_0_DBG_EDMA_ADDR_MASK0 0x4D400A4\n\n#define mmXBAR_MID_0_DBG_EDMA_BASE_ADDR1 0x4D400A8\n\n#define mmXBAR_MID_0_DBG_EDMA_ADDR_MASK1 0x4D400AC\n\n#define mmXBAR_MID_0_DBG_HBM_BASE_ADDR0 0x4D400B0\n\n#define mmXBAR_MID_0_DBG_HBM_ADDR_MASK0 0x4D400B4\n\n#define mmXBAR_MID_0_DBG_HBM_BASE_ADDR1 0x4D400B8\n\n#define mmXBAR_MID_0_DBG_HBM_ADDR_MASK1 0x4D400BC\n\n#define mmXBAR_MID_0_DBG_XBAR_BASE_ADDR0 0x4D400C0\n\n#define mmXBAR_MID_0_DBG_XBAR_ADDR_MASK0 0x4D400C4\n\n#define mmXBAR_MID_0_DBG_XBAR_BASE_ADDR1 0x4D400C8\n\n#define mmXBAR_MID_0_DBG_XBAR_ADDR_MASK1 0x4D400CC\n\n#define mmXBAR_MID_0_LBW_INTERNAL_ADDR_RGF 0x4D400D0\n\n#define mmXBAR_MID_0_DBG_INTERNAL_ADDR_FUN 0x4D400D4\n\n#define mmXBAR_MID_0_EMEM_HBM_BIT_LOCATION 0x4D40100\n\n#define mmXBAR_MID_0_EMEM_PC_BIT_LOCATION 0x4D40104\n\n#define mmXBAR_MID_0_HIF_WR_RS_CH_LOCATION 0x4D40108\n\n#define mmXBAR_MID_0_HBW_MST_ARB_WEIGHT 0x4D4010C\n\n#define mmXBAR_MID_0_MMU_PC_IDX_MAP_0 0x4D40110\n\n#define mmXBAR_MID_0_MMU_PC_IDX_MAP_1 0x4D40114\n\n#define mmXBAR_MID_0_MMU_RD_LL_ARB_0 0x4D40120\n\n#define mmXBAR_MID_0_MMU_RD_LL_ARB_1 0x4D40124\n\n#define mmXBAR_MID_0_MMU_WR_LL_ARB_0 0x4D40128\n\n#define mmXBAR_MID_0_MMU_WR_LL_ARB_1 0x4D4012C\n\n#define mmXBAR_MID_0_HBM_USER_RESP_OVR_0 0x4D40130\n\n#define mmXBAR_MID_0_HBM_USER_RESP_OVR_1 0x4D40134\n\n#define mmXBAR_MID_0_RL_RD_0 0x4D40140\n\n#define mmXBAR_MID_0_RL_RD_1 0x4D40144\n\n#define mmXBAR_MID_0_RL_RD_2 0x4D40148\n\n#define mmXBAR_MID_0_RL_RD_3 0x4D4014C\n\n#define mmXBAR_MID_0_RL_RD_4 0x4D40150\n\n#define mmXBAR_MID_0_RL_RD_5 0x4D40154\n\n#define mmXBAR_MID_0_RL_RD_6 0x4D40158\n\n#define mmXBAR_MID_0_RL_RD_7 0x4D4015C\n\n#define mmXBAR_MID_0_RL_RD_8 0x4D40160\n\n#define mmXBAR_MID_0_RL_RD_9 0x4D40164\n\n#define mmXBAR_MID_0_RL_RD_10 0x4D40168\n\n#define mmXBAR_MID_0_RL_RD_11 0x4D4016C\n\n#define mmXBAR_MID_0_RL_WR_0 0x4D40180\n\n#define mmXBAR_MID_0_RL_WR_1 0x4D40184\n\n#define mmXBAR_MID_0_RL_WR_2 0x4D40188\n\n#define mmXBAR_MID_0_RL_WR_3 0x4D4018C\n\n#define mmXBAR_MID_0_RL_WR_4 0x4D40190\n\n#define mmXBAR_MID_0_RL_WR_5 0x4D40194\n\n#define mmXBAR_MID_0_RL_WR_6 0x4D40198\n\n#define mmXBAR_MID_0_RL_WR_7 0x4D4019C\n\n#define mmXBAR_MID_0_RL_WR_8 0x4D401A0\n\n#define mmXBAR_MID_0_RL_WR_9 0x4D401A4\n\n#define mmXBAR_MID_0_RL_WR_10 0x4D401A8\n\n#define mmXBAR_MID_0_RL_WR_11 0x4D401AC\n\n#define mmXBAR_MID_0_E2E_CRDT_SLV_0 0x4D401B0\n\n#define mmXBAR_MID_0_E2E_CRDT_SLV_1 0x4D401B4\n\n#define mmXBAR_MID_0_E2E_CRDT_SLV_2 0x4D401B8\n\n#define mmXBAR_MID_0_E2E_CRDT_DEBUG 0x4D401BC\n\n#define mmXBAR_MID_0_UPSCALE 0x4D401C0\n\n#define mmXBAR_MID_0_DOWN_CONV 0x4D401C4\n\n#define mmXBAR_MID_0_DOWN_CONV_LFSR_EN 0x4D401D0\n\n#define mmXBAR_MID_0_DOWN_CONV_LFSR_SET_VLD 0x4D401D4\n\n#define mmXBAR_MID_0_DOWN_CONV_LFSR_SET_VALUE 0x4D401D8\n\n#define mmXBAR_MID_0_DOWN_CONV_LFSR_CFG_POLY 0x4D401DC\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}