<profile>

<section name = "Vivado HLS Report for 'hls_skin_dection'" level="0">
<item name = "Date">Tue Jul 28 10:09:19 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">skin_detect</item>
<item name = "Solution">solution1</item>
<item name = "Product family">aartix7</item>
<item name = "Target device">xa7a12tcsg325-1q</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 11.000, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- LOOp_ROWS">?, ?, ?, -, -, ?, no</column>
<column name=" + LOOp_COLS">?, ?, 4, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 6, -, -</column>
<column name="Expression">-, 0, 0, 382</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 191</column>
<column name="Register">-, -, 451, -</column>
<specialColumn name="Available">40, 40, 16000, 8000</specialColumn>
<specialColumn name="Utilization (%)">0, 15, 2, 7</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="ImgProcess_Top_mabkb_U31">ImgProcess_Top_mabkb, i0 * i1 + i2</column>
<column name="ImgProcess_Top_macud_U32">ImgProcess_Top_macud, i0 * i1 + i2</column>
<column name="ImgProcess_Top_madEe_U33">ImgProcess_Top_madEe, i0 * i1 + i2</column>
<column name="ImgProcess_Top_madEe_U34">ImgProcess_Top_madEe, i0 * i1 + i2</column>
<column name="ImgProcess_Top_maeOg_U35">ImgProcess_Top_maeOg, i0 * i1 + i2</column>
<column name="ImgProcess_Top_mafYi_U36">ImgProcess_Top_mafYi, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_fu_557_p2">*, 0, 0, 42, 8, 7</column>
<column name="col_fu_381_p2">+, 0, 0, 38, 31, 1</column>
<column name="row_fu_366_p2">+, 0, 0, 38, 31, 1</column>
<column name="sel_tmp1_fu_530_p2">and, 0, 0, 8, 1, 1</column>
<column name="tmp1_fu_518_p2">and, 0, 0, 8, 1, 1</column>
<column name="tmp2_fu_524_p2">and, 0, 0, 8, 1, 1</column>
<column name="tmp8_fu_512_p2">and, 0, 0, 8, 1, 1</column>
<column name="tmp9_fu_506_p2">and, 0, 0, 8, 1, 1</column>
<column name="tmp_1_i_fu_376_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_26_i_fu_468_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_27_i_fu_473_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_31_i_fu_482_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_32_i_fu_487_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_34_i_fu_496_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_35_i_fu_501_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_i_fu_361_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_block_state1">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state3">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state6">or, 0, 0, 8, 1, 1</column>
<column name="dst_data_stream_0_V_din">select, 0, 0, 8, 1, 2</column>
<column name="dst_data_stream_1_V_din">select, 0, 0, 8, 1, 2</column>
<column name="dst_data_stream_2_V_din">select, 0, 0, 8, 1, 2</column>
<column name="cb_fu_454_p2">xor, 0, 0, 16, 8, 9</column>
<column name="cr_fu_459_p2">xor, 0, 0, 16, 8, 9</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">38, 7, 1, 7</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="cb_lower_blk_n">9, 2, 1, 2</column>
<column name="cb_upper_blk_n">9, 2, 1, 2</column>
<column name="col_i_reg_346">9, 2, 31, 62</column>
<column name="cols_blk_n">9, 2, 1, 2</column>
<column name="cr_lower_blk_n">9, 2, 1, 2</column>
<column name="cr_upper_blk_n">9, 2, 1, 2</column>
<column name="dst_data_stream_0_V_blk_n">9, 2, 1, 2</column>
<column name="dst_data_stream_1_V_blk_n">9, 2, 1, 2</column>
<column name="dst_data_stream_2_V_blk_n">9, 2, 1, 2</column>
<column name="row_i_reg_335">9, 2, 31, 62</column>
<column name="rows_blk_n">9, 2, 1, 2</column>
<column name="src_data_stream_0_V_blk_n">9, 2, 1, 2</column>
<column name="src_data_stream_1_V_blk_n">9, 2, 1, 2</column>
<column name="src_data_stream_2_V_blk_n">9, 2, 1, 2</column>
<column name="y_lower_blk_n">9, 2, 1, 2</column>
<column name="y_upper_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="cb_lower_read_reg_627">32, 0, 32, 0</column>
<column name="cb_upper_read_reg_632">32, 0, 32, 0</column>
<column name="col_i_reg_346">31, 0, 31, 0</column>
<column name="col_reg_658">31, 0, 31, 0</column>
<column name="cols_read_reg_612">32, 0, 32, 0</column>
<column name="cr_lower_read_reg_637">32, 0, 32, 0</column>
<column name="cr_upper_read_reg_642">32, 0, 32, 0</column>
<column name="row_i_reg_335">31, 0, 31, 0</column>
<column name="row_reg_650">31, 0, 31, 0</column>
<column name="rows_read_reg_607">32, 0, 32, 0</column>
<column name="sel_tmp1_reg_703">1, 0, 1, 0</column>
<column name="tmp3_reg_688">15, 0, 15, 0</column>
<column name="tmp_17_i_reg_693">8, 0, 8, 0</column>
<column name="tmp_24_i_reg_698">8, 0, 8, 0</column>
<column name="tmp_3_reg_663">8, 0, 8, 0</column>
<column name="tmp_4_reg_670">8, 0, 8, 0</column>
<column name="tmp_5_reg_676">8, 0, 8, 0</column>
<column name="tmp_6_cast_i_reg_683">8, 0, 16, 8</column>
<column name="y_lower_read_reg_617">32, 0, 32, 0</column>
<column name="y_upper_read_reg_622">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, hls_skin_dection, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, hls_skin_dection, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, hls_skin_dection, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, hls_skin_dection, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, hls_skin_dection, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, hls_skin_dection, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, hls_skin_dection, return value</column>
<column name="src_data_stream_0_V_dout">in, 8, ap_fifo, src_data_stream_0_V, pointer</column>
<column name="src_data_stream_0_V_empty_n">in, 1, ap_fifo, src_data_stream_0_V, pointer</column>
<column name="src_data_stream_0_V_read">out, 1, ap_fifo, src_data_stream_0_V, pointer</column>
<column name="src_data_stream_1_V_dout">in, 8, ap_fifo, src_data_stream_1_V, pointer</column>
<column name="src_data_stream_1_V_empty_n">in, 1, ap_fifo, src_data_stream_1_V, pointer</column>
<column name="src_data_stream_1_V_read">out, 1, ap_fifo, src_data_stream_1_V, pointer</column>
<column name="src_data_stream_2_V_dout">in, 8, ap_fifo, src_data_stream_2_V, pointer</column>
<column name="src_data_stream_2_V_empty_n">in, 1, ap_fifo, src_data_stream_2_V, pointer</column>
<column name="src_data_stream_2_V_read">out, 1, ap_fifo, src_data_stream_2_V, pointer</column>
<column name="dst_data_stream_0_V_din">out, 8, ap_fifo, dst_data_stream_0_V, pointer</column>
<column name="dst_data_stream_0_V_full_n">in, 1, ap_fifo, dst_data_stream_0_V, pointer</column>
<column name="dst_data_stream_0_V_write">out, 1, ap_fifo, dst_data_stream_0_V, pointer</column>
<column name="dst_data_stream_1_V_din">out, 8, ap_fifo, dst_data_stream_1_V, pointer</column>
<column name="dst_data_stream_1_V_full_n">in, 1, ap_fifo, dst_data_stream_1_V, pointer</column>
<column name="dst_data_stream_1_V_write">out, 1, ap_fifo, dst_data_stream_1_V, pointer</column>
<column name="dst_data_stream_2_V_din">out, 8, ap_fifo, dst_data_stream_2_V, pointer</column>
<column name="dst_data_stream_2_V_full_n">in, 1, ap_fifo, dst_data_stream_2_V, pointer</column>
<column name="dst_data_stream_2_V_write">out, 1, ap_fifo, dst_data_stream_2_V, pointer</column>
<column name="rows_dout">in, 32, ap_fifo, rows, pointer</column>
<column name="rows_empty_n">in, 1, ap_fifo, rows, pointer</column>
<column name="rows_read">out, 1, ap_fifo, rows, pointer</column>
<column name="cols_dout">in, 32, ap_fifo, cols, pointer</column>
<column name="cols_empty_n">in, 1, ap_fifo, cols, pointer</column>
<column name="cols_read">out, 1, ap_fifo, cols, pointer</column>
<column name="y_lower_dout">in, 32, ap_fifo, y_lower, pointer</column>
<column name="y_lower_empty_n">in, 1, ap_fifo, y_lower, pointer</column>
<column name="y_lower_read">out, 1, ap_fifo, y_lower, pointer</column>
<column name="y_upper_dout">in, 32, ap_fifo, y_upper, pointer</column>
<column name="y_upper_empty_n">in, 1, ap_fifo, y_upper, pointer</column>
<column name="y_upper_read">out, 1, ap_fifo, y_upper, pointer</column>
<column name="cb_lower_dout">in, 32, ap_fifo, cb_lower, pointer</column>
<column name="cb_lower_empty_n">in, 1, ap_fifo, cb_lower, pointer</column>
<column name="cb_lower_read">out, 1, ap_fifo, cb_lower, pointer</column>
<column name="cb_upper_dout">in, 32, ap_fifo, cb_upper, pointer</column>
<column name="cb_upper_empty_n">in, 1, ap_fifo, cb_upper, pointer</column>
<column name="cb_upper_read">out, 1, ap_fifo, cb_upper, pointer</column>
<column name="cr_lower_dout">in, 32, ap_fifo, cr_lower, pointer</column>
<column name="cr_lower_empty_n">in, 1, ap_fifo, cr_lower, pointer</column>
<column name="cr_lower_read">out, 1, ap_fifo, cr_lower, pointer</column>
<column name="cr_upper_dout">in, 32, ap_fifo, cr_upper, pointer</column>
<column name="cr_upper_empty_n">in, 1, ap_fifo, cr_upper, pointer</column>
<column name="cr_upper_read">out, 1, ap_fifo, cr_upper, pointer</column>
</table>
</item>
</section>
</profile>
