Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Apr 22 23:34:27 2025
| Host         : archlinux running 64-bit unknown
| Command      : report_utilization -hierarchical -cells [get_cells arrayUnit] -file ../reports/u_arrayUnit_b8_c8_mr8_k5_.csv
| Design       : ArrayContainer
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------+------------------+------------+------------+---------+------+-----+--------+--------+------------+
|       Instance      |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+---------------------+------------------+------------+------------+---------+------+-----+--------+--------+------------+
| arrayUnit           |        ArrayUnit |        332 |        332 |       0 |    0 | 168 |      0 |      0 |          0 |
|   arrayUnit         |        ArrayUnit |        332 |        332 |       0 |    0 | 168 |      0 |      0 |          0 |
|     Processor       |        Processor |        146 |        146 |       0 |    0 |  76 |      0 |      0 |          0 |
|       (Processor)   |        Processor |         90 |         90 |       0 |    0 |  76 |      0 |      0 |          0 |
|       ruu           | RankUpdateUnit_2 |         56 |         56 |       0 |    0 |   0 |      0 |      0 |          0 |
|     Processor_1     |      Processor_1 |         55 |         55 |       0 |    0 |  28 |      0 |      0 |          0 |
|       (Processor_1) |      Processor_1 |         40 |         40 |       0 |    0 |  28 |      0 |      0 |          0 |
|       ruu           | RankUpdateUnit_1 |         15 |         15 |       0 |    0 |   0 |      0 |      0 |          0 |
|     Processor_2     |      Processor_2 |         74 |         74 |       0 |    0 |  28 |      0 |      0 |          0 |
|       (Processor_2) |      Processor_2 |         59 |         59 |       0 |    0 |  28 |      0 |      0 |          0 |
|       ruu           | RankUpdateUnit_0 |         15 |         15 |       0 |    0 |   0 |      0 |      0 |          0 |
|     Processor_3     |      Processor_3 |         18 |         18 |       0 |    0 |  16 |      0 |      0 |          0 |
|       (Processor_3) |      Processor_3 |         13 |         13 |       0 |    0 |  16 |      0 |      0 |          0 |
|       ruu           |   RankUpdateUnit |          5 |          5 |       0 |    0 |   0 |      0 |      0 |          0 |
|     p_0             |       Processor0 |         43 |         43 |       0 |    0 |  20 |      0 |      0 |          0 |
+---------------------+------------------+------------+------------+---------+------+-----+--------+--------+------------+


