// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module decode_start_IQuantize (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        matrix_0_read,
        matrix_1_read,
        matrix_2_read,
        matrix_3_read,
        matrix_4_read,
        matrix_5_read,
        matrix_6_read,
        matrix_7_read,
        matrix_8_read,
        matrix_9_read,
        matrix_10_read,
        matrix_11_read,
        matrix_12_read,
        matrix_13_read,
        matrix_14_read,
        matrix_15_read,
        matrix_16_read,
        matrix_17_read,
        matrix_18_read,
        matrix_19_read,
        matrix_20_read,
        matrix_21_read,
        matrix_22_read,
        matrix_23_read,
        matrix_24_read,
        matrix_25_read,
        matrix_26_read,
        matrix_27_read,
        matrix_28_read,
        matrix_29_read,
        matrix_30_read,
        matrix_31_read,
        matrix_32_read,
        matrix_33_read,
        matrix_34_read,
        matrix_35_read,
        matrix_36_read,
        matrix_37_read,
        matrix_38_read,
        matrix_39_read,
        matrix_40_read,
        matrix_41_read,
        matrix_42_read,
        matrix_43_read,
        matrix_44_read,
        matrix_45_read,
        matrix_46_read,
        matrix_47_read,
        matrix_48_read,
        matrix_49_read,
        matrix_50_read,
        matrix_51_read,
        matrix_52_read,
        matrix_53_read,
        matrix_54_read,
        matrix_55_read,
        matrix_56_read,
        matrix_57_read,
        matrix_58_read,
        matrix_59_read,
        matrix_60_read,
        matrix_61_read,
        matrix_62_read,
        matrix_63_read,
        qmatrix_address0,
        qmatrix_ce0,
        qmatrix_q0,
        qmatrix_address1,
        qmatrix_ce1,
        qmatrix_q1,
        tmp_s,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31,
        ap_return_32,
        ap_return_33,
        ap_return_34,
        ap_return_35,
        ap_return_36,
        ap_return_37,
        ap_return_38,
        ap_return_39,
        ap_return_40,
        ap_return_41,
        ap_return_42,
        ap_return_43,
        ap_return_44,
        ap_return_45,
        ap_return_46,
        ap_return_47,
        ap_return_48,
        ap_return_49,
        ap_return_50,
        ap_return_51,
        ap_return_52,
        ap_return_53,
        ap_return_54,
        ap_return_55,
        ap_return_56,
        ap_return_57,
        ap_return_58,
        ap_return_59,
        ap_return_60,
        ap_return_61,
        ap_return_62,
        ap_return_63
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 32'b1;
parameter    ap_ST_pp0_stg1_fsm_1 = 32'b10;
parameter    ap_ST_pp0_stg2_fsm_2 = 32'b100;
parameter    ap_ST_pp0_stg3_fsm_3 = 32'b1000;
parameter    ap_ST_pp0_stg4_fsm_4 = 32'b10000;
parameter    ap_ST_pp0_stg5_fsm_5 = 32'b100000;
parameter    ap_ST_pp0_stg6_fsm_6 = 32'b1000000;
parameter    ap_ST_pp0_stg7_fsm_7 = 32'b10000000;
parameter    ap_ST_pp0_stg8_fsm_8 = 32'b100000000;
parameter    ap_ST_pp0_stg9_fsm_9 = 32'b1000000000;
parameter    ap_ST_pp0_stg10_fsm_10 = 32'b10000000000;
parameter    ap_ST_pp0_stg11_fsm_11 = 32'b100000000000;
parameter    ap_ST_pp0_stg12_fsm_12 = 32'b1000000000000;
parameter    ap_ST_pp0_stg13_fsm_13 = 32'b10000000000000;
parameter    ap_ST_pp0_stg14_fsm_14 = 32'b100000000000000;
parameter    ap_ST_pp0_stg15_fsm_15 = 32'b1000000000000000;
parameter    ap_ST_pp0_stg16_fsm_16 = 32'b10000000000000000;
parameter    ap_ST_pp0_stg17_fsm_17 = 32'b100000000000000000;
parameter    ap_ST_pp0_stg18_fsm_18 = 32'b1000000000000000000;
parameter    ap_ST_pp0_stg19_fsm_19 = 32'b10000000000000000000;
parameter    ap_ST_pp0_stg20_fsm_20 = 32'b100000000000000000000;
parameter    ap_ST_pp0_stg21_fsm_21 = 32'b1000000000000000000000;
parameter    ap_ST_pp0_stg22_fsm_22 = 32'b10000000000000000000000;
parameter    ap_ST_pp0_stg23_fsm_23 = 32'b100000000000000000000000;
parameter    ap_ST_pp0_stg24_fsm_24 = 32'b1000000000000000000000000;
parameter    ap_ST_pp0_stg25_fsm_25 = 32'b10000000000000000000000000;
parameter    ap_ST_pp0_stg26_fsm_26 = 32'b100000000000000000000000000;
parameter    ap_ST_pp0_stg27_fsm_27 = 32'b1000000000000000000000000000;
parameter    ap_ST_pp0_stg28_fsm_28 = 32'b10000000000000000000000000000;
parameter    ap_ST_pp0_stg29_fsm_29 = 32'b100000000000000000000000000000;
parameter    ap_ST_pp0_stg30_fsm_30 = 32'b1000000000000000000000000000000;
parameter    ap_ST_pp0_stg31_fsm_31 = 32'b10000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv10_40 = 10'b1000000;
parameter    ap_const_lv10_41 = 10'b1000001;
parameter    ap_const_lv10_42 = 10'b1000010;
parameter    ap_const_lv10_43 = 10'b1000011;
parameter    ap_const_lv10_44 = 10'b1000100;
parameter    ap_const_lv10_45 = 10'b1000101;
parameter    ap_const_lv10_46 = 10'b1000110;
parameter    ap_const_lv10_47 = 10'b1000111;
parameter    ap_const_lv10_48 = 10'b1001000;
parameter    ap_const_lv10_49 = 10'b1001001;
parameter    ap_const_lv10_4A = 10'b1001010;
parameter    ap_const_lv10_4B = 10'b1001011;
parameter    ap_const_lv10_4C = 10'b1001100;
parameter    ap_const_lv10_4D = 10'b1001101;
parameter    ap_const_lv10_4E = 10'b1001110;
parameter    ap_const_lv10_4F = 10'b1001111;
parameter    ap_const_lv10_50 = 10'b1010000;
parameter    ap_const_lv10_51 = 10'b1010001;
parameter    ap_const_lv10_52 = 10'b1010010;
parameter    ap_const_lv10_53 = 10'b1010011;
parameter    ap_const_lv10_54 = 10'b1010100;
parameter    ap_const_lv10_55 = 10'b1010101;
parameter    ap_const_lv10_56 = 10'b1010110;
parameter    ap_const_lv10_57 = 10'b1010111;
parameter    ap_const_lv10_58 = 10'b1011000;
parameter    ap_const_lv10_59 = 10'b1011001;
parameter    ap_const_lv10_5A = 10'b1011010;
parameter    ap_const_lv10_5B = 10'b1011011;
parameter    ap_const_lv10_5C = 10'b1011100;
parameter    ap_const_lv10_5D = 10'b1011101;
parameter    ap_const_lv10_5E = 10'b1011110;
parameter    ap_const_lv10_5F = 10'b1011111;
parameter    ap_const_lv10_60 = 10'b1100000;
parameter    ap_const_lv10_61 = 10'b1100001;
parameter    ap_const_lv10_62 = 10'b1100010;
parameter    ap_const_lv10_63 = 10'b1100011;
parameter    ap_const_lv10_64 = 10'b1100100;
parameter    ap_const_lv10_65 = 10'b1100101;
parameter    ap_const_lv10_66 = 10'b1100110;
parameter    ap_const_lv10_67 = 10'b1100111;
parameter    ap_const_lv10_68 = 10'b1101000;
parameter    ap_const_lv10_69 = 10'b1101001;
parameter    ap_const_lv10_6A = 10'b1101010;
parameter    ap_const_lv10_6B = 10'b1101011;
parameter    ap_const_lv10_6C = 10'b1101100;
parameter    ap_const_lv10_6D = 10'b1101101;
parameter    ap_const_lv10_6E = 10'b1101110;
parameter    ap_const_lv10_6F = 10'b1101111;
parameter    ap_const_lv10_70 = 10'b1110000;
parameter    ap_const_lv10_71 = 10'b1110001;
parameter    ap_const_lv10_72 = 10'b1110010;
parameter    ap_const_lv10_73 = 10'b1110011;
parameter    ap_const_lv10_74 = 10'b1110100;
parameter    ap_const_lv10_75 = 10'b1110101;
parameter    ap_const_lv10_76 = 10'b1110110;
parameter    ap_const_lv10_77 = 10'b1110111;
parameter    ap_const_lv10_78 = 10'b1111000;
parameter    ap_const_lv10_79 = 10'b1111001;
parameter    ap_const_lv10_7A = 10'b1111010;
parameter    ap_const_lv10_7B = 10'b1111011;
parameter    ap_const_lv10_7C = 10'b1111100;
parameter    ap_const_lv10_7D = 10'b1111101;
parameter    ap_const_lv10_7E = 10'b1111110;
parameter    ap_const_lv10_7F = 10'b1111111;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] matrix_0_read;
input  [31:0] matrix_1_read;
input  [31:0] matrix_2_read;
input  [31:0] matrix_3_read;
input  [31:0] matrix_4_read;
input  [31:0] matrix_5_read;
input  [31:0] matrix_6_read;
input  [31:0] matrix_7_read;
input  [31:0] matrix_8_read;
input  [31:0] matrix_9_read;
input  [31:0] matrix_10_read;
input  [31:0] matrix_11_read;
input  [31:0] matrix_12_read;
input  [31:0] matrix_13_read;
input  [31:0] matrix_14_read;
input  [31:0] matrix_15_read;
input  [31:0] matrix_16_read;
input  [31:0] matrix_17_read;
input  [31:0] matrix_18_read;
input  [31:0] matrix_19_read;
input  [31:0] matrix_20_read;
input  [31:0] matrix_21_read;
input  [31:0] matrix_22_read;
input  [31:0] matrix_23_read;
input  [31:0] matrix_24_read;
input  [31:0] matrix_25_read;
input  [31:0] matrix_26_read;
input  [31:0] matrix_27_read;
input  [31:0] matrix_28_read;
input  [31:0] matrix_29_read;
input  [31:0] matrix_30_read;
input  [31:0] matrix_31_read;
input  [31:0] matrix_32_read;
input  [31:0] matrix_33_read;
input  [31:0] matrix_34_read;
input  [31:0] matrix_35_read;
input  [31:0] matrix_36_read;
input  [31:0] matrix_37_read;
input  [31:0] matrix_38_read;
input  [31:0] matrix_39_read;
input  [31:0] matrix_40_read;
input  [31:0] matrix_41_read;
input  [31:0] matrix_42_read;
input  [31:0] matrix_43_read;
input  [31:0] matrix_44_read;
input  [31:0] matrix_45_read;
input  [31:0] matrix_46_read;
input  [31:0] matrix_47_read;
input  [31:0] matrix_48_read;
input  [31:0] matrix_49_read;
input  [31:0] matrix_50_read;
input  [31:0] matrix_51_read;
input  [31:0] matrix_52_read;
input  [31:0] matrix_53_read;
input  [31:0] matrix_54_read;
input  [31:0] matrix_55_read;
input  [31:0] matrix_56_read;
input  [31:0] matrix_57_read;
input  [31:0] matrix_58_read;
input  [31:0] matrix_59_read;
input  [31:0] matrix_60_read;
input  [31:0] matrix_61_read;
input  [31:0] matrix_62_read;
input  [31:0] matrix_63_read;
output  [7:0] qmatrix_address0;
output   qmatrix_ce0;
input  [31:0] qmatrix_q0;
output  [7:0] qmatrix_address1;
output   qmatrix_ce1;
input  [31:0] qmatrix_q1;
input  [7:0] tmp_s;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] ap_return_4;
output  [31:0] ap_return_5;
output  [31:0] ap_return_6;
output  [31:0] ap_return_7;
output  [31:0] ap_return_8;
output  [31:0] ap_return_9;
output  [31:0] ap_return_10;
output  [31:0] ap_return_11;
output  [31:0] ap_return_12;
output  [31:0] ap_return_13;
output  [31:0] ap_return_14;
output  [31:0] ap_return_15;
output  [31:0] ap_return_16;
output  [31:0] ap_return_17;
output  [31:0] ap_return_18;
output  [31:0] ap_return_19;
output  [31:0] ap_return_20;
output  [31:0] ap_return_21;
output  [31:0] ap_return_22;
output  [31:0] ap_return_23;
output  [31:0] ap_return_24;
output  [31:0] ap_return_25;
output  [31:0] ap_return_26;
output  [31:0] ap_return_27;
output  [31:0] ap_return_28;
output  [31:0] ap_return_29;
output  [31:0] ap_return_30;
output  [31:0] ap_return_31;
output  [31:0] ap_return_32;
output  [31:0] ap_return_33;
output  [31:0] ap_return_34;
output  [31:0] ap_return_35;
output  [31:0] ap_return_36;
output  [31:0] ap_return_37;
output  [31:0] ap_return_38;
output  [31:0] ap_return_39;
output  [31:0] ap_return_40;
output  [31:0] ap_return_41;
output  [31:0] ap_return_42;
output  [31:0] ap_return_43;
output  [31:0] ap_return_44;
output  [31:0] ap_return_45;
output  [31:0] ap_return_46;
output  [31:0] ap_return_47;
output  [31:0] ap_return_48;
output  [31:0] ap_return_49;
output  [31:0] ap_return_50;
output  [31:0] ap_return_51;
output  [31:0] ap_return_52;
output  [31:0] ap_return_53;
output  [31:0] ap_return_54;
output  [31:0] ap_return_55;
output  [31:0] ap_return_56;
output  [31:0] ap_return_57;
output  [31:0] ap_return_58;
output  [31:0] ap_return_59;
output  [31:0] ap_return_60;
output  [31:0] ap_return_61;
output  [31:0] ap_return_62;
output  [31:0] ap_return_63;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] qmatrix_address0;
reg qmatrix_ce0;
reg[7:0] qmatrix_address1;
reg qmatrix_ce1;
(* fsm_encoding = "none" *) reg   [31:0] ap_CS_fsm = 32'b1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_bdd_50;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_sig_cseq_ST_pp0_stg31_fsm_31;
reg    ap_sig_bdd_70;
reg  signed [31:0] reg_1189;
reg    ap_sig_cseq_ST_pp0_stg1_fsm_1;
reg    ap_sig_bdd_218;
reg    ap_sig_cseq_ST_pp0_stg7_fsm_7;
reg    ap_sig_bdd_226;
reg    ap_sig_cseq_ST_pp0_stg13_fsm_13;
reg    ap_sig_bdd_235;
reg    ap_sig_cseq_ST_pp0_stg19_fsm_19;
reg    ap_sig_bdd_244;
reg    ap_sig_cseq_ST_pp0_stg25_fsm_25;
reg    ap_sig_bdd_253;
reg  signed [31:0] reg_1193;
reg  signed [31:0] reg_1197;
reg    ap_sig_cseq_ST_pp0_stg2_fsm_2;
reg    ap_sig_bdd_264;
reg    ap_sig_cseq_ST_pp0_stg8_fsm_8;
reg    ap_sig_bdd_272;
reg    ap_sig_cseq_ST_pp0_stg14_fsm_14;
reg    ap_sig_bdd_281;
reg    ap_sig_cseq_ST_pp0_stg20_fsm_20;
reg    ap_sig_bdd_290;
reg    ap_sig_cseq_ST_pp0_stg26_fsm_26;
reg    ap_sig_bdd_299;
reg  signed [31:0] reg_1201;
reg  signed [31:0] reg_1205;
reg    ap_sig_cseq_ST_pp0_stg3_fsm_3;
reg    ap_sig_bdd_310;
reg    ap_sig_cseq_ST_pp0_stg9_fsm_9;
reg    ap_sig_bdd_318;
reg    ap_sig_cseq_ST_pp0_stg15_fsm_15;
reg    ap_sig_bdd_327;
reg    ap_sig_cseq_ST_pp0_stg21_fsm_21;
reg    ap_sig_bdd_336;
reg    ap_sig_cseq_ST_pp0_stg27_fsm_27;
reg    ap_sig_bdd_345;
reg  signed [31:0] reg_1209;
reg  signed [31:0] reg_1213;
reg    ap_sig_cseq_ST_pp0_stg4_fsm_4;
reg    ap_sig_bdd_356;
reg    ap_sig_cseq_ST_pp0_stg10_fsm_10;
reg    ap_sig_bdd_364;
reg    ap_sig_cseq_ST_pp0_stg16_fsm_16;
reg    ap_sig_bdd_373;
reg    ap_sig_cseq_ST_pp0_stg22_fsm_22;
reg    ap_sig_bdd_382;
reg    ap_sig_cseq_ST_pp0_stg28_fsm_28;
reg    ap_sig_bdd_391;
reg  signed [31:0] reg_1217;
reg  signed [31:0] reg_1221;
reg    ap_sig_cseq_ST_pp0_stg5_fsm_5;
reg    ap_sig_bdd_402;
reg    ap_sig_cseq_ST_pp0_stg11_fsm_11;
reg    ap_sig_bdd_410;
reg    ap_sig_cseq_ST_pp0_stg17_fsm_17;
reg    ap_sig_bdd_419;
reg    ap_sig_cseq_ST_pp0_stg23_fsm_23;
reg    ap_sig_bdd_428;
reg    ap_sig_cseq_ST_pp0_stg29_fsm_29;
reg    ap_sig_bdd_437;
reg  signed [31:0] reg_1225;
reg  signed [31:0] reg_1229;
reg    ap_sig_cseq_ST_pp0_stg6_fsm_6;
reg    ap_sig_bdd_448;
reg    ap_sig_cseq_ST_pp0_stg12_fsm_12;
reg    ap_sig_bdd_456;
reg    ap_sig_cseq_ST_pp0_stg18_fsm_18;
reg    ap_sig_bdd_465;
reg    ap_sig_cseq_ST_pp0_stg24_fsm_24;
reg    ap_sig_bdd_474;
reg    ap_sig_cseq_ST_pp0_stg30_fsm_30;
reg    ap_sig_bdd_483;
reg  signed [31:0] reg_1233;
wire   [9:0] tmp_1826_cast_fu_1241_p3;
reg   [9:0] tmp_1826_cast_reg_2589;
wire   [31:0] grp_fu_1311_p2;
reg   [31:0] mptr_0_write_assign_reg_2795;
wire   [31:0] grp_fu_1317_p2;
reg   [31:0] mptr_1_write_assign_reg_2800;
wire   [31:0] grp_fu_1343_p2;
reg   [31:0] mptr_2_write_assign_reg_2825;
wire   [31:0] grp_fu_1349_p2;
reg   [31:0] mptr_3_write_assign_reg_2830;
wire   [31:0] grp_fu_1375_p2;
reg   [31:0] mptr_4_write_assign_reg_2855;
wire   [31:0] grp_fu_1381_p2;
reg   [31:0] mptr_5_write_assign_reg_2860;
wire   [31:0] grp_fu_1407_p2;
reg   [31:0] mptr_6_write_assign_reg_2885;
wire   [31:0] grp_fu_1413_p2;
reg   [31:0] mptr_7_write_assign_reg_2890;
wire   [31:0] grp_fu_1439_p2;
reg   [31:0] mptr_8_write_assign_reg_2915;
wire   [31:0] grp_fu_1445_p2;
reg   [31:0] mptr_9_write_assign_reg_2920;
wire   [31:0] grp_fu_1471_p2;
reg   [31:0] mptr_10_write_assign_reg_2945;
wire   [31:0] grp_fu_1477_p2;
reg   [31:0] mptr_11_write_assign_reg_2950;
wire   [31:0] grp_fu_1503_p2;
reg   [31:0] mptr_12_write_assign_reg_2975;
wire   [31:0] grp_fu_1509_p2;
reg   [31:0] mptr_13_write_assign_reg_2980;
wire   [31:0] grp_fu_1535_p2;
reg   [31:0] mptr_14_write_assign_reg_3005;
wire   [31:0] grp_fu_1541_p2;
reg   [31:0] mptr_15_write_assign_reg_3010;
wire   [31:0] grp_fu_1567_p2;
reg   [31:0] mptr_16_write_assign_reg_3035;
wire   [31:0] grp_fu_1573_p2;
reg   [31:0] mptr_17_write_assign_reg_3040;
wire   [31:0] grp_fu_1599_p2;
reg   [31:0] mptr_18_write_assign_reg_3065;
wire   [31:0] grp_fu_1605_p2;
reg   [31:0] mptr_19_write_assign_reg_3070;
wire   [31:0] grp_fu_1631_p2;
reg   [31:0] mptr_20_write_assign_reg_3095;
wire   [31:0] grp_fu_1637_p2;
reg   [31:0] mptr_21_write_assign_reg_3100;
wire   [31:0] grp_fu_1663_p2;
reg   [31:0] mptr_22_write_assign_reg_3125;
wire   [31:0] grp_fu_1669_p2;
reg   [31:0] mptr_23_write_assign_reg_3130;
wire   [31:0] grp_fu_1695_p2;
reg   [31:0] mptr_24_write_assign_reg_3155;
wire   [31:0] grp_fu_1701_p2;
reg   [31:0] mptr_25_write_assign_reg_3160;
wire   [31:0] grp_fu_1727_p2;
reg   [31:0] mptr_26_write_assign_reg_3185;
wire   [31:0] grp_fu_1733_p2;
reg   [31:0] mptr_27_write_assign_reg_3190;
wire   [31:0] grp_fu_1759_p2;
reg   [31:0] mptr_28_write_assign_reg_3215;
wire   [31:0] grp_fu_1765_p2;
reg   [31:0] mptr_29_write_assign_reg_3220;
wire   [31:0] grp_fu_1791_p2;
reg   [31:0] mptr_30_write_assign_reg_3245;
wire   [31:0] grp_fu_1797_p2;
reg   [31:0] mptr_31_write_assign_reg_3250;
wire   [31:0] grp_fu_1823_p2;
reg   [31:0] mptr_32_write_assign_reg_3275;
wire   [31:0] grp_fu_1829_p2;
reg   [31:0] mptr_33_write_assign_reg_3280;
wire   [31:0] grp_fu_1855_p2;
reg   [31:0] mptr_34_write_assign_reg_3305;
wire   [31:0] grp_fu_1861_p2;
reg   [31:0] mptr_35_write_assign_reg_3310;
wire   [31:0] grp_fu_1887_p2;
reg   [31:0] mptr_36_write_assign_reg_3335;
wire   [31:0] grp_fu_1893_p2;
reg   [31:0] mptr_37_write_assign_reg_3340;
wire   [31:0] grp_fu_1919_p2;
reg   [31:0] mptr_38_write_assign_reg_3365;
wire   [31:0] grp_fu_1925_p2;
reg   [31:0] mptr_39_write_assign_reg_3370;
wire   [31:0] grp_fu_1951_p2;
reg   [31:0] mptr_40_write_assign_reg_3395;
wire   [31:0] grp_fu_1957_p2;
reg   [31:0] mptr_41_write_assign_reg_3400;
wire   [31:0] grp_fu_1983_p2;
reg   [31:0] mptr_42_write_assign_reg_3425;
wire   [31:0] grp_fu_1989_p2;
reg   [31:0] mptr_43_write_assign_reg_3430;
wire   [31:0] grp_fu_2015_p2;
reg   [31:0] mptr_44_write_assign_reg_3455;
wire   [31:0] grp_fu_2021_p2;
reg   [31:0] mptr_45_write_assign_reg_3460;
wire   [31:0] grp_fu_2047_p2;
reg   [31:0] mptr_46_write_assign_reg_3485;
wire   [31:0] grp_fu_2053_p2;
reg   [31:0] mptr_47_write_assign_reg_3490;
reg  signed [31:0] matrix_63_read_2_reg_3495;
reg  signed [31:0] matrix_62_read_2_reg_3500;
reg  signed [31:0] matrix_61_read_2_reg_3505;
reg  signed [31:0] matrix_60_read61_reg_3510;
wire   [31:0] grp_fu_2079_p2;
reg   [31:0] mptr_48_write_assign_reg_3535;
wire   [31:0] grp_fu_2085_p2;
reg   [31:0] mptr_49_write_assign_reg_3540;
reg  signed [31:0] qmatrix_load_60_reg_3545;
reg  signed [31:0] qmatrix_load_61_reg_3550;
wire   [31:0] grp_fu_2111_p2;
reg   [31:0] mptr_50_write_assign_reg_3555;
wire   [31:0] grp_fu_2117_p2;
reg   [31:0] mptr_51_write_assign_reg_3560;
reg  signed [31:0] qmatrix_load_62_reg_3565;
reg  signed [31:0] qmatrix_load_63_reg_3570;
wire   [31:0] grp_fu_2143_p2;
reg   [31:0] mptr_52_write_assign_reg_3575;
wire   [31:0] grp_fu_2149_p2;
reg   [31:0] mptr_53_write_assign_reg_3580;
wire   [31:0] grp_fu_2175_p2;
reg   [31:0] mptr_54_write_assign_reg_3585;
wire   [31:0] grp_fu_2181_p2;
reg   [31:0] mptr_55_write_assign_reg_3590;
wire   [31:0] grp_fu_2207_p2;
reg   [31:0] mptr_56_write_assign_reg_3595;
wire   [31:0] grp_fu_2213_p2;
reg   [31:0] mptr_57_write_assign_reg_3600;
wire   [31:0] grp_fu_2239_p2;
reg   [31:0] mptr_58_write_assign_reg_3605;
wire   [31:0] grp_fu_2245_p2;
reg   [31:0] mptr_59_write_assign_reg_3610;
wire   [31:0] grp_fu_2251_p2;
reg   [31:0] mptr_60_write_assign_reg_3615;
wire   [31:0] grp_fu_2255_p2;
reg   [31:0] mptr_61_write_assign_reg_3620;
reg    ap_reg_ppiten_pp0_it0_preg = 1'b0;
reg  signed [31:0] ap_reg_ptbuf_matrix_0_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_1_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_2_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_3_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_4_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_5_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_6_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_7_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_8_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_9_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_10_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_11_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_12_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_13_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_14_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_15_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_16_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_17_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_18_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_19_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_20_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_21_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_22_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_23_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_24_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_25_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_26_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_27_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_28_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_29_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_30_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_31_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_32_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_33_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_34_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_35_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_36_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_37_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_38_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_39_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_40_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_41_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_42_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_43_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_44_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_45_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_46_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_47_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_48_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_49_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_50_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_51_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_52_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_53_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_54_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_55_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_56_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_57_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_58_read;
reg  signed [31:0] ap_reg_ptbuf_matrix_59_read;
reg   [31:0] ap_reg_ptbuf_matrix_60_read;
reg   [31:0] ap_reg_ptbuf_matrix_61_read;
reg   [31:0] ap_reg_ptbuf_matrix_62_read;
reg   [31:0] ap_reg_ptbuf_matrix_63_read;
wire  signed [63:0] tmp_1827_cast_fu_1255_p1;
wire  signed [63:0] tmp_1828_cast_fu_1266_p1;
wire  signed [63:0] tmp_1829_cast_fu_1276_p1;
wire  signed [63:0] tmp_1830_cast_fu_1286_p1;
wire  signed [63:0] tmp_1831_cast_fu_1296_p1;
wire  signed [63:0] tmp_1832_cast_fu_1306_p1;
wire  signed [63:0] tmp_1833_cast_fu_1328_p1;
wire  signed [63:0] tmp_1834_cast_fu_1338_p1;
wire  signed [63:0] tmp_1835_cast_fu_1360_p1;
wire  signed [63:0] tmp_1836_cast_fu_1370_p1;
wire  signed [63:0] tmp_1837_cast_fu_1392_p1;
wire  signed [63:0] tmp_1838_cast_fu_1402_p1;
wire  signed [63:0] tmp_1839_cast_fu_1424_p1;
wire  signed [63:0] tmp_1840_cast_fu_1434_p1;
wire  signed [63:0] tmp_1841_cast_fu_1456_p1;
wire  signed [63:0] tmp_1842_cast_fu_1466_p1;
wire  signed [63:0] tmp_1843_cast_fu_1488_p1;
wire  signed [63:0] tmp_1844_cast_fu_1498_p1;
wire  signed [63:0] tmp_1845_cast_fu_1520_p1;
wire  signed [63:0] tmp_1846_cast_fu_1530_p1;
wire  signed [63:0] tmp_1847_cast_fu_1552_p1;
wire  signed [63:0] tmp_1848_cast_fu_1562_p1;
wire  signed [63:0] tmp_1849_cast_fu_1584_p1;
wire  signed [63:0] tmp_1850_cast_fu_1594_p1;
wire  signed [63:0] tmp_1851_cast_fu_1616_p1;
wire  signed [63:0] tmp_1852_cast_fu_1626_p1;
wire  signed [63:0] tmp_1853_cast_fu_1648_p1;
wire  signed [63:0] tmp_1854_cast_fu_1658_p1;
wire  signed [63:0] tmp_1855_cast_fu_1680_p1;
wire  signed [63:0] tmp_1856_cast_fu_1690_p1;
wire  signed [63:0] tmp_1857_cast_fu_1712_p1;
wire  signed [63:0] tmp_1858_cast_fu_1722_p1;
wire  signed [63:0] tmp_1859_cast_fu_1744_p1;
wire  signed [63:0] tmp_1860_cast_fu_1754_p1;
wire  signed [63:0] tmp_1861_cast_fu_1776_p1;
wire  signed [63:0] tmp_1862_cast_fu_1786_p1;
wire  signed [63:0] tmp_1863_cast_fu_1808_p1;
wire  signed [63:0] tmp_1864_cast_fu_1818_p1;
wire  signed [63:0] tmp_1865_cast_fu_1840_p1;
wire  signed [63:0] tmp_1866_cast_fu_1850_p1;
wire  signed [63:0] tmp_1867_cast_fu_1872_p1;
wire  signed [63:0] tmp_1868_cast_fu_1882_p1;
wire  signed [63:0] tmp_1869_cast_fu_1904_p1;
wire  signed [63:0] tmp_1870_cast_fu_1914_p1;
wire  signed [63:0] tmp_1871_cast_fu_1936_p1;
wire  signed [63:0] tmp_1872_cast_fu_1946_p1;
wire  signed [63:0] tmp_1873_cast_fu_1968_p1;
wire  signed [63:0] tmp_1874_cast_fu_1978_p1;
wire  signed [63:0] tmp_1875_cast_fu_2000_p1;
wire  signed [63:0] tmp_1876_cast_fu_2010_p1;
wire  signed [63:0] tmp_1877_cast_fu_2032_p1;
wire  signed [63:0] tmp_1878_cast_fu_2042_p1;
wire  signed [63:0] tmp_1879_cast_fu_2064_p1;
wire  signed [63:0] tmp_1880_cast_fu_2074_p1;
wire  signed [63:0] tmp_1881_cast_fu_2096_p1;
wire  signed [63:0] tmp_1882_cast_fu_2106_p1;
wire  signed [63:0] tmp_1883_cast_fu_2128_p1;
wire  signed [63:0] tmp_1884_cast_fu_2138_p1;
wire  signed [63:0] tmp_1885_cast_fu_2160_p1;
wire  signed [63:0] tmp_1886_cast_fu_2170_p1;
wire  signed [63:0] tmp_1887_cast_fu_2192_p1;
wire  signed [63:0] tmp_1888_cast_fu_2202_p1;
wire  signed [63:0] tmp_1889_cast_fu_2224_p1;
wire  signed [63:0] tmp_1890_cast_fu_2234_p1;
wire   [3:0] tmp_fu_1237_p1;
wire   [9:0] tmp_1823_fu_1249_p2;
wire   [9:0] tmp_1824_fu_1260_p2;
wire   [9:0] tmp_1825_fu_1271_p2;
wire   [9:0] tmp_1826_fu_1281_p2;
wire   [9:0] tmp_1827_fu_1291_p2;
wire   [9:0] tmp_1828_fu_1301_p2;
wire   [9:0] tmp_1829_fu_1323_p2;
wire   [9:0] tmp_1830_fu_1333_p2;
wire   [9:0] tmp_1831_fu_1355_p2;
wire   [9:0] tmp_1832_fu_1365_p2;
wire   [9:0] tmp_1833_fu_1387_p2;
wire   [9:0] tmp_1834_fu_1397_p2;
wire   [9:0] tmp_1835_fu_1419_p2;
wire   [9:0] tmp_1836_fu_1429_p2;
wire   [9:0] tmp_1837_fu_1451_p2;
wire   [9:0] tmp_1838_fu_1461_p2;
wire   [9:0] tmp_1839_fu_1483_p2;
wire   [9:0] tmp_1840_fu_1493_p2;
wire   [9:0] tmp_1841_fu_1515_p2;
wire   [9:0] tmp_1842_fu_1525_p2;
wire   [9:0] tmp_1843_fu_1547_p2;
wire   [9:0] tmp_1844_fu_1557_p2;
wire   [9:0] tmp_1845_fu_1579_p2;
wire   [9:0] tmp_1846_fu_1589_p2;
wire   [9:0] tmp_1847_fu_1611_p2;
wire   [9:0] tmp_1848_fu_1621_p2;
wire   [9:0] tmp_1849_fu_1643_p2;
wire   [9:0] tmp_1850_fu_1653_p2;
wire   [9:0] tmp_1851_fu_1675_p2;
wire   [9:0] tmp_1852_fu_1685_p2;
wire   [9:0] tmp_1853_fu_1707_p2;
wire   [9:0] tmp_1854_fu_1717_p2;
wire   [9:0] tmp_1855_fu_1739_p2;
wire   [9:0] tmp_1856_fu_1749_p2;
wire   [9:0] tmp_1857_fu_1771_p2;
wire   [9:0] tmp_1858_fu_1781_p2;
wire   [9:0] tmp_1859_fu_1803_p2;
wire   [9:0] tmp_1860_fu_1813_p2;
wire   [9:0] tmp_1861_fu_1835_p2;
wire   [9:0] tmp_1862_fu_1845_p2;
wire   [9:0] tmp_1863_fu_1867_p2;
wire   [9:0] tmp_1864_fu_1877_p2;
wire   [9:0] tmp_1865_fu_1899_p2;
wire   [9:0] tmp_1866_fu_1909_p2;
wire   [9:0] tmp_1867_fu_1931_p2;
wire   [9:0] tmp_1868_fu_1941_p2;
wire   [9:0] tmp_1869_fu_1963_p2;
wire   [9:0] tmp_1870_fu_1973_p2;
wire   [9:0] tmp_1871_fu_1995_p2;
wire   [9:0] tmp_1872_fu_2005_p2;
wire   [9:0] tmp_1873_fu_2027_p2;
wire   [9:0] tmp_1874_fu_2037_p2;
wire   [9:0] tmp_1875_fu_2059_p2;
wire   [9:0] tmp_1876_fu_2069_p2;
wire   [9:0] tmp_1877_fu_2091_p2;
wire   [9:0] tmp_1878_fu_2101_p2;
wire   [9:0] tmp_1879_fu_2123_p2;
wire   [9:0] tmp_1880_fu_2133_p2;
wire   [9:0] tmp_1881_fu_2155_p2;
wire   [9:0] tmp_1882_fu_2165_p2;
wire   [9:0] tmp_1883_fu_2187_p2;
wire   [9:0] tmp_1884_fu_2197_p2;
wire   [9:0] tmp_1885_fu_2219_p2;
wire   [9:0] tmp_1886_fu_2229_p2;
wire   [31:0] grp_fu_2259_p2;
wire   [31:0] grp_fu_2263_p2;
wire    grp_fu_1311_ce;
wire    grp_fu_1317_ce;
wire    grp_fu_1343_ce;
wire    grp_fu_1349_ce;
wire    grp_fu_1375_ce;
wire    grp_fu_1381_ce;
wire    grp_fu_1407_ce;
wire    grp_fu_1413_ce;
wire    grp_fu_1439_ce;
wire    grp_fu_1445_ce;
wire    grp_fu_1471_ce;
wire    grp_fu_1477_ce;
wire    grp_fu_1503_ce;
wire    grp_fu_1509_ce;
wire    grp_fu_1535_ce;
wire    grp_fu_1541_ce;
wire    grp_fu_1567_ce;
wire    grp_fu_1573_ce;
wire    grp_fu_1599_ce;
wire    grp_fu_1605_ce;
wire    grp_fu_1631_ce;
wire    grp_fu_1637_ce;
wire    grp_fu_1663_ce;
wire    grp_fu_1669_ce;
wire    grp_fu_1695_ce;
wire    grp_fu_1701_ce;
wire    grp_fu_1727_ce;
wire    grp_fu_1733_ce;
wire    grp_fu_1759_ce;
wire    grp_fu_1765_ce;
wire    grp_fu_1791_ce;
wire    grp_fu_1797_ce;
wire    grp_fu_1823_ce;
wire    grp_fu_1829_ce;
wire    grp_fu_1855_ce;
wire    grp_fu_1861_ce;
wire    grp_fu_1887_ce;
wire    grp_fu_1893_ce;
wire    grp_fu_1919_ce;
wire    grp_fu_1925_ce;
wire    grp_fu_1951_ce;
wire    grp_fu_1957_ce;
wire    grp_fu_1983_ce;
wire    grp_fu_1989_ce;
wire    grp_fu_2015_ce;
wire    grp_fu_2021_ce;
wire    grp_fu_2047_ce;
wire    grp_fu_2053_ce;
wire    grp_fu_2079_ce;
wire    grp_fu_2085_ce;
wire    grp_fu_2111_ce;
wire    grp_fu_2117_ce;
wire    grp_fu_2143_ce;
wire    grp_fu_2149_ce;
wire    grp_fu_2175_ce;
wire    grp_fu_2181_ce;
wire    grp_fu_2207_ce;
wire    grp_fu_2213_ce;
wire    grp_fu_2239_ce;
wire    grp_fu_2245_ce;
wire    grp_fu_2251_ce;
wire    grp_fu_2255_ce;
wire    grp_fu_2259_ce;
wire    grp_fu_2263_ce;
reg   [31:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;


decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U180(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1189 ),
    .din1( ap_reg_ptbuf_matrix_0_read ),
    .ce( grp_fu_1311_ce ),
    .dout( grp_fu_1311_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U181(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1193 ),
    .din1( ap_reg_ptbuf_matrix_1_read ),
    .ce( grp_fu_1317_ce ),
    .dout( grp_fu_1317_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U182(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1197 ),
    .din1( ap_reg_ptbuf_matrix_2_read ),
    .ce( grp_fu_1343_ce ),
    .dout( grp_fu_1343_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U183(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1201 ),
    .din1( ap_reg_ptbuf_matrix_3_read ),
    .ce( grp_fu_1349_ce ),
    .dout( grp_fu_1349_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U184(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1205 ),
    .din1( ap_reg_ptbuf_matrix_4_read ),
    .ce( grp_fu_1375_ce ),
    .dout( grp_fu_1375_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U185(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1209 ),
    .din1( ap_reg_ptbuf_matrix_5_read ),
    .ce( grp_fu_1381_ce ),
    .dout( grp_fu_1381_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U186(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1213 ),
    .din1( ap_reg_ptbuf_matrix_6_read ),
    .ce( grp_fu_1407_ce ),
    .dout( grp_fu_1407_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U187(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1217 ),
    .din1( ap_reg_ptbuf_matrix_7_read ),
    .ce( grp_fu_1413_ce ),
    .dout( grp_fu_1413_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U188(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1221 ),
    .din1( ap_reg_ptbuf_matrix_8_read ),
    .ce( grp_fu_1439_ce ),
    .dout( grp_fu_1439_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U189(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1225 ),
    .din1( ap_reg_ptbuf_matrix_9_read ),
    .ce( grp_fu_1445_ce ),
    .dout( grp_fu_1445_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U190(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1229 ),
    .din1( ap_reg_ptbuf_matrix_10_read ),
    .ce( grp_fu_1471_ce ),
    .dout( grp_fu_1471_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U191(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1233 ),
    .din1( ap_reg_ptbuf_matrix_11_read ),
    .ce( grp_fu_1477_ce ),
    .dout( grp_fu_1477_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U192(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1189 ),
    .din1( ap_reg_ptbuf_matrix_12_read ),
    .ce( grp_fu_1503_ce ),
    .dout( grp_fu_1503_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U193(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1193 ),
    .din1( ap_reg_ptbuf_matrix_13_read ),
    .ce( grp_fu_1509_ce ),
    .dout( grp_fu_1509_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U194(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1197 ),
    .din1( ap_reg_ptbuf_matrix_14_read ),
    .ce( grp_fu_1535_ce ),
    .dout( grp_fu_1535_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U195(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1201 ),
    .din1( ap_reg_ptbuf_matrix_15_read ),
    .ce( grp_fu_1541_ce ),
    .dout( grp_fu_1541_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U196(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1205 ),
    .din1( ap_reg_ptbuf_matrix_16_read ),
    .ce( grp_fu_1567_ce ),
    .dout( grp_fu_1567_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U197(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1209 ),
    .din1( ap_reg_ptbuf_matrix_17_read ),
    .ce( grp_fu_1573_ce ),
    .dout( grp_fu_1573_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U198(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1213 ),
    .din1( ap_reg_ptbuf_matrix_18_read ),
    .ce( grp_fu_1599_ce ),
    .dout( grp_fu_1599_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U199(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1217 ),
    .din1( ap_reg_ptbuf_matrix_19_read ),
    .ce( grp_fu_1605_ce ),
    .dout( grp_fu_1605_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U200(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1221 ),
    .din1( ap_reg_ptbuf_matrix_20_read ),
    .ce( grp_fu_1631_ce ),
    .dout( grp_fu_1631_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U201(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1225 ),
    .din1( ap_reg_ptbuf_matrix_21_read ),
    .ce( grp_fu_1637_ce ),
    .dout( grp_fu_1637_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U202(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1229 ),
    .din1( ap_reg_ptbuf_matrix_22_read ),
    .ce( grp_fu_1663_ce ),
    .dout( grp_fu_1663_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U203(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1233 ),
    .din1( ap_reg_ptbuf_matrix_23_read ),
    .ce( grp_fu_1669_ce ),
    .dout( grp_fu_1669_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U204(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1189 ),
    .din1( ap_reg_ptbuf_matrix_24_read ),
    .ce( grp_fu_1695_ce ),
    .dout( grp_fu_1695_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U205(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1193 ),
    .din1( ap_reg_ptbuf_matrix_25_read ),
    .ce( grp_fu_1701_ce ),
    .dout( grp_fu_1701_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U206(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1197 ),
    .din1( ap_reg_ptbuf_matrix_26_read ),
    .ce( grp_fu_1727_ce ),
    .dout( grp_fu_1727_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U207(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1201 ),
    .din1( ap_reg_ptbuf_matrix_27_read ),
    .ce( grp_fu_1733_ce ),
    .dout( grp_fu_1733_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U208(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1205 ),
    .din1( ap_reg_ptbuf_matrix_28_read ),
    .ce( grp_fu_1759_ce ),
    .dout( grp_fu_1759_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U209(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1209 ),
    .din1( ap_reg_ptbuf_matrix_29_read ),
    .ce( grp_fu_1765_ce ),
    .dout( grp_fu_1765_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U210(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1213 ),
    .din1( ap_reg_ptbuf_matrix_30_read ),
    .ce( grp_fu_1791_ce ),
    .dout( grp_fu_1791_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U211(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1217 ),
    .din1( ap_reg_ptbuf_matrix_31_read ),
    .ce( grp_fu_1797_ce ),
    .dout( grp_fu_1797_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U212(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1221 ),
    .din1( ap_reg_ptbuf_matrix_32_read ),
    .ce( grp_fu_1823_ce ),
    .dout( grp_fu_1823_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U213(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1225 ),
    .din1( ap_reg_ptbuf_matrix_33_read ),
    .ce( grp_fu_1829_ce ),
    .dout( grp_fu_1829_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U214(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1229 ),
    .din1( ap_reg_ptbuf_matrix_34_read ),
    .ce( grp_fu_1855_ce ),
    .dout( grp_fu_1855_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U215(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1233 ),
    .din1( ap_reg_ptbuf_matrix_35_read ),
    .ce( grp_fu_1861_ce ),
    .dout( grp_fu_1861_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U216(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1189 ),
    .din1( ap_reg_ptbuf_matrix_36_read ),
    .ce( grp_fu_1887_ce ),
    .dout( grp_fu_1887_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U217(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1193 ),
    .din1( ap_reg_ptbuf_matrix_37_read ),
    .ce( grp_fu_1893_ce ),
    .dout( grp_fu_1893_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U218(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1197 ),
    .din1( ap_reg_ptbuf_matrix_38_read ),
    .ce( grp_fu_1919_ce ),
    .dout( grp_fu_1919_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U219(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1201 ),
    .din1( ap_reg_ptbuf_matrix_39_read ),
    .ce( grp_fu_1925_ce ),
    .dout( grp_fu_1925_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U220(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1205 ),
    .din1( ap_reg_ptbuf_matrix_40_read ),
    .ce( grp_fu_1951_ce ),
    .dout( grp_fu_1951_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U221(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1209 ),
    .din1( ap_reg_ptbuf_matrix_41_read ),
    .ce( grp_fu_1957_ce ),
    .dout( grp_fu_1957_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U222(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1213 ),
    .din1( ap_reg_ptbuf_matrix_42_read ),
    .ce( grp_fu_1983_ce ),
    .dout( grp_fu_1983_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U223(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1217 ),
    .din1( ap_reg_ptbuf_matrix_43_read ),
    .ce( grp_fu_1989_ce ),
    .dout( grp_fu_1989_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U224(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1221 ),
    .din1( ap_reg_ptbuf_matrix_44_read ),
    .ce( grp_fu_2015_ce ),
    .dout( grp_fu_2015_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U225(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1225 ),
    .din1( ap_reg_ptbuf_matrix_45_read ),
    .ce( grp_fu_2021_ce ),
    .dout( grp_fu_2021_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U226(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1229 ),
    .din1( ap_reg_ptbuf_matrix_46_read ),
    .ce( grp_fu_2047_ce ),
    .dout( grp_fu_2047_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U227(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1233 ),
    .din1( ap_reg_ptbuf_matrix_47_read ),
    .ce( grp_fu_2053_ce ),
    .dout( grp_fu_2053_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U228(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1189 ),
    .din1( ap_reg_ptbuf_matrix_48_read ),
    .ce( grp_fu_2079_ce ),
    .dout( grp_fu_2079_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U229(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1193 ),
    .din1( ap_reg_ptbuf_matrix_49_read ),
    .ce( grp_fu_2085_ce ),
    .dout( grp_fu_2085_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U230(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1197 ),
    .din1( ap_reg_ptbuf_matrix_50_read ),
    .ce( grp_fu_2111_ce ),
    .dout( grp_fu_2111_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U231(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1201 ),
    .din1( ap_reg_ptbuf_matrix_51_read ),
    .ce( grp_fu_2117_ce ),
    .dout( grp_fu_2117_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U232(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1205 ),
    .din1( ap_reg_ptbuf_matrix_52_read ),
    .ce( grp_fu_2143_ce ),
    .dout( grp_fu_2143_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U233(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1209 ),
    .din1( ap_reg_ptbuf_matrix_53_read ),
    .ce( grp_fu_2149_ce ),
    .dout( grp_fu_2149_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U234(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1213 ),
    .din1( ap_reg_ptbuf_matrix_54_read ),
    .ce( grp_fu_2175_ce ),
    .dout( grp_fu_2175_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U235(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1217 ),
    .din1( ap_reg_ptbuf_matrix_55_read ),
    .ce( grp_fu_2181_ce ),
    .dout( grp_fu_2181_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U236(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1221 ),
    .din1( ap_reg_ptbuf_matrix_56_read ),
    .ce( grp_fu_2207_ce ),
    .dout( grp_fu_2207_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U237(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1225 ),
    .din1( ap_reg_ptbuf_matrix_57_read ),
    .ce( grp_fu_2213_ce ),
    .dout( grp_fu_2213_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U238(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1229 ),
    .din1( ap_reg_ptbuf_matrix_58_read ),
    .ce( grp_fu_2239_ce ),
    .dout( grp_fu_2239_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U239(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( reg_1233 ),
    .din1( ap_reg_ptbuf_matrix_59_read ),
    .ce( grp_fu_2245_ce ),
    .dout( grp_fu_2245_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U240(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( qmatrix_load_60_reg_3545 ),
    .din1( matrix_60_read61_reg_3510 ),
    .ce( grp_fu_2251_ce ),
    .dout( grp_fu_2251_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U241(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( qmatrix_load_61_reg_3550 ),
    .din1( matrix_61_read_2_reg_3505 ),
    .ce( grp_fu_2255_ce ),
    .dout( grp_fu_2255_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U242(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( qmatrix_load_62_reg_3565 ),
    .din1( matrix_62_read_2_reg_3500 ),
    .ce( grp_fu_2259_ce ),
    .dout( grp_fu_2259_p2 )
);

decode_start_mul_32s_32s_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
decode_start_mul_32s_32s_32_6_U243(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( qmatrix_load_63_reg_3570 ),
    .din1( matrix_63_read_2_reg_3495 ),
    .ce( grp_fu_2263_ce ),
    .dout( grp_fu_2263_p2 )
);



always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0_preg
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0_preg <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)))) begin
            ap_reg_ppiten_pp0_it0_preg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_6) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg31_fsm_31)) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)))) begin
        ap_reg_ptbuf_matrix_0_read <= matrix_0_read;
        ap_reg_ptbuf_matrix_10_read <= matrix_10_read;
        ap_reg_ptbuf_matrix_11_read <= matrix_11_read;
        ap_reg_ptbuf_matrix_12_read <= matrix_12_read;
        ap_reg_ptbuf_matrix_13_read <= matrix_13_read;
        ap_reg_ptbuf_matrix_14_read <= matrix_14_read;
        ap_reg_ptbuf_matrix_15_read <= matrix_15_read;
        ap_reg_ptbuf_matrix_16_read <= matrix_16_read;
        ap_reg_ptbuf_matrix_17_read <= matrix_17_read;
        ap_reg_ptbuf_matrix_18_read <= matrix_18_read;
        ap_reg_ptbuf_matrix_19_read <= matrix_19_read;
        ap_reg_ptbuf_matrix_1_read <= matrix_1_read;
        ap_reg_ptbuf_matrix_20_read <= matrix_20_read;
        ap_reg_ptbuf_matrix_21_read <= matrix_21_read;
        ap_reg_ptbuf_matrix_22_read <= matrix_22_read;
        ap_reg_ptbuf_matrix_23_read <= matrix_23_read;
        ap_reg_ptbuf_matrix_24_read <= matrix_24_read;
        ap_reg_ptbuf_matrix_25_read <= matrix_25_read;
        ap_reg_ptbuf_matrix_26_read <= matrix_26_read;
        ap_reg_ptbuf_matrix_27_read <= matrix_27_read;
        ap_reg_ptbuf_matrix_28_read <= matrix_28_read;
        ap_reg_ptbuf_matrix_29_read <= matrix_29_read;
        ap_reg_ptbuf_matrix_2_read <= matrix_2_read;
        ap_reg_ptbuf_matrix_30_read <= matrix_30_read;
        ap_reg_ptbuf_matrix_31_read <= matrix_31_read;
        ap_reg_ptbuf_matrix_32_read <= matrix_32_read;
        ap_reg_ptbuf_matrix_33_read <= matrix_33_read;
        ap_reg_ptbuf_matrix_34_read <= matrix_34_read;
        ap_reg_ptbuf_matrix_35_read <= matrix_35_read;
        ap_reg_ptbuf_matrix_36_read <= matrix_36_read;
        ap_reg_ptbuf_matrix_37_read <= matrix_37_read;
        ap_reg_ptbuf_matrix_38_read <= matrix_38_read;
        ap_reg_ptbuf_matrix_39_read <= matrix_39_read;
        ap_reg_ptbuf_matrix_3_read <= matrix_3_read;
        ap_reg_ptbuf_matrix_40_read <= matrix_40_read;
        ap_reg_ptbuf_matrix_41_read <= matrix_41_read;
        ap_reg_ptbuf_matrix_42_read <= matrix_42_read;
        ap_reg_ptbuf_matrix_43_read <= matrix_43_read;
        ap_reg_ptbuf_matrix_44_read <= matrix_44_read;
        ap_reg_ptbuf_matrix_45_read <= matrix_45_read;
        ap_reg_ptbuf_matrix_46_read <= matrix_46_read;
        ap_reg_ptbuf_matrix_47_read <= matrix_47_read;
        ap_reg_ptbuf_matrix_48_read <= matrix_48_read;
        ap_reg_ptbuf_matrix_49_read <= matrix_49_read;
        ap_reg_ptbuf_matrix_4_read <= matrix_4_read;
        ap_reg_ptbuf_matrix_50_read <= matrix_50_read;
        ap_reg_ptbuf_matrix_51_read <= matrix_51_read;
        ap_reg_ptbuf_matrix_52_read <= matrix_52_read;
        ap_reg_ptbuf_matrix_53_read <= matrix_53_read;
        ap_reg_ptbuf_matrix_54_read <= matrix_54_read;
        ap_reg_ptbuf_matrix_55_read <= matrix_55_read;
        ap_reg_ptbuf_matrix_56_read <= matrix_56_read;
        ap_reg_ptbuf_matrix_57_read <= matrix_57_read;
        ap_reg_ptbuf_matrix_58_read <= matrix_58_read;
        ap_reg_ptbuf_matrix_59_read <= matrix_59_read;
        ap_reg_ptbuf_matrix_5_read <= matrix_5_read;
        ap_reg_ptbuf_matrix_60_read <= matrix_60_read;
        ap_reg_ptbuf_matrix_61_read <= matrix_61_read;
        ap_reg_ptbuf_matrix_62_read <= matrix_62_read;
        ap_reg_ptbuf_matrix_63_read <= matrix_63_read;
        ap_reg_ptbuf_matrix_6_read <= matrix_6_read;
        ap_reg_ptbuf_matrix_7_read <= matrix_7_read;
        ap_reg_ptbuf_matrix_8_read <= matrix_8_read;
        ap_reg_ptbuf_matrix_9_read <= matrix_9_read;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg31_fsm_31)) begin
        matrix_60_read61_reg_3510 <= ap_reg_ptbuf_matrix_60_read;
        matrix_61_read_2_reg_3505 <= ap_reg_ptbuf_matrix_61_read;
        matrix_62_read_2_reg_3500 <= ap_reg_ptbuf_matrix_62_read;
        matrix_63_read_2_reg_3495 <= ap_reg_ptbuf_matrix_63_read;
        mptr_48_write_assign_reg_3535 <= grp_fu_2079_p2;
        mptr_49_write_assign_reg_3540 <= grp_fu_2085_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_7)) begin
        mptr_0_write_assign_reg_2795 <= grp_fu_1311_p2;
        mptr_1_write_assign_reg_2800 <= grp_fu_1317_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg12_fsm_12)) begin
        mptr_10_write_assign_reg_2945 <= grp_fu_1471_p2;
        mptr_11_write_assign_reg_2950 <= grp_fu_1477_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg13_fsm_13)) begin
        mptr_12_write_assign_reg_2975 <= grp_fu_1503_p2;
        mptr_13_write_assign_reg_2980 <= grp_fu_1509_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_14)) begin
        mptr_14_write_assign_reg_3005 <= grp_fu_1535_p2;
        mptr_15_write_assign_reg_3010 <= grp_fu_1541_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg15_fsm_15)) begin
        mptr_16_write_assign_reg_3035 <= grp_fu_1567_p2;
        mptr_17_write_assign_reg_3040 <= grp_fu_1573_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_16)) begin
        mptr_18_write_assign_reg_3065 <= grp_fu_1599_p2;
        mptr_19_write_assign_reg_3070 <= grp_fu_1605_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg17_fsm_17)) begin
        mptr_20_write_assign_reg_3095 <= grp_fu_1631_p2;
        mptr_21_write_assign_reg_3100 <= grp_fu_1637_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_18)) begin
        mptr_22_write_assign_reg_3125 <= grp_fu_1663_p2;
        mptr_23_write_assign_reg_3130 <= grp_fu_1669_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg19_fsm_19)) begin
        mptr_24_write_assign_reg_3155 <= grp_fu_1695_p2;
        mptr_25_write_assign_reg_3160 <= grp_fu_1701_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_20)) begin
        mptr_26_write_assign_reg_3185 <= grp_fu_1727_p2;
        mptr_27_write_assign_reg_3190 <= grp_fu_1733_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg21_fsm_21)) begin
        mptr_28_write_assign_reg_3215 <= grp_fu_1759_p2;
        mptr_29_write_assign_reg_3220 <= grp_fu_1765_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_8)) begin
        mptr_2_write_assign_reg_2825 <= grp_fu_1343_p2;
        mptr_3_write_assign_reg_2830 <= grp_fu_1349_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_22)) begin
        mptr_30_write_assign_reg_3245 <= grp_fu_1791_p2;
        mptr_31_write_assign_reg_3250 <= grp_fu_1797_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg23_fsm_23)) begin
        mptr_32_write_assign_reg_3275 <= grp_fu_1823_p2;
        mptr_33_write_assign_reg_3280 <= grp_fu_1829_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg24_fsm_24)) begin
        mptr_34_write_assign_reg_3305 <= grp_fu_1855_p2;
        mptr_35_write_assign_reg_3310 <= grp_fu_1861_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg25_fsm_25)) begin
        mptr_36_write_assign_reg_3335 <= grp_fu_1887_p2;
        mptr_37_write_assign_reg_3340 <= grp_fu_1893_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg26_fsm_26)) begin
        mptr_38_write_assign_reg_3365 <= grp_fu_1919_p2;
        mptr_39_write_assign_reg_3370 <= grp_fu_1925_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg27_fsm_27)) begin
        mptr_40_write_assign_reg_3395 <= grp_fu_1951_p2;
        mptr_41_write_assign_reg_3400 <= grp_fu_1957_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg28_fsm_28)) begin
        mptr_42_write_assign_reg_3425 <= grp_fu_1983_p2;
        mptr_43_write_assign_reg_3430 <= grp_fu_1989_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg29_fsm_29)) begin
        mptr_44_write_assign_reg_3455 <= grp_fu_2015_p2;
        mptr_45_write_assign_reg_3460 <= grp_fu_2021_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg30_fsm_30)) begin
        mptr_46_write_assign_reg_3485 <= grp_fu_2047_p2;
        mptr_47_write_assign_reg_3490 <= grp_fu_2053_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg9_fsm_9)) begin
        mptr_4_write_assign_reg_2855 <= grp_fu_1375_p2;
        mptr_5_write_assign_reg_2860 <= grp_fu_1381_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)))) begin
        mptr_50_write_assign_reg_3555 <= grp_fu_2111_p2;
        mptr_51_write_assign_reg_3560 <= grp_fu_2117_p2;
        tmp_1826_cast_reg_2589[9 : 6] <= tmp_1826_cast_fu_1241_p3[9 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_1)) begin
        mptr_52_write_assign_reg_3575 <= grp_fu_2143_p2;
        mptr_53_write_assign_reg_3580 <= grp_fu_2149_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_2)) begin
        mptr_54_write_assign_reg_3585 <= grp_fu_2175_p2;
        mptr_55_write_assign_reg_3590 <= grp_fu_2181_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_3)) begin
        mptr_56_write_assign_reg_3595 <= grp_fu_2207_p2;
        mptr_57_write_assign_reg_3600 <= grp_fu_2213_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_4)) begin
        mptr_58_write_assign_reg_3605 <= grp_fu_2239_p2;
        mptr_59_write_assign_reg_3610 <= grp_fu_2245_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_5)) begin
        mptr_60_write_assign_reg_3615 <= grp_fu_2251_p2;
        mptr_61_write_assign_reg_3620 <= grp_fu_2255_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_10)) begin
        mptr_6_write_assign_reg_2885 <= grp_fu_1407_p2;
        mptr_7_write_assign_reg_2890 <= grp_fu_1413_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg11_fsm_11)) begin
        mptr_8_write_assign_reg_2915 <= grp_fu_1439_p2;
        mptr_9_write_assign_reg_2920 <= grp_fu_1445_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg31_fsm_31))) begin
        qmatrix_load_60_reg_3545 <= qmatrix_q0;
        qmatrix_load_61_reg_3550 <= qmatrix_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)))) begin
        qmatrix_load_62_reg_3565 <= qmatrix_q0;
        qmatrix_load_63_reg_3570 <= qmatrix_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_7)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg13_fsm_13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg19_fsm_19)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg25_fsm_25)))) begin
        reg_1189 <= qmatrix_q0;
        reg_1193 <= qmatrix_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_8)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_14)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_20)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg26_fsm_26)))) begin
        reg_1197 <= qmatrix_q0;
        reg_1201 <= qmatrix_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg9_fsm_9)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg15_fsm_15)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg21_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg27_fsm_27)))) begin
        reg_1205 <= qmatrix_q0;
        reg_1209 <= qmatrix_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_4)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_16)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg28_fsm_28)))) begin
        reg_1213 <= qmatrix_q0;
        reg_1217 <= qmatrix_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_5)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg11_fsm_11)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg17_fsm_17)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg23_fsm_23)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg29_fsm_29)))) begin
        reg_1221 <= qmatrix_q0;
        reg_1225 <= qmatrix_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg12_fsm_12)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_18)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg24_fsm_24)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg30_fsm_30)))) begin
        reg_1229 <= qmatrix_q0;
        reg_1233 <= qmatrix_q1;
    end
end

always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_cseq_ST_pp0_stg6_fsm_6) begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_6)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg31_fsm_31) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg31_fsm_31))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0_preg) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0)) begin
        ap_reg_ppiten_pp0_it0 = ap_start;
    end else begin
        ap_reg_ppiten_pp0_it0 = ap_reg_ppiten_pp0_it0_preg;
    end
end

always @ (ap_sig_bdd_50) begin
    if (ap_sig_bdd_50) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_364) begin
    if (ap_sig_bdd_364) begin
        ap_sig_cseq_ST_pp0_stg10_fsm_10 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg10_fsm_10 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_410) begin
    if (ap_sig_bdd_410) begin
        ap_sig_cseq_ST_pp0_stg11_fsm_11 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg11_fsm_11 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_456) begin
    if (ap_sig_bdd_456) begin
        ap_sig_cseq_ST_pp0_stg12_fsm_12 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg12_fsm_12 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_235) begin
    if (ap_sig_bdd_235) begin
        ap_sig_cseq_ST_pp0_stg13_fsm_13 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg13_fsm_13 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_281) begin
    if (ap_sig_bdd_281) begin
        ap_sig_cseq_ST_pp0_stg14_fsm_14 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg14_fsm_14 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_327) begin
    if (ap_sig_bdd_327) begin
        ap_sig_cseq_ST_pp0_stg15_fsm_15 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg15_fsm_15 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_373) begin
    if (ap_sig_bdd_373) begin
        ap_sig_cseq_ST_pp0_stg16_fsm_16 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg16_fsm_16 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_419) begin
    if (ap_sig_bdd_419) begin
        ap_sig_cseq_ST_pp0_stg17_fsm_17 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg17_fsm_17 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_465) begin
    if (ap_sig_bdd_465) begin
        ap_sig_cseq_ST_pp0_stg18_fsm_18 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg18_fsm_18 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_244) begin
    if (ap_sig_bdd_244) begin
        ap_sig_cseq_ST_pp0_stg19_fsm_19 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg19_fsm_19 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_218) begin
    if (ap_sig_bdd_218) begin
        ap_sig_cseq_ST_pp0_stg1_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg1_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_290) begin
    if (ap_sig_bdd_290) begin
        ap_sig_cseq_ST_pp0_stg20_fsm_20 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg20_fsm_20 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_336) begin
    if (ap_sig_bdd_336) begin
        ap_sig_cseq_ST_pp0_stg21_fsm_21 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg21_fsm_21 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_382) begin
    if (ap_sig_bdd_382) begin
        ap_sig_cseq_ST_pp0_stg22_fsm_22 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg22_fsm_22 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_428) begin
    if (ap_sig_bdd_428) begin
        ap_sig_cseq_ST_pp0_stg23_fsm_23 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg23_fsm_23 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_474) begin
    if (ap_sig_bdd_474) begin
        ap_sig_cseq_ST_pp0_stg24_fsm_24 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg24_fsm_24 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_253) begin
    if (ap_sig_bdd_253) begin
        ap_sig_cseq_ST_pp0_stg25_fsm_25 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg25_fsm_25 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_299) begin
    if (ap_sig_bdd_299) begin
        ap_sig_cseq_ST_pp0_stg26_fsm_26 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg26_fsm_26 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_345) begin
    if (ap_sig_bdd_345) begin
        ap_sig_cseq_ST_pp0_stg27_fsm_27 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg27_fsm_27 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_391) begin
    if (ap_sig_bdd_391) begin
        ap_sig_cseq_ST_pp0_stg28_fsm_28 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg28_fsm_28 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_437) begin
    if (ap_sig_bdd_437) begin
        ap_sig_cseq_ST_pp0_stg29_fsm_29 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg29_fsm_29 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_264) begin
    if (ap_sig_bdd_264) begin
        ap_sig_cseq_ST_pp0_stg2_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg2_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_483) begin
    if (ap_sig_bdd_483) begin
        ap_sig_cseq_ST_pp0_stg30_fsm_30 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg30_fsm_30 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_70) begin
    if (ap_sig_bdd_70) begin
        ap_sig_cseq_ST_pp0_stg31_fsm_31 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg31_fsm_31 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_310) begin
    if (ap_sig_bdd_310) begin
        ap_sig_cseq_ST_pp0_stg3_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg3_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_356) begin
    if (ap_sig_bdd_356) begin
        ap_sig_cseq_ST_pp0_stg4_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg4_fsm_4 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_402) begin
    if (ap_sig_bdd_402) begin
        ap_sig_cseq_ST_pp0_stg5_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg5_fsm_5 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_448) begin
    if (ap_sig_bdd_448) begin
        ap_sig_cseq_ST_pp0_stg6_fsm_6 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg6_fsm_6 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_226) begin
    if (ap_sig_bdd_226) begin
        ap_sig_cseq_ST_pp0_stg7_fsm_7 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg7_fsm_7 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_272) begin
    if (ap_sig_bdd_272) begin
        ap_sig_cseq_ST_pp0_stg8_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg8_fsm_8 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_318) begin
    if (ap_sig_bdd_318) begin
        ap_sig_cseq_ST_pp0_stg9_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg9_fsm_9 = ap_const_logic_0;
    end
end

always @ (ap_start or ap_reg_ppiten_pp0_it0) begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg31_fsm_31 or ap_sig_cseq_ST_pp0_stg1_fsm_1 or ap_sig_cseq_ST_pp0_stg7_fsm_7 or ap_sig_cseq_ST_pp0_stg13_fsm_13 or ap_sig_cseq_ST_pp0_stg19_fsm_19 or ap_sig_cseq_ST_pp0_stg25_fsm_25 or ap_sig_cseq_ST_pp0_stg2_fsm_2 or ap_sig_cseq_ST_pp0_stg8_fsm_8 or ap_sig_cseq_ST_pp0_stg14_fsm_14 or ap_sig_cseq_ST_pp0_stg20_fsm_20 or ap_sig_cseq_ST_pp0_stg26_fsm_26 or ap_sig_cseq_ST_pp0_stg3_fsm_3 or ap_sig_cseq_ST_pp0_stg9_fsm_9 or ap_sig_cseq_ST_pp0_stg15_fsm_15 or ap_sig_cseq_ST_pp0_stg21_fsm_21 or ap_sig_cseq_ST_pp0_stg27_fsm_27 or ap_sig_cseq_ST_pp0_stg4_fsm_4 or ap_sig_cseq_ST_pp0_stg10_fsm_10 or ap_sig_cseq_ST_pp0_stg16_fsm_16 or ap_sig_cseq_ST_pp0_stg22_fsm_22 or ap_sig_cseq_ST_pp0_stg28_fsm_28 or ap_sig_cseq_ST_pp0_stg5_fsm_5 or ap_sig_cseq_ST_pp0_stg11_fsm_11 or ap_sig_cseq_ST_pp0_stg17_fsm_17 or ap_sig_cseq_ST_pp0_stg23_fsm_23 or ap_sig_cseq_ST_pp0_stg29_fsm_29 or ap_sig_cseq_ST_pp0_stg6_fsm_6 or ap_sig_cseq_ST_pp0_stg12_fsm_12 or ap_sig_cseq_ST_pp0_stg18_fsm_18 or ap_sig_cseq_ST_pp0_stg24_fsm_24 or ap_sig_cseq_ST_pp0_stg30_fsm_30 or tmp_1827_cast_fu_1255_p1 or tmp_1829_cast_fu_1276_p1 or tmp_1831_cast_fu_1296_p1 or tmp_1833_cast_fu_1328_p1 or tmp_1835_cast_fu_1360_p1 or tmp_1837_cast_fu_1392_p1 or tmp_1839_cast_fu_1424_p1 or tmp_1841_cast_fu_1456_p1 or tmp_1843_cast_fu_1488_p1 or tmp_1845_cast_fu_1520_p1 or tmp_1847_cast_fu_1552_p1 or tmp_1849_cast_fu_1584_p1 or tmp_1851_cast_fu_1616_p1 or tmp_1853_cast_fu_1648_p1 or tmp_1855_cast_fu_1680_p1 or tmp_1857_cast_fu_1712_p1 or tmp_1859_cast_fu_1744_p1 or tmp_1861_cast_fu_1776_p1 or tmp_1863_cast_fu_1808_p1 or tmp_1865_cast_fu_1840_p1 or tmp_1867_cast_fu_1872_p1 or tmp_1869_cast_fu_1904_p1 or tmp_1871_cast_fu_1936_p1 or tmp_1873_cast_fu_1968_p1 or tmp_1875_cast_fu_2000_p1 or tmp_1877_cast_fu_2032_p1 or tmp_1879_cast_fu_2064_p1 or tmp_1881_cast_fu_2096_p1 or tmp_1883_cast_fu_2128_p1 or tmp_1885_cast_fu_2160_p1 or tmp_1887_cast_fu_2192_p1 or tmp_1889_cast_fu_2224_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg31_fsm_31)) begin
            qmatrix_address0 = tmp_1889_cast_fu_2224_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg30_fsm_30)) begin
            qmatrix_address0 = tmp_1887_cast_fu_2192_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg29_fsm_29)) begin
            qmatrix_address0 = tmp_1885_cast_fu_2160_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg28_fsm_28)) begin
            qmatrix_address0 = tmp_1883_cast_fu_2128_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg27_fsm_27)) begin
            qmatrix_address0 = tmp_1881_cast_fu_2096_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg26_fsm_26)) begin
            qmatrix_address0 = tmp_1879_cast_fu_2064_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg25_fsm_25)) begin
            qmatrix_address0 = tmp_1877_cast_fu_2032_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg24_fsm_24)) begin
            qmatrix_address0 = tmp_1875_cast_fu_2000_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg23_fsm_23)) begin
            qmatrix_address0 = tmp_1873_cast_fu_1968_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_22)) begin
            qmatrix_address0 = tmp_1871_cast_fu_1936_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg21_fsm_21)) begin
            qmatrix_address0 = tmp_1869_cast_fu_1904_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_20)) begin
            qmatrix_address0 = tmp_1867_cast_fu_1872_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg19_fsm_19)) begin
            qmatrix_address0 = tmp_1865_cast_fu_1840_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_18)) begin
            qmatrix_address0 = tmp_1863_cast_fu_1808_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg17_fsm_17)) begin
            qmatrix_address0 = tmp_1861_cast_fu_1776_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_16)) begin
            qmatrix_address0 = tmp_1859_cast_fu_1744_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg15_fsm_15)) begin
            qmatrix_address0 = tmp_1857_cast_fu_1712_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_14)) begin
            qmatrix_address0 = tmp_1855_cast_fu_1680_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg13_fsm_13)) begin
            qmatrix_address0 = tmp_1853_cast_fu_1648_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg12_fsm_12)) begin
            qmatrix_address0 = tmp_1851_cast_fu_1616_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg11_fsm_11)) begin
            qmatrix_address0 = tmp_1849_cast_fu_1584_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_10)) begin
            qmatrix_address0 = tmp_1847_cast_fu_1552_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg9_fsm_9)) begin
            qmatrix_address0 = tmp_1845_cast_fu_1520_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_8)) begin
            qmatrix_address0 = tmp_1843_cast_fu_1488_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_7)) begin
            qmatrix_address0 = tmp_1841_cast_fu_1456_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_6)) begin
            qmatrix_address0 = tmp_1839_cast_fu_1424_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_5)) begin
            qmatrix_address0 = tmp_1837_cast_fu_1392_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_4)) begin
            qmatrix_address0 = tmp_1835_cast_fu_1360_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_3)) begin
            qmatrix_address0 = tmp_1833_cast_fu_1328_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_2)) begin
            qmatrix_address0 = tmp_1831_cast_fu_1296_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_1)) begin
            qmatrix_address0 = tmp_1829_cast_fu_1276_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0)) begin
            qmatrix_address0 = tmp_1827_cast_fu_1255_p1;
        end else begin
            qmatrix_address0 = 'bx;
        end
    end else begin
        qmatrix_address0 = 'bx;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg31_fsm_31 or ap_sig_cseq_ST_pp0_stg1_fsm_1 or ap_sig_cseq_ST_pp0_stg7_fsm_7 or ap_sig_cseq_ST_pp0_stg13_fsm_13 or ap_sig_cseq_ST_pp0_stg19_fsm_19 or ap_sig_cseq_ST_pp0_stg25_fsm_25 or ap_sig_cseq_ST_pp0_stg2_fsm_2 or ap_sig_cseq_ST_pp0_stg8_fsm_8 or ap_sig_cseq_ST_pp0_stg14_fsm_14 or ap_sig_cseq_ST_pp0_stg20_fsm_20 or ap_sig_cseq_ST_pp0_stg26_fsm_26 or ap_sig_cseq_ST_pp0_stg3_fsm_3 or ap_sig_cseq_ST_pp0_stg9_fsm_9 or ap_sig_cseq_ST_pp0_stg15_fsm_15 or ap_sig_cseq_ST_pp0_stg21_fsm_21 or ap_sig_cseq_ST_pp0_stg27_fsm_27 or ap_sig_cseq_ST_pp0_stg4_fsm_4 or ap_sig_cseq_ST_pp0_stg10_fsm_10 or ap_sig_cseq_ST_pp0_stg16_fsm_16 or ap_sig_cseq_ST_pp0_stg22_fsm_22 or ap_sig_cseq_ST_pp0_stg28_fsm_28 or ap_sig_cseq_ST_pp0_stg5_fsm_5 or ap_sig_cseq_ST_pp0_stg11_fsm_11 or ap_sig_cseq_ST_pp0_stg17_fsm_17 or ap_sig_cseq_ST_pp0_stg23_fsm_23 or ap_sig_cseq_ST_pp0_stg29_fsm_29 or ap_sig_cseq_ST_pp0_stg6_fsm_6 or ap_sig_cseq_ST_pp0_stg12_fsm_12 or ap_sig_cseq_ST_pp0_stg18_fsm_18 or ap_sig_cseq_ST_pp0_stg24_fsm_24 or ap_sig_cseq_ST_pp0_stg30_fsm_30 or tmp_1828_cast_fu_1266_p1 or tmp_1830_cast_fu_1286_p1 or tmp_1832_cast_fu_1306_p1 or tmp_1834_cast_fu_1338_p1 or tmp_1836_cast_fu_1370_p1 or tmp_1838_cast_fu_1402_p1 or tmp_1840_cast_fu_1434_p1 or tmp_1842_cast_fu_1466_p1 or tmp_1844_cast_fu_1498_p1 or tmp_1846_cast_fu_1530_p1 or tmp_1848_cast_fu_1562_p1 or tmp_1850_cast_fu_1594_p1 or tmp_1852_cast_fu_1626_p1 or tmp_1854_cast_fu_1658_p1 or tmp_1856_cast_fu_1690_p1 or tmp_1858_cast_fu_1722_p1 or tmp_1860_cast_fu_1754_p1 or tmp_1862_cast_fu_1786_p1 or tmp_1864_cast_fu_1818_p1 or tmp_1866_cast_fu_1850_p1 or tmp_1868_cast_fu_1882_p1 or tmp_1870_cast_fu_1914_p1 or tmp_1872_cast_fu_1946_p1 or tmp_1874_cast_fu_1978_p1 or tmp_1876_cast_fu_2010_p1 or tmp_1878_cast_fu_2042_p1 or tmp_1880_cast_fu_2074_p1 or tmp_1882_cast_fu_2106_p1 or tmp_1884_cast_fu_2138_p1 or tmp_1886_cast_fu_2170_p1 or tmp_1888_cast_fu_2202_p1 or tmp_1890_cast_fu_2234_p1) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) begin
        if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg31_fsm_31)) begin
            qmatrix_address1 = tmp_1890_cast_fu_2234_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg30_fsm_30)) begin
            qmatrix_address1 = tmp_1888_cast_fu_2202_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg29_fsm_29)) begin
            qmatrix_address1 = tmp_1886_cast_fu_2170_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg28_fsm_28)) begin
            qmatrix_address1 = tmp_1884_cast_fu_2138_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg27_fsm_27)) begin
            qmatrix_address1 = tmp_1882_cast_fu_2106_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg26_fsm_26)) begin
            qmatrix_address1 = tmp_1880_cast_fu_2074_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg25_fsm_25)) begin
            qmatrix_address1 = tmp_1878_cast_fu_2042_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg24_fsm_24)) begin
            qmatrix_address1 = tmp_1876_cast_fu_2010_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg23_fsm_23)) begin
            qmatrix_address1 = tmp_1874_cast_fu_1978_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_22)) begin
            qmatrix_address1 = tmp_1872_cast_fu_1946_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg21_fsm_21)) begin
            qmatrix_address1 = tmp_1870_cast_fu_1914_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_20)) begin
            qmatrix_address1 = tmp_1868_cast_fu_1882_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg19_fsm_19)) begin
            qmatrix_address1 = tmp_1866_cast_fu_1850_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_18)) begin
            qmatrix_address1 = tmp_1864_cast_fu_1818_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg17_fsm_17)) begin
            qmatrix_address1 = tmp_1862_cast_fu_1786_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_16)) begin
            qmatrix_address1 = tmp_1860_cast_fu_1754_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg15_fsm_15)) begin
            qmatrix_address1 = tmp_1858_cast_fu_1722_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_14)) begin
            qmatrix_address1 = tmp_1856_cast_fu_1690_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg13_fsm_13)) begin
            qmatrix_address1 = tmp_1854_cast_fu_1658_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg12_fsm_12)) begin
            qmatrix_address1 = tmp_1852_cast_fu_1626_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg11_fsm_11)) begin
            qmatrix_address1 = tmp_1850_cast_fu_1594_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_10)) begin
            qmatrix_address1 = tmp_1848_cast_fu_1562_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg9_fsm_9)) begin
            qmatrix_address1 = tmp_1846_cast_fu_1530_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_8)) begin
            qmatrix_address1 = tmp_1844_cast_fu_1498_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_7)) begin
            qmatrix_address1 = tmp_1842_cast_fu_1466_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_6)) begin
            qmatrix_address1 = tmp_1840_cast_fu_1434_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_5)) begin
            qmatrix_address1 = tmp_1838_cast_fu_1402_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_4)) begin
            qmatrix_address1 = tmp_1836_cast_fu_1370_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_3)) begin
            qmatrix_address1 = tmp_1834_cast_fu_1338_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_2)) begin
            qmatrix_address1 = tmp_1832_cast_fu_1306_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_1)) begin
            qmatrix_address1 = tmp_1830_cast_fu_1286_p1;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0)) begin
            qmatrix_address1 = tmp_1828_cast_fu_1266_p1;
        end else begin
            qmatrix_address1 = 'bx;
        end
    end else begin
        qmatrix_address1 = 'bx;
    end
end

always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg31_fsm_31 or ap_sig_cseq_ST_pp0_stg1_fsm_1 or ap_sig_cseq_ST_pp0_stg7_fsm_7 or ap_sig_cseq_ST_pp0_stg13_fsm_13 or ap_sig_cseq_ST_pp0_stg19_fsm_19 or ap_sig_cseq_ST_pp0_stg25_fsm_25 or ap_sig_cseq_ST_pp0_stg2_fsm_2 or ap_sig_cseq_ST_pp0_stg8_fsm_8 or ap_sig_cseq_ST_pp0_stg14_fsm_14 or ap_sig_cseq_ST_pp0_stg20_fsm_20 or ap_sig_cseq_ST_pp0_stg26_fsm_26 or ap_sig_cseq_ST_pp0_stg3_fsm_3 or ap_sig_cseq_ST_pp0_stg9_fsm_9 or ap_sig_cseq_ST_pp0_stg15_fsm_15 or ap_sig_cseq_ST_pp0_stg21_fsm_21 or ap_sig_cseq_ST_pp0_stg27_fsm_27 or ap_sig_cseq_ST_pp0_stg4_fsm_4 or ap_sig_cseq_ST_pp0_stg10_fsm_10 or ap_sig_cseq_ST_pp0_stg16_fsm_16 or ap_sig_cseq_ST_pp0_stg22_fsm_22 or ap_sig_cseq_ST_pp0_stg28_fsm_28 or ap_sig_cseq_ST_pp0_stg5_fsm_5 or ap_sig_cseq_ST_pp0_stg11_fsm_11 or ap_sig_cseq_ST_pp0_stg17_fsm_17 or ap_sig_cseq_ST_pp0_stg23_fsm_23 or ap_sig_cseq_ST_pp0_stg29_fsm_29 or ap_sig_cseq_ST_pp0_stg6_fsm_6 or ap_sig_cseq_ST_pp0_stg12_fsm_12 or ap_sig_cseq_ST_pp0_stg18_fsm_18 or ap_sig_cseq_ST_pp0_stg24_fsm_24 or ap_sig_cseq_ST_pp0_stg30_fsm_30) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg31_fsm_31)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_7)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg13_fsm_13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg19_fsm_19)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg25_fsm_25)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_8)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_14)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_20)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg26_fsm_26)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg9_fsm_9)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg15_fsm_15)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg21_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg27_fsm_27)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_4)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_16)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg28_fsm_28)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_5)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg11_fsm_11)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg17_fsm_17)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg23_fsm_23)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg29_fsm_29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg12_fsm_12)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_18)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg24_fsm_24)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg30_fsm_30)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0))))) begin
        qmatrix_ce0 = ap_const_logic_1;
    end else begin
        qmatrix_ce0 = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_sig_cseq_ST_pp0_stg31_fsm_31 or ap_sig_cseq_ST_pp0_stg1_fsm_1 or ap_sig_cseq_ST_pp0_stg7_fsm_7 or ap_sig_cseq_ST_pp0_stg13_fsm_13 or ap_sig_cseq_ST_pp0_stg19_fsm_19 or ap_sig_cseq_ST_pp0_stg25_fsm_25 or ap_sig_cseq_ST_pp0_stg2_fsm_2 or ap_sig_cseq_ST_pp0_stg8_fsm_8 or ap_sig_cseq_ST_pp0_stg14_fsm_14 or ap_sig_cseq_ST_pp0_stg20_fsm_20 or ap_sig_cseq_ST_pp0_stg26_fsm_26 or ap_sig_cseq_ST_pp0_stg3_fsm_3 or ap_sig_cseq_ST_pp0_stg9_fsm_9 or ap_sig_cseq_ST_pp0_stg15_fsm_15 or ap_sig_cseq_ST_pp0_stg21_fsm_21 or ap_sig_cseq_ST_pp0_stg27_fsm_27 or ap_sig_cseq_ST_pp0_stg4_fsm_4 or ap_sig_cseq_ST_pp0_stg10_fsm_10 or ap_sig_cseq_ST_pp0_stg16_fsm_16 or ap_sig_cseq_ST_pp0_stg22_fsm_22 or ap_sig_cseq_ST_pp0_stg28_fsm_28 or ap_sig_cseq_ST_pp0_stg5_fsm_5 or ap_sig_cseq_ST_pp0_stg11_fsm_11 or ap_sig_cseq_ST_pp0_stg17_fsm_17 or ap_sig_cseq_ST_pp0_stg23_fsm_23 or ap_sig_cseq_ST_pp0_stg29_fsm_29 or ap_sig_cseq_ST_pp0_stg6_fsm_6 or ap_sig_cseq_ST_pp0_stg12_fsm_12 or ap_sig_cseq_ST_pp0_stg18_fsm_18 or ap_sig_cseq_ST_pp0_stg24_fsm_24 or ap_sig_cseq_ST_pp0_stg30_fsm_30) begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg31_fsm_31)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg1_fsm_1)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg7_fsm_7)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg13_fsm_13)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg19_fsm_19)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg25_fsm_25)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg2_fsm_2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg8_fsm_8)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg14_fsm_14)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg20_fsm_20)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg26_fsm_26)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg3_fsm_3)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg9_fsm_9)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg15_fsm_15)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg21_fsm_21)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg27_fsm_27)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg4_fsm_4)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg10_fsm_10)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg16_fsm_16)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg22_fsm_22)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg28_fsm_28)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg5_fsm_5)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg11_fsm_11)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg17_fsm_17)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg23_fsm_23)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg29_fsm_29)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg6_fsm_6)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg12_fsm_12)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg18_fsm_18)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg24_fsm_24)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg30_fsm_30)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0))))) begin
        qmatrix_ce1 = ap_const_logic_1;
    end else begin
        qmatrix_ce1 = ap_const_logic_0;
    end
end
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_pprstidle_pp0) begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & ~((ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_start)))) begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
            end
        end
        ap_ST_pp0_stg1_fsm_1 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg2_fsm_2;
        end
        ap_ST_pp0_stg2_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg3_fsm_3;
        end
        ap_ST_pp0_stg3_fsm_3 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg4_fsm_4;
        end
        ap_ST_pp0_stg4_fsm_4 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg5_fsm_5;
        end
        ap_ST_pp0_stg5_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg6_fsm_6;
        end
        ap_ST_pp0_stg6_fsm_6 : 
        begin
            if (~(ap_const_logic_1 == ap_sig_pprstidle_pp0)) begin
                ap_NS_fsm = ap_ST_pp0_stg7_fsm_7;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
            end
        end
        ap_ST_pp0_stg7_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg8_fsm_8;
        end
        ap_ST_pp0_stg8_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg9_fsm_9;
        end
        ap_ST_pp0_stg9_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg10_fsm_10;
        end
        ap_ST_pp0_stg10_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg11_fsm_11;
        end
        ap_ST_pp0_stg11_fsm_11 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg12_fsm_12;
        end
        ap_ST_pp0_stg12_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg13_fsm_13;
        end
        ap_ST_pp0_stg13_fsm_13 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg14_fsm_14;
        end
        ap_ST_pp0_stg14_fsm_14 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg15_fsm_15;
        end
        ap_ST_pp0_stg15_fsm_15 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg16_fsm_16;
        end
        ap_ST_pp0_stg16_fsm_16 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg17_fsm_17;
        end
        ap_ST_pp0_stg17_fsm_17 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg18_fsm_18;
        end
        ap_ST_pp0_stg18_fsm_18 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg19_fsm_19;
        end
        ap_ST_pp0_stg19_fsm_19 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg20_fsm_20;
        end
        ap_ST_pp0_stg20_fsm_20 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg21_fsm_21;
        end
        ap_ST_pp0_stg21_fsm_21 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg22_fsm_22;
        end
        ap_ST_pp0_stg22_fsm_22 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg23_fsm_23;
        end
        ap_ST_pp0_stg23_fsm_23 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg24_fsm_24;
        end
        ap_ST_pp0_stg24_fsm_24 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg25_fsm_25;
        end
        ap_ST_pp0_stg25_fsm_25 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg26_fsm_26;
        end
        ap_ST_pp0_stg26_fsm_26 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg27_fsm_27;
        end
        ap_ST_pp0_stg27_fsm_27 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg28_fsm_28;
        end
        ap_ST_pp0_stg28_fsm_28 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg29_fsm_29;
        end
        ap_ST_pp0_stg29_fsm_29 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg30_fsm_30;
        end
        ap_ST_pp0_stg30_fsm_30 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg31_fsm_31;
        end
        ap_ST_pp0_stg31_fsm_31 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign ap_return_0 = mptr_0_write_assign_reg_2795;

assign ap_return_1 = mptr_1_write_assign_reg_2800;

assign ap_return_10 = mptr_10_write_assign_reg_2945;

assign ap_return_11 = mptr_11_write_assign_reg_2950;

assign ap_return_12 = mptr_12_write_assign_reg_2975;

assign ap_return_13 = mptr_13_write_assign_reg_2980;

assign ap_return_14 = mptr_14_write_assign_reg_3005;

assign ap_return_15 = mptr_15_write_assign_reg_3010;

assign ap_return_16 = mptr_16_write_assign_reg_3035;

assign ap_return_17 = mptr_17_write_assign_reg_3040;

assign ap_return_18 = mptr_18_write_assign_reg_3065;

assign ap_return_19 = mptr_19_write_assign_reg_3070;

assign ap_return_2 = mptr_2_write_assign_reg_2825;

assign ap_return_20 = mptr_20_write_assign_reg_3095;

assign ap_return_21 = mptr_21_write_assign_reg_3100;

assign ap_return_22 = mptr_22_write_assign_reg_3125;

assign ap_return_23 = mptr_23_write_assign_reg_3130;

assign ap_return_24 = mptr_24_write_assign_reg_3155;

assign ap_return_25 = mptr_25_write_assign_reg_3160;

assign ap_return_26 = mptr_26_write_assign_reg_3185;

assign ap_return_27 = mptr_27_write_assign_reg_3190;

assign ap_return_28 = mptr_28_write_assign_reg_3215;

assign ap_return_29 = mptr_29_write_assign_reg_3220;

assign ap_return_3 = mptr_3_write_assign_reg_2830;

assign ap_return_30 = mptr_30_write_assign_reg_3245;

assign ap_return_31 = mptr_31_write_assign_reg_3250;

assign ap_return_32 = mptr_32_write_assign_reg_3275;

assign ap_return_33 = mptr_33_write_assign_reg_3280;

assign ap_return_34 = mptr_34_write_assign_reg_3305;

assign ap_return_35 = mptr_35_write_assign_reg_3310;

assign ap_return_36 = mptr_36_write_assign_reg_3335;

assign ap_return_37 = mptr_37_write_assign_reg_3340;

assign ap_return_38 = mptr_38_write_assign_reg_3365;

assign ap_return_39 = mptr_39_write_assign_reg_3370;

assign ap_return_4 = mptr_4_write_assign_reg_2855;

assign ap_return_40 = mptr_40_write_assign_reg_3395;

assign ap_return_41 = mptr_41_write_assign_reg_3400;

assign ap_return_42 = mptr_42_write_assign_reg_3425;

assign ap_return_43 = mptr_43_write_assign_reg_3430;

assign ap_return_44 = mptr_44_write_assign_reg_3455;

assign ap_return_45 = mptr_45_write_assign_reg_3460;

assign ap_return_46 = mptr_46_write_assign_reg_3485;

assign ap_return_47 = mptr_47_write_assign_reg_3490;

assign ap_return_48 = mptr_48_write_assign_reg_3535;

assign ap_return_49 = mptr_49_write_assign_reg_3540;

assign ap_return_5 = mptr_5_write_assign_reg_2860;

assign ap_return_50 = mptr_50_write_assign_reg_3555;

assign ap_return_51 = mptr_51_write_assign_reg_3560;

assign ap_return_52 = mptr_52_write_assign_reg_3575;

assign ap_return_53 = mptr_53_write_assign_reg_3580;

assign ap_return_54 = mptr_54_write_assign_reg_3585;

assign ap_return_55 = mptr_55_write_assign_reg_3590;

assign ap_return_56 = mptr_56_write_assign_reg_3595;

assign ap_return_57 = mptr_57_write_assign_reg_3600;

assign ap_return_58 = mptr_58_write_assign_reg_3605;

assign ap_return_59 = mptr_59_write_assign_reg_3610;

assign ap_return_6 = mptr_6_write_assign_reg_2885;

assign ap_return_60 = mptr_60_write_assign_reg_3615;

assign ap_return_61 = mptr_61_write_assign_reg_3620;

assign ap_return_62 = grp_fu_2259_p2;

assign ap_return_63 = grp_fu_2263_p2;

assign ap_return_7 = mptr_7_write_assign_reg_2890;

assign ap_return_8 = mptr_8_write_assign_reg_2915;

assign ap_return_9 = mptr_9_write_assign_reg_2920;


always @ (ap_CS_fsm) begin
    ap_sig_bdd_218 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_226 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_7]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_235 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_244 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_13]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_253 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_19]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_264 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_272 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_281 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_E]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_290 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_14]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_299 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_310 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_318 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_327 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_F]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_336 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_15]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_345 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1B]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_356 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_364 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_A]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_373 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_10]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_382 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_16]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_391 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1C]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_402 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_410 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_B]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_419 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_11]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_428 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_17]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_437 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1D]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_448 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_6]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_456 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_C]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_465 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_12]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_474 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_18]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_483 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1E]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_50 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_70 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1F]);
end

assign grp_fu_1311_ce = ap_const_logic_1;

assign grp_fu_1317_ce = ap_const_logic_1;

assign grp_fu_1343_ce = ap_const_logic_1;

assign grp_fu_1349_ce = ap_const_logic_1;

assign grp_fu_1375_ce = ap_const_logic_1;

assign grp_fu_1381_ce = ap_const_logic_1;

assign grp_fu_1407_ce = ap_const_logic_1;

assign grp_fu_1413_ce = ap_const_logic_1;

assign grp_fu_1439_ce = ap_const_logic_1;

assign grp_fu_1445_ce = ap_const_logic_1;

assign grp_fu_1471_ce = ap_const_logic_1;

assign grp_fu_1477_ce = ap_const_logic_1;

assign grp_fu_1503_ce = ap_const_logic_1;

assign grp_fu_1509_ce = ap_const_logic_1;

assign grp_fu_1535_ce = ap_const_logic_1;

assign grp_fu_1541_ce = ap_const_logic_1;

assign grp_fu_1567_ce = ap_const_logic_1;

assign grp_fu_1573_ce = ap_const_logic_1;

assign grp_fu_1599_ce = ap_const_logic_1;

assign grp_fu_1605_ce = ap_const_logic_1;

assign grp_fu_1631_ce = ap_const_logic_1;

assign grp_fu_1637_ce = ap_const_logic_1;

assign grp_fu_1663_ce = ap_const_logic_1;

assign grp_fu_1669_ce = ap_const_logic_1;

assign grp_fu_1695_ce = ap_const_logic_1;

assign grp_fu_1701_ce = ap_const_logic_1;

assign grp_fu_1727_ce = ap_const_logic_1;

assign grp_fu_1733_ce = ap_const_logic_1;

assign grp_fu_1759_ce = ap_const_logic_1;

assign grp_fu_1765_ce = ap_const_logic_1;

assign grp_fu_1791_ce = ap_const_logic_1;

assign grp_fu_1797_ce = ap_const_logic_1;

assign grp_fu_1823_ce = ap_const_logic_1;

assign grp_fu_1829_ce = ap_const_logic_1;

assign grp_fu_1855_ce = ap_const_logic_1;

assign grp_fu_1861_ce = ap_const_logic_1;

assign grp_fu_1887_ce = ap_const_logic_1;

assign grp_fu_1893_ce = ap_const_logic_1;

assign grp_fu_1919_ce = ap_const_logic_1;

assign grp_fu_1925_ce = ap_const_logic_1;

assign grp_fu_1951_ce = ap_const_logic_1;

assign grp_fu_1957_ce = ap_const_logic_1;

assign grp_fu_1983_ce = ap_const_logic_1;

assign grp_fu_1989_ce = ap_const_logic_1;

assign grp_fu_2015_ce = ap_const_logic_1;

assign grp_fu_2021_ce = ap_const_logic_1;

assign grp_fu_2047_ce = ap_const_logic_1;

assign grp_fu_2053_ce = ap_const_logic_1;

assign grp_fu_2079_ce = ap_const_logic_1;

assign grp_fu_2085_ce = ap_const_logic_1;

assign grp_fu_2111_ce = ap_const_logic_1;

assign grp_fu_2117_ce = ap_const_logic_1;

assign grp_fu_2143_ce = ap_const_logic_1;

assign grp_fu_2149_ce = ap_const_logic_1;

assign grp_fu_2175_ce = ap_const_logic_1;

assign grp_fu_2181_ce = ap_const_logic_1;

assign grp_fu_2207_ce = ap_const_logic_1;

assign grp_fu_2213_ce = ap_const_logic_1;

assign grp_fu_2239_ce = ap_const_logic_1;

assign grp_fu_2245_ce = ap_const_logic_1;

assign grp_fu_2251_ce = ap_const_logic_1;

assign grp_fu_2255_ce = ap_const_logic_1;

assign grp_fu_2259_ce = ap_const_logic_1;

assign grp_fu_2263_ce = ap_const_logic_1;

assign tmp_1823_fu_1249_p2 = (ap_const_lv10_40 + tmp_1826_cast_fu_1241_p3);

assign tmp_1824_fu_1260_p2 = (ap_const_lv10_41 + tmp_1826_cast_fu_1241_p3);

assign tmp_1825_fu_1271_p2 = (ap_const_lv10_42 + tmp_1826_cast_reg_2589);

assign tmp_1826_cast_fu_1241_p3 = {{tmp_fu_1237_p1}, {ap_const_lv6_0}};

assign tmp_1826_fu_1281_p2 = (ap_const_lv10_43 + tmp_1826_cast_reg_2589);

assign tmp_1827_cast_fu_1255_p1 = $signed(tmp_1823_fu_1249_p2);

assign tmp_1827_fu_1291_p2 = (ap_const_lv10_44 + tmp_1826_cast_reg_2589);

assign tmp_1828_cast_fu_1266_p1 = $signed(tmp_1824_fu_1260_p2);

assign tmp_1828_fu_1301_p2 = (ap_const_lv10_45 + tmp_1826_cast_reg_2589);

assign tmp_1829_cast_fu_1276_p1 = $signed(tmp_1825_fu_1271_p2);

assign tmp_1829_fu_1323_p2 = (ap_const_lv10_46 + tmp_1826_cast_reg_2589);

assign tmp_1830_cast_fu_1286_p1 = $signed(tmp_1826_fu_1281_p2);

assign tmp_1830_fu_1333_p2 = (ap_const_lv10_47 + tmp_1826_cast_reg_2589);

assign tmp_1831_cast_fu_1296_p1 = $signed(tmp_1827_fu_1291_p2);

assign tmp_1831_fu_1355_p2 = (ap_const_lv10_48 + tmp_1826_cast_reg_2589);

assign tmp_1832_cast_fu_1306_p1 = $signed(tmp_1828_fu_1301_p2);

assign tmp_1832_fu_1365_p2 = (ap_const_lv10_49 + tmp_1826_cast_reg_2589);

assign tmp_1833_cast_fu_1328_p1 = $signed(tmp_1829_fu_1323_p2);

assign tmp_1833_fu_1387_p2 = (ap_const_lv10_4A + tmp_1826_cast_reg_2589);

assign tmp_1834_cast_fu_1338_p1 = $signed(tmp_1830_fu_1333_p2);

assign tmp_1834_fu_1397_p2 = (ap_const_lv10_4B + tmp_1826_cast_reg_2589);

assign tmp_1835_cast_fu_1360_p1 = $signed(tmp_1831_fu_1355_p2);

assign tmp_1835_fu_1419_p2 = (ap_const_lv10_4C + tmp_1826_cast_reg_2589);

assign tmp_1836_cast_fu_1370_p1 = $signed(tmp_1832_fu_1365_p2);

assign tmp_1836_fu_1429_p2 = (ap_const_lv10_4D + tmp_1826_cast_reg_2589);

assign tmp_1837_cast_fu_1392_p1 = $signed(tmp_1833_fu_1387_p2);

assign tmp_1837_fu_1451_p2 = (ap_const_lv10_4E + tmp_1826_cast_reg_2589);

assign tmp_1838_cast_fu_1402_p1 = $signed(tmp_1834_fu_1397_p2);

assign tmp_1838_fu_1461_p2 = (ap_const_lv10_4F + tmp_1826_cast_reg_2589);

assign tmp_1839_cast_fu_1424_p1 = $signed(tmp_1835_fu_1419_p2);

assign tmp_1839_fu_1483_p2 = (ap_const_lv10_50 + tmp_1826_cast_reg_2589);

assign tmp_1840_cast_fu_1434_p1 = $signed(tmp_1836_fu_1429_p2);

assign tmp_1840_fu_1493_p2 = (ap_const_lv10_51 + tmp_1826_cast_reg_2589);

assign tmp_1841_cast_fu_1456_p1 = $signed(tmp_1837_fu_1451_p2);

assign tmp_1841_fu_1515_p2 = (ap_const_lv10_52 + tmp_1826_cast_reg_2589);

assign tmp_1842_cast_fu_1466_p1 = $signed(tmp_1838_fu_1461_p2);

assign tmp_1842_fu_1525_p2 = (ap_const_lv10_53 + tmp_1826_cast_reg_2589);

assign tmp_1843_cast_fu_1488_p1 = $signed(tmp_1839_fu_1483_p2);

assign tmp_1843_fu_1547_p2 = (ap_const_lv10_54 + tmp_1826_cast_reg_2589);

assign tmp_1844_cast_fu_1498_p1 = $signed(tmp_1840_fu_1493_p2);

assign tmp_1844_fu_1557_p2 = (ap_const_lv10_55 + tmp_1826_cast_reg_2589);

assign tmp_1845_cast_fu_1520_p1 = $signed(tmp_1841_fu_1515_p2);

assign tmp_1845_fu_1579_p2 = (ap_const_lv10_56 + tmp_1826_cast_reg_2589);

assign tmp_1846_cast_fu_1530_p1 = $signed(tmp_1842_fu_1525_p2);

assign tmp_1846_fu_1589_p2 = (ap_const_lv10_57 + tmp_1826_cast_reg_2589);

assign tmp_1847_cast_fu_1552_p1 = $signed(tmp_1843_fu_1547_p2);

assign tmp_1847_fu_1611_p2 = (ap_const_lv10_58 + tmp_1826_cast_reg_2589);

assign tmp_1848_cast_fu_1562_p1 = $signed(tmp_1844_fu_1557_p2);

assign tmp_1848_fu_1621_p2 = (ap_const_lv10_59 + tmp_1826_cast_reg_2589);

assign tmp_1849_cast_fu_1584_p1 = $signed(tmp_1845_fu_1579_p2);

assign tmp_1849_fu_1643_p2 = (ap_const_lv10_5A + tmp_1826_cast_reg_2589);

assign tmp_1850_cast_fu_1594_p1 = $signed(tmp_1846_fu_1589_p2);

assign tmp_1850_fu_1653_p2 = (ap_const_lv10_5B + tmp_1826_cast_reg_2589);

assign tmp_1851_cast_fu_1616_p1 = $signed(tmp_1847_fu_1611_p2);

assign tmp_1851_fu_1675_p2 = (ap_const_lv10_5C + tmp_1826_cast_reg_2589);

assign tmp_1852_cast_fu_1626_p1 = $signed(tmp_1848_fu_1621_p2);

assign tmp_1852_fu_1685_p2 = (ap_const_lv10_5D + tmp_1826_cast_reg_2589);

assign tmp_1853_cast_fu_1648_p1 = $signed(tmp_1849_fu_1643_p2);

assign tmp_1853_fu_1707_p2 = (ap_const_lv10_5E + tmp_1826_cast_reg_2589);

assign tmp_1854_cast_fu_1658_p1 = $signed(tmp_1850_fu_1653_p2);

assign tmp_1854_fu_1717_p2 = (ap_const_lv10_5F + tmp_1826_cast_reg_2589);

assign tmp_1855_cast_fu_1680_p1 = $signed(tmp_1851_fu_1675_p2);

assign tmp_1855_fu_1739_p2 = (ap_const_lv10_60 + tmp_1826_cast_reg_2589);

assign tmp_1856_cast_fu_1690_p1 = $signed(tmp_1852_fu_1685_p2);

assign tmp_1856_fu_1749_p2 = (ap_const_lv10_61 + tmp_1826_cast_reg_2589);

assign tmp_1857_cast_fu_1712_p1 = $signed(tmp_1853_fu_1707_p2);

assign tmp_1857_fu_1771_p2 = (ap_const_lv10_62 + tmp_1826_cast_reg_2589);

assign tmp_1858_cast_fu_1722_p1 = $signed(tmp_1854_fu_1717_p2);

assign tmp_1858_fu_1781_p2 = (ap_const_lv10_63 + tmp_1826_cast_reg_2589);

assign tmp_1859_cast_fu_1744_p1 = $signed(tmp_1855_fu_1739_p2);

assign tmp_1859_fu_1803_p2 = (ap_const_lv10_64 + tmp_1826_cast_reg_2589);

assign tmp_1860_cast_fu_1754_p1 = $signed(tmp_1856_fu_1749_p2);

assign tmp_1860_fu_1813_p2 = (ap_const_lv10_65 + tmp_1826_cast_reg_2589);

assign tmp_1861_cast_fu_1776_p1 = $signed(tmp_1857_fu_1771_p2);

assign tmp_1861_fu_1835_p2 = (ap_const_lv10_66 + tmp_1826_cast_reg_2589);

assign tmp_1862_cast_fu_1786_p1 = $signed(tmp_1858_fu_1781_p2);

assign tmp_1862_fu_1845_p2 = (ap_const_lv10_67 + tmp_1826_cast_reg_2589);

assign tmp_1863_cast_fu_1808_p1 = $signed(tmp_1859_fu_1803_p2);

assign tmp_1863_fu_1867_p2 = (ap_const_lv10_68 + tmp_1826_cast_reg_2589);

assign tmp_1864_cast_fu_1818_p1 = $signed(tmp_1860_fu_1813_p2);

assign tmp_1864_fu_1877_p2 = (ap_const_lv10_69 + tmp_1826_cast_reg_2589);

assign tmp_1865_cast_fu_1840_p1 = $signed(tmp_1861_fu_1835_p2);

assign tmp_1865_fu_1899_p2 = (ap_const_lv10_6A + tmp_1826_cast_reg_2589);

assign tmp_1866_cast_fu_1850_p1 = $signed(tmp_1862_fu_1845_p2);

assign tmp_1866_fu_1909_p2 = (ap_const_lv10_6B + tmp_1826_cast_reg_2589);

assign tmp_1867_cast_fu_1872_p1 = $signed(tmp_1863_fu_1867_p2);

assign tmp_1867_fu_1931_p2 = (ap_const_lv10_6C + tmp_1826_cast_reg_2589);

assign tmp_1868_cast_fu_1882_p1 = $signed(tmp_1864_fu_1877_p2);

assign tmp_1868_fu_1941_p2 = (ap_const_lv10_6D + tmp_1826_cast_reg_2589);

assign tmp_1869_cast_fu_1904_p1 = $signed(tmp_1865_fu_1899_p2);

assign tmp_1869_fu_1963_p2 = (ap_const_lv10_6E + tmp_1826_cast_reg_2589);

assign tmp_1870_cast_fu_1914_p1 = $signed(tmp_1866_fu_1909_p2);

assign tmp_1870_fu_1973_p2 = (ap_const_lv10_6F + tmp_1826_cast_reg_2589);

assign tmp_1871_cast_fu_1936_p1 = $signed(tmp_1867_fu_1931_p2);

assign tmp_1871_fu_1995_p2 = (ap_const_lv10_70 + tmp_1826_cast_reg_2589);

assign tmp_1872_cast_fu_1946_p1 = $signed(tmp_1868_fu_1941_p2);

assign tmp_1872_fu_2005_p2 = (ap_const_lv10_71 + tmp_1826_cast_reg_2589);

assign tmp_1873_cast_fu_1968_p1 = $signed(tmp_1869_fu_1963_p2);

assign tmp_1873_fu_2027_p2 = (ap_const_lv10_72 + tmp_1826_cast_reg_2589);

assign tmp_1874_cast_fu_1978_p1 = $signed(tmp_1870_fu_1973_p2);

assign tmp_1874_fu_2037_p2 = (ap_const_lv10_73 + tmp_1826_cast_reg_2589);

assign tmp_1875_cast_fu_2000_p1 = $signed(tmp_1871_fu_1995_p2);

assign tmp_1875_fu_2059_p2 = (ap_const_lv10_74 + tmp_1826_cast_reg_2589);

assign tmp_1876_cast_fu_2010_p1 = $signed(tmp_1872_fu_2005_p2);

assign tmp_1876_fu_2069_p2 = (ap_const_lv10_75 + tmp_1826_cast_reg_2589);

assign tmp_1877_cast_fu_2032_p1 = $signed(tmp_1873_fu_2027_p2);

assign tmp_1877_fu_2091_p2 = (ap_const_lv10_76 + tmp_1826_cast_reg_2589);

assign tmp_1878_cast_fu_2042_p1 = $signed(tmp_1874_fu_2037_p2);

assign tmp_1878_fu_2101_p2 = (ap_const_lv10_77 + tmp_1826_cast_reg_2589);

assign tmp_1879_cast_fu_2064_p1 = $signed(tmp_1875_fu_2059_p2);

assign tmp_1879_fu_2123_p2 = (ap_const_lv10_78 + tmp_1826_cast_reg_2589);

assign tmp_1880_cast_fu_2074_p1 = $signed(tmp_1876_fu_2069_p2);

assign tmp_1880_fu_2133_p2 = (ap_const_lv10_79 + tmp_1826_cast_reg_2589);

assign tmp_1881_cast_fu_2096_p1 = $signed(tmp_1877_fu_2091_p2);

assign tmp_1881_fu_2155_p2 = (ap_const_lv10_7A + tmp_1826_cast_reg_2589);

assign tmp_1882_cast_fu_2106_p1 = $signed(tmp_1878_fu_2101_p2);

assign tmp_1882_fu_2165_p2 = (ap_const_lv10_7B + tmp_1826_cast_reg_2589);

assign tmp_1883_cast_fu_2128_p1 = $signed(tmp_1879_fu_2123_p2);

assign tmp_1883_fu_2187_p2 = (ap_const_lv10_7C + tmp_1826_cast_reg_2589);

assign tmp_1884_cast_fu_2138_p1 = $signed(tmp_1880_fu_2133_p2);

assign tmp_1884_fu_2197_p2 = (ap_const_lv10_7D + tmp_1826_cast_reg_2589);

assign tmp_1885_cast_fu_2160_p1 = $signed(tmp_1881_fu_2155_p2);

assign tmp_1885_fu_2219_p2 = (ap_const_lv10_7E + tmp_1826_cast_reg_2589);

assign tmp_1886_cast_fu_2170_p1 = $signed(tmp_1882_fu_2165_p2);

assign tmp_1886_fu_2229_p2 = (ap_const_lv10_7F + tmp_1826_cast_reg_2589);

assign tmp_1887_cast_fu_2192_p1 = $signed(tmp_1883_fu_2187_p2);

assign tmp_1888_cast_fu_2202_p1 = $signed(tmp_1884_fu_2197_p2);

assign tmp_1889_cast_fu_2224_p1 = $signed(tmp_1885_fu_2219_p2);

assign tmp_1890_cast_fu_2234_p1 = $signed(tmp_1886_fu_2229_p2);

assign tmp_fu_1237_p1 = tmp_s[3:0];
always @ (posedge ap_clk) begin
    tmp_1826_cast_reg_2589[5:0] <= 6'b000000;
end



endmodule //decode_start_IQuantize

