/*
 * Copyright 2026, air/OS. All rights reserved.
 * Distributed under the terms of the MIT License.
 */

/*	/dev/misc/rpi_hevc: the HEVC decoder block of the BCM2711 for the
	program that parses the stream (the rpi_hevc media add-on); see
	<rpi_hevc.h>. On another board no device is found and every open fails.

	What the block's registers mean was taken from the Linux driver of
	Raspberry Pi (Trading) Ltd, drivers/staging/media/rpivid. */


#include <Drivers.h>
#include <KernelExport.h>

#include <new>
#include <stdlib.h>
#include <string.h>

#include <bus/FDT.h>
#include <device_manager.h>
#include <kernel.h>
#include <lock.h>
#include <util/AutoLock.h>
#include <vm/vm.h>

#include <rpi_firmware.h>
#include <rpi_hevc.h>


//#define TRACE_HEVC
#ifdef TRACE_HEVC
#	define TRACE(x...)	dprintf("rpi_hevc: " x)
#else
#	define TRACE(x...)	do {} while (false)
#endif
#define ERROR(x...)		dprintf("rpi_hevc: " x)

#define CACHE_LINE_SIZE			64
#define PHASE_TIMEOUT			2000000LL

// phase one
#define REG_STATUS				56
#define REG_PU_WRITE_BASE		80
#define REG_PU_WRITE_STRIDE		84
#define REG_COEFF_WRITE_BASE	88
#define REG_COEFF_WRITE_STRIDE	92
#define REG_COMMAND_BASE		108
#define REG_COMMAND_COUNT		112
#define REG_COMMAND_STATUS		116

// phase two
#define REG_PU_READ_BASE		0x8000
#define REG_PU_READ_STRIDE		0x8004
#define REG_COEFF_READ_BASE		0x8008
#define REG_COEFF_READ_STRIDE	0x800c
#define REG_ROWS				0x8010
#define REG_CONFIG2				0x8014
#define REG_OUT_Y_BASE			0x8018
#define REG_OUT_Y_STRIDE		0x801c
#define REG_OUT_C_BASE			0x8020
#define REG_OUT_C_STRIDE		0x8024
#define REG_FRAME_SIZE			0x802c
#define REG_MV_BASE				0x8030
#define REG_MV_STRIDE			0x8034
#define REG_COL_BASE			0x8038
#define REG_COL_STRIDE			0x803c
#define REG_CURRENT_POC			0x8040
#define REG_REFERENCE(i)		(0x9000 + 16 * (i))

// the block's interrupt control
#define INT_ACTIVE1				(1 << 0)
#define INT_ACTIVE1_ENABLE		(1 << 2)
#define INT_ACTIVE2				(1 << 4)
#define INT_ACTIVE2_ENABLE		(1 << 6)
#define INT_H264				(1 << 25)
#define INT_VP9					(1u << 29)
#define INT_ALL			(INT_ACTIVE1 | INT_ACTIVE2 | INT_H264 | INT_VP9)
#define INT_WRITE_ZERO			((0xff << 12) | (1 << 11))


struct hevc_buffer {
	area_id		area;
	uint8*		address;
	phys_addr_t	physical;
	size_t		size;
};

struct hevc_client {
	mutex		lock;
	hevc_buffer	buffers[RPI_HEVC_MAX_BUFFERS];
	int32		busy;
		// phases under way: buffers stay until they are through
};


int32 api_version = B_CUR_DRIVER_API_VERSION;

static const char* sDeviceNames[] = { "misc/rpi_hevc", NULL };

static device_manager_info* sDeviceManager;
static rpi_firmware_module_info* sFirmware;

static area_id sRegistersArea = -1;
static volatile uint8* sRegisters;
static area_id sInterruptArea = -1;
static volatile uint32* sInterruptControl;
static uint32 sInterrupt;
static bool sInterruptInstalled;

static mutex sPhase1Lock = MUTEX_INITIALIZER("rpi_hevc phase 1");
static mutex sPhase2Lock = MUTEX_INITIALIZER("rpi_hevc phase 2");
static mutex sOpenLock = MUTEX_INITIALIZER("rpi_hevc open");
static sem_id sPhase1Sem = -1;
static sem_id sPhase2Sem = -1;
static int32 sOpenCount;


static inline uint32
read_reg(uint32 offset)
{
	return *(volatile uint32*)(sRegisters + offset);
}


static inline void
write_reg(uint32 offset, uint32 value)
{
	*(volatile uint32*)(sRegisters + offset) = value;
}


static inline void
barrier()
{
#ifdef __aarch64__
	asm volatile("dsb sy" : : : "memory");
#else
	memory_full_barrier();
#endif
}


/*!	Writes the CPU cache's content of the range to memory and drops it: the
	decoder reads and writes the memory behind the cache's back.
*/
static void
flush_cache(void* address, size_t size)
{
#ifdef __aarch64__
	addr_t end = (addr_t)address + size;
	for (addr_t line = (addr_t)address & ~(addr_t)(CACHE_LINE_SIZE - 1);
			line < end; line += CACHE_LINE_SIZE) {
		asm volatile("dc civac, %0" : : "r" (line) : "memory");
	}
	asm volatile("dsb sy" : : : "memory");
#endif
}


static int32
hevc_interrupt(void* data)
{
	uint32 control = *sInterruptControl;
	if ((control & INT_ALL) == 0)
		return B_UNHANDLED_INTERRUPT;

	// writing a pending bit back clears it
	*sInterruptControl = control & ~INT_WRITE_ZERO;
	barrier();

	if ((control & INT_ACTIVE2) != 0)
		release_sem_etc(sPhase2Sem, 1, B_DO_NOT_RESCHEDULE);
	if ((control & INT_ACTIVE1) != 0)
		release_sem_etc(sPhase1Sem, 1, B_DO_NOT_RESCHEDULE);
	return B_INVOKE_SCHEDULER;
}


//	#pragma mark - buffers


static hevc_buffer*
buffer_for(hevc_client* client, uint32 index)
{
	if (index >= RPI_HEVC_MAX_BUFFERS || client->buffers[index].area < 0)
		return NULL;
	return &client->buffers[index];
}


static inline uint32
block_address(const hevc_buffer* buffer, uint32 offset = 0)
{
	// the block takes addresses in units of 64 bytes
	return (uint32)((buffer->physical + offset) >> 6);
}


static inline uint32
block_length(uint32 bytes)
{
	return (bytes + 63) >> 6;
}


static void
free_buffer(hevc_buffer& buffer)
{
	if (buffer.area >= 0)
		delete_area(buffer.area);
	buffer.area = -1;
	buffer.address = NULL;
	buffer.physical = 0;
	buffer.size = 0;
}


static status_t
allocate_buffer(hevc_client* client, rpi_hevc_allocate& request)
{
	if (request.size == 0 || request.size > 256 * 1024 * 1024)
		return B_BAD_VALUE;
	size_t size = ROUNDUP(request.size, B_PAGE_SIZE);

	MutexLocker locker(client->lock);

	uint32 index = 0;
	while (index < RPI_HEVC_MAX_BUFFERS && client->buffers[index].area >= 0)
		index++;
	if (index == RPI_HEVC_MAX_BUFFERS)
		return B_NO_MEMORY;

	hevc_buffer& buffer = client->buffers[index];
	void* address;
	buffer.area = create_area("rpi_hevc buffer", &address,
		B_ANY_KERNEL_ADDRESS, size, B_CONTIGUOUS,
		B_KERNEL_READ_AREA | B_KERNEL_WRITE_AREA | B_CLONEABLE_AREA);
	if (buffer.area < 0) {
		status_t status = buffer.area;
		buffer.area = -1;
		return status;
	}

	physical_entry entry;
	status_t status = get_memory_map(address, size, &entry, 1);
	if (status != B_OK) {
		free_buffer(buffer);
		return status;
	}
	buffer.address = (uint8*)address;
	buffer.physical = entry.address;
	buffer.size = size;

	// nothing of it in the cache when the decoder first writes there
	flush_cache(address, size);

	request.size = size;
	request.buffer = index;
	request.area = buffer.area;
	request.physical = buffer.physical;
	return B_OK;
}


//	#pragma mark - the phases


static status_t
phase1(hevc_client* client, rpi_hevc_phase1& request)
{
	MutexLocker clientLocker(client->lock);
	hevc_buffer* commands = buffer_for(client, request.commands);
	hevc_buffer* bitstream = buffer_for(client, request.bitstream);
	hevc_buffer* pu = buffer_for(client, request.pu);
	hevc_buffer* coeff = buffer_for(client, request.coeff);
	if (commands == NULL || bitstream == NULL || pu == NULL || coeff == NULL
		|| request.command_count == 0
		|| (uint64)request.command_count * sizeof(rpi_hevc_command)
			> commands->size
		|| request.bitstream_size > bitstream->size) {
		return B_BAD_VALUE;
	}
	client->busy++;
	clientLocker.Unlock();

	MutexLocker locker(sPhase1Lock);

	flush_cache(commands->address,
		request.command_count * sizeof(rpi_hevc_command));
	flush_cache(bitstream->address, request.bitstream_size);

	// an interrupt nobody waited for
	while (acquire_sem_etc(sPhase1Sem, 1, B_RELATIVE_TIMEOUT, 0) == B_OK) {
	}

	write_reg(REG_PU_WRITE_BASE, block_address(pu));
	write_reg(REG_PU_WRITE_STRIDE, block_length(request.pu_stride));
	write_reg(REG_COEFF_WRITE_BASE, block_address(coeff));
	write_reg(REG_COEFF_WRITE_STRIDE, block_length(request.coeff_stride));
	write_reg(REG_COMMAND_COUNT, request.command_count);
	barrier();
	// this one starts the phase
	write_reg(REG_COMMAND_BASE, block_address(commands));
	barrier();

	status_t status = acquire_sem_etc(sPhase1Sem, 1, B_RELATIVE_TIMEOUT,
		PHASE_TIMEOUT);

	uint32 done = read_reg(REG_COMMAND_STATUS);
	uint32 count = read_reg(REG_COMMAND_COUNT);
	request.status = read_reg(REG_STATUS);
	if (status != B_OK) {
		ERROR("phase 1 did not end: %" B_PRIu32 " of %" B_PRIu32
			" commands, status %#" B_PRIx32 "\n", done, count,
			request.status);
		request.result = RPI_HEVC_PHASE1_ERROR;
	} else if (done == count)
		request.result = RPI_HEVC_PHASE1_OK;
	else {
		request.result = request.status
			& (RPI_HEVC_PHASE1_COEFF_FULL | RPI_HEVC_PHASE1_PU_FULL);
		if (request.result == 0)
			request.result = RPI_HEVC_PHASE1_ERROR;
		TRACE("phase 1: %" B_PRIu32 " of %" B_PRIu32 " commands, status %#"
			B_PRIx32 "\n", done, count, request.status);
	}
	locker.Unlock();

	clientLocker.Lock();
	client->busy--;
	return status == B_TIMED_OUT ? B_OK : status;
}


static status_t
phase2(hevc_client* client, const rpi_hevc_phase2& request)
{
	MutexLocker clientLocker(client->lock);
	hevc_buffer* pu = buffer_for(client, request.pu);
	hevc_buffer* coeff = buffer_for(client, request.coeff);
	hevc_buffer* frame = buffer_for(client, request.frame);
	if (pu == NULL || coeff == NULL || frame == NULL
		|| request.chroma_offset >= frame->size) {
		return B_BAD_VALUE;
	}

	hevc_buffer* references[16];
	for (int32 i = 0; i < 16; i++) {
		// an address that is valid in any case
		references[i] = frame;
		if (request.references[i] == RPI_HEVC_NO_BUFFER)
			continue;
		references[i] = buffer_for(client, request.references[i]);
		if (references[i] == NULL
			|| request.chroma_offset >= references[i]->size) {
			return B_BAD_VALUE;
		}
	}

	hevc_buffer* mv = NULL;
	hevc_buffer* collocated = NULL;
	if (request.mv != RPI_HEVC_NO_BUFFER) {
		mv = buffer_for(client, request.mv);
		if (mv == NULL)
			return B_BAD_VALUE;
	}
	if (request.collocated != RPI_HEVC_NO_BUFFER) {
		collocated = buffer_for(client, request.collocated);
		if (collocated == NULL)
			return B_BAD_VALUE;
	}
	client->busy++;
	clientLocker.Unlock();

	MutexLocker locker(sPhase2Lock);

	while (acquire_sem_etc(sPhase2Sem, 1, B_RELATIVE_TIMEOUT, 0) == B_OK) {
	}

	write_reg(REG_PU_READ_BASE, block_address(pu));
	write_reg(REG_PU_READ_STRIDE, block_length(request.pu_stride));
	write_reg(REG_COEFF_READ_BASE, block_address(coeff));
	write_reg(REG_COEFF_READ_STRIDE, block_length(request.coeff_stride));

	write_reg(REG_OUT_Y_BASE, block_address(frame));
	write_reg(REG_OUT_C_BASE, block_address(frame, request.chroma_offset));
	write_reg(REG_OUT_Y_STRIDE, block_length(request.frame_stride));
	write_reg(REG_OUT_C_STRIDE, block_length(request.frame_stride));

	for (int32 i = 0; i < 16; i++) {
		write_reg(REG_REFERENCE(i), block_address(references[i]));
		write_reg(REG_REFERENCE(i) + 4, block_length(request.frame_stride));
		write_reg(REG_REFERENCE(i) + 8,
			block_address(references[i], request.chroma_offset));
		write_reg(REG_REFERENCE(i) + 12, block_length(request.frame_stride));
	}

	write_reg(REG_CONFIG2, request.config);
	write_reg(REG_FRAME_SIZE, request.frame_size);
	write_reg(REG_CURRENT_POC, request.current_poc);

	write_reg(REG_COL_STRIDE, block_length(request.mv_stride));
	write_reg(REG_MV_STRIDE, block_length(request.mv_stride));
	write_reg(REG_MV_BASE, mv != NULL ? block_address(mv) : 0);
	write_reg(REG_COL_BASE,
		collocated != NULL ? block_address(collocated) : 0);
	barrier();
	// this one starts the phase
	write_reg(REG_ROWS, request.rows);
	barrier();

	status_t status = acquire_sem_etc(sPhase2Sem, 1, B_RELATIVE_TIMEOUT,
		PHASE_TIMEOUT);
	if (status != B_OK)
		ERROR("phase 2 did not end: %s\n", strerror(status));
	locker.Unlock();

	// what the cache has of the picture is the picture before
	flush_cache(frame->address, frame->size);

	clientLocker.Lock();
	client->busy--;
	return status;
}


//	#pragma mark - device


static status_t
find_decoder(phys_addr_t* _registers, size_t* _size, phys_addr_t* _control,
	uint32* _interrupt)
{
	device_node* root = sDeviceManager->get_root_node();
	if (root == NULL)
		return B_DEVICE_NOT_FOUND;

	static const char* const kCompatible[] = {
		"brcm,bcm2711-hevc-dec", "raspberrypi,hevc-dec"
	};

	device_node* node = NULL;
	for (size_t i = 0; node == NULL && i < B_COUNT_OF(kCompatible); i++) {
		device_attr attributes[] = {
			{ "fdt/compatible", B_STRING_TYPE,
				{ .string = kCompatible[i] } },
			{}
		};
		if (sDeviceManager->find_child_node(root, attributes, &node) != B_OK)
			node = NULL;
	}
	sDeviceManager->put_node(root);
	if (node == NULL)
		return B_DEVICE_NOT_FOUND;

	fdt_device_module_info* fdt;
	fdt_device* device;
	status_t status = sDeviceManager->get_driver(node,
		(driver_module_info**)&fdt, (void**)&device);
	if (status == B_OK) {
		uint64 base, size, control, controlSize, interrupt;
		if (fdt->get_reg(device, 0, &base, &size)
			&& fdt->get_reg(device, 1, &control, &controlSize)
			&& fdt->get_interrupt(device, 0, NULL, &interrupt)) {
			*_registers = base;
			*_size = size;
			*_control = control;
			*_interrupt = interrupt;
		} else
			status = B_BAD_DATA;
	}

	sDeviceManager->put_node(node);
	return status;
}


static void
power(bool on)
{
	if (on) {
		uint32 rate = 0;
		if (sFirmware->get_clock_rate(RPI_FIRMWARE_CLOCK_HEVC, true, &rate)
				== B_OK && rate != 0) {
			sFirmware->set_clock_rate(RPI_FIRMWARE_CLOCK_HEVC, rate);
		}
	}
	status_t status = sFirmware->set_clock_state(RPI_FIRMWARE_CLOCK_HEVC, on);
	if (status != B_OK)
		ERROR("turning the clock %s: %s\n", on ? "on" : "off",
			strerror(status));
}


static status_t
hevc_open(const char* name, uint32 flags, void** _cookie)
{
	if (sRegisters == NULL)
		return B_DEVICE_NOT_FOUND;

	hevc_client* client = new(std::nothrow) hevc_client;
	if (client == NULL)
		return B_NO_MEMORY;
	mutex_init(&client->lock, "rpi_hevc client");
	client->busy = 0;
	for (uint32 i = 0; i < RPI_HEVC_MAX_BUFFERS; i++) {
		client->buffers[i].area = -1;
		client->buffers[i].address = NULL;
		client->buffers[i].physical = 0;
		client->buffers[i].size = 0;
	}

	MutexLocker locker(sOpenLock);
	if (sOpenCount++ == 0) {
		power(true);
		// both phases' interrupts, and nothing pending
		*sInterruptControl = INT_ACTIVE1_ENABLE | INT_ACTIVE2_ENABLE;
		barrier();
		*sInterruptControl = *sInterruptControl & ~INT_WRITE_ZERO;
		barrier();
	}

	*_cookie = client;
	return B_OK;
}


static status_t
hevc_close(void* cookie)
{
	return B_OK;
}


static status_t
hevc_free(void* cookie)
{
	hevc_client* client = (hevc_client*)cookie;

	// A phase that is under way writes to the buffers until it ends.
	while (true) {
		MutexLocker locker(client->lock);
		if (client->busy == 0)
			break;
		locker.Unlock();
		snooze(10000);
	}
	// ... and one the caller did not wait for (it was killed)
	mutex_lock(&sPhase1Lock);
	mutex_unlock(&sPhase1Lock);
	mutex_lock(&sPhase2Lock);
	mutex_unlock(&sPhase2Lock);

	for (uint32 i = 0; i < RPI_HEVC_MAX_BUFFERS; i++)
		free_buffer(client->buffers[i]);
	mutex_destroy(&client->lock);
	delete client;

	MutexLocker locker(sOpenLock);
	if (--sOpenCount == 0)
		power(false);
	return B_OK;
}


static status_t
hevc_control(void* cookie, uint32 op, void* buffer, size_t length)
{
	hevc_client* client = (hevc_client*)cookie;

	switch (op) {
		case RPI_HEVC_ALLOCATE:
		{
			rpi_hevc_allocate request;
			if (!IS_USER_ADDRESS(buffer)
				|| user_memcpy(&request, buffer, sizeof(request)) != B_OK) {
				return B_BAD_ADDRESS;
			}
			status_t status = allocate_buffer(client, request);
			if (status != B_OK)
				return status;
			if (user_memcpy(buffer, &request, sizeof(request)) != B_OK) {
				MutexLocker locker(client->lock);
				free_buffer(client->buffers[request.buffer]);
				return B_BAD_ADDRESS;
			}
			return B_OK;
		}

		case RPI_HEVC_FREE:
		{
			uint32 index;
			if (!IS_USER_ADDRESS(buffer)
				|| user_memcpy(&index, buffer, sizeof(index)) != B_OK) {
				return B_BAD_ADDRESS;
			}
			MutexLocker locker(client->lock);
			if (buffer_for(client, index) == NULL)
				return B_BAD_VALUE;
			if (client->busy != 0)
				return B_BUSY;
			free_buffer(client->buffers[index]);
			return B_OK;
		}

		case RPI_HEVC_PHASE1:
		{
			rpi_hevc_phase1 request;
			if (!IS_USER_ADDRESS(buffer)
				|| user_memcpy(&request, buffer, sizeof(request)) != B_OK) {
				return B_BAD_ADDRESS;
			}
			status_t status = phase1(client, request);
			if (status != B_OK)
				return status;
			return user_memcpy(buffer, &request, sizeof(request));
		}

		case RPI_HEVC_PHASE2:
		{
			rpi_hevc_phase2 request;
			if (!IS_USER_ADDRESS(buffer)
				|| user_memcpy(&request, buffer, sizeof(request)) != B_OK) {
				return B_BAD_ADDRESS;
			}
			return phase2(client, request);
		}
	}

	return B_DEV_INVALID_IOCTL;
}


static status_t
hevc_read(void* cookie, off_t position, void* buffer, size_t* _length)
{
	*_length = 0;
	return B_NOT_ALLOWED;
}


static status_t
hevc_write(void* cookie, off_t position, const void* buffer, size_t* _length)
{
	*_length = 0;
	return B_NOT_ALLOWED;
}


static device_hooks sHooks = {
	hevc_open,
	hevc_close,
	hevc_free,
	hevc_control,
	hevc_read,
	hevc_write
};


status_t
init_hardware()
{
	return B_OK;
}


status_t
init_driver()
{
	status_t status = get_module(B_DEVICE_MANAGER_MODULE_NAME,
		(module_info**)&sDeviceManager);
	if (status != B_OK)
		return status;

	phys_addr_t registers, control;
	size_t size;
	status = find_decoder(&registers, &size, &control, &sInterrupt);
	if (status != B_OK) {
		// another board: the device is there and cannot be opened
		return B_OK;
	}

	status = get_module(RPI_FIRMWARE_MODULE_NAME, (module_info**)&sFirmware);
	if (status != B_OK)
		return B_OK;

	sPhase1Sem = create_sem(0, "rpi_hevc phase 1");
	sPhase2Sem = create_sem(0, "rpi_hevc phase 2");

	void* address;
	sInterruptArea = map_physical_memory("rpi_hevc interrupt control",
		control & ~(phys_addr_t)(B_PAGE_SIZE - 1), B_PAGE_SIZE,
		B_ANY_KERNEL_ADDRESS, B_KERNEL_READ_AREA | B_KERNEL_WRITE_AREA,
		&address);
	if (sInterruptArea >= 0) {
		sInterruptControl = (volatile uint32*)((uint8*)address
			+ (control & (B_PAGE_SIZE - 1)));

		sRegistersArea = map_physical_memory("rpi_hevc registers", registers,
			ROUNDUP(size, B_PAGE_SIZE), B_ANY_KERNEL_ADDRESS,
			B_KERNEL_READ_AREA | B_KERNEL_WRITE_AREA, &address);
	}
	if (sPhase1Sem < 0 || sPhase2Sem < 0 || sInterruptArea < 0
		|| sRegistersArea < 0) {
		ERROR("no memory for the device\n");
		return B_OK;
	}

	status = install_io_interrupt_handler(sInterrupt, hevc_interrupt, NULL,
		0);
	if (status != B_OK) {
		ERROR("interrupt %" B_PRIu32 ": %s\n", sInterrupt, strerror(status));
		return B_OK;
	}
	sInterruptInstalled = true;

	sRegisters = (volatile uint8*)address;
	dprintf("rpi_hevc: decoder at %#" B_PRIxPHYSADDR ", interrupt %" B_PRIu32
		"\n", registers, sInterrupt);
	return B_OK;
}


void
uninit_driver()
{
	if (sInterruptInstalled)
		remove_io_interrupt_handler(sInterrupt, hevc_interrupt, NULL);
	sInterruptInstalled = false;
	sRegisters = NULL;
	if (sRegistersArea >= 0)
		delete_area(sRegistersArea);
	if (sInterruptArea >= 0)
		delete_area(sInterruptArea);
	sRegistersArea = sInterruptArea = -1;
	if (sPhase1Sem >= 0)
		delete_sem(sPhase1Sem);
	if (sPhase2Sem >= 0)
		delete_sem(sPhase2Sem);
	sPhase1Sem = sPhase2Sem = -1;

	if (sFirmware != NULL)
		put_module(RPI_FIRMWARE_MODULE_NAME);
	sFirmware = NULL;
	put_module(B_DEVICE_MANAGER_MODULE_NAME);
}


const char**
publish_devices()
{
	return sDeviceNames;
}


device_hooks*
find_device(const char* name)
{
	return &sHooks;
}
