// This is a problem dealing with vectors in Verilog
module four_bit_vector_gates ( 
    input [3:0] in,
    output out_and,
    output out_or,
    output out_xor );
// Build a combinational circuit with four inputs, in[3:0]
// Insert code here
