Return-Path: <platform-driver-x86+bounces-12181-lists+platform-driver-x86=lfdr.de@vger.kernel.org>
X-Original-To: lists+platform-driver-x86@lfdr.de
Delivered-To: lists+platform-driver-x86@lfdr.de
Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org [139.178.88.99])
	by mail.lfdr.de (Postfix) with ESMTPS id A7974AB9F78
	for <lists+platform-driver-x86@lfdr.de>; Fri, 16 May 2025 17:12:13 +0200 (CEST)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by sv.mirrors.kernel.org (Postfix) with ESMTPS id E208AA27477
	for <lists+platform-driver-x86@lfdr.de>; Fri, 16 May 2025 15:05:20 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id D28CF1D516A;
	Fri, 16 May 2025 15:04:33 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="KSR28jcd"
X-Original-To: platform-driver-x86@vger.kernel.org
Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.11])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 3BC95189906
	for <platform-driver-x86@vger.kernel.org>; Fri, 16 May 2025 15:04:29 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.11
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1747407873; cv=none; b=feVjMXtMERX3hS/PKISvJYn9QKKGy7wkAKziijgbGMe/cT134NAcxP1ZuT+pYOCzFAG5ITlULMsqhTtVlqLgvOiNrQhcqSs5fS8RDGHJsbi2PJmlcnHvA8kbZAQT07/rDGmyOqPi2C3+Mh9MAVL+CKYB85Cr3A6Qp1DaHlgqVWA=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1747407873; c=relaxed/simple;
	bh=4OyCE/yW93SKxOFwsDjXt21eHuPZdYk00VF4Qs6Mf90=;
	h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References:
	 MIME-Version; b=ISERzRfGIgwR2pcupxMeWQWFJU86hFbbhulUCIt/byhvKJji+NAO953OwGescSJS/UYhK0zrzy7EQp1bN3LFE2/+KhnACHI9NNyNfkXtuJ3ILu6kyhDWVwVGn3Zjen7ZytznV8H2Hg7PI3q9i3bEGgOniFGDGYI2ygq2Pteiz0A=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=KSR28jcd; arc=none smtp.client-ip=198.175.65.11
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
  d=intel.com; i=@intel.com; q=dns/txt; s=Intel;
  t=1747407869; x=1778943869;
  h=from:to:cc:subject:date:message-id:in-reply-to:
   references:mime-version:content-transfer-encoding;
  bh=4OyCE/yW93SKxOFwsDjXt21eHuPZdYk00VF4Qs6Mf90=;
  b=KSR28jcdSVzBQogDmuejB/ZHQkvUGWUDNaZLYs1r2EvReZunbsf/jgJ8
   zZeGYCqVVr/7RtCqHtfia4EjqzpKPvAsmNurmOpTU9qaLWnBKTi8UyHRY
   AA3uugx0Lwklv2diL/jwvv5j/ZiC2AMMK8B4ms2WuUIFHObULEwEVl8L8
   +1AwFDXQjUQ+oXvKzeNiiZY8exhGHfyovDQTZFfLjbpZiMp0AX5AiP0xh
   tVLgVIsyVVsEklvDym1hCBA5Olxf2W+cKoUiIYLZ8UytiHDHLXspLxKyh
   KhxM4sUF5Fpq9SH/gWMH6WAYC+lBlItDWvXGIjb9xpK56e2TXmmhAZC/O
   A==;
X-CSE-ConnectionGUID: hbWJuoztTJCNsZcw6cS1NA==
X-CSE-MsgGUID: bh8n7iwuTImfrLrhMkFjIA==
X-IronPort-AV: E=McAfee;i="6700,10204,11435"; a="59612940"
X-IronPort-AV: E=Sophos;i="6.15,294,1739865600"; 
   d="scan'208";a="59612940"
Received: from fmviesa010.fm.intel.com ([10.60.135.150])
  by orvoesa103.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 16 May 2025 08:04:29 -0700
X-CSE-ConnectionGUID: oHVWq7ohQIauibPQAaRLJg==
X-CSE-MsgGUID: 8UgPgKFZQRG/tHeVD4zYzg==
X-ExtLoop1: 1
X-IronPort-AV: E=Sophos;i="6.15,294,1739865600"; 
   d="scan'208";a="139202926"
Received: from mjruhl-desk.amr.corp.intel.com (HELO mjruhl-desk.intel.com) ([10.124.223.225])
  by fmviesa010-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 16 May 2025 08:04:27 -0700
From: "Michael J. Ruhl" <michael.j.ruhl@intel.com>
To: platform-driver-x86@vger.kernel.org
Cc: "Michael J. Ruhl" <michael.j.ruhl@intel.com>
Subject: [PATCH 2/4] platform/x86/intel/pmt: update to bit access
Date: Fri, 16 May 2025 11:04:14 -0400
Message-ID: <20250516150416.210625-3-michael.j.ruhl@intel.com>
X-Mailer: git-send-email 2.49.0
In-Reply-To: <20250516150416.210625-1-michael.j.ruhl@intel.com>
References: <20250516150416.210625-1-michael.j.ruhl@intel.com>
Precedence: bulk
X-Mailing-List: platform-driver-x86@vger.kernel.org
List-Id: <platform-driver-x86.vger.kernel.org>
List-Subscribe: <mailto:platform-driver-x86+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:platform-driver-x86+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit

The current usage of BIT offsets limits adding new
functionality to the crashlog register access.

Update the bit mask #defines to use a bit defined
structure.

Signed-off-by: Michael J. Ruhl <michael.j.ruhl@intel.com>
---
 drivers/platform/x86/intel/pmt/crashlog.c | 116 +++++++++++++++-------
 1 file changed, 79 insertions(+), 37 deletions(-)

diff --git a/drivers/platform/x86/intel/pmt/crashlog.c b/drivers/platform/x86/intel/pmt/crashlog.c
index 952bfe341f53..dba7e7c1585d 100644
--- a/drivers/platform/x86/intel/pmt/crashlog.c
+++ b/drivers/platform/x86/intel/pmt/crashlog.c
@@ -22,29 +22,12 @@
 /* Crashlog discovery header types */
 #define CRASH_TYPE_OOBMSM	1
 
-/* Control Flags */
-#define CRASHLOG_FLAG_DISABLE		BIT(28)
-
-/*
- * Bits 29 and 30 control the state of bit 31.
- *
- * Bit 29 will clear bit 31, if set, allowing a new crashlog to be captured.
- * Bit 30 will immediately trigger a crashlog to be generated, setting bit 31.
- * Bit 31 is the read-only status with a 1 indicating log is complete.
- */
-#define CRASHLOG_FLAG_TRIGGER_CLEAR	BIT(29)
-#define CRASHLOG_FLAG_TRIGGER_EXECUTE	BIT(30)
-#define CRASHLOG_FLAG_TRIGGER_COMPLETE	BIT(31)
-#define CRASHLOG_FLAG_TRIGGER_MASK	GENMASK(31, 28)
-
 /* Crashlog Discovery Header */
 #define CONTROL_OFFSET		0x0
 #define GUID_OFFSET		0x4
 #define BASE_OFFSET		0x8
 #define SIZE_OFFSET		0xC
 #define GET_ACCESS(v)		((v) & GENMASK(3, 0))
-#define GET_TYPE(v)		(((v) & GENMASK(7, 4)) >> 4)
-#define GET_VERSION(v)		(((v) & GENMASK(19, 16)) >> 16)
 /* size is in bytes */
 #define GET_SIZE(v)		((v) * sizeof(u32))
 
@@ -54,6 +37,39 @@ struct crashlog_entry {
 	struct mutex			control_mutex;
 };
 
+struct type1_ver0_base {
+	u32 access_type:	4;  /* ro     0:3  */
+	u32 crash_type:		4;  /* ro     4:7  */
+	u32 count:		8;  /* ro     8:15 */
+	u32 version:		4;  /* ro    16:19 */
+	u32 rsvd:		8;  /* ro    20:27 */
+	u32 disable:		1;  /* rw    28:28 */
+	/*
+	 * Bits 29 and 30 control the state of bit 31.
+	 *
+	 * Bit 29 will clear bit 31, if set, allowing a new crashlog to be captured.
+	 * Bit 30 will immediately trigger a crashlog to be generated, setting bit 31.
+	 * Bit 31 is the read-only status with a 1 indicating log is complete.
+	 */
+	u32 clear:		1;  /* rw    29:29 */
+	u32 manual:		1;  /* rw/1s 30:30 */
+	u32 complete:		1;  /* ro/v  31:31 */
+};
+
+struct crashlog_status {
+	union {
+		struct type1_ver0_base stat;
+		u32 status;
+	};
+};
+
+struct crashlog_control {
+	union {
+		struct type1_ver0_base ctrl;
+		u32 control;
+	};
+};
+
 struct pmt_crashlog_priv {
 	int			num_entries;
 	struct crashlog_entry	entry[];
@@ -64,27 +80,34 @@ struct pmt_crashlog_priv {
  */
 static bool pmt_crashlog_complete(struct intel_pmt_entry *entry)
 {
-	u32 control = readl(entry->disc_table + CONTROL_OFFSET);
+	struct crashlog_status status = {
+		.status = readl(entry->disc_table + CONTROL_OFFSET),
+	};
 
 	/* return current value of the crashlog complete flag */
-	return !!(control & CRASHLOG_FLAG_TRIGGER_COMPLETE);
+	return status.stat.complete;
+
 }
 
 static bool pmt_crashlog_disabled(struct intel_pmt_entry *entry)
 {
-	u32 control = readl(entry->disc_table + CONTROL_OFFSET);
+	struct crashlog_status status = {
+		.status = readl(entry->disc_table + CONTROL_OFFSET),
+	};
 
 	/* return current value of the crashlog disabled flag */
-	return !!(control & CRASHLOG_FLAG_DISABLE);
+	return status.stat.disable;
 }
 
 static bool pmt_crashlog_supported(struct intel_pmt_entry *entry)
 {
-	u32 discovery_header = readl(entry->disc_table + CONTROL_OFFSET);
+	struct crashlog_control discovery_header = {
+		.control = readl(entry->disc_table + CONTROL_OFFSET),
+	};
 	u32 crash_type, version;
 
-	crash_type = GET_TYPE(discovery_header);
-	version = GET_VERSION(discovery_header);
+	crash_type = discovery_header.ctrl.crash_type;
+	version = discovery_header.ctrl.version;
 
 	/*
 	 * Currently we only recognize OOBMSM version 0 devices.
@@ -96,37 +119,53 @@ static bool pmt_crashlog_supported(struct intel_pmt_entry *entry)
 static void pmt_crashlog_set_disable(struct intel_pmt_entry *entry,
 				     bool disable)
 {
-	u32 control = readl(entry->disc_table + CONTROL_OFFSET);
+	struct crashlog_control control = {
+		.control = readl(entry->disc_table + CONTROL_OFFSET),
+	};
 
 	/* clear trigger bits so we are only modifying disable flag */
-	control &= ~CRASHLOG_FLAG_TRIGGER_MASK;
+	control.ctrl.clear = 0;
+	control.ctrl.manual = 0;
+	control.ctrl.complete = 0;
 
 	if (disable)
-		control |= CRASHLOG_FLAG_DISABLE;
+		control.ctrl.disable = 1;
 	else
-		control &= ~CRASHLOG_FLAG_DISABLE;
+		control.ctrl.disable = 0;
 
-	writel(control, entry->disc_table + CONTROL_OFFSET);
+	writel(control.control, entry->disc_table + CONTROL_OFFSET);
 }
 
 static void pmt_crashlog_set_clear(struct intel_pmt_entry *entry)
 {
-	u32 control = readl(entry->disc_table + CONTROL_OFFSET);
+	struct crashlog_control control = {
+		.control = readl(entry->disc_table + CONTROL_OFFSET),
+	};
 
-	control &= ~CRASHLOG_FLAG_TRIGGER_MASK;
-	control |= CRASHLOG_FLAG_TRIGGER_CLEAR;
+	/* clear trigger bits so we are only modifying disable flag */
+	control.ctrl.disable = 0;
+	control.ctrl.manual = 0;
+	control.ctrl.complete = 0;
 
-	writel(control, entry->disc_table + CONTROL_OFFSET);
+	control.ctrl.clear = 1;
+
+	writel(control.control, entry->disc_table + CONTROL_OFFSET);
 }
 
 static void pmt_crashlog_set_execute(struct intel_pmt_entry *entry)
 {
-	u32 control = readl(entry->disc_table + CONTROL_OFFSET);
+	struct crashlog_control control = {
+		.control = readl(entry->disc_table + CONTROL_OFFSET),
+	};
+
+	/* clear trigger bits so we are only modifying disable flag */
+	control.ctrl.disable = 0;
+	control.ctrl.clear = 0;
+	control.ctrl.complete = 0;
 
-	control &= ~CRASHLOG_FLAG_TRIGGER_MASK;
-	control |= CRASHLOG_FLAG_TRIGGER_EXECUTE;
+	control.ctrl.manual = 1;
 
-	writel(control, entry->disc_table + CONTROL_OFFSET);
+	writel(control.control, entry->disc_table + CONTROL_OFFSET);
 }
 
 /*
@@ -304,6 +343,9 @@ static int pmt_crashlog_probe(struct auxiliary_device *auxdev,
 	size_t size;
 	int i, ret;
 
+	BUILD_BUG_ON(sizeof(struct crashlog_control) != sizeof(u32));
+	BUILD_BUG_ON(sizeof(struct crashlog_status) != sizeof(u32));
+
 	size = struct_size(priv, entry, intel_vsec_dev->num_resources);
 	priv = devm_kzalloc(&auxdev->dev, size, GFP_KERNEL);
 	if (!priv)
-- 
2.49.0


