// Seed: 2695454058
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_5;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  always force id_2 = ({1{id_3 ^ 1}});
  assign id_1 = id_3 == "";
  wire id_6;
  wire id_7;
  initial begin
    if (1) begin
      id_1 <= id_2;
      $display(1, 1, 1, 1);
    end
  end
  assign id_1 = id_5;
  wire id_8;
  module_0(
      id_3, id_6, id_6, id_6, id_7, id_7, id_6
  );
endmodule
