<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html lang="en" xmlns="http://www.w3.org/1999/xhtml">
<head>
<title>
excel结果html表格数据
</title>

<style type="text/css">
	td{word-break:break-all;word-wrap:break-word;max-width:400px;font-family:Calibri;font-size:14px}
</style>
<style type="text/css">
	td{word-break:break-all;word-wrap:break-word;max-width:400px;font-family:Calibri;font-size:14px}
</style>
<style type="text/css">
	td{word-break:break-all;word-wrap:break-word;max-width:400px;font-family:Calibri;font-size:14px}
</style>
<style type="text/css">
	td{word-break:break-all;word-wrap:break-word;max-width:400px;font-family:Calibri;font-size:14px}
</style>
<style type="text/css">
	td{word-break:break-all;word-wrap:break-word;max-width:400px;font-family:Calibri;font-size:14px}
</style>
</head>
<body>
<h1>
ExistingSi result
</h1>
<table cellspacing="1px" border="1">
<tr>
<td>
ID
</td>
<td style="width:150px">
Title
</td>
<td>
Priority
</td>
<td>
Severity
</td>
<td>
Owner
</td>
<td>
Status
</td>
<td>
Subsystem
</td>
<td>
Promoted ID
</td>
<td>
comments
</td>

</tr>
<tr>
<td>
5345509
</td>
<td style="width:150px">
[2016_WW44 BKC][BIOS106_D11][Neon city FPGA]Cat error and hang at code 'A9' during warmboot cycling tests
</td>
<td>
P1
</td>
<td>
2 High
</td>
<td>
taylorke
</td>
<td>
Assigned
</td>
<td>

</td>
<td>
 
</td>
<td>

</td>

</tr>
<tr>
<td>
5345917
</td>
<td style="width:150px">
[2017_WW07 BKC][BIOS 0122.R07][Neon City FPGA] System occasionally stopped at text mode and can't boot into RHEL7.3 GUI during power cycling test
</td>
<td>
P1
</td>
<td>
2 High
</td>
<td>
xuewenxi
</td>
<td>
Pending
</td>
<td>
OS/Driver
</td>
<td>
5345919
</td>
<td>

</td>

</tr>
<tr>
<td>
5345867
</td>
<td style="width:150px">
[2017_WW04 BKC][BIOS 119.R05][PP][Neon City FPGA] After changed CPU from B0 QLJ6 to H0 QM38the MLC memory local idle latency increased 28.57 (from 65.8ns to 84.6ns)
</td>
<td>
P2
</td>
<td>
2 High
</td>
<td>
bgbest
</td>
<td>
Assigned
</td>
<td>
uCode
</td>
<td>
 
</td>
<td>

</td>

</tr>
<tr>
<td>
5345868
</td>
<td style="width:150px">
[2017_WW04 BKC][BIOS 119.R05][PP][Neon City FPGA] After changed CPU from B0 QLJ6 to H0 QM38MLC memory remote idle latency increased 9.25 (from 135.2ns to 147.7ns)
</td>
<td>
P2
</td>
<td>
2 High
</td>
<td>
bgbest
</td>
<td>
Assigned
</td>
<td>
uCode
</td>
<td>
 
</td>
<td>

</td>

</tr>
<tr>
<td>
5345719
</td>
<td style="width:150px">
[2016_WW50 BKC][BIOS112_D10][Neon city FPGA]After running CPU workload with PTU CPU QL66 and QM38's frequency is stuck@800MHz and it is lower than Pn.
</td>
<td>
P2
</td>
<td>
3 Medium
</td>
<td>
kdakdemi
</td>
<td>
Assigned
</td>
<td>
Silicon
</td>
<td>
 
</td>
<td>

</td>

</tr>
<tr>
<td>
5345865
</td>
<td style="width:150px">
[2017_WW04 BKC][BIOS 119.R05][PP][Neon City FPGA]After changed the CPU from B0 QL66 to H0 QM39 the system power consumption with NLB loading test increased 5.93 (from 291.1W to 308.4W)
</td>
<td>
P2
</td>
<td>
3 Medium
</td>
<td>
zyang30
</td>
<td>
Assigned
</td>
<td>

</td>
<td>
 
</td>
<td>

</td>

</tr>
<tr>
<td>
5345866
</td>
<td style="width:150px">
[2017_WW04 BKC][BIOS 119.R05][PP][Neon City FPGA] After changed CPU from B0 QLJ6 to H0 QM38 the MP Linpack score dropped 6.47 (from 1453.7Gflops/s to 1359.6 Gflops/s)
</td>
<td>
P2
</td>
<td>
3 Medium
</td>
<td>
bgbest
</td>
<td>
Assigned
</td>
<td>

</td>
<td>
 
</td>
<td>

</td>

</tr>
<tr>
<td>
5345803
</td>
<td style="width:150px">
[2016_WW52 BKC][BIOS114_R09][Neon city FPGA]MCE error found after system reboot
</td>
<td>
P3
</td>
<td>
3 Medium
</td>
<td>
bgbest
</td>
<td>
Assigned
</td>
<td>
Silicon
</td>
<td>
5345847
</td>
<td>

</td>

</tr>
<tr>
<td>
5345853
</td>
<td style="width:150px">
[2017_WW04 BKC][BIOS119_R05][Neon city FPGA]After running CPU workload by PTU CPU QM39 and QM3A's frequency cant be turboed.
</td>
<td>
P3
</td>
<td>
3 Medium
</td>
<td>
kdakdemi
</td>
<td>
Assigned
</td>
<td>
uCode
</td>
<td>
 
</td>
<td>

</td>

</tr>
<tr>
<td>
5345961
</td>
<td style="width:150px">
[2017_WW09 BKC][BIOS124_R07][Neon city FPGA]Link width recognized incorrect when plug PCI X710 network card (x8)in slot 1( x8) .
</td>
<td>
P3
</td>
<td>
3 Medium
</td>
<td>
xuewenxi
</td>
<td>
Assigned
</td>
<td>
BIOS
</td>
<td>
 
</td>
<td>

</td>

</tr>
<tr>
<td>
5345420
</td>
<td style="width:150px">
[2016_WW40 BKC][BIOS102_D12][Neon city FPGA]CPLD 1 version showF.F after flash CPLD 0x11_0x22
</td>
<td>
P3
</td>
<td>
4 Low
</td>
<td>
jdbolano
</td>
<td>
Pending
</td>
<td>
Board
</td>
<td>
 
</td>
<td>

</td>

</tr>

</table>

</body>

</html>
