CAPI=2:
# Copyright lowRISC contributors (OpenTitan project).
# Licensed under the Apache License, Version 2.0, see LICENSE for details.
# SPDX-License-Identifier: Apache-2.0
name: "lowrisc:dv:rv_dm_env:0.1"
description: "RV_DM DV UVM environment"
filesets:
  files_dv:
    depend:
      - lowrisc:dv:ralgen
      - lowrisc:dv:cip_lib
      - lowrisc:dv:dv_base_reg
      - lowrisc:dv:jtag_agent
      - lowrisc:dv:jtag_dmi_agent
      - lowrisc:opentitan:bus_params_pkg
      # TODO: we only depend on dm_pkg, which should be separated into its own core file.
      - pulp-platform:riscv-dbg:0.1
    files:
      - rv_dm_env_pkg.sv
      - rv_dm_if.sv
      - rv_dm_env_cfg.sv: {is_include_file: true}
      - rv_dm_env_cov.sv: {is_include_file: true}
      - rv_dm_virtual_sequencer.sv: {is_include_file: true}
      - rv_dm_scoreboard.sv: {is_include_file: true}
      - rv_dm_env.sv: {is_include_file: true}
      - seq_lib/rv_dm_vseq_list.sv: {is_include_file: true}
      - seq_lib/rv_dm_base_vseq.sv: {is_include_file: true}
      - seq_lib/rv_dm_common_vseq.sv: {is_include_file: true}
      - seq_lib/rv_dm_smoke_vseq.sv: {is_include_file: true}
      - seq_lib/rv_dm_jtag_dtm_csr_vseq.sv: {is_include_file: true}
      - seq_lib/rv_dm_jtag_dmi_csr_vseq.sv: {is_include_file: true}
      - seq_lib/rv_dm_sba_tl_access_vseq_lib.sv: {is_include_file: true}
      - seq_lib/rv_dm_tap_fsm_vseq.sv: {is_include_file: true}
      - seq_lib/rv_dm_cmderr_busy_vseq.sv: {is_include_file: true}
      - seq_lib/rv_dm_cmderr_not_supported_vseq.sv: {is_include_file: true}
      - seq_lib/rv_dm_cmderr_exception_vseq.sv: {is_include_file: true}
      - seq_lib/rv_dm_mem_tl_access_halted_vseq.sv: {is_include_file: true}
      - seq_lib/rv_dm_mem_tl_access_resuming_vseq.sv: {is_include_file: true}
      - seq_lib/rv_dm_hart_unavail_vseq.sv: {is_include_file: true}
      - seq_lib/rv_dm_cmderr_halt_resume_vseq.sv: {is_include_file: true}
      - seq_lib/rv_dm_dataaddr_rw_access_vseq.sv: {is_include_file: true}
      - seq_lib/rv_dm_halt_resume_whereto_vseq.sv: {is_include_file: true}
      - seq_lib/rv_dm_ndmreset_req_vseq.sv: {is_include_file: true}
      - seq_lib/rv_dm_jtag_dtm_idle_hint_vseq.sv: {is_include_file: true}
      - seq_lib/rv_dm_jtag_dmi_dm_inactive_vseq.sv: {is_include_file: true}
      - seq_lib/rv_dm_jtag_dmi_debug_disabled_vseq.sv: {is_include_file: true}
      - seq_lib/rv_dm_jtag_dtm_hard_reset_vseq.sv: {is_include_file: true}
    file_type: systemVerilogSource

generate:
  ral:
    generator: ralgen
    parameters:
      name: rv_dm
      ip_hjson: ../../data/rv_dm.hjson

targets:
  default:
    filesets:
      - files_dv
    generate:
      - ral
