// Generated by CIRCT firtool-1.61.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module Tage_SC(	// src/main/scala/xiangshan/frontend/Tage.scala:924:7
  input          clock,
  input          reset,
  input  [35:0]  io_reset_vector,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input  [38:0]  io_in_bits_s0_pc_0,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input  [38:0]  io_in_bits_s0_pc_1,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input  [38:0]  io_in_bits_s0_pc_3,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input  [10:0]  io_in_bits_folded_hist_1_hist_17_folded_hist,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input  [10:0]  io_in_bits_folded_hist_1_hist_16_folded_hist,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input  [6:0]   io_in_bits_folded_hist_1_hist_15_folded_hist,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input  [7:0]   io_in_bits_folded_hist_1_hist_14_folded_hist,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input  [6:0]   io_in_bits_folded_hist_1_hist_9_folded_hist,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input  [7:0]   io_in_bits_folded_hist_1_hist_8_folded_hist,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input  [6:0]   io_in_bits_folded_hist_1_hist_7_folded_hist,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input  [6:0]   io_in_bits_folded_hist_1_hist_5_folded_hist,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input  [7:0]   io_in_bits_folded_hist_1_hist_4_folded_hist,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input  [7:0]   io_in_bits_folded_hist_1_hist_3_folded_hist,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input  [10:0]  io_in_bits_folded_hist_1_hist_1_folded_hist,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input  [3:0]   io_in_bits_folded_hist_3_hist_12_folded_hist,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input  [7:0]   io_in_bits_folded_hist_3_hist_11_folded_hist,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input  [7:0]   io_in_bits_folded_hist_3_hist_2_folded_hist,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  output         io_out_s2_full_pred_0_br_taken_mask_0,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  output         io_out_s2_full_pred_0_br_taken_mask_1,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  output         io_out_s2_full_pred_1_br_taken_mask_0,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  output         io_out_s2_full_pred_1_br_taken_mask_1,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  output         io_out_s2_full_pred_2_br_taken_mask_0,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  output         io_out_s2_full_pred_2_br_taken_mask_1,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  output         io_out_s2_full_pred_3_br_taken_mask_0,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  output         io_out_s2_full_pred_3_br_taken_mask_1,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  output         io_out_s3_full_pred_0_br_taken_mask_0,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  output         io_out_s3_full_pred_0_br_taken_mask_1,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  output         io_out_s3_full_pred_1_br_taken_mask_0,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  output         io_out_s3_full_pred_1_br_taken_mask_1,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  output         io_out_s3_full_pred_2_br_taken_mask_0,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  output         io_out_s3_full_pred_2_br_taken_mask_1,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  output         io_out_s3_full_pred_3_br_taken_mask_0,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  output         io_out_s3_full_pred_3_br_taken_mask_1,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  output [218:0] io_out_last_stage_meta,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input          io_ctrl_tage_enable,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input          io_ctrl_sc_enable,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input          io_s0_fire_0,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input          io_s0_fire_1,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input          io_s0_fire_3,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input          io_s1_fire_0,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input          io_s1_fire_1,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input          io_s1_fire_2,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input          io_s1_fire_3,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input          io_s2_fire_0,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input          io_s2_fire_1,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input          io_s2_fire_2,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input          io_s2_fire_3,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  output         io_s1_ready,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input          io_update_valid,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input  [38:0]  io_update_bits_pc,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input  [10:0]  io_update_bits_spec_info_folded_hist_hist_17_folded_hist,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input  [10:0]  io_update_bits_spec_info_folded_hist_hist_16_folded_hist,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input  [6:0]   io_update_bits_spec_info_folded_hist_hist_15_folded_hist,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input  [7:0]   io_update_bits_spec_info_folded_hist_hist_14_folded_hist,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input  [3:0]   io_update_bits_spec_info_folded_hist_hist_12_folded_hist,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input  [7:0]   io_update_bits_spec_info_folded_hist_hist_11_folded_hist,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input  [6:0]   io_update_bits_spec_info_folded_hist_hist_9_folded_hist,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input  [7:0]   io_update_bits_spec_info_folded_hist_hist_8_folded_hist,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input  [6:0]   io_update_bits_spec_info_folded_hist_hist_7_folded_hist,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input  [6:0]   io_update_bits_spec_info_folded_hist_hist_5_folded_hist,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input  [7:0]   io_update_bits_spec_info_folded_hist_hist_4_folded_hist,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input  [7:0]   io_update_bits_spec_info_folded_hist_hist_3_folded_hist,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input  [7:0]   io_update_bits_spec_info_folded_hist_hist_2_folded_hist,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input  [10:0]  io_update_bits_spec_info_folded_hist_hist_1_folded_hist,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input          io_update_bits_ftb_entry_brSlots_0_valid,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input          io_update_bits_ftb_entry_tailSlot_sharing,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input          io_update_bits_ftb_entry_tailSlot_valid,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input          io_update_bits_ftb_entry_always_taken_0,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input          io_update_bits_ftb_entry_always_taken_1,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input          io_update_bits_br_taken_mask_0,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input          io_update_bits_br_taken_mask_1,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input          io_update_bits_mispred_mask_0,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input          io_update_bits_mispred_mask_1,	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
  input  [218:0] io_update_bits_meta	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
);

  reg  [5:0]  r_1_3;	// src/main/scala/xiangshan/frontend/SC.scala:299:40
  reg  [5:0]  r_1_2;	// src/main/scala/xiangshan/frontend/SC.scala:299:40
  reg  [5:0]  r_1_1;	// src/main/scala/xiangshan/frontend/SC.scala:299:40
  reg  [5:0]  r_1_0;	// src/main/scala/xiangshan/frontend/SC.scala:299:40
  reg         resp_meta_scMeta_scPreds_1_r;	// src/main/scala/xiangshan/frontend/SC.scala:298:40
  reg         resp_meta_scMeta_scUsed_1_r;	// src/main/scala/xiangshan/frontend/SC.scala:297:40
  reg         resp_meta_scMeta_tageTakens_1_r;	// src/main/scala/xiangshan/frontend/SC.scala:296:40
  reg  [5:0]  r_3;	// src/main/scala/xiangshan/frontend/SC.scala:299:40
  reg  [5:0]  r_2;	// src/main/scala/xiangshan/frontend/SC.scala:299:40
  reg  [5:0]  r_1;	// src/main/scala/xiangshan/frontend/SC.scala:299:40
  reg  [5:0]  r_0;	// src/main/scala/xiangshan/frontend/SC.scala:299:40
  reg         resp_meta_scMeta_scPreds_0_r;	// src/main/scala/xiangshan/frontend/SC.scala:298:40
  reg         resp_meta_scMeta_scUsed_0_r;	// src/main/scala/xiangshan/frontend/SC.scala:297:40
  reg         resp_meta_scMeta_tageTakens_0_r;	// src/main/scala/xiangshan/frontend/SC.scala:296:40
  reg  [1:0]  resp_meta_basecnts_1_r;	// src/main/scala/xiangshan/frontend/Tage.scala:703:41
  reg         resp_meta_takens_1_r;	// src/main/scala/xiangshan/frontend/Tage.scala:702:41
  reg         resp_meta_altDiffers_1_r;	// src/main/scala/xiangshan/frontend/Tage.scala:700:41
  reg         resp_meta_altUsed_1_r;	// src/main/scala/xiangshan/frontend/Tage.scala:699:41
  reg  [3:0]  resp_meta_allocates_1_r;	// src/main/scala/xiangshan/frontend/Tage.scala:686:40
  reg         resp_meta_providerResps_1_r_unconf;	// src/main/scala/xiangshan/frontend/Tage.scala:669:49
  reg         resp_meta_providerResps_1_r_u;	// src/main/scala/xiangshan/frontend/Tage.scala:669:49
  reg  [2:0]  resp_meta_providerResps_1_r_ctr;	// src/main/scala/xiangshan/frontend/Tage.scala:669:49
  reg  [1:0]  resp_meta_providers_1_bits_r;	// src/main/scala/xiangshan/frontend/Tage.scala:668:49
  reg         resp_meta_providers_1_valid_r;	// src/main/scala/xiangshan/frontend/Tage.scala:667:49
  reg  [1:0]  resp_meta_basecnts_0_r;	// src/main/scala/xiangshan/frontend/Tage.scala:703:41
  reg         resp_meta_takens_0_r;	// src/main/scala/xiangshan/frontend/Tage.scala:702:41
  reg         resp_meta_altDiffers_0_r;	// src/main/scala/xiangshan/frontend/Tage.scala:700:41
  reg         resp_meta_altUsed_0_r;	// src/main/scala/xiangshan/frontend/Tage.scala:699:41
  reg  [3:0]  resp_meta_allocates_0_r;	// src/main/scala/xiangshan/frontend/Tage.scala:686:40
  reg         resp_meta_providerResps_0_r_unconf;	// src/main/scala/xiangshan/frontend/Tage.scala:669:49
  reg         resp_meta_providerResps_0_r_u;	// src/main/scala/xiangshan/frontend/Tage.scala:669:49
  reg  [2:0]  resp_meta_providerResps_0_r_ctr;	// src/main/scala/xiangshan/frontend/Tage.scala:669:49
  reg  [1:0]  resp_meta_providers_0_bits_r;	// src/main/scala/xiangshan/frontend/Tage.scala:668:49
  reg         resp_meta_providers_0_valid_r;	// src/main/scala/xiangshan/frontend/Tage.scala:667:49
  wire [5:0]  _scTables_3_io_resp_ctrs_0_0;	// src/main/scala/xiangshan/frontend/SC.scala:217:23
  wire [5:0]  _scTables_3_io_resp_ctrs_0_1;	// src/main/scala/xiangshan/frontend/SC.scala:217:23
  wire [5:0]  _scTables_3_io_resp_ctrs_1_0;	// src/main/scala/xiangshan/frontend/SC.scala:217:23
  wire [5:0]  _scTables_3_io_resp_ctrs_1_1;	// src/main/scala/xiangshan/frontend/SC.scala:217:23
  wire [5:0]  _scTables_2_io_resp_ctrs_0_0;	// src/main/scala/xiangshan/frontend/SC.scala:217:23
  wire [5:0]  _scTables_2_io_resp_ctrs_0_1;	// src/main/scala/xiangshan/frontend/SC.scala:217:23
  wire [5:0]  _scTables_2_io_resp_ctrs_1_0;	// src/main/scala/xiangshan/frontend/SC.scala:217:23
  wire [5:0]  _scTables_2_io_resp_ctrs_1_1;	// src/main/scala/xiangshan/frontend/SC.scala:217:23
  wire [5:0]  _scTables_1_io_resp_ctrs_0_0;	// src/main/scala/xiangshan/frontend/SC.scala:217:23
  wire [5:0]  _scTables_1_io_resp_ctrs_0_1;	// src/main/scala/xiangshan/frontend/SC.scala:217:23
  wire [5:0]  _scTables_1_io_resp_ctrs_1_0;	// src/main/scala/xiangshan/frontend/SC.scala:217:23
  wire [5:0]  _scTables_1_io_resp_ctrs_1_1;	// src/main/scala/xiangshan/frontend/SC.scala:217:23
  wire [5:0]  _scTables_0_io_resp_ctrs_0_0;	// src/main/scala/xiangshan/frontend/SC.scala:217:23
  wire [5:0]  _scTables_0_io_resp_ctrs_0_1;	// src/main/scala/xiangshan/frontend/SC.scala:217:23
  wire [5:0]  _scTables_0_io_resp_ctrs_1_0;	// src/main/scala/xiangshan/frontend/SC.scala:217:23
  wire [5:0]  _scTables_0_io_resp_ctrs_1_1;	// src/main/scala/xiangshan/frontend/SC.scala:217:23
  wire        _bt_io_req_ready;	// src/main/scala/xiangshan/frontend/Tage.scala:557:19
  wire [1:0]  _bt_io_s1_cnt_0;	// src/main/scala/xiangshan/frontend/Tage.scala:557:19
  wire [1:0]  _bt_io_s1_cnt_1;	// src/main/scala/xiangshan/frontend/Tage.scala:557:19
  wire        _tables_3_io_req_ready;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
  wire        _tables_3_io_resps_0_valid;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
  wire [2:0]  _tables_3_io_resps_0_bits_ctr;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
  wire        _tables_3_io_resps_0_bits_u;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
  wire        _tables_3_io_resps_0_bits_unconf;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
  wire        _tables_3_io_resps_1_valid;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
  wire [2:0]  _tables_3_io_resps_1_bits_ctr;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
  wire        _tables_3_io_resps_1_bits_u;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
  wire        _tables_3_io_resps_1_bits_unconf;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
  wire        _tables_2_io_req_ready;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
  wire        _tables_2_io_resps_0_valid;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
  wire [2:0]  _tables_2_io_resps_0_bits_ctr;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
  wire        _tables_2_io_resps_0_bits_u;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
  wire        _tables_2_io_resps_0_bits_unconf;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
  wire        _tables_2_io_resps_1_valid;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
  wire [2:0]  _tables_2_io_resps_1_bits_ctr;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
  wire        _tables_2_io_resps_1_bits_u;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
  wire        _tables_2_io_resps_1_bits_unconf;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
  wire        _tables_1_io_req_ready;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
  wire        _tables_1_io_resps_0_valid;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
  wire [2:0]  _tables_1_io_resps_0_bits_ctr;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
  wire        _tables_1_io_resps_0_bits_u;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
  wire        _tables_1_io_resps_0_bits_unconf;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
  wire        _tables_1_io_resps_1_valid;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
  wire [2:0]  _tables_1_io_resps_1_bits_ctr;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
  wire        _tables_1_io_resps_1_bits_u;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
  wire        _tables_1_io_resps_1_bits_unconf;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
  wire        _tables_0_io_req_ready;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
  wire        _tables_0_io_resps_0_valid;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
  wire [2:0]  _tables_0_io_resps_0_bits_ctr;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
  wire        _tables_0_io_resps_0_bits_u;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
  wire        _tables_0_io_resps_0_bits_unconf;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
  wire        _tables_0_io_resps_1_valid;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
  wire [2:0]  _tables_0_io_resps_1_bits_ctr;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
  wire        _tables_0_io_resps_1_bits_u;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
  wire        _tables_0_io_resps_1_bits_unconf;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
  wire [35:0] _reset_vector_delay_io_out;	// utility/src/main/scala/utility/Hold.scala:97:23
  reg  [38:0] s1_pc_dup_0;	// src/main/scala/xiangshan/frontend/BPU.scala:186:86
  reg         REG;	// src/main/scala/xiangshan/frontend/BPU.scala:190:24
  reg         REG_1;	// src/main/scala/xiangshan/frontend/BPU.scala:190:16
  reg  [6:0]  bankTickCtrDistanceToTops_0;	// src/main/scala/xiangshan/frontend/Tage.scala:561:58
  reg  [6:0]  bankTickCtrDistanceToTops_1;	// src/main/scala/xiangshan/frontend/Tage.scala:561:58
  reg  [6:0]  bankTickCtrs_0;	// src/main/scala/xiangshan/frontend/Tage.scala:562:45
  reg  [6:0]  bankTickCtrs_1;	// src/main/scala/xiangshan/frontend/Tage.scala:562:45
  reg  [3:0]  useAltOnNaCtrs_0_0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_1;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_2;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_3;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_4;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_5;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_6;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_7;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_9;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_10;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_11;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_12;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_13;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_14;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_15;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_16;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_17;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_18;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_19;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_20;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_21;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_22;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_23;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_24;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_25;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_26;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_27;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_28;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_29;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_30;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_31;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_32;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_33;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_34;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_35;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_36;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_37;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_38;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_39;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_40;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_41;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_42;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_43;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_44;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_45;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_46;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_47;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_48;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_49;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_50;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_51;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_52;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_53;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_54;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_55;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_56;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_57;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_58;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_59;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_60;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_61;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_62;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_63;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_64;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_65;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_66;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_67;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_68;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_69;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_70;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_71;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_72;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_73;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_74;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_75;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_76;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_77;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_78;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_79;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_80;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_81;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_82;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_83;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_84;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_85;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_86;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_87;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_88;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_89;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_90;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_91;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_92;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_93;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_94;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_95;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_96;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_97;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_98;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_99;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_100;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_101;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_102;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_103;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_104;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_105;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_106;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_107;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_108;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_109;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_110;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_111;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_112;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_113;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_114;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_115;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_116;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_117;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_118;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_119;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_120;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_121;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_122;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_123;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_124;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_125;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_126;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_0_127;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_1;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_2;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_3;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_4;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_5;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_6;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_7;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_9;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_10;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_11;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_12;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_13;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_14;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_15;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_16;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_17;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_18;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_19;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_20;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_21;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_22;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_23;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_24;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_25;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_26;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_27;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_28;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_29;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_30;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_31;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_32;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_33;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_34;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_35;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_36;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_37;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_38;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_39;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_40;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_41;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_42;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_43;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_44;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_45;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_46;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_47;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_48;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_49;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_50;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_51;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_52;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_53;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_54;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_55;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_56;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_57;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_58;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_59;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_60;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_61;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_62;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_63;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_64;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_65;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_66;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_67;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_68;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_69;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_70;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_71;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_72;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_73;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_74;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_75;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_76;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_77;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_78;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_79;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_80;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_81;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_82;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_83;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_84;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_85;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_86;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_87;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_88;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_89;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_90;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_91;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_92;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_93;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_94;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_95;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_96;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_97;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_98;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_99;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_100;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_101;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_102;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_103;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_104;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_105;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_106;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_107;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_108;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_109;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_110;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_111;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_112;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_113;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_114;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_115;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_116;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_117;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_118;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_119;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_120;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_121;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_122;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_123;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_124;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_125;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_126;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg  [3:0]  useAltOnNaCtrs_1_127;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31
  reg         s2_provideds_0;	// src/main/scala/xiangshan/frontend/Tage.scala:593:38
  reg         s2_provideds_1;	// src/main/scala/xiangshan/frontend/Tage.scala:593:38
  reg  [1:0]  s2_providers_0;	// src/main/scala/xiangshan/frontend/Tage.scala:594:38
  reg  [1:0]  s2_providers_1;	// src/main/scala/xiangshan/frontend/Tage.scala:594:38
  reg  [2:0]  s2_providerResps_0_ctr;	// src/main/scala/xiangshan/frontend/Tage.scala:595:38
  reg         s2_providerResps_0_u;	// src/main/scala/xiangshan/frontend/Tage.scala:595:38
  reg         s2_providerResps_0_unconf;	// src/main/scala/xiangshan/frontend/Tage.scala:595:38
  reg  [2:0]  s2_providerResps_1_ctr;	// src/main/scala/xiangshan/frontend/Tage.scala:595:38
  reg         s2_providerResps_1_u;	// src/main/scala/xiangshan/frontend/Tage.scala:595:38
  reg         s2_providerResps_1_unconf;	// src/main/scala/xiangshan/frontend/Tage.scala:595:38
  reg         s2_altUsed_0;	// src/main/scala/xiangshan/frontend/Tage.scala:599:38
  reg         s2_altUsed_1;	// src/main/scala/xiangshan/frontend/Tage.scala:599:38
  reg         s2_tageTakens_dup_0_0;	// src/main/scala/xiangshan/frontend/Tage.scala:600:58
  reg         s2_tageTakens_dup_0_1;	// src/main/scala/xiangshan/frontend/Tage.scala:600:58
  reg         s2_tageTakens_dup_1_0;	// src/main/scala/xiangshan/frontend/Tage.scala:600:58
  reg         s2_tageTakens_dup_1_1;	// src/main/scala/xiangshan/frontend/Tage.scala:600:58
  reg         s2_tageTakens_dup_2_0;	// src/main/scala/xiangshan/frontend/Tage.scala:600:58
  reg         s2_tageTakens_dup_2_1;	// src/main/scala/xiangshan/frontend/Tage.scala:600:58
  reg         s2_tageTakens_dup_3_0;	// src/main/scala/xiangshan/frontend/Tage.scala:600:58
  reg         s2_tageTakens_dup_3_1;	// src/main/scala/xiangshan/frontend/Tage.scala:600:58
  reg         s2_finalAltPreds_0;	// src/main/scala/xiangshan/frontend/Tage.scala:601:38
  reg         s2_finalAltPreds_1;	// src/main/scala/xiangshan/frontend/Tage.scala:601:38
  reg  [1:0]  s2_basecnts_0;	// src/main/scala/xiangshan/frontend/Tage.scala:602:38
  reg  [1:0]  s2_basecnts_1;	// src/main/scala/xiangshan/frontend/Tage.scala:602:38
  wire        updateValids_0 =
    io_update_bits_ftb_entry_brSlots_0_valid & io_update_valid
    & ~io_update_bits_ftb_entry_always_taken_0;	// src/main/scala/xiangshan/frontend/Tage.scala:614:{47,50}
  wire        updateValids_1 =
    io_update_bits_ftb_entry_tailSlot_valid & io_update_bits_ftb_entry_tailSlot_sharing
    & io_update_valid & ~io_update_bits_ftb_entry_always_taken_1
    & ~io_update_bits_br_taken_mask_0;	// src/main/scala/xiangshan/frontend/Tage.scala:614:{50,84}, :615:7
  reg  [3:0]  allocatableSlots;	// src/main/scala/xiangshan/frontend/Tage.scala:679:16
  reg         tage_enable_dup_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:705:38
  wire        bUpdateTakens_0 = updateValids_0 & io_update_bits_br_taken_mask_0;	// src/main/scala/xiangshan/frontend/Tage.scala:614:47, :715:33
  wire        updateProviderCorrect = io_update_bits_meta[76] == bUpdateTakens_0;	// src/main/scala/xiangshan/frontend/Tage.scala:715:33, :720:{55,71}
  wire        needToAllocate =
    updateValids_0 & io_update_bits_mispred_mask_0
    & ~(io_update_bits_meta[70] & updateProviderCorrect & io_update_bits_meta[84]);	// src/main/scala/xiangshan/frontend/Tage.scala:614:47, :618:40, :720:71, :770:{53,56,96}
  reg  [63:0] allocLFSR_lfsr;	// utility/src/main/scala/utility/LFSR64.scala:27:33
  wire [3:0]  _longerHistoryTableMask_T_1 = 4'h1 << io_update_bits_meta[83:82];	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/xiangshan/frontend/Tage.scala:618:40
  wire [2:0]  _GEN = _longerHistoryTableMask_T_1[2:0] | _longerHistoryTableMask_T_1[3:1];	// src/main/scala/chisel3/util/OneHot.scala:58:35, utility/src/main/scala/utility/BitUtils.scala:124:42, utility/src/main/scala/utility/ParallelMux.scala:36:53
  wire [3:0]  longerHistoryTableMask =
    ~({&(io_update_bits_meta[83:82]),
       _GEN[2],
       _GEN[1] | (&(io_update_bits_meta[83:82])),
       _GEN[0] | io_update_bits_meta[83:82] == 2'h2 | (&(io_update_bits_meta[83:82]))}
      & {4{io_update_bits_meta[84]}});	// src/main/scala/xiangshan/frontend/Tage.scala:618:40, :652:26, :775:{40,91,97}, utility/src/main/scala/utility/BitUtils.scala:124:42, utility/src/main/scala/utility/ParallelMux.scala:36:53
  wire        _firstEntry_T = io_update_bits_meta[56] & longerHistoryTableMask[0];	// src/main/scala/xiangshan/frontend/Tage.scala:775:40, :776:40, :777:60, :778:{27,56}
  wire        _firstEntry_T_1 = io_update_bits_meta[57] & longerHistoryTableMask[1];	// src/main/scala/xiangshan/frontend/Tage.scala:775:40, :776:40, :777:60, :778:{27,56}
  wire        _firstEntry_T_2 = io_update_bits_meta[58] & longerHistoryTableMask[2];	// src/main/scala/xiangshan/frontend/Tage.scala:775:40, :776:40, :777:60, :778:{27,56}
  reg  [3:0]  allocatableSlots_1;	// src/main/scala/xiangshan/frontend/Tage.scala:679:16
  reg         tage_enable_dup_REG_1;	// src/main/scala/xiangshan/frontend/Tage.scala:705:38
  wire        bUpdateTakens_1 = updateValids_1 & io_update_bits_br_taken_mask_1;	// src/main/scala/xiangshan/frontend/Tage.scala:614:84, :715:33
  wire        updateProviderCorrect_1 = io_update_bits_meta[81] == bUpdateTakens_1;	// src/main/scala/xiangshan/frontend/Tage.scala:715:33, :720:{55,71}
  wire        needToAllocate_1 =
    updateValids_1 & io_update_bits_mispred_mask_1
    & ~(io_update_bits_meta[71] & updateProviderCorrect_1 & io_update_bits_meta[87]);	// src/main/scala/xiangshan/frontend/Tage.scala:614:84, :618:40, :720:71, :770:{53,56,96}
  reg  [63:0] allocLFSR_lfsr_1;	// utility/src/main/scala/utility/LFSR64.scala:27:33
  wire [3:0]  _longerHistoryTableMask_T_11 = 4'h1 << io_update_bits_meta[86:85];	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/xiangshan/frontend/Tage.scala:618:40
  wire [2:0]  _GEN_0 =
    _longerHistoryTableMask_T_11[2:0] | _longerHistoryTableMask_T_11[3:1];	// src/main/scala/chisel3/util/OneHot.scala:58:35, utility/src/main/scala/utility/BitUtils.scala:124:42, utility/src/main/scala/utility/ParallelMux.scala:36:53
  wire [3:0]  longerHistoryTableMask_1 =
    ~({&(io_update_bits_meta[86:85]),
       _GEN_0[2],
       _GEN_0[1] | (&(io_update_bits_meta[86:85])),
       _GEN_0[0] | io_update_bits_meta[86:85] == 2'h2 | (&(io_update_bits_meta[86:85]))}
      & {4{io_update_bits_meta[87]}});	// src/main/scala/xiangshan/frontend/Tage.scala:618:40, :652:26, :775:{40,91,97}, utility/src/main/scala/utility/BitUtils.scala:124:42, utility/src/main/scala/utility/ParallelMux.scala:36:53
  wire        _firstEntry_T_6 = io_update_bits_meta[60] & longerHistoryTableMask_1[0];	// src/main/scala/xiangshan/frontend/Tage.scala:775:40, :776:40, :777:60, :778:{27,56}
  wire        _firstEntry_T_7 = io_update_bits_meta[61] & longerHistoryTableMask_1[1];	// src/main/scala/xiangshan/frontend/Tage.scala:775:40, :776:40, :777:60, :778:{27,56}
  wire        _firstEntry_T_8 = io_update_bits_meta[62] & longerHistoryTableMask_1[2];	// src/main/scala/xiangshan/frontend/Tage.scala:775:40, :776:40, :777:60, :778:{27,56}
  reg         tables_0_io_update_mask_0_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:834:48
  reg         tables_0_io_update_takens_0_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:835:48
  reg         tables_0_io_update_alloc_0_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:836:48
  reg  [2:0]  tables_0_io_update_oldCtrs_0_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:837:48
  reg         tables_0_io_update_uMask_0_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:839:48
  reg         tables_0_io_update_us_0_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:840:48
  reg         tables_0_io_update_reset_u_0_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:841:48
  reg         tables_1_io_update_mask_0_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:834:48
  reg         tables_1_io_update_takens_0_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:835:48
  reg         tables_1_io_update_alloc_0_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:836:48
  reg  [2:0]  tables_1_io_update_oldCtrs_0_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:837:48
  reg         tables_1_io_update_uMask_0_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:839:48
  reg         tables_1_io_update_us_0_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:840:48
  reg         tables_1_io_update_reset_u_0_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:841:48
  reg         tables_2_io_update_mask_0_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:834:48
  reg         tables_2_io_update_takens_0_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:835:48
  reg         tables_2_io_update_alloc_0_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:836:48
  reg  [2:0]  tables_2_io_update_oldCtrs_0_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:837:48
  reg         tables_2_io_update_uMask_0_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:839:48
  reg         tables_2_io_update_us_0_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:840:48
  reg         tables_2_io_update_reset_u_0_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:841:48
  reg         tables_3_io_update_mask_0_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:834:48
  reg         tables_3_io_update_takens_0_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:835:48
  reg         tables_3_io_update_alloc_0_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:836:48
  reg  [2:0]  tables_3_io_update_oldCtrs_0_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:837:48
  reg         tables_3_io_update_uMask_0_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:839:48
  reg         tables_3_io_update_us_0_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:840:48
  reg         tables_3_io_update_reset_u_0_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:841:48
  reg         tables_0_io_update_mask_1_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:834:48
  reg         tables_0_io_update_takens_1_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:835:48
  reg         tables_0_io_update_alloc_1_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:836:48
  reg  [2:0]  tables_0_io_update_oldCtrs_1_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:837:48
  reg         tables_0_io_update_uMask_1_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:839:48
  reg         tables_0_io_update_us_1_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:840:48
  reg         tables_0_io_update_reset_u_1_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:841:48
  reg  [38:0] tables_0_io_update_pc_REG_1;	// src/main/scala/xiangshan/frontend/Tage.scala:843:46
  reg  [7:0]  tables_0_io_update_folded_hist_REG_1_hist_14_folded_hist;	// src/main/scala/xiangshan/frontend/Tage.scala:844:49
  reg  [6:0]  tables_0_io_update_folded_hist_REG_1_hist_7_folded_hist;	// src/main/scala/xiangshan/frontend/Tage.scala:844:49
  reg         tables_1_io_update_mask_1_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:834:48
  reg         tables_1_io_update_takens_1_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:835:48
  reg         tables_1_io_update_alloc_1_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:836:48
  reg  [2:0]  tables_1_io_update_oldCtrs_1_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:837:48
  reg         tables_1_io_update_uMask_1_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:839:48
  reg         tables_1_io_update_us_1_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:840:48
  reg         tables_1_io_update_reset_u_1_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:841:48
  reg  [38:0] tables_1_io_update_pc_REG_1;	// src/main/scala/xiangshan/frontend/Tage.scala:843:46
  reg  [6:0]  tables_1_io_update_folded_hist_REG_1_hist_15_folded_hist;	// src/main/scala/xiangshan/frontend/Tage.scala:844:49
  reg  [7:0]  tables_1_io_update_folded_hist_REG_1_hist_4_folded_hist;	// src/main/scala/xiangshan/frontend/Tage.scala:844:49
  reg  [10:0] tables_1_io_update_folded_hist_REG_1_hist_1_folded_hist;	// src/main/scala/xiangshan/frontend/Tage.scala:844:49
  reg         tables_2_io_update_mask_1_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:834:48
  reg         tables_2_io_update_takens_1_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:835:48
  reg         tables_2_io_update_alloc_1_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:836:48
  reg  [2:0]  tables_2_io_update_oldCtrs_1_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:837:48
  reg         tables_2_io_update_uMask_1_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:839:48
  reg         tables_2_io_update_us_1_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:840:48
  reg         tables_2_io_update_reset_u_1_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:841:48
  reg  [38:0] tables_2_io_update_pc_REG_1;	// src/main/scala/xiangshan/frontend/Tage.scala:843:46
  reg  [10:0] tables_2_io_update_folded_hist_REG_1_hist_17_folded_hist;	// src/main/scala/xiangshan/frontend/Tage.scala:844:49
  reg  [6:0]  tables_2_io_update_folded_hist_REG_1_hist_9_folded_hist;	// src/main/scala/xiangshan/frontend/Tage.scala:844:49
  reg  [7:0]  tables_2_io_update_folded_hist_REG_1_hist_3_folded_hist;	// src/main/scala/xiangshan/frontend/Tage.scala:844:49
  reg         tables_3_io_update_mask_1_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:834:48
  reg         tables_3_io_update_takens_1_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:835:48
  reg         tables_3_io_update_alloc_1_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:836:48
  reg  [2:0]  tables_3_io_update_oldCtrs_1_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:837:48
  reg         tables_3_io_update_uMask_1_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:839:48
  reg         tables_3_io_update_us_1_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:840:48
  reg         tables_3_io_update_reset_u_1_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:841:48
  reg  [38:0] tables_3_io_update_pc_REG_1;	// src/main/scala/xiangshan/frontend/Tage.scala:843:46
  reg  [10:0] tables_3_io_update_folded_hist_REG_1_hist_16_folded_hist;	// src/main/scala/xiangshan/frontend/Tage.scala:844:49
  reg  [7:0]  tables_3_io_update_folded_hist_REG_1_hist_8_folded_hist;	// src/main/scala/xiangshan/frontend/Tage.scala:844:49
  reg  [6:0]  tables_3_io_update_folded_hist_REG_1_hist_5_folded_hist;	// src/main/scala/xiangshan/frontend/Tage.scala:844:49
  reg         REG_2_0;	// src/main/scala/xiangshan/frontend/Tage.scala:848:31
  reg         REG_2_1;	// src/main/scala/xiangshan/frontend/Tage.scala:848:31
  reg  [1:0]  REG_3_0;	// src/main/scala/xiangshan/frontend/Tage.scala:849:30
  reg  [1:0]  REG_3_1;	// src/main/scala/xiangshan/frontend/Tage.scala:849:30
  reg  [38:0] bt_io_update_pc_REG;	// src/main/scala/xiangshan/frontend/Tage.scala:850:29
  reg         REG_4_0;	// src/main/scala/xiangshan/frontend/Tage.scala:851:33
  reg         REG_4_1;	// src/main/scala/xiangshan/frontend/Tage.scala:851:33
  reg  [4:0]  scThresholds_0_ctr;	// src/main/scala/xiangshan/frontend/SC.scala:229:52
  reg  [7:0]  scThresholds_0_thres;	// src/main/scala/xiangshan/frontend/SC.scala:229:52
  reg  [4:0]  scThresholds_1_ctr;	// src/main/scala/xiangshan/frontend/SC.scala:229:52
  reg  [7:0]  scThresholds_1_thres;	// src/main/scala/xiangshan/frontend/SC.scala:229:52
  reg  [8:0]  s2_scTableSums_0;	// src/main/scala/xiangshan/frontend/SC.scala:277:37
  reg  [8:0]  s2_scTableSums_1;	// src/main/scala/xiangshan/frontend/SC.scala:277:37
  reg  [2:0]  s2_tagePrvdCtrCentered_r;	// src/main/scala/xiangshan/frontend/SC.scala:278:61
  reg  [5:0]  s2_scResps_r_0_ctrs_0_0;	// src/main/scala/xiangshan/frontend/SC.scala:283:41
  reg  [5:0]  s2_scResps_r_0_ctrs_0_1;	// src/main/scala/xiangshan/frontend/SC.scala:283:41
  reg  [5:0]  s2_scResps_r_1_ctrs_0_0;	// src/main/scala/xiangshan/frontend/SC.scala:283:41
  reg  [5:0]  s2_scResps_r_1_ctrs_0_1;	// src/main/scala/xiangshan/frontend/SC.scala:283:41
  reg  [5:0]  s2_scResps_r_2_ctrs_0_0;	// src/main/scala/xiangshan/frontend/SC.scala:283:41
  reg  [5:0]  s2_scResps_r_2_ctrs_0_1;	// src/main/scala/xiangshan/frontend/SC.scala:283:41
  reg  [5:0]  s2_scResps_r_3_ctrs_0_0;	// src/main/scala/xiangshan/frontend/SC.scala:283:41
  reg  [5:0]  s2_scResps_r_3_ctrs_0_1;	// src/main/scala/xiangshan/frontend/SC.scala:283:41
  reg         s3_pred_dup_0;	// src/main/scala/xiangshan/frontend/SC.scala:318:54
  reg         s3_pred_dup_1;	// src/main/scala/xiangshan/frontend/SC.scala:318:54
  reg         s3_pred_dup_2;	// src/main/scala/xiangshan/frontend/SC.scala:318:54
  reg         s3_pred_dup_3;	// src/main/scala/xiangshan/frontend/SC.scala:318:54
  reg         sc_enable_dup_REG;	// src/main/scala/xiangshan/frontend/SC.scala:319:38
  wire        _GEN_1 = updateValids_0 & io_update_bits_meta[50];	// src/main/scala/xiangshan/frontend/SC.scala:328:29, src/main/scala/xiangshan/frontend/Tage.scala:614:47, :618:40
  wire [7:0]  _sum_T_8 =
    8'({io_update_bits_meta[5], io_update_bits_meta[5:0], 1'h1}
       + {io_update_bits_meta[11], io_update_bits_meta[11:6], 1'h1});	// src/main/scala/xiangshan/frontend/BPU.scala:179:15, src/main/scala/xiangshan/frontend/Tage.scala:618:40, utility/src/main/scala/utility/ParallelMux.scala:115:82
  wire [7:0]  _sum_T_9 =
    8'({io_update_bits_meta[17], io_update_bits_meta[17:12], 1'h1}
       + {io_update_bits_meta[23], io_update_bits_meta[23:18], 1'h1});	// src/main/scala/xiangshan/frontend/BPU.scala:179:15, src/main/scala/xiangshan/frontend/Tage.scala:618:40, utility/src/main/scala/utility/ParallelMux.scala:115:82
  wire [8:0]  _sum_T_10 = 9'({_sum_T_8[7], _sum_T_8} + {_sum_T_9[7], _sum_T_9});	// utility/src/main/scala/utility/ParallelMux.scala:115:82
  wire [2:0]  _sumAboveThreshold_T = io_update_bits_meta[76:74] ^ 3'h4;	// src/main/scala/xiangshan/frontend/SC.scala:266:52, src/main/scala/xiangshan/frontend/Tage.scala:47:34, :618:40
  wire [9:0]  sum =
    10'({_sum_T_10[8], _sum_T_10}
        + {{3{_sumAboveThreshold_T[2]}}, _sumAboveThreshold_T, 4'h8});	// src/main/scala/xiangshan/frontend/SC.scala:266:52, :334:74, src/main/scala/xiangshan/frontend/Tage.scala:565:14, utility/src/main/scala/utility/ParallelMux.scala:115:82
  wire        _update_on_mispred_0_T =
    io_update_bits_meta[48] != io_update_bits_br_taken_mask_0;	// src/main/scala/xiangshan/frontend/SC.scala:348:40, src/main/scala/xiangshan/frontend/Tage.scala:618:40
  reg  [8:0]  s2_scTableSums_1_0;	// src/main/scala/xiangshan/frontend/SC.scala:277:37
  reg  [8:0]  s2_scTableSums_1_1;	// src/main/scala/xiangshan/frontend/SC.scala:277:37
  reg  [2:0]  s2_tagePrvdCtrCentered_r_1;	// src/main/scala/xiangshan/frontend/SC.scala:278:61
  reg  [5:0]  s2_scResps_r_1_0_ctrs_1_0;	// src/main/scala/xiangshan/frontend/SC.scala:283:41
  reg  [5:0]  s2_scResps_r_1_0_ctrs_1_1;	// src/main/scala/xiangshan/frontend/SC.scala:283:41
  reg  [5:0]  s2_scResps_r_1_1_ctrs_1_0;	// src/main/scala/xiangshan/frontend/SC.scala:283:41
  reg  [5:0]  s2_scResps_r_1_1_ctrs_1_1;	// src/main/scala/xiangshan/frontend/SC.scala:283:41
  reg  [5:0]  s2_scResps_r_1_2_ctrs_1_0;	// src/main/scala/xiangshan/frontend/SC.scala:283:41
  reg  [5:0]  s2_scResps_r_1_2_ctrs_1_1;	// src/main/scala/xiangshan/frontend/SC.scala:283:41
  reg  [5:0]  s2_scResps_r_1_3_ctrs_1_0;	// src/main/scala/xiangshan/frontend/SC.scala:283:41
  reg  [5:0]  s2_scResps_r_1_3_ctrs_1_1;	// src/main/scala/xiangshan/frontend/SC.scala:283:41
  reg         s3_pred_dup_0_1;	// src/main/scala/xiangshan/frontend/SC.scala:318:54
  reg         s3_pred_dup_1_1;	// src/main/scala/xiangshan/frontend/SC.scala:318:54
  reg         s3_pred_dup_2_1;	// src/main/scala/xiangshan/frontend/SC.scala:318:54
  reg         s3_pred_dup_3_1;	// src/main/scala/xiangshan/frontend/SC.scala:318:54
  reg         sc_enable_dup_REG_1;	// src/main/scala/xiangshan/frontend/SC.scala:319:38
  wire        _GEN_2 = updateValids_1 & io_update_bits_meta[51];	// src/main/scala/xiangshan/frontend/SC.scala:328:29, src/main/scala/xiangshan/frontend/Tage.scala:614:84, :618:40
  wire [7:0]  _sum_T_22 =
    8'({io_update_bits_meta[29], io_update_bits_meta[29:24], 1'h1}
       + {io_update_bits_meta[35], io_update_bits_meta[35:30], 1'h1});	// src/main/scala/xiangshan/frontend/BPU.scala:179:15, src/main/scala/xiangshan/frontend/Tage.scala:618:40, utility/src/main/scala/utility/ParallelMux.scala:115:82
  wire [7:0]  _sum_T_23 =
    8'({io_update_bits_meta[41], io_update_bits_meta[41:36], 1'h1}
       + {io_update_bits_meta[47], io_update_bits_meta[47:42], 1'h1});	// src/main/scala/xiangshan/frontend/BPU.scala:179:15, src/main/scala/xiangshan/frontend/Tage.scala:618:40, utility/src/main/scala/utility/ParallelMux.scala:115:82
  wire [8:0]  _sum_T_24 = 9'({_sum_T_22[7], _sum_T_22} + {_sum_T_23[7], _sum_T_23});	// utility/src/main/scala/utility/ParallelMux.scala:115:82
  wire [2:0]  _sumAboveThreshold_T_19 = io_update_bits_meta[81:79] ^ 3'h4;	// src/main/scala/xiangshan/frontend/SC.scala:266:52, src/main/scala/xiangshan/frontend/Tage.scala:47:34, :618:40
  wire [9:0]  sum_1 =
    10'({_sum_T_24[8], _sum_T_24}
        + {{3{_sumAboveThreshold_T_19[2]}}, _sumAboveThreshold_T_19, 4'h8});	// src/main/scala/xiangshan/frontend/SC.scala:266:52, :334:74, src/main/scala/xiangshan/frontend/Tage.scala:565:14, utility/src/main/scala/utility/ParallelMux.scala:115:82
  wire        _update_on_mispred_1_T =
    io_update_bits_meta[49] != io_update_bits_br_taken_mask_1;	// src/main/scala/xiangshan/frontend/SC.scala:348:40, src/main/scala/xiangshan/frontend/Tage.scala:618:40
  reg         scTables_0_io_update_mask_0_REG;	// src/main/scala/xiangshan/frontend/SC.scala:377:49
  reg         scTables_0_io_update_tagePreds_0_REG;	// src/main/scala/xiangshan/frontend/SC.scala:378:54
  reg         scTables_0_io_update_takens_0_REG;	// src/main/scala/xiangshan/frontend/SC.scala:379:54
  reg  [5:0]  scTables_0_io_update_oldCtrs_0_REG;	// src/main/scala/xiangshan/frontend/SC.scala:380:54
  reg         scTables_1_io_update_mask_0_REG;	// src/main/scala/xiangshan/frontend/SC.scala:377:49
  reg         scTables_1_io_update_tagePreds_0_REG;	// src/main/scala/xiangshan/frontend/SC.scala:378:54
  reg         scTables_1_io_update_takens_0_REG;	// src/main/scala/xiangshan/frontend/SC.scala:379:54
  reg  [5:0]  scTables_1_io_update_oldCtrs_0_REG;	// src/main/scala/xiangshan/frontend/SC.scala:380:54
  reg         scTables_2_io_update_mask_0_REG;	// src/main/scala/xiangshan/frontend/SC.scala:377:49
  reg         scTables_2_io_update_tagePreds_0_REG;	// src/main/scala/xiangshan/frontend/SC.scala:378:54
  reg         scTables_2_io_update_takens_0_REG;	// src/main/scala/xiangshan/frontend/SC.scala:379:54
  reg  [5:0]  scTables_2_io_update_oldCtrs_0_REG;	// src/main/scala/xiangshan/frontend/SC.scala:380:54
  reg         scTables_3_io_update_mask_0_REG;	// src/main/scala/xiangshan/frontend/SC.scala:377:49
  reg         scTables_3_io_update_tagePreds_0_REG;	// src/main/scala/xiangshan/frontend/SC.scala:378:54
  reg         scTables_3_io_update_takens_0_REG;	// src/main/scala/xiangshan/frontend/SC.scala:379:54
  reg  [5:0]  scTables_3_io_update_oldCtrs_0_REG;	// src/main/scala/xiangshan/frontend/SC.scala:380:54
  reg         scTables_0_io_update_mask_1_REG;	// src/main/scala/xiangshan/frontend/SC.scala:377:49
  reg         scTables_0_io_update_tagePreds_1_REG;	// src/main/scala/xiangshan/frontend/SC.scala:378:54
  reg         scTables_0_io_update_takens_1_REG;	// src/main/scala/xiangshan/frontend/SC.scala:379:54
  reg  [5:0]  scTables_0_io_update_oldCtrs_1_REG;	// src/main/scala/xiangshan/frontend/SC.scala:380:54
  reg  [38:0] scTables_0_io_update_pc_REG_1;	// src/main/scala/xiangshan/frontend/SC.scala:381:44
  reg         scTables_1_io_update_mask_1_REG;	// src/main/scala/xiangshan/frontend/SC.scala:377:49
  reg         scTables_1_io_update_tagePreds_1_REG;	// src/main/scala/xiangshan/frontend/SC.scala:378:54
  reg         scTables_1_io_update_takens_1_REG;	// src/main/scala/xiangshan/frontend/SC.scala:379:54
  reg  [5:0]  scTables_1_io_update_oldCtrs_1_REG;	// src/main/scala/xiangshan/frontend/SC.scala:380:54
  reg  [38:0] scTables_1_io_update_pc_REG_1;	// src/main/scala/xiangshan/frontend/SC.scala:381:44
  reg  [3:0]  scTables_1_io_update_folded_hist_REG_1_hist_12_folded_hist;	// src/main/scala/xiangshan/frontend/SC.scala:382:53
  reg         scTables_2_io_update_mask_1_REG;	// src/main/scala/xiangshan/frontend/SC.scala:377:49
  reg         scTables_2_io_update_tagePreds_1_REG;	// src/main/scala/xiangshan/frontend/SC.scala:378:54
  reg         scTables_2_io_update_takens_1_REG;	// src/main/scala/xiangshan/frontend/SC.scala:379:54
  reg  [5:0]  scTables_2_io_update_oldCtrs_1_REG;	// src/main/scala/xiangshan/frontend/SC.scala:380:54
  reg  [38:0] scTables_2_io_update_pc_REG_1;	// src/main/scala/xiangshan/frontend/SC.scala:381:44
  reg  [7:0]  scTables_2_io_update_folded_hist_REG_1_hist_11_folded_hist;	// src/main/scala/xiangshan/frontend/SC.scala:382:53
  reg         scTables_3_io_update_mask_1_REG;	// src/main/scala/xiangshan/frontend/SC.scala:377:49
  reg         scTables_3_io_update_tagePreds_1_REG;	// src/main/scala/xiangshan/frontend/SC.scala:378:54
  reg         scTables_3_io_update_takens_1_REG;	// src/main/scala/xiangshan/frontend/SC.scala:379:54
  reg  [5:0]  scTables_3_io_update_oldCtrs_1_REG;	// src/main/scala/xiangshan/frontend/SC.scala:380:54
  reg  [38:0] scTables_3_io_update_pc_REG_1;	// src/main/scala/xiangshan/frontend/SC.scala:381:44
  reg  [7:0]  scTables_3_io_update_folded_hist_REG_1_hist_2_folded_hist;	// src/main/scala/xiangshan/frontend/SC.scala:382:53
  wire [7:0]  _s1_scTableSums_T_8 =
    8'({_scTables_0_io_resp_ctrs_0_0[5], _scTables_0_io_resp_ctrs_0_0, 1'h1}
       + {_scTables_1_io_resp_ctrs_0_0[5], _scTables_1_io_resp_ctrs_0_0, 1'h1});	// src/main/scala/xiangshan/frontend/BPU.scala:179:15, src/main/scala/xiangshan/frontend/SC.scala:217:23, utility/src/main/scala/utility/ParallelMux.scala:115:82
  wire [7:0]  _s1_scTableSums_T_9 =
    8'({_scTables_2_io_resp_ctrs_0_0[5], _scTables_2_io_resp_ctrs_0_0, 1'h1}
       + {_scTables_3_io_resp_ctrs_0_0[5], _scTables_3_io_resp_ctrs_0_0, 1'h1});	// src/main/scala/xiangshan/frontend/BPU.scala:179:15, src/main/scala/xiangshan/frontend/SC.scala:217:23, utility/src/main/scala/utility/ParallelMux.scala:115:82
  wire [7:0]  _s1_scTableSums_T_19 =
    8'({_scTables_0_io_resp_ctrs_0_1[5], _scTables_0_io_resp_ctrs_0_1, 1'h1}
       + {_scTables_1_io_resp_ctrs_0_1[5], _scTables_1_io_resp_ctrs_0_1, 1'h1});	// src/main/scala/xiangshan/frontend/BPU.scala:179:15, src/main/scala/xiangshan/frontend/SC.scala:217:23, utility/src/main/scala/utility/ParallelMux.scala:115:82
  wire [7:0]  _s1_scTableSums_T_20 =
    8'({_scTables_2_io_resp_ctrs_0_1[5], _scTables_2_io_resp_ctrs_0_1, 1'h1}
       + {_scTables_3_io_resp_ctrs_0_1[5], _scTables_3_io_resp_ctrs_0_1, 1'h1});	// src/main/scala/xiangshan/frontend/BPU.scala:179:15, src/main/scala/xiangshan/frontend/SC.scala:217:23, utility/src/main/scala/utility/ParallelMux.scala:115:82
  wire [7:0]  _s1_scTableSums_T_30 =
    8'({_scTables_0_io_resp_ctrs_1_0[5], _scTables_0_io_resp_ctrs_1_0, 1'h1}
       + {_scTables_1_io_resp_ctrs_1_0[5], _scTables_1_io_resp_ctrs_1_0, 1'h1});	// src/main/scala/xiangshan/frontend/BPU.scala:179:15, src/main/scala/xiangshan/frontend/SC.scala:217:23, utility/src/main/scala/utility/ParallelMux.scala:115:82
  wire [7:0]  _s1_scTableSums_T_31 =
    8'({_scTables_2_io_resp_ctrs_1_0[5], _scTables_2_io_resp_ctrs_1_0, 1'h1}
       + {_scTables_3_io_resp_ctrs_1_0[5], _scTables_3_io_resp_ctrs_1_0, 1'h1});	// src/main/scala/xiangshan/frontend/BPU.scala:179:15, src/main/scala/xiangshan/frontend/SC.scala:217:23, utility/src/main/scala/utility/ParallelMux.scala:115:82
  wire [7:0]  _s1_scTableSums_T_41 =
    8'({_scTables_0_io_resp_ctrs_1_1[5], _scTables_0_io_resp_ctrs_1_1, 1'h1}
       + {_scTables_1_io_resp_ctrs_1_1[5], _scTables_1_io_resp_ctrs_1_1, 1'h1});	// src/main/scala/xiangshan/frontend/BPU.scala:179:15, src/main/scala/xiangshan/frontend/SC.scala:217:23, utility/src/main/scala/utility/ParallelMux.scala:115:82
  wire [7:0]  _s1_scTableSums_T_42 =
    8'({_scTables_2_io_resp_ctrs_1_1[5], _scTables_2_io_resp_ctrs_1_1, 1'h1}
       + {_scTables_3_io_resp_ctrs_1_1[5], _scTables_3_io_resp_ctrs_1_1, 1'h1});	// src/main/scala/xiangshan/frontend/BPU.scala:179:15, src/main/scala/xiangshan/frontend/SC.scala:217:23, utility/src/main/scala/utility/ParallelMux.scala:115:82
  wire        useAltCtr =
    s1_pc_dup_0[7:1] == 7'h0 & useAltOnNaCtrs_0_0[3] | s1_pc_dup_0[7:1] == 7'h1
    & useAltOnNaCtrs_0_1[3] | s1_pc_dup_0[7:1] == 7'h2 & useAltOnNaCtrs_0_2[3]
    | s1_pc_dup_0[7:1] == 7'h3 & useAltOnNaCtrs_0_3[3] | s1_pc_dup_0[7:1] == 7'h4
    & useAltOnNaCtrs_0_4[3] | s1_pc_dup_0[7:1] == 7'h5 & useAltOnNaCtrs_0_5[3]
    | s1_pc_dup_0[7:1] == 7'h6 & useAltOnNaCtrs_0_6[3] | s1_pc_dup_0[7:1] == 7'h7
    & useAltOnNaCtrs_0_7[3] | s1_pc_dup_0[7:1] == 7'h8 & useAltOnNaCtrs_0_8[3]
    | s1_pc_dup_0[7:1] == 7'h9 & useAltOnNaCtrs_0_9[3] | s1_pc_dup_0[7:1] == 7'hA
    & useAltOnNaCtrs_0_10[3] | s1_pc_dup_0[7:1] == 7'hB & useAltOnNaCtrs_0_11[3]
    | s1_pc_dup_0[7:1] == 7'hC & useAltOnNaCtrs_0_12[3] | s1_pc_dup_0[7:1] == 7'hD
    & useAltOnNaCtrs_0_13[3] | s1_pc_dup_0[7:1] == 7'hE & useAltOnNaCtrs_0_14[3]
    | s1_pc_dup_0[7:1] == 7'hF & useAltOnNaCtrs_0_15[3] | s1_pc_dup_0[7:1] == 7'h10
    & useAltOnNaCtrs_0_16[3] | s1_pc_dup_0[7:1] == 7'h11 & useAltOnNaCtrs_0_17[3]
    | s1_pc_dup_0[7:1] == 7'h12 & useAltOnNaCtrs_0_18[3] | s1_pc_dup_0[7:1] == 7'h13
    & useAltOnNaCtrs_0_19[3] | s1_pc_dup_0[7:1] == 7'h14 & useAltOnNaCtrs_0_20[3]
    | s1_pc_dup_0[7:1] == 7'h15 & useAltOnNaCtrs_0_21[3] | s1_pc_dup_0[7:1] == 7'h16
    & useAltOnNaCtrs_0_22[3] | s1_pc_dup_0[7:1] == 7'h17 & useAltOnNaCtrs_0_23[3]
    | s1_pc_dup_0[7:1] == 7'h18 & useAltOnNaCtrs_0_24[3] | s1_pc_dup_0[7:1] == 7'h19
    & useAltOnNaCtrs_0_25[3] | s1_pc_dup_0[7:1] == 7'h1A & useAltOnNaCtrs_0_26[3]
    | s1_pc_dup_0[7:1] == 7'h1B & useAltOnNaCtrs_0_27[3] | s1_pc_dup_0[7:1] == 7'h1C
    & useAltOnNaCtrs_0_28[3] | s1_pc_dup_0[7:1] == 7'h1D & useAltOnNaCtrs_0_29[3]
    | s1_pc_dup_0[7:1] == 7'h1E & useAltOnNaCtrs_0_30[3] | s1_pc_dup_0[7:1] == 7'h1F
    & useAltOnNaCtrs_0_31[3] | s1_pc_dup_0[7:1] == 7'h20 & useAltOnNaCtrs_0_32[3]
    | s1_pc_dup_0[7:1] == 7'h21 & useAltOnNaCtrs_0_33[3] | s1_pc_dup_0[7:1] == 7'h22
    & useAltOnNaCtrs_0_34[3] | s1_pc_dup_0[7:1] == 7'h23 & useAltOnNaCtrs_0_35[3]
    | s1_pc_dup_0[7:1] == 7'h24 & useAltOnNaCtrs_0_36[3] | s1_pc_dup_0[7:1] == 7'h25
    & useAltOnNaCtrs_0_37[3] | s1_pc_dup_0[7:1] == 7'h26 & useAltOnNaCtrs_0_38[3]
    | s1_pc_dup_0[7:1] == 7'h27 & useAltOnNaCtrs_0_39[3] | s1_pc_dup_0[7:1] == 7'h28
    & useAltOnNaCtrs_0_40[3] | s1_pc_dup_0[7:1] == 7'h29 & useAltOnNaCtrs_0_41[3]
    | s1_pc_dup_0[7:1] == 7'h2A & useAltOnNaCtrs_0_42[3] | s1_pc_dup_0[7:1] == 7'h2B
    & useAltOnNaCtrs_0_43[3] | s1_pc_dup_0[7:1] == 7'h2C & useAltOnNaCtrs_0_44[3]
    | s1_pc_dup_0[7:1] == 7'h2D & useAltOnNaCtrs_0_45[3] | s1_pc_dup_0[7:1] == 7'h2E
    & useAltOnNaCtrs_0_46[3] | s1_pc_dup_0[7:1] == 7'h2F & useAltOnNaCtrs_0_47[3]
    | s1_pc_dup_0[7:1] == 7'h30 & useAltOnNaCtrs_0_48[3] | s1_pc_dup_0[7:1] == 7'h31
    & useAltOnNaCtrs_0_49[3] | s1_pc_dup_0[7:1] == 7'h32 & useAltOnNaCtrs_0_50[3]
    | s1_pc_dup_0[7:1] == 7'h33 & useAltOnNaCtrs_0_51[3] | s1_pc_dup_0[7:1] == 7'h34
    & useAltOnNaCtrs_0_52[3] | s1_pc_dup_0[7:1] == 7'h35 & useAltOnNaCtrs_0_53[3]
    | s1_pc_dup_0[7:1] == 7'h36 & useAltOnNaCtrs_0_54[3] | s1_pc_dup_0[7:1] == 7'h37
    & useAltOnNaCtrs_0_55[3] | s1_pc_dup_0[7:1] == 7'h38 & useAltOnNaCtrs_0_56[3]
    | s1_pc_dup_0[7:1] == 7'h39 & useAltOnNaCtrs_0_57[3] | s1_pc_dup_0[7:1] == 7'h3A
    & useAltOnNaCtrs_0_58[3] | s1_pc_dup_0[7:1] == 7'h3B & useAltOnNaCtrs_0_59[3]
    | s1_pc_dup_0[7:1] == 7'h3C & useAltOnNaCtrs_0_60[3] | s1_pc_dup_0[7:1] == 7'h3D
    & useAltOnNaCtrs_0_61[3] | s1_pc_dup_0[7:1] == 7'h3E & useAltOnNaCtrs_0_62[3]
    | s1_pc_dup_0[7:1] == 7'h3F & useAltOnNaCtrs_0_63[3] | s1_pc_dup_0[7:1] == 7'h40
    & useAltOnNaCtrs_0_64[3] | s1_pc_dup_0[7:1] == 7'h41 & useAltOnNaCtrs_0_65[3]
    | s1_pc_dup_0[7:1] == 7'h42 & useAltOnNaCtrs_0_66[3] | s1_pc_dup_0[7:1] == 7'h43
    & useAltOnNaCtrs_0_67[3] | s1_pc_dup_0[7:1] == 7'h44 & useAltOnNaCtrs_0_68[3]
    | s1_pc_dup_0[7:1] == 7'h45 & useAltOnNaCtrs_0_69[3] | s1_pc_dup_0[7:1] == 7'h46
    & useAltOnNaCtrs_0_70[3] | s1_pc_dup_0[7:1] == 7'h47 & useAltOnNaCtrs_0_71[3]
    | s1_pc_dup_0[7:1] == 7'h48 & useAltOnNaCtrs_0_72[3] | s1_pc_dup_0[7:1] == 7'h49
    & useAltOnNaCtrs_0_73[3] | s1_pc_dup_0[7:1] == 7'h4A & useAltOnNaCtrs_0_74[3]
    | s1_pc_dup_0[7:1] == 7'h4B & useAltOnNaCtrs_0_75[3] | s1_pc_dup_0[7:1] == 7'h4C
    & useAltOnNaCtrs_0_76[3] | s1_pc_dup_0[7:1] == 7'h4D & useAltOnNaCtrs_0_77[3]
    | s1_pc_dup_0[7:1] == 7'h4E & useAltOnNaCtrs_0_78[3] | s1_pc_dup_0[7:1] == 7'h4F
    & useAltOnNaCtrs_0_79[3] | s1_pc_dup_0[7:1] == 7'h50 & useAltOnNaCtrs_0_80[3]
    | s1_pc_dup_0[7:1] == 7'h51 & useAltOnNaCtrs_0_81[3] | s1_pc_dup_0[7:1] == 7'h52
    & useAltOnNaCtrs_0_82[3] | s1_pc_dup_0[7:1] == 7'h53 & useAltOnNaCtrs_0_83[3]
    | s1_pc_dup_0[7:1] == 7'h54 & useAltOnNaCtrs_0_84[3] | s1_pc_dup_0[7:1] == 7'h55
    & useAltOnNaCtrs_0_85[3] | s1_pc_dup_0[7:1] == 7'h56 & useAltOnNaCtrs_0_86[3]
    | s1_pc_dup_0[7:1] == 7'h57 & useAltOnNaCtrs_0_87[3] | s1_pc_dup_0[7:1] == 7'h58
    & useAltOnNaCtrs_0_88[3] | s1_pc_dup_0[7:1] == 7'h59 & useAltOnNaCtrs_0_89[3]
    | s1_pc_dup_0[7:1] == 7'h5A & useAltOnNaCtrs_0_90[3] | s1_pc_dup_0[7:1] == 7'h5B
    & useAltOnNaCtrs_0_91[3] | s1_pc_dup_0[7:1] == 7'h5C & useAltOnNaCtrs_0_92[3]
    | s1_pc_dup_0[7:1] == 7'h5D & useAltOnNaCtrs_0_93[3] | s1_pc_dup_0[7:1] == 7'h5E
    & useAltOnNaCtrs_0_94[3] | s1_pc_dup_0[7:1] == 7'h5F & useAltOnNaCtrs_0_95[3]
    | s1_pc_dup_0[7:1] == 7'h60 & useAltOnNaCtrs_0_96[3] | s1_pc_dup_0[7:1] == 7'h61
    & useAltOnNaCtrs_0_97[3] | s1_pc_dup_0[7:1] == 7'h62 & useAltOnNaCtrs_0_98[3]
    | s1_pc_dup_0[7:1] == 7'h63 & useAltOnNaCtrs_0_99[3] | s1_pc_dup_0[7:1] == 7'h64
    & useAltOnNaCtrs_0_100[3] | s1_pc_dup_0[7:1] == 7'h65 & useAltOnNaCtrs_0_101[3]
    | s1_pc_dup_0[7:1] == 7'h66 & useAltOnNaCtrs_0_102[3] | s1_pc_dup_0[7:1] == 7'h67
    & useAltOnNaCtrs_0_103[3] | s1_pc_dup_0[7:1] == 7'h68 & useAltOnNaCtrs_0_104[3]
    | s1_pc_dup_0[7:1] == 7'h69 & useAltOnNaCtrs_0_105[3] | s1_pc_dup_0[7:1] == 7'h6A
    & useAltOnNaCtrs_0_106[3] | s1_pc_dup_0[7:1] == 7'h6B & useAltOnNaCtrs_0_107[3]
    | s1_pc_dup_0[7:1] == 7'h6C & useAltOnNaCtrs_0_108[3] | s1_pc_dup_0[7:1] == 7'h6D
    & useAltOnNaCtrs_0_109[3] | s1_pc_dup_0[7:1] == 7'h6E & useAltOnNaCtrs_0_110[3]
    | s1_pc_dup_0[7:1] == 7'h6F & useAltOnNaCtrs_0_111[3] | s1_pc_dup_0[7:1] == 7'h70
    & useAltOnNaCtrs_0_112[3] | s1_pc_dup_0[7:1] == 7'h71 & useAltOnNaCtrs_0_113[3]
    | s1_pc_dup_0[7:1] == 7'h72 & useAltOnNaCtrs_0_114[3] | s1_pc_dup_0[7:1] == 7'h73
    & useAltOnNaCtrs_0_115[3] | s1_pc_dup_0[7:1] == 7'h74 & useAltOnNaCtrs_0_116[3]
    | s1_pc_dup_0[7:1] == 7'h75 & useAltOnNaCtrs_0_117[3] | s1_pc_dup_0[7:1] == 7'h76
    & useAltOnNaCtrs_0_118[3] | s1_pc_dup_0[7:1] == 7'h77 & useAltOnNaCtrs_0_119[3]
    | s1_pc_dup_0[7:1] == 7'h78 & useAltOnNaCtrs_0_120[3] | s1_pc_dup_0[7:1] == 7'h79
    & useAltOnNaCtrs_0_121[3] | s1_pc_dup_0[7:1] == 7'h7A & useAltOnNaCtrs_0_122[3]
    | s1_pc_dup_0[7:1] == 7'h7B & useAltOnNaCtrs_0_123[3] | s1_pc_dup_0[7:1] == 7'h7C
    & useAltOnNaCtrs_0_124[3] | s1_pc_dup_0[7:1] == 7'h7D & useAltOnNaCtrs_0_125[3]
    | s1_pc_dup_0[7:1] == 7'h7E & useAltOnNaCtrs_0_126[3] | (&(s1_pc_dup_0[7:1]))
    & useAltOnNaCtrs_0_127[3];	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/xiangshan/frontend/BPU.scala:186:86, src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :562:45, :563:31, :736:41
  wire        _providerInfo_T = _tables_3_io_resps_0_valid | _tables_2_io_resps_0_valid;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21, utility/src/main/scala/utility/ParallelMux.scala:90:65
  wire [2:0]  s1_providerResps_0_ctr =
    _providerInfo_T
      ? (_tables_3_io_resps_0_valid
           ? _tables_3_io_resps_0_bits_ctr
           : _tables_2_io_resps_0_bits_ctr)
      : _tables_1_io_resps_0_valid
          ? _tables_1_io_resps_0_bits_ctr
          : _tables_0_io_resps_0_bits_ctr;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21, utility/src/main/scala/utility/ParallelMux.scala:90:{65,77}
  wire        s1_provideds_0 =
    _tables_0_io_resps_0_valid | _tables_1_io_resps_0_valid | _tables_2_io_resps_0_valid
    | _tables_3_io_resps_0_valid;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21, :656:47
  wire        s1_altUsed_0 =
    ~s1_provideds_0
    | (_providerInfo_T
         ? (_tables_3_io_resps_0_valid
              ? _tables_3_io_resps_0_bits_unconf & useAltCtr
              : _tables_2_io_resps_0_bits_unconf & useAltCtr)
         : _tables_1_io_resps_0_valid
             ? _tables_1_io_resps_0_bits_unconf & useAltCtr
             : _tables_0_io_resps_0_bits_unconf & useAltCtr);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/Tage.scala:549:21, :651:52, :656:47, :689:{28,38}, utility/src/main/scala/utility/ParallelMux.scala:90:{65,77}
  wire        s1_tageTakens_0 =
    s1_altUsed_0 ? _bt_io_s1_cnt_0[1] : s1_providerResps_0_ctr[2];	// src/main/scala/xiangshan/frontend/Tage.scala:557:19, :689:38, :691:10, :692:18, :693:30, utility/src/main/scala/utility/ParallelMux.scala:90:77
  wire        _GEN_3 = io_update_bits_meta[83:82] == 2'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:618:40, :652:26, :756:39
  wire        _GEN_4 = updateValids_0 & io_update_bits_meta[84];	// src/main/scala/xiangshan/frontend/Tage.scala:614:47, :618:40, :620:31, :754:22, :755:29, :756:39
  wire        _GEN_5 = io_update_bits_meta[83:82] == 2'h1;	// src/main/scala/xiangshan/frontend/Tage.scala:618:40, :652:26, :756:39
  wire        _GEN_6 = io_update_bits_meta[83:82] == 2'h2;	// src/main/scala/xiangshan/frontend/Tage.scala:618:40, :652:26, :756:39
  wire [1:0]  maskedEntry =
    io_update_bits_meta[56] & longerHistoryTableMask[0] & allocLFSR_lfsr[0]
      ? 2'h0
      : io_update_bits_meta[57] & longerHistoryTableMask[1] & allocLFSR_lfsr[1]
          ? 2'h1
          : {1'h1,
             ~(io_update_bits_meta[58] & longerHistoryTableMask[2] & allocLFSR_lfsr[2])};	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:48:45, src/main/scala/xiangshan/frontend/BPU.scala:179:15, src/main/scala/xiangshan/frontend/Tage.scala:652:26, :774:29, :775:40, :776:40, :777:60, :778:{27,56}, :786:52, utility/src/main/scala/utility/LFSR64.scala:27:33
  wire [3:0]  _allocate_T =
    (io_update_bits_meta[59:56] & longerHistoryTableMask) >> maskedEntry;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/xiangshan/frontend/Tage.scala:618:40, :775:40, :776:40, :787:36
  wire [1:0]  allocate =
    _allocate_T[0]
      ? maskedEntry
      : _firstEntry_T ? 2'h0 : _firstEntry_T_1 ? 2'h1 : {1'h1, ~_firstEntry_T_2};	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/xiangshan/frontend/BPU.scala:179:15, src/main/scala/xiangshan/frontend/Tage.scala:652:26, :776:40, :778:56, :787:{23,36}
  wire        _GEN_7 = allocate == 2'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:652:26, :787:23, :810:33
  wire        _GEN_8 = needToAllocate & (|(io_update_bits_meta[59:56])) & _GEN_7;	// src/main/scala/xiangshan/frontend/Tage.scala:129:39, :618:40, :754:22, :770:53, :790:27, :809:26, :810:33
  wire        _GEN_9 = allocate == 2'h1;	// src/main/scala/xiangshan/frontend/Tage.scala:652:26, :787:23, :810:33
  wire        _GEN_10 = needToAllocate & (|(io_update_bits_meta[59:56])) & _GEN_9;	// src/main/scala/xiangshan/frontend/Tage.scala:129:39, :618:40, :754:22, :770:53, :790:27, :809:26, :810:33
  wire        _GEN_11 = allocate == 2'h2;	// src/main/scala/xiangshan/frontend/Tage.scala:652:26, :787:23, :810:33
  wire        _GEN_12 = needToAllocate & (|(io_update_bits_meta[59:56])) & _GEN_11;	// src/main/scala/xiangshan/frontend/Tage.scala:129:39, :618:40, :754:22, :770:53, :790:27, :809:26, :810:33
  wire        _GEN_13 = needToAllocate & (|(io_update_bits_meta[59:56])) & (&allocate);	// src/main/scala/xiangshan/frontend/Tage.scala:129:39, :618:40, :754:22, :770:53, :787:23, :790:27, :809:26, :810:33
  wire        _GEN_14 = needToAllocate & (|(io_update_bits_meta[59:56]));	// src/main/scala/xiangshan/frontend/Tage.scala:129:39, :618:40, :754:22, :770:53, :790:27, :809:26, :812:34
  wire        updateResetU_0 = needToAllocate & (&bankTickCtrs_0);	// src/main/scala/xiangshan/frontend/Tage.scala:562:45, :622:31, :770:53, :790:27, :816:{29,59}
  wire        useAltCtr_1 =
    s1_pc_dup_0[7:1] == 7'h0 & useAltOnNaCtrs_1_0[3] | s1_pc_dup_0[7:1] == 7'h1
    & useAltOnNaCtrs_1_1[3] | s1_pc_dup_0[7:1] == 7'h2 & useAltOnNaCtrs_1_2[3]
    | s1_pc_dup_0[7:1] == 7'h3 & useAltOnNaCtrs_1_3[3] | s1_pc_dup_0[7:1] == 7'h4
    & useAltOnNaCtrs_1_4[3] | s1_pc_dup_0[7:1] == 7'h5 & useAltOnNaCtrs_1_5[3]
    | s1_pc_dup_0[7:1] == 7'h6 & useAltOnNaCtrs_1_6[3] | s1_pc_dup_0[7:1] == 7'h7
    & useAltOnNaCtrs_1_7[3] | s1_pc_dup_0[7:1] == 7'h8 & useAltOnNaCtrs_1_8[3]
    | s1_pc_dup_0[7:1] == 7'h9 & useAltOnNaCtrs_1_9[3] | s1_pc_dup_0[7:1] == 7'hA
    & useAltOnNaCtrs_1_10[3] | s1_pc_dup_0[7:1] == 7'hB & useAltOnNaCtrs_1_11[3]
    | s1_pc_dup_0[7:1] == 7'hC & useAltOnNaCtrs_1_12[3] | s1_pc_dup_0[7:1] == 7'hD
    & useAltOnNaCtrs_1_13[3] | s1_pc_dup_0[7:1] == 7'hE & useAltOnNaCtrs_1_14[3]
    | s1_pc_dup_0[7:1] == 7'hF & useAltOnNaCtrs_1_15[3] | s1_pc_dup_0[7:1] == 7'h10
    & useAltOnNaCtrs_1_16[3] | s1_pc_dup_0[7:1] == 7'h11 & useAltOnNaCtrs_1_17[3]
    | s1_pc_dup_0[7:1] == 7'h12 & useAltOnNaCtrs_1_18[3] | s1_pc_dup_0[7:1] == 7'h13
    & useAltOnNaCtrs_1_19[3] | s1_pc_dup_0[7:1] == 7'h14 & useAltOnNaCtrs_1_20[3]
    | s1_pc_dup_0[7:1] == 7'h15 & useAltOnNaCtrs_1_21[3] | s1_pc_dup_0[7:1] == 7'h16
    & useAltOnNaCtrs_1_22[3] | s1_pc_dup_0[7:1] == 7'h17 & useAltOnNaCtrs_1_23[3]
    | s1_pc_dup_0[7:1] == 7'h18 & useAltOnNaCtrs_1_24[3] | s1_pc_dup_0[7:1] == 7'h19
    & useAltOnNaCtrs_1_25[3] | s1_pc_dup_0[7:1] == 7'h1A & useAltOnNaCtrs_1_26[3]
    | s1_pc_dup_0[7:1] == 7'h1B & useAltOnNaCtrs_1_27[3] | s1_pc_dup_0[7:1] == 7'h1C
    & useAltOnNaCtrs_1_28[3] | s1_pc_dup_0[7:1] == 7'h1D & useAltOnNaCtrs_1_29[3]
    | s1_pc_dup_0[7:1] == 7'h1E & useAltOnNaCtrs_1_30[3] | s1_pc_dup_0[7:1] == 7'h1F
    & useAltOnNaCtrs_1_31[3] | s1_pc_dup_0[7:1] == 7'h20 & useAltOnNaCtrs_1_32[3]
    | s1_pc_dup_0[7:1] == 7'h21 & useAltOnNaCtrs_1_33[3] | s1_pc_dup_0[7:1] == 7'h22
    & useAltOnNaCtrs_1_34[3] | s1_pc_dup_0[7:1] == 7'h23 & useAltOnNaCtrs_1_35[3]
    | s1_pc_dup_0[7:1] == 7'h24 & useAltOnNaCtrs_1_36[3] | s1_pc_dup_0[7:1] == 7'h25
    & useAltOnNaCtrs_1_37[3] | s1_pc_dup_0[7:1] == 7'h26 & useAltOnNaCtrs_1_38[3]
    | s1_pc_dup_0[7:1] == 7'h27 & useAltOnNaCtrs_1_39[3] | s1_pc_dup_0[7:1] == 7'h28
    & useAltOnNaCtrs_1_40[3] | s1_pc_dup_0[7:1] == 7'h29 & useAltOnNaCtrs_1_41[3]
    | s1_pc_dup_0[7:1] == 7'h2A & useAltOnNaCtrs_1_42[3] | s1_pc_dup_0[7:1] == 7'h2B
    & useAltOnNaCtrs_1_43[3] | s1_pc_dup_0[7:1] == 7'h2C & useAltOnNaCtrs_1_44[3]
    | s1_pc_dup_0[7:1] == 7'h2D & useAltOnNaCtrs_1_45[3] | s1_pc_dup_0[7:1] == 7'h2E
    & useAltOnNaCtrs_1_46[3] | s1_pc_dup_0[7:1] == 7'h2F & useAltOnNaCtrs_1_47[3]
    | s1_pc_dup_0[7:1] == 7'h30 & useAltOnNaCtrs_1_48[3] | s1_pc_dup_0[7:1] == 7'h31
    & useAltOnNaCtrs_1_49[3] | s1_pc_dup_0[7:1] == 7'h32 & useAltOnNaCtrs_1_50[3]
    | s1_pc_dup_0[7:1] == 7'h33 & useAltOnNaCtrs_1_51[3] | s1_pc_dup_0[7:1] == 7'h34
    & useAltOnNaCtrs_1_52[3] | s1_pc_dup_0[7:1] == 7'h35 & useAltOnNaCtrs_1_53[3]
    | s1_pc_dup_0[7:1] == 7'h36 & useAltOnNaCtrs_1_54[3] | s1_pc_dup_0[7:1] == 7'h37
    & useAltOnNaCtrs_1_55[3] | s1_pc_dup_0[7:1] == 7'h38 & useAltOnNaCtrs_1_56[3]
    | s1_pc_dup_0[7:1] == 7'h39 & useAltOnNaCtrs_1_57[3] | s1_pc_dup_0[7:1] == 7'h3A
    & useAltOnNaCtrs_1_58[3] | s1_pc_dup_0[7:1] == 7'h3B & useAltOnNaCtrs_1_59[3]
    | s1_pc_dup_0[7:1] == 7'h3C & useAltOnNaCtrs_1_60[3] | s1_pc_dup_0[7:1] == 7'h3D
    & useAltOnNaCtrs_1_61[3] | s1_pc_dup_0[7:1] == 7'h3E & useAltOnNaCtrs_1_62[3]
    | s1_pc_dup_0[7:1] == 7'h3F & useAltOnNaCtrs_1_63[3] | s1_pc_dup_0[7:1] == 7'h40
    & useAltOnNaCtrs_1_64[3] | s1_pc_dup_0[7:1] == 7'h41 & useAltOnNaCtrs_1_65[3]
    | s1_pc_dup_0[7:1] == 7'h42 & useAltOnNaCtrs_1_66[3] | s1_pc_dup_0[7:1] == 7'h43
    & useAltOnNaCtrs_1_67[3] | s1_pc_dup_0[7:1] == 7'h44 & useAltOnNaCtrs_1_68[3]
    | s1_pc_dup_0[7:1] == 7'h45 & useAltOnNaCtrs_1_69[3] | s1_pc_dup_0[7:1] == 7'h46
    & useAltOnNaCtrs_1_70[3] | s1_pc_dup_0[7:1] == 7'h47 & useAltOnNaCtrs_1_71[3]
    | s1_pc_dup_0[7:1] == 7'h48 & useAltOnNaCtrs_1_72[3] | s1_pc_dup_0[7:1] == 7'h49
    & useAltOnNaCtrs_1_73[3] | s1_pc_dup_0[7:1] == 7'h4A & useAltOnNaCtrs_1_74[3]
    | s1_pc_dup_0[7:1] == 7'h4B & useAltOnNaCtrs_1_75[3] | s1_pc_dup_0[7:1] == 7'h4C
    & useAltOnNaCtrs_1_76[3] | s1_pc_dup_0[7:1] == 7'h4D & useAltOnNaCtrs_1_77[3]
    | s1_pc_dup_0[7:1] == 7'h4E & useAltOnNaCtrs_1_78[3] | s1_pc_dup_0[7:1] == 7'h4F
    & useAltOnNaCtrs_1_79[3] | s1_pc_dup_0[7:1] == 7'h50 & useAltOnNaCtrs_1_80[3]
    | s1_pc_dup_0[7:1] == 7'h51 & useAltOnNaCtrs_1_81[3] | s1_pc_dup_0[7:1] == 7'h52
    & useAltOnNaCtrs_1_82[3] | s1_pc_dup_0[7:1] == 7'h53 & useAltOnNaCtrs_1_83[3]
    | s1_pc_dup_0[7:1] == 7'h54 & useAltOnNaCtrs_1_84[3] | s1_pc_dup_0[7:1] == 7'h55
    & useAltOnNaCtrs_1_85[3] | s1_pc_dup_0[7:1] == 7'h56 & useAltOnNaCtrs_1_86[3]
    | s1_pc_dup_0[7:1] == 7'h57 & useAltOnNaCtrs_1_87[3] | s1_pc_dup_0[7:1] == 7'h58
    & useAltOnNaCtrs_1_88[3] | s1_pc_dup_0[7:1] == 7'h59 & useAltOnNaCtrs_1_89[3]
    | s1_pc_dup_0[7:1] == 7'h5A & useAltOnNaCtrs_1_90[3] | s1_pc_dup_0[7:1] == 7'h5B
    & useAltOnNaCtrs_1_91[3] | s1_pc_dup_0[7:1] == 7'h5C & useAltOnNaCtrs_1_92[3]
    | s1_pc_dup_0[7:1] == 7'h5D & useAltOnNaCtrs_1_93[3] | s1_pc_dup_0[7:1] == 7'h5E
    & useAltOnNaCtrs_1_94[3] | s1_pc_dup_0[7:1] == 7'h5F & useAltOnNaCtrs_1_95[3]
    | s1_pc_dup_0[7:1] == 7'h60 & useAltOnNaCtrs_1_96[3] | s1_pc_dup_0[7:1] == 7'h61
    & useAltOnNaCtrs_1_97[3] | s1_pc_dup_0[7:1] == 7'h62 & useAltOnNaCtrs_1_98[3]
    | s1_pc_dup_0[7:1] == 7'h63 & useAltOnNaCtrs_1_99[3] | s1_pc_dup_0[7:1] == 7'h64
    & useAltOnNaCtrs_1_100[3] | s1_pc_dup_0[7:1] == 7'h65 & useAltOnNaCtrs_1_101[3]
    | s1_pc_dup_0[7:1] == 7'h66 & useAltOnNaCtrs_1_102[3] | s1_pc_dup_0[7:1] == 7'h67
    & useAltOnNaCtrs_1_103[3] | s1_pc_dup_0[7:1] == 7'h68 & useAltOnNaCtrs_1_104[3]
    | s1_pc_dup_0[7:1] == 7'h69 & useAltOnNaCtrs_1_105[3] | s1_pc_dup_0[7:1] == 7'h6A
    & useAltOnNaCtrs_1_106[3] | s1_pc_dup_0[7:1] == 7'h6B & useAltOnNaCtrs_1_107[3]
    | s1_pc_dup_0[7:1] == 7'h6C & useAltOnNaCtrs_1_108[3] | s1_pc_dup_0[7:1] == 7'h6D
    & useAltOnNaCtrs_1_109[3] | s1_pc_dup_0[7:1] == 7'h6E & useAltOnNaCtrs_1_110[3]
    | s1_pc_dup_0[7:1] == 7'h6F & useAltOnNaCtrs_1_111[3] | s1_pc_dup_0[7:1] == 7'h70
    & useAltOnNaCtrs_1_112[3] | s1_pc_dup_0[7:1] == 7'h71 & useAltOnNaCtrs_1_113[3]
    | s1_pc_dup_0[7:1] == 7'h72 & useAltOnNaCtrs_1_114[3] | s1_pc_dup_0[7:1] == 7'h73
    & useAltOnNaCtrs_1_115[3] | s1_pc_dup_0[7:1] == 7'h74 & useAltOnNaCtrs_1_116[3]
    | s1_pc_dup_0[7:1] == 7'h75 & useAltOnNaCtrs_1_117[3] | s1_pc_dup_0[7:1] == 7'h76
    & useAltOnNaCtrs_1_118[3] | s1_pc_dup_0[7:1] == 7'h77 & useAltOnNaCtrs_1_119[3]
    | s1_pc_dup_0[7:1] == 7'h78 & useAltOnNaCtrs_1_120[3] | s1_pc_dup_0[7:1] == 7'h79
    & useAltOnNaCtrs_1_121[3] | s1_pc_dup_0[7:1] == 7'h7A & useAltOnNaCtrs_1_122[3]
    | s1_pc_dup_0[7:1] == 7'h7B & useAltOnNaCtrs_1_123[3] | s1_pc_dup_0[7:1] == 7'h7C
    & useAltOnNaCtrs_1_124[3] | s1_pc_dup_0[7:1] == 7'h7D & useAltOnNaCtrs_1_125[3]
    | s1_pc_dup_0[7:1] == 7'h7E & useAltOnNaCtrs_1_126[3] | (&(s1_pc_dup_0[7:1]))
    & useAltOnNaCtrs_1_127[3];	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/xiangshan/frontend/BPU.scala:186:86, src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :562:45, :563:31, :736:41
  wire        _providerInfo_T_5 = _tables_3_io_resps_1_valid | _tables_2_io_resps_1_valid;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21, utility/src/main/scala/utility/ParallelMux.scala:90:65
  wire [2:0]  s1_providerResps_1_ctr =
    _providerInfo_T_5
      ? (_tables_3_io_resps_1_valid
           ? _tables_3_io_resps_1_bits_ctr
           : _tables_2_io_resps_1_bits_ctr)
      : _tables_1_io_resps_1_valid
          ? _tables_1_io_resps_1_bits_ctr
          : _tables_0_io_resps_1_bits_ctr;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21, utility/src/main/scala/utility/ParallelMux.scala:90:{65,77}
  wire        s1_provideds_1 =
    _tables_0_io_resps_1_valid | _tables_1_io_resps_1_valid | _tables_2_io_resps_1_valid
    | _tables_3_io_resps_1_valid;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21, :656:47
  wire        s1_altUsed_1 =
    ~s1_provideds_1
    | (_providerInfo_T_5
         ? (_tables_3_io_resps_1_valid
              ? _tables_3_io_resps_1_bits_unconf & useAltCtr_1
              : _tables_2_io_resps_1_bits_unconf & useAltCtr_1)
         : _tables_1_io_resps_1_valid
             ? _tables_1_io_resps_1_bits_unconf & useAltCtr_1
             : _tables_0_io_resps_1_bits_unconf & useAltCtr_1);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/Tage.scala:549:21, :651:52, :656:47, :689:{28,38}, utility/src/main/scala/utility/ParallelMux.scala:90:{65,77}
  wire        s1_tageTakens_1 =
    s1_altUsed_1 ? _bt_io_s1_cnt_1[1] : s1_providerResps_1_ctr[2];	// src/main/scala/xiangshan/frontend/Tage.scala:557:19, :689:38, :691:10, :692:18, :693:30, utility/src/main/scala/utility/ParallelMux.scala:90:77
  wire        _GEN_15 = io_update_bits_meta[86:85] == 2'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:618:40, :652:26, :756:39
  wire        _GEN_16 = updateValids_1 & io_update_bits_meta[87];	// src/main/scala/xiangshan/frontend/Tage.scala:614:84, :618:40, :620:31, :754:22, :755:29, :756:39
  wire        _GEN_17 = io_update_bits_meta[86:85] == 2'h1;	// src/main/scala/xiangshan/frontend/Tage.scala:618:40, :652:26, :756:39
  wire        _GEN_18 = io_update_bits_meta[86:85] == 2'h2;	// src/main/scala/xiangshan/frontend/Tage.scala:618:40, :652:26, :756:39
  wire [1:0]  maskedEntry_1 =
    io_update_bits_meta[60] & longerHistoryTableMask_1[0] & allocLFSR_lfsr_1[0]
      ? 2'h0
      : io_update_bits_meta[61] & longerHistoryTableMask_1[1] & allocLFSR_lfsr_1[1]
          ? 2'h1
          : {1'h1,
             ~(io_update_bits_meta[62] & longerHistoryTableMask_1[2]
               & allocLFSR_lfsr_1[2])};	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/chisel3/util/OneHot.scala:48:45, src/main/scala/xiangshan/frontend/BPU.scala:179:15, src/main/scala/xiangshan/frontend/Tage.scala:652:26, :774:29, :775:40, :776:40, :777:60, :778:{27,56}, :786:52, utility/src/main/scala/utility/LFSR64.scala:27:33
  wire [3:0]  _allocate_T_2 =
    (io_update_bits_meta[63:60] & longerHistoryTableMask_1) >> maskedEntry_1;	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/xiangshan/frontend/Tage.scala:618:40, :775:40, :776:40, :787:36
  wire [1:0]  allocate_1 =
    _allocate_T_2[0]
      ? maskedEntry_1
      : _firstEntry_T_6 ? 2'h0 : _firstEntry_T_7 ? 2'h1 : {1'h1, ~_firstEntry_T_8};	// src/main/scala/chisel3/util/Mux.scala:50:70, src/main/scala/xiangshan/frontend/BPU.scala:179:15, src/main/scala/xiangshan/frontend/Tage.scala:652:26, :776:40, :778:56, :787:{23,36}
  wire        _GEN_19 = allocate_1 == 2'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:652:26, :787:23, :810:33
  wire        _GEN_20 = needToAllocate_1 & (|(io_update_bits_meta[63:60])) & _GEN_19;	// src/main/scala/xiangshan/frontend/Tage.scala:129:39, :618:40, :754:22, :770:53, :790:27, :809:26, :810:33
  wire        _GEN_21 = allocate_1 == 2'h1;	// src/main/scala/xiangshan/frontend/Tage.scala:652:26, :787:23, :810:33
  wire        _GEN_22 = needToAllocate_1 & (|(io_update_bits_meta[63:60])) & _GEN_21;	// src/main/scala/xiangshan/frontend/Tage.scala:129:39, :618:40, :754:22, :770:53, :790:27, :809:26, :810:33
  wire        _GEN_23 = allocate_1 == 2'h2;	// src/main/scala/xiangshan/frontend/Tage.scala:652:26, :787:23, :810:33
  wire        _GEN_24 = needToAllocate_1 & (|(io_update_bits_meta[63:60])) & _GEN_23;	// src/main/scala/xiangshan/frontend/Tage.scala:129:39, :618:40, :754:22, :770:53, :790:27, :809:26, :810:33
  wire        _GEN_25 =
    needToAllocate_1 & (|(io_update_bits_meta[63:60])) & (&allocate_1);	// src/main/scala/xiangshan/frontend/Tage.scala:129:39, :618:40, :754:22, :770:53, :787:23, :790:27, :809:26, :810:33
  wire        _GEN_26 = needToAllocate_1 & (|(io_update_bits_meta[63:60]));	// src/main/scala/xiangshan/frontend/Tage.scala:129:39, :618:40, :754:22, :770:53, :790:27, :809:26, :812:34
  wire        updateResetU_1 = needToAllocate_1 & (&bankTickCtrs_1);	// src/main/scala/xiangshan/frontend/Tage.scala:562:45, :622:31, :770:53, :790:27, :816:{29,59}
  wire [2:0]  _s2_tagePrvdCtrCentered_T = s2_tagePrvdCtrCentered_r ^ 3'h4;	// src/main/scala/xiangshan/frontend/SC.scala:266:52, :278:61, src/main/scala/xiangshan/frontend/Tage.scala:47:34
  wire [9:0]  _GEN_27 =
    {{3{_s2_tagePrvdCtrCentered_T[2]}}, _s2_tagePrvdCtrCentered_T, 4'h8};	// src/main/scala/xiangshan/frontend/SC.scala:266:52, :279:47, src/main/scala/xiangshan/frontend/Tage.scala:565:14
  wire [9:0]  s2_totalSums_0 = 10'({s2_scTableSums_0[8], s2_scTableSums_0} + _GEN_27);	// src/main/scala/xiangshan/frontend/SC.scala:277:37, :279:47
  wire [9:0]  s2_totalSums_1 = 10'({s2_scTableSums_1[8], s2_scTableSums_1} + _GEN_27);	// src/main/scala/xiangshan/frontend/SC.scala:277:37, :279:47
  wire [8:0]  _GEN_28 = {1'h0, scThresholds_0_thres};	// src/main/scala/xiangshan/frontend/BPU.scala:171:14, src/main/scala/xiangshan/frontend/SC.scala:229:52, :239:29
  wire [8:0]  _GEN_29 =
    {{2{_s2_tagePrvdCtrCentered_T[2]}}, _s2_tagePrvdCtrCentered_T, 4'h8};	// src/main/scala/xiangshan/frontend/SC.scala:266:52, :279:47, src/main/scala/xiangshan/frontend/Tage.scala:565:14
  wire        _GEN_30 =
    s2_tageTakens_dup_3_0
      ? $signed(s2_totalSums_1) > -10'sh1
      : $signed(s2_totalSums_0) > -10'sh1;	// src/main/scala/xiangshan/frontend/SC.scala:279:47, :281:51, :288:12, src/main/scala/xiangshan/frontend/Tage.scala:600:58
  wire        s2_pred =
    s2_provideds_0
    & (s2_tageTakens_dup_3_0
         ? $signed(s2_scTableSums_1) > $signed(9'(_GEN_28 - _GEN_29))
           & ~(s2_totalSums_1[9])
           | $signed(s2_scTableSums_1) < $signed(9'(9'(9'h0 - _GEN_28) - _GEN_29))
           & s2_totalSums_1[9]
         : $signed(s2_scTableSums_0) > $signed(9'(_GEN_28 - _GEN_29))
           & ~(s2_totalSums_0[9])
           | $signed(s2_scTableSums_0) < $signed(9'(9'(9'h0 - _GEN_28) - _GEN_29))
           & s2_totalSums_0[9])
      ? _GEN_30
      : s2_tageTakens_dup_3_0;	// src/main/scala/xiangshan/frontend/SC.scala:232:26, :233:24, :239:{14,29,41,58}, :240:{14,16,29,41}, :277:37, :279:47, :288:{12,29}, src/main/scala/xiangshan/frontend/Tage.scala:593:38, :600:58
  wire [12:0] _GEN_31 = {1'h0, 12'({1'h0, scThresholds_0_thres, 3'h0} + 12'h15)};	// src/main/scala/xiangshan/frontend/BPU.scala:171:14, src/main/scala/xiangshan/frontend/SC.scala:229:52, :239:29, :242:69, :266:47
  wire [12:0] _GEN_32 = {{6{_sumAboveThreshold_T[2]}}, _sumAboveThreshold_T, 4'h8};	// src/main/scala/xiangshan/frontend/SC.scala:239:29, :266:52, :334:74, src/main/scala/xiangshan/frontend/Tage.scala:565:14
  wire [12:0] _GEN_33 = {{3{sum[9]}}, sum};	// src/main/scala/xiangshan/frontend/SC.scala:239:14, :240:16, :334:74, :335:26
  wire [10:0] sumAboveThreshold_totalSum =
    11'({sum[9], sum} + {{4{_sumAboveThreshold_T[2]}}, _sumAboveThreshold_T, 4'h8});	// src/main/scala/xiangshan/frontend/SC.scala:238:28, :240:16, :266:52, :334:74, :335:26, src/main/scala/xiangshan/frontend/Tage.scala:565:14
  wire        scUpdateMask_0_3 =
    _GEN_1
    & (_update_on_mispred_0_T
       | ~($signed(_GEN_33) > $signed(13'(_GEN_31 - _GEN_32))
           & ~(sumAboveThreshold_totalSum[10])
           | $signed(_GEN_33) < $signed(13'(13'(13'h0 - _GEN_31) - _GEN_32))
           & sumAboveThreshold_totalSum[10]));	// src/main/scala/xiangshan/frontend/SC.scala:232:26, :233:24, :238:28, :239:{14,29,41,58}, :240:{14,16,29,41}, :246:32, :328:{29,56}, :343:29, :348:40, :357:{32,55}
  wire [2:0]  _s2_tagePrvdCtrCentered_T_2 = s2_tagePrvdCtrCentered_r_1 ^ 3'h4;	// src/main/scala/xiangshan/frontend/SC.scala:266:52, :278:61, src/main/scala/xiangshan/frontend/Tage.scala:47:34
  wire [9:0]  _GEN_34 =
    {{3{_s2_tagePrvdCtrCentered_T_2[2]}}, _s2_tagePrvdCtrCentered_T_2, 4'h8};	// src/main/scala/xiangshan/frontend/SC.scala:266:52, :279:47, src/main/scala/xiangshan/frontend/Tage.scala:565:14
  wire [9:0]  s2_totalSums_0_1 =
    10'({s2_scTableSums_1_0[8], s2_scTableSums_1_0} + _GEN_34);	// src/main/scala/xiangshan/frontend/SC.scala:277:37, :279:47
  wire [9:0]  s2_totalSums_1_1 =
    10'({s2_scTableSums_1_1[8], s2_scTableSums_1_1} + _GEN_34);	// src/main/scala/xiangshan/frontend/SC.scala:277:37, :279:47
  wire [8:0]  _GEN_35 = {1'h0, scThresholds_1_thres};	// src/main/scala/xiangshan/frontend/BPU.scala:171:14, src/main/scala/xiangshan/frontend/SC.scala:229:52, :239:29
  wire [8:0]  _GEN_36 =
    {{2{_s2_tagePrvdCtrCentered_T_2[2]}}, _s2_tagePrvdCtrCentered_T_2, 4'h8};	// src/main/scala/xiangshan/frontend/SC.scala:266:52, :279:47, src/main/scala/xiangshan/frontend/Tage.scala:565:14
  wire        _GEN_37 =
    s2_tageTakens_dup_3_1
      ? $signed(s2_totalSums_1_1) > -10'sh1
      : $signed(s2_totalSums_0_1) > -10'sh1;	// src/main/scala/xiangshan/frontend/SC.scala:279:47, :281:51, :288:12, src/main/scala/xiangshan/frontend/Tage.scala:600:58
  wire        s2_pred_1 =
    s2_provideds_1
    & (s2_tageTakens_dup_3_1
         ? $signed(s2_scTableSums_1_1) > $signed(9'(_GEN_35 - _GEN_36))
           & ~(s2_totalSums_1_1[9])
           | $signed(s2_scTableSums_1_1) < $signed(9'(9'(9'h0 - _GEN_35) - _GEN_36))
           & s2_totalSums_1_1[9]
         : $signed(s2_scTableSums_1_0) > $signed(9'(_GEN_35 - _GEN_36))
           & ~(s2_totalSums_0_1[9])
           | $signed(s2_scTableSums_1_0) < $signed(9'(9'(9'h0 - _GEN_35) - _GEN_36))
           & s2_totalSums_0_1[9])
      ? _GEN_37
      : s2_tageTakens_dup_3_1;	// src/main/scala/xiangshan/frontend/SC.scala:232:26, :233:24, :239:{14,29,41,58}, :240:{14,16,29,41}, :277:37, :279:47, :288:{12,29}, src/main/scala/xiangshan/frontend/Tage.scala:593:38, :600:58
  wire [12:0] _GEN_38 = {1'h0, 12'({1'h0, scThresholds_1_thres, 3'h0} + 12'h15)};	// src/main/scala/xiangshan/frontend/BPU.scala:171:14, src/main/scala/xiangshan/frontend/SC.scala:229:52, :239:29, :242:69, :266:47
  wire [12:0] _GEN_39 = {{6{_sumAboveThreshold_T_19[2]}}, _sumAboveThreshold_T_19, 4'h8};	// src/main/scala/xiangshan/frontend/SC.scala:239:29, :266:52, :334:74, src/main/scala/xiangshan/frontend/Tage.scala:565:14
  wire [12:0] _GEN_40 = {{3{sum_1[9]}}, sum_1};	// src/main/scala/xiangshan/frontend/SC.scala:239:14, :240:16, :334:74, :335:26
  wire [10:0] sumAboveThreshold_totalSum_1 =
    11'({sum_1[9], sum_1}
        + {{4{_sumAboveThreshold_T_19[2]}}, _sumAboveThreshold_T_19, 4'h8});	// src/main/scala/xiangshan/frontend/SC.scala:238:28, :240:16, :266:52, :334:74, :335:26, src/main/scala/xiangshan/frontend/Tage.scala:565:14
  wire        scUpdateMask_1_3 =
    _GEN_2
    & (_update_on_mispred_1_T
       | ~($signed(_GEN_40) > $signed(13'(_GEN_38 - _GEN_39))
           & ~(sumAboveThreshold_totalSum_1[10])
           | $signed(_GEN_40) < $signed(13'(13'(13'h0 - _GEN_38) - _GEN_39))
           & sumAboveThreshold_totalSum_1[10]));	// src/main/scala/xiangshan/frontend/SC.scala:232:26, :233:24, :238:28, :239:{14,29,41,58}, :240:{14,16,29,41}, :246:32, :328:{29,56}, :343:29, :348:40, :357:{32,55}
  wire [1:0]  s1_providers_0 =
    _providerInfo_T
      ? {1'h1, _tables_3_io_resps_0_valid}
      : {1'h0, _tables_1_io_resps_0_valid};	// src/main/scala/xiangshan/frontend/BPU.scala:171:14, :179:15, src/main/scala/xiangshan/frontend/Tage.scala:549:21, utility/src/main/scala/utility/ParallelMux.scala:90:{65,77}
  wire [3:0]  _allocatableSlots_T_14 = 4'h1 << s1_providers_0;	// src/main/scala/chisel3/util/OneHot.scala:58:35, utility/src/main/scala/utility/ParallelMux.scala:90:77
  wire [2:0]  _GEN_41 = _allocatableSlots_T_14[2:0] | _allocatableSlots_T_14[3:1];	// src/main/scala/chisel3/util/OneHot.scala:58:35, utility/src/main/scala/utility/BitUtils.scala:124:42, utility/src/main/scala/utility/ParallelMux.scala:36:53
  wire [1:0]  s1_providers_1 =
    _providerInfo_T_5
      ? {1'h1, _tables_3_io_resps_1_valid}
      : {1'h0, _tables_1_io_resps_1_valid};	// src/main/scala/xiangshan/frontend/BPU.scala:171:14, :179:15, src/main/scala/xiangshan/frontend/Tage.scala:549:21, utility/src/main/scala/utility/ParallelMux.scala:90:{65,77}
  wire [3:0]  _allocatableSlots_T_39 = 4'h1 << s1_providers_1;	// src/main/scala/chisel3/util/OneHot.scala:58:35, utility/src/main/scala/utility/ParallelMux.scala:90:77
  wire [2:0]  _GEN_42 = _allocatableSlots_T_39[2:0] | _allocatableSlots_T_39[3:1];	// src/main/scala/chisel3/util/OneHot.scala:58:35, utility/src/main/scala/utility/BitUtils.scala:124:42, utility/src/main/scala/utility/ParallelMux.scala:36:53
  always @(posedge clock) begin
    if (REG_1)	// src/main/scala/xiangshan/frontend/BPU.scala:190:16
      s1_pc_dup_0 <= {3'h0, _reset_vector_delay_io_out};	// src/main/scala/xiangshan/frontend/BPU.scala:186:86, :191:39, src/main/scala/xiangshan/frontend/SC.scala:266:47, utility/src/main/scala/utility/Hold.scala:97:23
    else if (io_s0_fire_0)	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
      s1_pc_dup_0 <= io_in_bits_s0_pc_0;	// src/main/scala/xiangshan/frontend/BPU.scala:186:86
    REG <= reset;	// src/main/scala/xiangshan/frontend/BPU.scala:190:24
    REG_1 <= REG & ~reset;	// src/main/scala/xiangshan/frontend/BPU.scala:190:{16,24,39,42}
    if (io_s1_fire_1) begin	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
      s2_provideds_0 <= s1_provideds_0;	// src/main/scala/xiangshan/frontend/Tage.scala:593:38, :656:47
      s2_provideds_1 <= s1_provideds_1;	// src/main/scala/xiangshan/frontend/Tage.scala:593:38, :656:47
      s2_providers_0 <= s1_providers_0;	// src/main/scala/xiangshan/frontend/Tage.scala:594:38, utility/src/main/scala/utility/ParallelMux.scala:90:77
      s2_providers_1 <= s1_providers_1;	// src/main/scala/xiangshan/frontend/Tage.scala:594:38, utility/src/main/scala/utility/ParallelMux.scala:90:77
      s2_providerResps_0_ctr <= s1_providerResps_0_ctr;	// src/main/scala/xiangshan/frontend/Tage.scala:595:38, utility/src/main/scala/utility/ParallelMux.scala:90:77
      s2_providerResps_0_u <=
        _providerInfo_T
          ? (_tables_3_io_resps_0_valid
               ? _tables_3_io_resps_0_bits_u
               : _tables_2_io_resps_0_bits_u)
          : _tables_1_io_resps_0_valid
              ? _tables_1_io_resps_0_bits_u
              : _tables_0_io_resps_0_bits_u;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21, :595:38, utility/src/main/scala/utility/ParallelMux.scala:90:{65,77}
      s2_providerResps_0_unconf <=
        _providerInfo_T
          ? (_tables_3_io_resps_0_valid
               ? _tables_3_io_resps_0_bits_unconf
               : _tables_2_io_resps_0_bits_unconf)
          : _tables_1_io_resps_0_valid
              ? _tables_1_io_resps_0_bits_unconf
              : _tables_0_io_resps_0_bits_unconf;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21, :595:38, utility/src/main/scala/utility/ParallelMux.scala:90:{65,77}
      s2_providerResps_1_ctr <= s1_providerResps_1_ctr;	// src/main/scala/xiangshan/frontend/Tage.scala:595:38, utility/src/main/scala/utility/ParallelMux.scala:90:77
      s2_providerResps_1_u <=
        _providerInfo_T_5
          ? (_tables_3_io_resps_1_valid
               ? _tables_3_io_resps_1_bits_u
               : _tables_2_io_resps_1_bits_u)
          : _tables_1_io_resps_1_valid
              ? _tables_1_io_resps_1_bits_u
              : _tables_0_io_resps_1_bits_u;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21, :595:38, utility/src/main/scala/utility/ParallelMux.scala:90:{65,77}
      s2_providerResps_1_unconf <=
        _providerInfo_T_5
          ? (_tables_3_io_resps_1_valid
               ? _tables_3_io_resps_1_bits_unconf
               : _tables_2_io_resps_1_bits_unconf)
          : _tables_1_io_resps_1_valid
              ? _tables_1_io_resps_1_bits_unconf
              : _tables_0_io_resps_1_bits_unconf;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21, :595:38, utility/src/main/scala/utility/ParallelMux.scala:90:{65,77}
      s2_altUsed_0 <= s1_altUsed_0;	// src/main/scala/xiangshan/frontend/Tage.scala:599:38, :689:38
      s2_altUsed_1 <= s1_altUsed_1;	// src/main/scala/xiangshan/frontend/Tage.scala:599:38, :689:38
      s2_tageTakens_dup_1_0 <= s1_tageTakens_0;	// src/main/scala/xiangshan/frontend/Tage.scala:600:58, :691:10
      s2_tageTakens_dup_1_1 <= s1_tageTakens_1;	// src/main/scala/xiangshan/frontend/Tage.scala:600:58, :691:10
      s2_finalAltPreds_0 <= _bt_io_s1_cnt_0[1];	// src/main/scala/xiangshan/frontend/Tage.scala:557:19, :601:38, :692:18
      s2_finalAltPreds_1 <= _bt_io_s1_cnt_1[1];	// src/main/scala/xiangshan/frontend/Tage.scala:557:19, :601:38, :692:18
      s2_basecnts_0 <= _bt_io_s1_cnt_0;	// src/main/scala/xiangshan/frontend/Tage.scala:557:19, :602:38
      s2_basecnts_1 <= _bt_io_s1_cnt_1;	// src/main/scala/xiangshan/frontend/Tage.scala:557:19, :602:38
      allocatableSlots <=
        {~_tables_3_io_resps_0_valid & ~_tables_3_io_resps_0_bits_u,
         ~_tables_2_io_resps_0_valid & ~_tables_2_io_resps_0_bits_u,
         ~_tables_1_io_resps_0_valid & ~_tables_1_io_resps_0_bits_u,
         ~_tables_0_io_resps_0_valid & ~_tables_0_io_resps_0_bits_u}
        & ~({&s1_providers_0,
             _GEN_41[2],
             _GEN_41[1] | (&s1_providers_0),
             _GEN_41[0] | s1_providers_0 == 2'h2 | (&s1_providers_0)}
            & {4{s1_provideds_0}});	// src/main/scala/xiangshan/frontend/Tage.scala:549:21, :652:26, :656:47, :679:16, :680:{41,50,53,65,72}, :681:{11,63}, :682:17, utility/src/main/scala/utility/BitUtils.scala:124:42, utility/src/main/scala/utility/ParallelMux.scala:36:53, :90:77
      allocatableSlots_1 <=
        {~_tables_3_io_resps_1_valid & ~_tables_3_io_resps_1_bits_u,
         ~_tables_2_io_resps_1_valid & ~_tables_2_io_resps_1_bits_u,
         ~_tables_1_io_resps_1_valid & ~_tables_1_io_resps_1_bits_u,
         ~_tables_0_io_resps_1_valid & ~_tables_0_io_resps_1_bits_u}
        & ~({&s1_providers_1,
             _GEN_42[2],
             _GEN_42[1] | (&s1_providers_1),
             _GEN_42[0] | s1_providers_1 == 2'h2 | (&s1_providers_1)}
            & {4{s1_provideds_1}});	// src/main/scala/xiangshan/frontend/Tage.scala:549:21, :652:26, :656:47, :679:16, :680:{41,50,53,65,72}, :681:{11,63}, :682:17, utility/src/main/scala/utility/BitUtils.scala:124:42, utility/src/main/scala/utility/ParallelMux.scala:36:53, :90:77
    end
    if (io_s1_fire_0) begin	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
      s2_tageTakens_dup_0_0 <= s1_tageTakens_0;	// src/main/scala/xiangshan/frontend/Tage.scala:600:58, :691:10
      s2_tageTakens_dup_0_1 <= s1_tageTakens_1;	// src/main/scala/xiangshan/frontend/Tage.scala:600:58, :691:10
    end
    if (io_s1_fire_2) begin	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
      s2_tageTakens_dup_2_0 <= s1_tageTakens_0;	// src/main/scala/xiangshan/frontend/Tage.scala:600:58, :691:10
      s2_tageTakens_dup_2_1 <= s1_tageTakens_1;	// src/main/scala/xiangshan/frontend/Tage.scala:600:58, :691:10
    end
    if (io_s1_fire_3) begin	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
      s2_tageTakens_dup_3_0 <= s1_tageTakens_0;	// src/main/scala/xiangshan/frontend/Tage.scala:600:58, :691:10
      s2_tageTakens_dup_3_1 <= s1_tageTakens_1;	// src/main/scala/xiangshan/frontend/Tage.scala:600:58, :691:10
      s2_scTableSums_0 <=
        9'({_s1_scTableSums_T_8[7], _s1_scTableSums_T_8}
           + {_s1_scTableSums_T_9[7], _s1_scTableSums_T_9});	// src/main/scala/xiangshan/frontend/SC.scala:277:37, utility/src/main/scala/utility/ParallelMux.scala:115:82
      s2_scTableSums_1 <=
        9'({_s1_scTableSums_T_19[7], _s1_scTableSums_T_19}
           + {_s1_scTableSums_T_20[7], _s1_scTableSums_T_20});	// src/main/scala/xiangshan/frontend/SC.scala:277:37, utility/src/main/scala/utility/ParallelMux.scala:115:82
      s2_tagePrvdCtrCentered_r <= s1_providerResps_0_ctr;	// src/main/scala/xiangshan/frontend/SC.scala:278:61, utility/src/main/scala/utility/ParallelMux.scala:90:77
      s2_scResps_r_0_ctrs_0_0 <= _scTables_0_io_resp_ctrs_0_0;	// src/main/scala/xiangshan/frontend/SC.scala:217:23, :283:41
      s2_scResps_r_0_ctrs_0_1 <= _scTables_0_io_resp_ctrs_0_1;	// src/main/scala/xiangshan/frontend/SC.scala:217:23, :283:41
      s2_scResps_r_1_ctrs_0_0 <= _scTables_1_io_resp_ctrs_0_0;	// src/main/scala/xiangshan/frontend/SC.scala:217:23, :283:41
      s2_scResps_r_1_ctrs_0_1 <= _scTables_1_io_resp_ctrs_0_1;	// src/main/scala/xiangshan/frontend/SC.scala:217:23, :283:41
      s2_scResps_r_2_ctrs_0_0 <= _scTables_2_io_resp_ctrs_0_0;	// src/main/scala/xiangshan/frontend/SC.scala:217:23, :283:41
      s2_scResps_r_2_ctrs_0_1 <= _scTables_2_io_resp_ctrs_0_1;	// src/main/scala/xiangshan/frontend/SC.scala:217:23, :283:41
      s2_scResps_r_3_ctrs_0_0 <= _scTables_3_io_resp_ctrs_0_0;	// src/main/scala/xiangshan/frontend/SC.scala:217:23, :283:41
      s2_scResps_r_3_ctrs_0_1 <= _scTables_3_io_resp_ctrs_0_1;	// src/main/scala/xiangshan/frontend/SC.scala:217:23, :283:41
      s2_scTableSums_1_0 <=
        9'({_s1_scTableSums_T_30[7], _s1_scTableSums_T_30}
           + {_s1_scTableSums_T_31[7], _s1_scTableSums_T_31});	// src/main/scala/xiangshan/frontend/SC.scala:277:37, utility/src/main/scala/utility/ParallelMux.scala:115:82
      s2_scTableSums_1_1 <=
        9'({_s1_scTableSums_T_41[7], _s1_scTableSums_T_41}
           + {_s1_scTableSums_T_42[7], _s1_scTableSums_T_42});	// src/main/scala/xiangshan/frontend/SC.scala:277:37, utility/src/main/scala/utility/ParallelMux.scala:115:82
      s2_tagePrvdCtrCentered_r_1 <= s1_providerResps_1_ctr;	// src/main/scala/xiangshan/frontend/SC.scala:278:61, utility/src/main/scala/utility/ParallelMux.scala:90:77
      s2_scResps_r_1_0_ctrs_1_0 <= _scTables_0_io_resp_ctrs_1_0;	// src/main/scala/xiangshan/frontend/SC.scala:217:23, :283:41
      s2_scResps_r_1_0_ctrs_1_1 <= _scTables_0_io_resp_ctrs_1_1;	// src/main/scala/xiangshan/frontend/SC.scala:217:23, :283:41
      s2_scResps_r_1_1_ctrs_1_0 <= _scTables_1_io_resp_ctrs_1_0;	// src/main/scala/xiangshan/frontend/SC.scala:217:23, :283:41
      s2_scResps_r_1_1_ctrs_1_1 <= _scTables_1_io_resp_ctrs_1_1;	// src/main/scala/xiangshan/frontend/SC.scala:217:23, :283:41
      s2_scResps_r_1_2_ctrs_1_0 <= _scTables_2_io_resp_ctrs_1_0;	// src/main/scala/xiangshan/frontend/SC.scala:217:23, :283:41
      s2_scResps_r_1_2_ctrs_1_1 <= _scTables_2_io_resp_ctrs_1_1;	// src/main/scala/xiangshan/frontend/SC.scala:217:23, :283:41
      s2_scResps_r_1_3_ctrs_1_0 <= _scTables_3_io_resp_ctrs_1_0;	// src/main/scala/xiangshan/frontend/SC.scala:217:23, :283:41
      s2_scResps_r_1_3_ctrs_1_1 <= _scTables_3_io_resp_ctrs_1_1;	// src/main/scala/xiangshan/frontend/SC.scala:217:23, :283:41
    end
    if (io_s2_fire_1) begin	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
      resp_meta_providers_0_valid_r <= s2_provideds_0;	// src/main/scala/xiangshan/frontend/Tage.scala:593:38, :667:49
      resp_meta_providers_0_bits_r <= s2_providers_0;	// src/main/scala/xiangshan/frontend/Tage.scala:594:38, :668:49
      resp_meta_providerResps_0_r_ctr <= s2_providerResps_0_ctr;	// src/main/scala/xiangshan/frontend/Tage.scala:595:38, :669:49
      resp_meta_providerResps_0_r_u <= s2_providerResps_0_u;	// src/main/scala/xiangshan/frontend/Tage.scala:595:38, :669:49
      resp_meta_providerResps_0_r_unconf <= s2_providerResps_0_unconf;	// src/main/scala/xiangshan/frontend/Tage.scala:595:38, :669:49
      resp_meta_allocates_0_r <= allocatableSlots;	// src/main/scala/xiangshan/frontend/Tage.scala:679:16, :686:40
      resp_meta_altUsed_0_r <= s2_altUsed_0;	// src/main/scala/xiangshan/frontend/Tage.scala:599:38, :699:41
      resp_meta_altDiffers_0_r <= s2_finalAltPreds_0 != s2_providerResps_0_ctr[2];	// src/main/scala/xiangshan/frontend/Tage.scala:595:38, :601:38, :700:41, :701:{27,54}
      resp_meta_takens_0_r <= s2_tageTakens_dup_0_0;	// src/main/scala/xiangshan/frontend/Tage.scala:600:58, :702:41
      resp_meta_basecnts_0_r <= s2_basecnts_0;	// src/main/scala/xiangshan/frontend/Tage.scala:602:38, :703:41
      resp_meta_providers_1_valid_r <= s2_provideds_1;	// src/main/scala/xiangshan/frontend/Tage.scala:593:38, :667:49
      resp_meta_providers_1_bits_r <= s2_providers_1;	// src/main/scala/xiangshan/frontend/Tage.scala:594:38, :668:49
      resp_meta_providerResps_1_r_ctr <= s2_providerResps_1_ctr;	// src/main/scala/xiangshan/frontend/Tage.scala:595:38, :669:49
      resp_meta_providerResps_1_r_u <= s2_providerResps_1_u;	// src/main/scala/xiangshan/frontend/Tage.scala:595:38, :669:49
      resp_meta_providerResps_1_r_unconf <= s2_providerResps_1_unconf;	// src/main/scala/xiangshan/frontend/Tage.scala:595:38, :669:49
      resp_meta_allocates_1_r <= allocatableSlots_1;	// src/main/scala/xiangshan/frontend/Tage.scala:679:16, :686:40
      resp_meta_altUsed_1_r <= s2_altUsed_1;	// src/main/scala/xiangshan/frontend/Tage.scala:599:38, :699:41
      resp_meta_altDiffers_1_r <= s2_finalAltPreds_1 != s2_providerResps_1_ctr[2];	// src/main/scala/xiangshan/frontend/Tage.scala:595:38, :601:38, :700:41, :701:{27,54}
      resp_meta_takens_1_r <= s2_tageTakens_dup_0_1;	// src/main/scala/xiangshan/frontend/Tage.scala:600:58, :702:41
      resp_meta_basecnts_1_r <= s2_basecnts_1;	// src/main/scala/xiangshan/frontend/Tage.scala:602:38, :703:41
      s3_pred_dup_1 <= s2_pred;	// src/main/scala/xiangshan/frontend/SC.scala:288:12, :318:54
      s3_pred_dup_1_1 <= s2_pred_1;	// src/main/scala/xiangshan/frontend/SC.scala:288:12, :318:54
    end
    tage_enable_dup_REG <= io_ctrl_tage_enable;	// src/main/scala/xiangshan/frontend/Tage.scala:705:38
    tage_enable_dup_REG_1 <= io_ctrl_tage_enable;	// src/main/scala/xiangshan/frontend/Tage.scala:705:38
    tables_0_io_update_mask_0_REG <= _GEN_8 | _GEN_4 & _GEN_3;	// src/main/scala/xiangshan/frontend/Tage.scala:620:31, :754:22, :755:29, :756:39, :790:27, :809:26, :810:33, :834:48
    tables_0_io_update_takens_0_REG <= bUpdateTakens_0;	// src/main/scala/xiangshan/frontend/Tage.scala:715:33, :835:48
    tables_0_io_update_alloc_0_REG <= _GEN_14 & _GEN_7;	// src/main/scala/xiangshan/frontend/Tage.scala:754:22, :790:27, :809:26, :810:33, :812:34, :836:48
    tables_0_io_update_oldCtrs_0_REG <= io_update_bits_meta[76:74];	// src/main/scala/xiangshan/frontend/Tage.scala:618:40, :837:48
    tables_0_io_update_uMask_0_REG <=
      _GEN_8 | updateValids_0 & io_update_bits_meta[84] & _GEN_3
      & io_update_bits_meta[68];	// src/main/scala/xiangshan/frontend/Tage.scala:614:47, :618:40, :621:31, :754:22, :755:29, :756:39, :757:40, :790:27, :809:26, :810:33, :813:34, :839:48
    tables_0_io_update_us_0_REG <= ~_GEN_8 & updateProviderCorrect;	// src/main/scala/xiangshan/frontend/Tage.scala:720:71, :754:22, :790:27, :809:26, :810:33, :814:30, :840:48
    tables_0_io_update_reset_u_0_REG <= updateResetU_0;	// src/main/scala/xiangshan/frontend/Tage.scala:622:31, :790:27, :816:59, :841:48
    tables_1_io_update_mask_0_REG <= _GEN_10 | _GEN_4 & _GEN_5;	// src/main/scala/xiangshan/frontend/Tage.scala:620:31, :754:22, :755:29, :756:39, :790:27, :809:26, :810:33, :834:48
    tables_1_io_update_takens_0_REG <= bUpdateTakens_0;	// src/main/scala/xiangshan/frontend/Tage.scala:715:33, :835:48
    tables_1_io_update_alloc_0_REG <= _GEN_14 & _GEN_9;	// src/main/scala/xiangshan/frontend/Tage.scala:754:22, :790:27, :809:26, :810:33, :812:34, :836:48
    tables_1_io_update_oldCtrs_0_REG <= io_update_bits_meta[76:74];	// src/main/scala/xiangshan/frontend/Tage.scala:618:40, :837:48
    tables_1_io_update_uMask_0_REG <=
      _GEN_10 | updateValids_0 & io_update_bits_meta[84] & _GEN_5
      & io_update_bits_meta[68];	// src/main/scala/xiangshan/frontend/Tage.scala:614:47, :618:40, :621:31, :754:22, :755:29, :756:39, :757:40, :790:27, :809:26, :810:33, :813:34, :839:48
    tables_1_io_update_us_0_REG <= ~_GEN_10 & updateProviderCorrect;	// src/main/scala/xiangshan/frontend/Tage.scala:720:71, :754:22, :790:27, :809:26, :810:33, :814:30, :840:48
    tables_1_io_update_reset_u_0_REG <= updateResetU_0;	// src/main/scala/xiangshan/frontend/Tage.scala:622:31, :790:27, :816:59, :841:48
    tables_2_io_update_mask_0_REG <= _GEN_12 | _GEN_4 & _GEN_6;	// src/main/scala/xiangshan/frontend/Tage.scala:620:31, :754:22, :755:29, :756:39, :790:27, :809:26, :810:33, :834:48
    tables_2_io_update_takens_0_REG <= bUpdateTakens_0;	// src/main/scala/xiangshan/frontend/Tage.scala:715:33, :835:48
    tables_2_io_update_alloc_0_REG <= _GEN_14 & _GEN_11;	// src/main/scala/xiangshan/frontend/Tage.scala:754:22, :790:27, :809:26, :810:33, :812:34, :836:48
    tables_2_io_update_oldCtrs_0_REG <= io_update_bits_meta[76:74];	// src/main/scala/xiangshan/frontend/Tage.scala:618:40, :837:48
    tables_2_io_update_uMask_0_REG <=
      _GEN_12 | updateValids_0 & io_update_bits_meta[84] & _GEN_6
      & io_update_bits_meta[68];	// src/main/scala/xiangshan/frontend/Tage.scala:614:47, :618:40, :621:31, :754:22, :755:29, :756:39, :757:40, :790:27, :809:26, :810:33, :813:34, :839:48
    tables_2_io_update_us_0_REG <= ~_GEN_12 & updateProviderCorrect;	// src/main/scala/xiangshan/frontend/Tage.scala:720:71, :754:22, :790:27, :809:26, :810:33, :814:30, :840:48
    tables_2_io_update_reset_u_0_REG <= updateResetU_0;	// src/main/scala/xiangshan/frontend/Tage.scala:622:31, :790:27, :816:59, :841:48
    tables_3_io_update_mask_0_REG <= _GEN_13 | _GEN_4 & (&(io_update_bits_meta[83:82]));	// src/main/scala/xiangshan/frontend/Tage.scala:618:40, :620:31, :754:22, :755:29, :756:39, :790:27, :809:26, :810:33, :834:48
    tables_3_io_update_takens_0_REG <= bUpdateTakens_0;	// src/main/scala/xiangshan/frontend/Tage.scala:715:33, :835:48
    tables_3_io_update_alloc_0_REG <= _GEN_14 & (&allocate);	// src/main/scala/xiangshan/frontend/Tage.scala:754:22, :787:23, :790:27, :809:26, :810:33, :812:34, :836:48
    tables_3_io_update_oldCtrs_0_REG <= io_update_bits_meta[76:74];	// src/main/scala/xiangshan/frontend/Tage.scala:618:40, :837:48
    tables_3_io_update_uMask_0_REG <=
      _GEN_13 | updateValids_0 & io_update_bits_meta[84] & (&(io_update_bits_meta[83:82]))
      & io_update_bits_meta[68];	// src/main/scala/xiangshan/frontend/Tage.scala:614:47, :618:40, :621:31, :754:22, :755:29, :756:39, :757:40, :790:27, :809:26, :810:33, :813:34, :839:48
    tables_3_io_update_us_0_REG <= ~_GEN_13 & updateProviderCorrect;	// src/main/scala/xiangshan/frontend/Tage.scala:720:71, :754:22, :790:27, :809:26, :810:33, :814:30, :840:48
    tables_3_io_update_reset_u_0_REG <= updateResetU_0;	// src/main/scala/xiangshan/frontend/Tage.scala:622:31, :790:27, :816:59, :841:48
    tables_0_io_update_mask_1_REG <= _GEN_20 | _GEN_16 & _GEN_15;	// src/main/scala/xiangshan/frontend/Tage.scala:620:31, :754:22, :755:29, :756:39, :790:27, :809:26, :810:33, :834:48
    tables_0_io_update_takens_1_REG <= bUpdateTakens_1;	// src/main/scala/xiangshan/frontend/Tage.scala:715:33, :835:48
    tables_0_io_update_alloc_1_REG <= _GEN_26 & _GEN_19;	// src/main/scala/xiangshan/frontend/Tage.scala:754:22, :790:27, :809:26, :810:33, :812:34, :836:48
    tables_0_io_update_oldCtrs_1_REG <= io_update_bits_meta[81:79];	// src/main/scala/xiangshan/frontend/Tage.scala:618:40, :837:48
    tables_0_io_update_uMask_1_REG <=
      _GEN_20 | updateValids_1 & io_update_bits_meta[87] & _GEN_15
      & io_update_bits_meta[69];	// src/main/scala/xiangshan/frontend/Tage.scala:614:84, :618:40, :621:31, :754:22, :755:29, :756:39, :757:40, :790:27, :809:26, :810:33, :813:34, :839:48
    tables_0_io_update_us_1_REG <= ~_GEN_20 & updateProviderCorrect_1;	// src/main/scala/xiangshan/frontend/Tage.scala:720:71, :754:22, :790:27, :809:26, :810:33, :814:30, :840:48
    tables_0_io_update_reset_u_1_REG <= updateResetU_1;	// src/main/scala/xiangshan/frontend/Tage.scala:622:31, :790:27, :816:59, :841:48
    tables_0_io_update_pc_REG_1 <= io_update_bits_pc;	// src/main/scala/xiangshan/frontend/Tage.scala:843:46
    tables_0_io_update_folded_hist_REG_1_hist_14_folded_hist <=
      io_update_bits_spec_info_folded_hist_hist_14_folded_hist;	// src/main/scala/xiangshan/frontend/Tage.scala:844:49
    tables_0_io_update_folded_hist_REG_1_hist_7_folded_hist <=
      io_update_bits_spec_info_folded_hist_hist_7_folded_hist;	// src/main/scala/xiangshan/frontend/Tage.scala:844:49
    tables_1_io_update_mask_1_REG <= _GEN_22 | _GEN_16 & _GEN_17;	// src/main/scala/xiangshan/frontend/Tage.scala:620:31, :754:22, :755:29, :756:39, :790:27, :809:26, :810:33, :834:48
    tables_1_io_update_takens_1_REG <= bUpdateTakens_1;	// src/main/scala/xiangshan/frontend/Tage.scala:715:33, :835:48
    tables_1_io_update_alloc_1_REG <= _GEN_26 & _GEN_21;	// src/main/scala/xiangshan/frontend/Tage.scala:754:22, :790:27, :809:26, :810:33, :812:34, :836:48
    tables_1_io_update_oldCtrs_1_REG <= io_update_bits_meta[81:79];	// src/main/scala/xiangshan/frontend/Tage.scala:618:40, :837:48
    tables_1_io_update_uMask_1_REG <=
      _GEN_22 | updateValids_1 & io_update_bits_meta[87] & _GEN_17
      & io_update_bits_meta[69];	// src/main/scala/xiangshan/frontend/Tage.scala:614:84, :618:40, :621:31, :754:22, :755:29, :756:39, :757:40, :790:27, :809:26, :810:33, :813:34, :839:48
    tables_1_io_update_us_1_REG <= ~_GEN_22 & updateProviderCorrect_1;	// src/main/scala/xiangshan/frontend/Tage.scala:720:71, :754:22, :790:27, :809:26, :810:33, :814:30, :840:48
    tables_1_io_update_reset_u_1_REG <= updateResetU_1;	// src/main/scala/xiangshan/frontend/Tage.scala:622:31, :790:27, :816:59, :841:48
    tables_1_io_update_pc_REG_1 <= io_update_bits_pc;	// src/main/scala/xiangshan/frontend/Tage.scala:843:46
    tables_1_io_update_folded_hist_REG_1_hist_15_folded_hist <=
      io_update_bits_spec_info_folded_hist_hist_15_folded_hist;	// src/main/scala/xiangshan/frontend/Tage.scala:844:49
    tables_1_io_update_folded_hist_REG_1_hist_4_folded_hist <=
      io_update_bits_spec_info_folded_hist_hist_4_folded_hist;	// src/main/scala/xiangshan/frontend/Tage.scala:844:49
    tables_1_io_update_folded_hist_REG_1_hist_1_folded_hist <=
      io_update_bits_spec_info_folded_hist_hist_1_folded_hist;	// src/main/scala/xiangshan/frontend/Tage.scala:844:49
    tables_2_io_update_mask_1_REG <= _GEN_24 | _GEN_16 & _GEN_18;	// src/main/scala/xiangshan/frontend/Tage.scala:620:31, :754:22, :755:29, :756:39, :790:27, :809:26, :810:33, :834:48
    tables_2_io_update_takens_1_REG <= bUpdateTakens_1;	// src/main/scala/xiangshan/frontend/Tage.scala:715:33, :835:48
    tables_2_io_update_alloc_1_REG <= _GEN_26 & _GEN_23;	// src/main/scala/xiangshan/frontend/Tage.scala:754:22, :790:27, :809:26, :810:33, :812:34, :836:48
    tables_2_io_update_oldCtrs_1_REG <= io_update_bits_meta[81:79];	// src/main/scala/xiangshan/frontend/Tage.scala:618:40, :837:48
    tables_2_io_update_uMask_1_REG <=
      _GEN_24 | updateValids_1 & io_update_bits_meta[87] & _GEN_18
      & io_update_bits_meta[69];	// src/main/scala/xiangshan/frontend/Tage.scala:614:84, :618:40, :621:31, :754:22, :755:29, :756:39, :757:40, :790:27, :809:26, :810:33, :813:34, :839:48
    tables_2_io_update_us_1_REG <= ~_GEN_24 & updateProviderCorrect_1;	// src/main/scala/xiangshan/frontend/Tage.scala:720:71, :754:22, :790:27, :809:26, :810:33, :814:30, :840:48
    tables_2_io_update_reset_u_1_REG <= updateResetU_1;	// src/main/scala/xiangshan/frontend/Tage.scala:622:31, :790:27, :816:59, :841:48
    tables_2_io_update_pc_REG_1 <= io_update_bits_pc;	// src/main/scala/xiangshan/frontend/Tage.scala:843:46
    tables_2_io_update_folded_hist_REG_1_hist_17_folded_hist <=
      io_update_bits_spec_info_folded_hist_hist_17_folded_hist;	// src/main/scala/xiangshan/frontend/Tage.scala:844:49
    tables_2_io_update_folded_hist_REG_1_hist_9_folded_hist <=
      io_update_bits_spec_info_folded_hist_hist_9_folded_hist;	// src/main/scala/xiangshan/frontend/Tage.scala:844:49
    tables_2_io_update_folded_hist_REG_1_hist_3_folded_hist <=
      io_update_bits_spec_info_folded_hist_hist_3_folded_hist;	// src/main/scala/xiangshan/frontend/Tage.scala:844:49
    tables_3_io_update_mask_1_REG <= _GEN_25 | _GEN_16 & (&(io_update_bits_meta[86:85]));	// src/main/scala/xiangshan/frontend/Tage.scala:618:40, :620:31, :754:22, :755:29, :756:39, :790:27, :809:26, :810:33, :834:48
    tables_3_io_update_takens_1_REG <= bUpdateTakens_1;	// src/main/scala/xiangshan/frontend/Tage.scala:715:33, :835:48
    tables_3_io_update_alloc_1_REG <= _GEN_26 & (&allocate_1);	// src/main/scala/xiangshan/frontend/Tage.scala:754:22, :787:23, :790:27, :809:26, :810:33, :812:34, :836:48
    tables_3_io_update_oldCtrs_1_REG <= io_update_bits_meta[81:79];	// src/main/scala/xiangshan/frontend/Tage.scala:618:40, :837:48
    tables_3_io_update_uMask_1_REG <=
      _GEN_25 | updateValids_1 & io_update_bits_meta[87] & (&(io_update_bits_meta[86:85]))
      & io_update_bits_meta[69];	// src/main/scala/xiangshan/frontend/Tage.scala:614:84, :618:40, :621:31, :754:22, :755:29, :756:39, :757:40, :790:27, :809:26, :810:33, :813:34, :839:48
    tables_3_io_update_us_1_REG <= ~_GEN_25 & updateProviderCorrect_1;	// src/main/scala/xiangshan/frontend/Tage.scala:720:71, :754:22, :790:27, :809:26, :810:33, :814:30, :840:48
    tables_3_io_update_reset_u_1_REG <= updateResetU_1;	// src/main/scala/xiangshan/frontend/Tage.scala:622:31, :790:27, :816:59, :841:48
    tables_3_io_update_pc_REG_1 <= io_update_bits_pc;	// src/main/scala/xiangshan/frontend/Tage.scala:843:46
    tables_3_io_update_folded_hist_REG_1_hist_16_folded_hist <=
      io_update_bits_spec_info_folded_hist_hist_16_folded_hist;	// src/main/scala/xiangshan/frontend/Tage.scala:844:49
    tables_3_io_update_folded_hist_REG_1_hist_8_folded_hist <=
      io_update_bits_spec_info_folded_hist_hist_8_folded_hist;	// src/main/scala/xiangshan/frontend/Tage.scala:844:49
    tables_3_io_update_folded_hist_REG_1_hist_5_folded_hist <=
      io_update_bits_spec_info_folded_hist_hist_5_folded_hist;	// src/main/scala/xiangshan/frontend/Tage.scala:844:49
    REG_2_0 <= updateValids_0 & io_update_bits_meta[70];	// src/main/scala/xiangshan/frontend/Tage.scala:614:47, :618:40, :740:64, :848:31
    REG_2_1 <= updateValids_1 & io_update_bits_meta[71];	// src/main/scala/xiangshan/frontend/Tage.scala:614:84, :618:40, :740:64, :848:31
    REG_3_0 <= io_update_bits_meta[65:64];	// src/main/scala/xiangshan/frontend/Tage.scala:618:40, :849:30
    REG_3_1 <= io_update_bits_meta[67:66];	// src/main/scala/xiangshan/frontend/Tage.scala:618:40, :849:30
    bt_io_update_pc_REG <= io_update_bits_pc;	// src/main/scala/xiangshan/frontend/Tage.scala:850:29
    REG_4_0 <= bUpdateTakens_0;	// src/main/scala/xiangshan/frontend/Tage.scala:715:33, :851:33
    REG_4_1 <= bUpdateTakens_1;	// src/main/scala/xiangshan/frontend/Tage.scala:715:33, :851:33
    if (io_s2_fire_3) begin	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
      resp_meta_scMeta_tageTakens_0_r <= s2_tageTakens_dup_3_0;	// src/main/scala/xiangshan/frontend/SC.scala:296:40, src/main/scala/xiangshan/frontend/Tage.scala:600:58
      resp_meta_scMeta_scUsed_0_r <= s2_provideds_0;	// src/main/scala/xiangshan/frontend/SC.scala:297:40, src/main/scala/xiangshan/frontend/Tage.scala:593:38
      resp_meta_scMeta_scPreds_0_r <= _GEN_30;	// src/main/scala/xiangshan/frontend/SC.scala:288:12, :298:40
      r_0 <= s2_tageTakens_dup_3_0 ? s2_scResps_r_0_ctrs_0_1 : s2_scResps_r_0_ctrs_0_0;	// src/main/scala/xiangshan/frontend/SC.scala:283:41, :284:30, :299:40, src/main/scala/xiangshan/frontend/Tage.scala:600:58
      r_1 <= s2_tageTakens_dup_3_0 ? s2_scResps_r_1_ctrs_0_1 : s2_scResps_r_1_ctrs_0_0;	// src/main/scala/xiangshan/frontend/SC.scala:283:41, :284:30, :299:40, src/main/scala/xiangshan/frontend/Tage.scala:600:58
      r_2 <= s2_tageTakens_dup_3_0 ? s2_scResps_r_2_ctrs_0_1 : s2_scResps_r_2_ctrs_0_0;	// src/main/scala/xiangshan/frontend/SC.scala:283:41, :284:30, :299:40, src/main/scala/xiangshan/frontend/Tage.scala:600:58
      r_3 <= s2_tageTakens_dup_3_0 ? s2_scResps_r_3_ctrs_0_1 : s2_scResps_r_3_ctrs_0_0;	// src/main/scala/xiangshan/frontend/SC.scala:283:41, :284:30, :299:40, src/main/scala/xiangshan/frontend/Tage.scala:600:58
      s3_pred_dup_3 <= s2_pred;	// src/main/scala/xiangshan/frontend/SC.scala:288:12, :318:54
      resp_meta_scMeta_tageTakens_1_r <= s2_tageTakens_dup_3_1;	// src/main/scala/xiangshan/frontend/SC.scala:296:40, src/main/scala/xiangshan/frontend/Tage.scala:600:58
      resp_meta_scMeta_scUsed_1_r <= s2_provideds_1;	// src/main/scala/xiangshan/frontend/SC.scala:297:40, src/main/scala/xiangshan/frontend/Tage.scala:593:38
      resp_meta_scMeta_scPreds_1_r <= _GEN_37;	// src/main/scala/xiangshan/frontend/SC.scala:288:12, :298:40
      r_1_0 <=
        s2_tageTakens_dup_3_1 ? s2_scResps_r_1_0_ctrs_1_1 : s2_scResps_r_1_0_ctrs_1_0;	// src/main/scala/xiangshan/frontend/SC.scala:283:41, :284:30, :299:40, src/main/scala/xiangshan/frontend/Tage.scala:600:58
      r_1_1 <=
        s2_tageTakens_dup_3_1 ? s2_scResps_r_1_1_ctrs_1_1 : s2_scResps_r_1_1_ctrs_1_0;	// src/main/scala/xiangshan/frontend/SC.scala:283:41, :284:30, :299:40, src/main/scala/xiangshan/frontend/Tage.scala:600:58
      r_1_2 <=
        s2_tageTakens_dup_3_1 ? s2_scResps_r_1_2_ctrs_1_1 : s2_scResps_r_1_2_ctrs_1_0;	// src/main/scala/xiangshan/frontend/SC.scala:283:41, :284:30, :299:40, src/main/scala/xiangshan/frontend/Tage.scala:600:58
      r_1_3 <=
        s2_tageTakens_dup_3_1 ? s2_scResps_r_1_3_ctrs_1_1 : s2_scResps_r_1_3_ctrs_1_0;	// src/main/scala/xiangshan/frontend/SC.scala:283:41, :284:30, :299:40, src/main/scala/xiangshan/frontend/Tage.scala:600:58
      s3_pred_dup_3_1 <= s2_pred_1;	// src/main/scala/xiangshan/frontend/SC.scala:288:12, :318:54
    end
    if (io_s2_fire_0) begin	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
      s3_pred_dup_0 <= s2_pred;	// src/main/scala/xiangshan/frontend/SC.scala:288:12, :318:54
      s3_pred_dup_0_1 <= s2_pred_1;	// src/main/scala/xiangshan/frontend/SC.scala:288:12, :318:54
    end
    if (io_s2_fire_2) begin	// src/main/scala/xiangshan/frontend/BPU.scala:171:14
      s3_pred_dup_2 <= s2_pred;	// src/main/scala/xiangshan/frontend/SC.scala:288:12, :318:54
      s3_pred_dup_2_1 <= s2_pred_1;	// src/main/scala/xiangshan/frontend/SC.scala:288:12, :318:54
    end
    sc_enable_dup_REG <= io_ctrl_sc_enable;	// src/main/scala/xiangshan/frontend/SC.scala:319:38
    sc_enable_dup_REG_1 <= io_ctrl_sc_enable;	// src/main/scala/xiangshan/frontend/SC.scala:319:38
    scTables_0_io_update_mask_0_REG <= scUpdateMask_0_3;	// src/main/scala/xiangshan/frontend/SC.scala:246:32, :328:56, :357:55, :377:49
    scTables_0_io_update_tagePreds_0_REG <= io_update_bits_meta[52];	// src/main/scala/xiangshan/frontend/SC.scala:378:54, src/main/scala/xiangshan/frontend/Tage.scala:618:40
    scTables_0_io_update_takens_0_REG <= io_update_bits_br_taken_mask_0;	// src/main/scala/xiangshan/frontend/SC.scala:379:54
    scTables_0_io_update_oldCtrs_0_REG <= io_update_bits_meta[5:0];	// src/main/scala/xiangshan/frontend/SC.scala:380:54, src/main/scala/xiangshan/frontend/Tage.scala:618:40
    scTables_1_io_update_mask_0_REG <= scUpdateMask_0_3;	// src/main/scala/xiangshan/frontend/SC.scala:246:32, :328:56, :357:55, :377:49
    scTables_1_io_update_tagePreds_0_REG <= io_update_bits_meta[52];	// src/main/scala/xiangshan/frontend/SC.scala:378:54, src/main/scala/xiangshan/frontend/Tage.scala:618:40
    scTables_1_io_update_takens_0_REG <= io_update_bits_br_taken_mask_0;	// src/main/scala/xiangshan/frontend/SC.scala:379:54
    scTables_1_io_update_oldCtrs_0_REG <= io_update_bits_meta[11:6];	// src/main/scala/xiangshan/frontend/SC.scala:380:54, src/main/scala/xiangshan/frontend/Tage.scala:618:40
    scTables_2_io_update_mask_0_REG <= scUpdateMask_0_3;	// src/main/scala/xiangshan/frontend/SC.scala:246:32, :328:56, :357:55, :377:49
    scTables_2_io_update_tagePreds_0_REG <= io_update_bits_meta[52];	// src/main/scala/xiangshan/frontend/SC.scala:378:54, src/main/scala/xiangshan/frontend/Tage.scala:618:40
    scTables_2_io_update_takens_0_REG <= io_update_bits_br_taken_mask_0;	// src/main/scala/xiangshan/frontend/SC.scala:379:54
    scTables_2_io_update_oldCtrs_0_REG <= io_update_bits_meta[17:12];	// src/main/scala/xiangshan/frontend/SC.scala:380:54, src/main/scala/xiangshan/frontend/Tage.scala:618:40
    scTables_3_io_update_mask_0_REG <= scUpdateMask_0_3;	// src/main/scala/xiangshan/frontend/SC.scala:246:32, :328:56, :357:55, :377:49
    scTables_3_io_update_tagePreds_0_REG <= io_update_bits_meta[52];	// src/main/scala/xiangshan/frontend/SC.scala:378:54, src/main/scala/xiangshan/frontend/Tage.scala:618:40
    scTables_3_io_update_takens_0_REG <= io_update_bits_br_taken_mask_0;	// src/main/scala/xiangshan/frontend/SC.scala:379:54
    scTables_3_io_update_oldCtrs_0_REG <= io_update_bits_meta[23:18];	// src/main/scala/xiangshan/frontend/SC.scala:380:54, src/main/scala/xiangshan/frontend/Tage.scala:618:40
    scTables_0_io_update_mask_1_REG <= scUpdateMask_1_3;	// src/main/scala/xiangshan/frontend/SC.scala:246:32, :328:56, :357:55, :377:49
    scTables_0_io_update_tagePreds_1_REG <= io_update_bits_meta[53];	// src/main/scala/xiangshan/frontend/SC.scala:378:54, src/main/scala/xiangshan/frontend/Tage.scala:618:40
    scTables_0_io_update_takens_1_REG <= io_update_bits_br_taken_mask_1;	// src/main/scala/xiangshan/frontend/SC.scala:379:54
    scTables_0_io_update_oldCtrs_1_REG <= io_update_bits_meta[29:24];	// src/main/scala/xiangshan/frontend/SC.scala:380:54, src/main/scala/xiangshan/frontend/Tage.scala:618:40
    scTables_0_io_update_pc_REG_1 <= io_update_bits_pc;	// src/main/scala/xiangshan/frontend/SC.scala:381:44
    scTables_1_io_update_mask_1_REG <= scUpdateMask_1_3;	// src/main/scala/xiangshan/frontend/SC.scala:246:32, :328:56, :357:55, :377:49
    scTables_1_io_update_tagePreds_1_REG <= io_update_bits_meta[53];	// src/main/scala/xiangshan/frontend/SC.scala:378:54, src/main/scala/xiangshan/frontend/Tage.scala:618:40
    scTables_1_io_update_takens_1_REG <= io_update_bits_br_taken_mask_1;	// src/main/scala/xiangshan/frontend/SC.scala:379:54
    scTables_1_io_update_oldCtrs_1_REG <= io_update_bits_meta[35:30];	// src/main/scala/xiangshan/frontend/SC.scala:380:54, src/main/scala/xiangshan/frontend/Tage.scala:618:40
    scTables_1_io_update_pc_REG_1 <= io_update_bits_pc;	// src/main/scala/xiangshan/frontend/SC.scala:381:44
    scTables_1_io_update_folded_hist_REG_1_hist_12_folded_hist <=
      io_update_bits_spec_info_folded_hist_hist_12_folded_hist;	// src/main/scala/xiangshan/frontend/SC.scala:382:53
    scTables_2_io_update_mask_1_REG <= scUpdateMask_1_3;	// src/main/scala/xiangshan/frontend/SC.scala:246:32, :328:56, :357:55, :377:49
    scTables_2_io_update_tagePreds_1_REG <= io_update_bits_meta[53];	// src/main/scala/xiangshan/frontend/SC.scala:378:54, src/main/scala/xiangshan/frontend/Tage.scala:618:40
    scTables_2_io_update_takens_1_REG <= io_update_bits_br_taken_mask_1;	// src/main/scala/xiangshan/frontend/SC.scala:379:54
    scTables_2_io_update_oldCtrs_1_REG <= io_update_bits_meta[41:36];	// src/main/scala/xiangshan/frontend/SC.scala:380:54, src/main/scala/xiangshan/frontend/Tage.scala:618:40
    scTables_2_io_update_pc_REG_1 <= io_update_bits_pc;	// src/main/scala/xiangshan/frontend/SC.scala:381:44
    scTables_2_io_update_folded_hist_REG_1_hist_11_folded_hist <=
      io_update_bits_spec_info_folded_hist_hist_11_folded_hist;	// src/main/scala/xiangshan/frontend/SC.scala:382:53
    scTables_3_io_update_mask_1_REG <= scUpdateMask_1_3;	// src/main/scala/xiangshan/frontend/SC.scala:246:32, :328:56, :357:55, :377:49
    scTables_3_io_update_tagePreds_1_REG <= io_update_bits_meta[53];	// src/main/scala/xiangshan/frontend/SC.scala:378:54, src/main/scala/xiangshan/frontend/Tage.scala:618:40
    scTables_3_io_update_takens_1_REG <= io_update_bits_br_taken_mask_1;	// src/main/scala/xiangshan/frontend/SC.scala:379:54
    scTables_3_io_update_oldCtrs_1_REG <= io_update_bits_meta[47:42];	// src/main/scala/xiangshan/frontend/SC.scala:380:54, src/main/scala/xiangshan/frontend/Tage.scala:618:40
    scTables_3_io_update_pc_REG_1 <= io_update_bits_pc;	// src/main/scala/xiangshan/frontend/SC.scala:381:44
    scTables_3_io_update_folded_hist_REG_1_hist_2_folded_hist <=
      io_update_bits_spec_info_folded_hist_hist_2_folded_hist;	// src/main/scala/xiangshan/frontend/SC.scala:382:53
  end // always @(posedge)
  wire [3:0]  _allocFailureMask_T = ~(io_update_bits_meta[59:56]);	// src/main/scala/xiangshan/frontend/Tage.scala:618:40, :777:35
  wire [1:0]  _GEN_43 = {1'h0, _allocFailureMask_T[0] & longerHistoryTableMask[0]};	// src/main/scala/xiangshan/frontend/BPU.scala:171:14, src/main/scala/xiangshan/frontend/Tage.scala:775:40, :777:{35,60}, :778:27
  wire [1:0]  _GEN_44 = {1'h0, _allocFailureMask_T[1] & longerHistoryTableMask[1]};	// src/main/scala/xiangshan/frontend/BPU.scala:171:14, src/main/scala/xiangshan/frontend/Tage.scala:775:40, :777:{35,60}, :778:27
  wire [1:0]  _GEN_45 = {1'h0, _allocFailureMask_T[2] & longerHistoryTableMask[2]};	// src/main/scala/xiangshan/frontend/BPU.scala:171:14, src/main/scala/xiangshan/frontend/Tage.scala:775:40, :777:{35,60}, :778:27
  wire [1:0]  _GEN_46 = {1'h0, _allocFailureMask_T[3] & longerHistoryTableMask[3]};	// src/main/scala/xiangshan/frontend/BPU.scala:171:14, src/main/scala/xiangshan/frontend/Tage.scala:775:40, :777:{35,60}, :778:27
  wire [1:0]  _GEN_47 = {1'h0, _firstEntry_T};	// src/main/scala/xiangshan/frontend/BPU.scala:171:14, src/main/scala/xiangshan/frontend/Tage.scala:776:40, :778:56
  wire [1:0]  _GEN_48 = {1'h0, _firstEntry_T_1};	// src/main/scala/xiangshan/frontend/BPU.scala:171:14, src/main/scala/xiangshan/frontend/Tage.scala:776:40, :778:56
  wire [1:0]  _GEN_49 = {1'h0, _firstEntry_T_2};	// src/main/scala/xiangshan/frontend/BPU.scala:171:14, src/main/scala/xiangshan/frontend/Tage.scala:776:40, :778:56
  wire [1:0]  _GEN_50 = {1'h0, io_update_bits_meta[59] & longerHistoryTableMask[3]};	// src/main/scala/xiangshan/frontend/BPU.scala:171:14, src/main/scala/xiangshan/frontend/Tage.scala:775:40, :776:40, :777:60, :778:{27,56}
  wire        tickInc =
    3'({1'h0, 2'(_GEN_43 + _GEN_44)}
       + {1'h0,
          2'(_GEN_45
             + _GEN_46)}) > 3'({1'h0, 2'(_GEN_47 + _GEN_48)}
                               + {1'h0, 2'(_GEN_49 + _GEN_50)});	// src/main/scala/xiangshan/frontend/BPU.scala:171:14, src/main/scala/xiangshan/frontend/Tage.scala:778:{27,46,56}
  wire [6:0]  _GEN_51 =
    {4'h0,
     3'(3'({1'h0, 2'(_GEN_43 + _GEN_44)} + {1'h0, 2'(_GEN_45 + _GEN_46)})
        - (3'({1'h0, 2'(_GEN_47 + _GEN_48)} + {1'h0, 2'(_GEN_49 + _GEN_50)})))};	// src/main/scala/xiangshan/frontend/BPU.scala:171:14, src/main/scala/xiangshan/frontend/Tage.scala:682:17, :778:{27,56}, :780:{30,49,59}, :782:35
  wire        tickDec =
    3'({1'h0, 2'(_GEN_47 + _GEN_48)}
       + {1'h0,
          2'(_GEN_49
             + _GEN_50)}) > 3'({1'h0, 2'(_GEN_43 + _GEN_44)}
                               + {1'h0, 2'(_GEN_45 + _GEN_46)});	// src/main/scala/xiangshan/frontend/BPU.scala:171:14, src/main/scala/xiangshan/frontend/Tage.scala:778:{27,56}, :779:{27,42,52}
  wire [6:0]  _GEN_52 =
    {4'h0,
     3'(3'({1'h0, 2'(_GEN_47 + _GEN_48)} + {1'h0, 2'(_GEN_49 + _GEN_50)})
        - (3'({1'h0, 2'(_GEN_43 + _GEN_44)} + {1'h0, 2'(_GEN_45 + _GEN_46)})))};	// src/main/scala/xiangshan/frontend/BPU.scala:171:14, src/main/scala/xiangshan/frontend/Tage.scala:682:17, :778:{27,56}, :781:{30,45,55}, :783:35
  wire [3:0]  _allocFailureMask_T_1 = ~(io_update_bits_meta[63:60]);	// src/main/scala/xiangshan/frontend/Tage.scala:618:40, :777:35
  wire [1:0]  _GEN_53 = {1'h0, _allocFailureMask_T_1[0] & longerHistoryTableMask_1[0]};	// src/main/scala/xiangshan/frontend/BPU.scala:171:14, src/main/scala/xiangshan/frontend/Tage.scala:775:40, :777:{35,60}, :778:27
  wire [1:0]  _GEN_54 = {1'h0, _allocFailureMask_T_1[1] & longerHistoryTableMask_1[1]};	// src/main/scala/xiangshan/frontend/BPU.scala:171:14, src/main/scala/xiangshan/frontend/Tage.scala:775:40, :777:{35,60}, :778:27
  wire [1:0]  _GEN_55 = {1'h0, _allocFailureMask_T_1[2] & longerHistoryTableMask_1[2]};	// src/main/scala/xiangshan/frontend/BPU.scala:171:14, src/main/scala/xiangshan/frontend/Tage.scala:775:40, :777:{35,60}, :778:27
  wire [1:0]  _GEN_56 = {1'h0, _allocFailureMask_T_1[3] & longerHistoryTableMask_1[3]};	// src/main/scala/xiangshan/frontend/BPU.scala:171:14, src/main/scala/xiangshan/frontend/Tage.scala:775:40, :777:{35,60}, :778:27
  wire [1:0]  _GEN_57 = {1'h0, _firstEntry_T_6};	// src/main/scala/xiangshan/frontend/BPU.scala:171:14, src/main/scala/xiangshan/frontend/Tage.scala:776:40, :778:56
  wire [1:0]  _GEN_58 = {1'h0, _firstEntry_T_7};	// src/main/scala/xiangshan/frontend/BPU.scala:171:14, src/main/scala/xiangshan/frontend/Tage.scala:776:40, :778:56
  wire [1:0]  _GEN_59 = {1'h0, _firstEntry_T_8};	// src/main/scala/xiangshan/frontend/BPU.scala:171:14, src/main/scala/xiangshan/frontend/Tage.scala:776:40, :778:56
  wire [1:0]  _GEN_60 = {1'h0, io_update_bits_meta[63] & longerHistoryTableMask_1[3]};	// src/main/scala/xiangshan/frontend/BPU.scala:171:14, src/main/scala/xiangshan/frontend/Tage.scala:775:40, :776:40, :777:60, :778:{27,56}
  wire        tickInc_1 =
    3'({1'h0, 2'(_GEN_53 + _GEN_54)}
       + {1'h0,
          2'(_GEN_55
             + _GEN_56)}) > 3'({1'h0, 2'(_GEN_57 + _GEN_58)}
                               + {1'h0, 2'(_GEN_59 + _GEN_60)});	// src/main/scala/xiangshan/frontend/BPU.scala:171:14, src/main/scala/xiangshan/frontend/Tage.scala:778:{27,46,56}
  wire [6:0]  _GEN_61 =
    {4'h0,
     3'(3'({1'h0, 2'(_GEN_53 + _GEN_54)} + {1'h0, 2'(_GEN_55 + _GEN_56)})
        - (3'({1'h0, 2'(_GEN_57 + _GEN_58)} + {1'h0, 2'(_GEN_59 + _GEN_60)})))};	// src/main/scala/xiangshan/frontend/BPU.scala:171:14, src/main/scala/xiangshan/frontend/Tage.scala:682:17, :778:{27,56}, :780:{30,49,59}, :782:35
  wire        tickDec_1 =
    3'({1'h0, 2'(_GEN_57 + _GEN_58)}
       + {1'h0,
          2'(_GEN_59
             + _GEN_60)}) > 3'({1'h0, 2'(_GEN_53 + _GEN_54)}
                               + {1'h0, 2'(_GEN_55 + _GEN_56)});	// src/main/scala/xiangshan/frontend/BPU.scala:171:14, src/main/scala/xiangshan/frontend/Tage.scala:778:{27,56}, :779:{27,42,52}
  wire [6:0]  _GEN_62 =
    {4'h0,
     3'(3'({1'h0, 2'(_GEN_57 + _GEN_58)} + {1'h0, 2'(_GEN_59 + _GEN_60)})
        - (3'({1'h0, 2'(_GEN_53 + _GEN_54)} + {1'h0, 2'(_GEN_55 + _GEN_56)})))};	// src/main/scala/xiangshan/frontend/BPU.scala:171:14, src/main/scala/xiangshan/frontend/Tage.scala:682:17, :778:{27,56}, :781:{30,45,55}, :783:35
  wire        _newThres_newCtr_T = (&scThresholds_0_ctr) & _update_on_mispred_0_T;	// src/main/scala/xiangshan/frontend/BPU.scala:94:27, :96:21, src/main/scala/xiangshan/frontend/SC.scala:229:52, :348:40
  wire        _newThres_newCtr_T_2 = scThresholds_0_ctr == 5'h0 & ~_update_on_mispred_0_T;	// src/main/scala/xiangshan/frontend/BPU.scala:95:30, :97:{10,26,29}, src/main/scala/xiangshan/frontend/SC.scala:229:52, :348:40
  wire [4:0]  _newThres_newCtr_T_3 = 5'(scThresholds_0_ctr + 5'h1);	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/SC.scala:229:52
  wire [4:0]  _newThres_newCtr_T_5 = 5'(scThresholds_0_ctr - 5'h1);	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/SC.scala:229:52
  wire        _GEN_63 = io_update_bits_meta[48] == io_update_bits_br_taken_mask_0;	// src/main/scala/xiangshan/frontend/BPU.scala:98:12, src/main/scala/xiangshan/frontend/SC.scala:348:40, src/main/scala/xiangshan/frontend/Tage.scala:618:40
  wire [4:0]  newThres_newCtr =
    _newThres_newCtr_T
      ? 5'h1F
      : _newThres_newCtr_T_2
          ? 5'h0
          : _GEN_63 ? _newThres_newCtr_T_5 : _newThres_newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:94:27, :96:{8,21}, :97:{10,26}, :98:{12,24,35}, src/main/scala/xiangshan/frontend/SC.scala:348:40
  wire        _newThres_res_ctr_T_4 = newThres_newCtr == 5'h0;	// src/main/scala/xiangshan/frontend/BPU.scala:96:8, :97:10, src/main/scala/xiangshan/frontend/SC.scala:182:42
  wire        _newThres_newCtr_T_9 = (&scThresholds_1_ctr) & _update_on_mispred_1_T;	// src/main/scala/xiangshan/frontend/BPU.scala:94:27, :96:21, src/main/scala/xiangshan/frontend/SC.scala:229:52, :348:40
  wire        _newThres_newCtr_T_11 =
    scThresholds_1_ctr == 5'h0 & ~_update_on_mispred_1_T;	// src/main/scala/xiangshan/frontend/BPU.scala:95:30, :97:{10,26,29}, src/main/scala/xiangshan/frontend/SC.scala:229:52, :348:40
  wire [4:0]  _newThres_newCtr_T_12 = 5'(scThresholds_1_ctr + 5'h1);	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/SC.scala:229:52
  wire [4:0]  _newThres_newCtr_T_14 = 5'(scThresholds_1_ctr - 5'h1);	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/SC.scala:229:52
  wire        _GEN_64 = io_update_bits_meta[49] == io_update_bits_br_taken_mask_1;	// src/main/scala/xiangshan/frontend/BPU.scala:98:12, src/main/scala/xiangshan/frontend/SC.scala:348:40, src/main/scala/xiangshan/frontend/Tage.scala:618:40
  wire [4:0]  newThres_newCtr_1 =
    _newThres_newCtr_T_9
      ? 5'h1F
      : _newThres_newCtr_T_11
          ? 5'h0
          : _GEN_64 ? _newThres_newCtr_T_14 : _newThres_newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:94:27, :96:{8,21}, :97:{10,26}, :98:{12,24,35}, src/main/scala/xiangshan/frontend/SC.scala:348:40
  wire        _newThres_res_ctr_T_11 = newThres_newCtr_1 == 5'h0;	// src/main/scala/xiangshan/frontend/BPU.scala:96:8, :97:10, src/main/scala/xiangshan/frontend/SC.scala:182:42
  wire [3:0]  updateUseAltCtr =
    (io_update_bits_pc[7:1] == 7'h0 ? useAltOnNaCtrs_0_0 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h1 ? useAltOnNaCtrs_0_1 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h2 ? useAltOnNaCtrs_0_2 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h3 ? useAltOnNaCtrs_0_3 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h4 ? useAltOnNaCtrs_0_4 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h5 ? useAltOnNaCtrs_0_5 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h6 ? useAltOnNaCtrs_0_6 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h7 ? useAltOnNaCtrs_0_7 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h8 ? useAltOnNaCtrs_0_8 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h9 ? useAltOnNaCtrs_0_9 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'hA ? useAltOnNaCtrs_0_10 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'hB ? useAltOnNaCtrs_0_11 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'hC ? useAltOnNaCtrs_0_12 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'hD ? useAltOnNaCtrs_0_13 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'hE ? useAltOnNaCtrs_0_14 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'hF ? useAltOnNaCtrs_0_15 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h10 ? useAltOnNaCtrs_0_16 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h11 ? useAltOnNaCtrs_0_17 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h12 ? useAltOnNaCtrs_0_18 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h13 ? useAltOnNaCtrs_0_19 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h14 ? useAltOnNaCtrs_0_20 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h15 ? useAltOnNaCtrs_0_21 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h16 ? useAltOnNaCtrs_0_22 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h17 ? useAltOnNaCtrs_0_23 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h18 ? useAltOnNaCtrs_0_24 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h19 ? useAltOnNaCtrs_0_25 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h1A ? useAltOnNaCtrs_0_26 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h1B ? useAltOnNaCtrs_0_27 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h1C ? useAltOnNaCtrs_0_28 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h1D ? useAltOnNaCtrs_0_29 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h1E ? useAltOnNaCtrs_0_30 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h1F ? useAltOnNaCtrs_0_31 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h20 ? useAltOnNaCtrs_0_32 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h21 ? useAltOnNaCtrs_0_33 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h22 ? useAltOnNaCtrs_0_34 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h23 ? useAltOnNaCtrs_0_35 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h24 ? useAltOnNaCtrs_0_36 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h25 ? useAltOnNaCtrs_0_37 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h26 ? useAltOnNaCtrs_0_38 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h27 ? useAltOnNaCtrs_0_39 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h28 ? useAltOnNaCtrs_0_40 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h29 ? useAltOnNaCtrs_0_41 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h2A ? useAltOnNaCtrs_0_42 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h2B ? useAltOnNaCtrs_0_43 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h2C ? useAltOnNaCtrs_0_44 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h2D ? useAltOnNaCtrs_0_45 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h2E ? useAltOnNaCtrs_0_46 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h2F ? useAltOnNaCtrs_0_47 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h30 ? useAltOnNaCtrs_0_48 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h31 ? useAltOnNaCtrs_0_49 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h32 ? useAltOnNaCtrs_0_50 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h33 ? useAltOnNaCtrs_0_51 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h34 ? useAltOnNaCtrs_0_52 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h35 ? useAltOnNaCtrs_0_53 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h36 ? useAltOnNaCtrs_0_54 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h37 ? useAltOnNaCtrs_0_55 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h38 ? useAltOnNaCtrs_0_56 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h39 ? useAltOnNaCtrs_0_57 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h3A ? useAltOnNaCtrs_0_58 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h3B ? useAltOnNaCtrs_0_59 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h3C ? useAltOnNaCtrs_0_60 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h3D ? useAltOnNaCtrs_0_61 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h3E ? useAltOnNaCtrs_0_62 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h3F ? useAltOnNaCtrs_0_63 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h40 ? useAltOnNaCtrs_0_64 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h41 ? useAltOnNaCtrs_0_65 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h42 ? useAltOnNaCtrs_0_66 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h43 ? useAltOnNaCtrs_0_67 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h44 ? useAltOnNaCtrs_0_68 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h45 ? useAltOnNaCtrs_0_69 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h46 ? useAltOnNaCtrs_0_70 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h47 ? useAltOnNaCtrs_0_71 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h48 ? useAltOnNaCtrs_0_72 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h49 ? useAltOnNaCtrs_0_73 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h4A ? useAltOnNaCtrs_0_74 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h4B ? useAltOnNaCtrs_0_75 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h4C ? useAltOnNaCtrs_0_76 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h4D ? useAltOnNaCtrs_0_77 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h4E ? useAltOnNaCtrs_0_78 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h4F ? useAltOnNaCtrs_0_79 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h50 ? useAltOnNaCtrs_0_80 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h51 ? useAltOnNaCtrs_0_81 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h52 ? useAltOnNaCtrs_0_82 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h53 ? useAltOnNaCtrs_0_83 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h54 ? useAltOnNaCtrs_0_84 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h55 ? useAltOnNaCtrs_0_85 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h56 ? useAltOnNaCtrs_0_86 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h57 ? useAltOnNaCtrs_0_87 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h58 ? useAltOnNaCtrs_0_88 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h59 ? useAltOnNaCtrs_0_89 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h5A ? useAltOnNaCtrs_0_90 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h5B ? useAltOnNaCtrs_0_91 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h5C ? useAltOnNaCtrs_0_92 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h5D ? useAltOnNaCtrs_0_93 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h5E ? useAltOnNaCtrs_0_94 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h5F ? useAltOnNaCtrs_0_95 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h60 ? useAltOnNaCtrs_0_96 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h61 ? useAltOnNaCtrs_0_97 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h62 ? useAltOnNaCtrs_0_98 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h63 ? useAltOnNaCtrs_0_99 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h64 ? useAltOnNaCtrs_0_100 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h65 ? useAltOnNaCtrs_0_101 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h66 ? useAltOnNaCtrs_0_102 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h67 ? useAltOnNaCtrs_0_103 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h68 ? useAltOnNaCtrs_0_104 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h69 ? useAltOnNaCtrs_0_105 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h6A ? useAltOnNaCtrs_0_106 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h6B ? useAltOnNaCtrs_0_107 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h6C ? useAltOnNaCtrs_0_108 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h6D ? useAltOnNaCtrs_0_109 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h6E ? useAltOnNaCtrs_0_110 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h6F ? useAltOnNaCtrs_0_111 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h70 ? useAltOnNaCtrs_0_112 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h71 ? useAltOnNaCtrs_0_113 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h72 ? useAltOnNaCtrs_0_114 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h73 ? useAltOnNaCtrs_0_115 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h74 ? useAltOnNaCtrs_0_116 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h75 ? useAltOnNaCtrs_0_117 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h76 ? useAltOnNaCtrs_0_118 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h77 ? useAltOnNaCtrs_0_119 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h78 ? useAltOnNaCtrs_0_120 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h79 ? useAltOnNaCtrs_0_121 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h7A ? useAltOnNaCtrs_0_122 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h7B ? useAltOnNaCtrs_0_123 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h7C ? useAltOnNaCtrs_0_124 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h7D ? useAltOnNaCtrs_0_125 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h7E ? useAltOnNaCtrs_0_126 : 4'h0)
    | ((&(io_update_bits_pc[7:1])) ? useAltOnNaCtrs_0_127 : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :562:45, :563:31, :682:17, :736:41
  wire        updateAltCorrect = io_update_bits_meta[65] == bUpdateTakens_0;	// src/main/scala/xiangshan/frontend/Tage.scala:128:32, :715:33, :726:42
  wire        _GEN_65 =
    io_update_bits_meta[84]
    & (io_update_bits_meta[76:74] == 3'h4 | io_update_bits_meta[76:74] == 3'h3)
    & io_update_bits_meta[68];	// src/main/scala/xiangshan/frontend/Tage.scala:47:34, :48:34, :50:42, :618:40, :734:50
  wire        _newCtr_T = (&updateUseAltCtr) & updateAltCorrect;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/BPU.scala:94:27, :96:21, src/main/scala/xiangshan/frontend/Tage.scala:726:42
  wire        _newCtr_T_2 = updateUseAltCtr == 4'h0 & ~updateAltCorrect;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/BPU.scala:95:30, :97:{26,29}, src/main/scala/xiangshan/frontend/Tage.scala:682:17, :726:42
  wire [3:0]  _newCtr_T_3 = 4'(updateUseAltCtr + 4'h1);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/xiangshan/frontend/BPU.scala:98:24
  wire [3:0]  _newCtr_T_5 = 4'(updateUseAltCtr - 4'h1);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/BPU.scala:98:35
  wire [3:0]  updateUseAltCtr_1 =
    (io_update_bits_pc[7:1] == 7'h0 ? useAltOnNaCtrs_1_0 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h1 ? useAltOnNaCtrs_1_1 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h2 ? useAltOnNaCtrs_1_2 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h3 ? useAltOnNaCtrs_1_3 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h4 ? useAltOnNaCtrs_1_4 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h5 ? useAltOnNaCtrs_1_5 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h6 ? useAltOnNaCtrs_1_6 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h7 ? useAltOnNaCtrs_1_7 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h8 ? useAltOnNaCtrs_1_8 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h9 ? useAltOnNaCtrs_1_9 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'hA ? useAltOnNaCtrs_1_10 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'hB ? useAltOnNaCtrs_1_11 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'hC ? useAltOnNaCtrs_1_12 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'hD ? useAltOnNaCtrs_1_13 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'hE ? useAltOnNaCtrs_1_14 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'hF ? useAltOnNaCtrs_1_15 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h10 ? useAltOnNaCtrs_1_16 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h11 ? useAltOnNaCtrs_1_17 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h12 ? useAltOnNaCtrs_1_18 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h13 ? useAltOnNaCtrs_1_19 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h14 ? useAltOnNaCtrs_1_20 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h15 ? useAltOnNaCtrs_1_21 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h16 ? useAltOnNaCtrs_1_22 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h17 ? useAltOnNaCtrs_1_23 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h18 ? useAltOnNaCtrs_1_24 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h19 ? useAltOnNaCtrs_1_25 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h1A ? useAltOnNaCtrs_1_26 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h1B ? useAltOnNaCtrs_1_27 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h1C ? useAltOnNaCtrs_1_28 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h1D ? useAltOnNaCtrs_1_29 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h1E ? useAltOnNaCtrs_1_30 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h1F ? useAltOnNaCtrs_1_31 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h20 ? useAltOnNaCtrs_1_32 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h21 ? useAltOnNaCtrs_1_33 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h22 ? useAltOnNaCtrs_1_34 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h23 ? useAltOnNaCtrs_1_35 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h24 ? useAltOnNaCtrs_1_36 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h25 ? useAltOnNaCtrs_1_37 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h26 ? useAltOnNaCtrs_1_38 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h27 ? useAltOnNaCtrs_1_39 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h28 ? useAltOnNaCtrs_1_40 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h29 ? useAltOnNaCtrs_1_41 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h2A ? useAltOnNaCtrs_1_42 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h2B ? useAltOnNaCtrs_1_43 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h2C ? useAltOnNaCtrs_1_44 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h2D ? useAltOnNaCtrs_1_45 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h2E ? useAltOnNaCtrs_1_46 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h2F ? useAltOnNaCtrs_1_47 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h30 ? useAltOnNaCtrs_1_48 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h31 ? useAltOnNaCtrs_1_49 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h32 ? useAltOnNaCtrs_1_50 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h33 ? useAltOnNaCtrs_1_51 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h34 ? useAltOnNaCtrs_1_52 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h35 ? useAltOnNaCtrs_1_53 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h36 ? useAltOnNaCtrs_1_54 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h37 ? useAltOnNaCtrs_1_55 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h38 ? useAltOnNaCtrs_1_56 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h39 ? useAltOnNaCtrs_1_57 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h3A ? useAltOnNaCtrs_1_58 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h3B ? useAltOnNaCtrs_1_59 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h3C ? useAltOnNaCtrs_1_60 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h3D ? useAltOnNaCtrs_1_61 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h3E ? useAltOnNaCtrs_1_62 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h3F ? useAltOnNaCtrs_1_63 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h40 ? useAltOnNaCtrs_1_64 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h41 ? useAltOnNaCtrs_1_65 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h42 ? useAltOnNaCtrs_1_66 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h43 ? useAltOnNaCtrs_1_67 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h44 ? useAltOnNaCtrs_1_68 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h45 ? useAltOnNaCtrs_1_69 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h46 ? useAltOnNaCtrs_1_70 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h47 ? useAltOnNaCtrs_1_71 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h48 ? useAltOnNaCtrs_1_72 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h49 ? useAltOnNaCtrs_1_73 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h4A ? useAltOnNaCtrs_1_74 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h4B ? useAltOnNaCtrs_1_75 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h4C ? useAltOnNaCtrs_1_76 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h4D ? useAltOnNaCtrs_1_77 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h4E ? useAltOnNaCtrs_1_78 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h4F ? useAltOnNaCtrs_1_79 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h50 ? useAltOnNaCtrs_1_80 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h51 ? useAltOnNaCtrs_1_81 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h52 ? useAltOnNaCtrs_1_82 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h53 ? useAltOnNaCtrs_1_83 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h54 ? useAltOnNaCtrs_1_84 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h55 ? useAltOnNaCtrs_1_85 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h56 ? useAltOnNaCtrs_1_86 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h57 ? useAltOnNaCtrs_1_87 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h58 ? useAltOnNaCtrs_1_88 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h59 ? useAltOnNaCtrs_1_89 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h5A ? useAltOnNaCtrs_1_90 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h5B ? useAltOnNaCtrs_1_91 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h5C ? useAltOnNaCtrs_1_92 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h5D ? useAltOnNaCtrs_1_93 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h5E ? useAltOnNaCtrs_1_94 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h5F ? useAltOnNaCtrs_1_95 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h60 ? useAltOnNaCtrs_1_96 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h61 ? useAltOnNaCtrs_1_97 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h62 ? useAltOnNaCtrs_1_98 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h63 ? useAltOnNaCtrs_1_99 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h64 ? useAltOnNaCtrs_1_100 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h65 ? useAltOnNaCtrs_1_101 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h66 ? useAltOnNaCtrs_1_102 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h67 ? useAltOnNaCtrs_1_103 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h68 ? useAltOnNaCtrs_1_104 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h69 ? useAltOnNaCtrs_1_105 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h6A ? useAltOnNaCtrs_1_106 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h6B ? useAltOnNaCtrs_1_107 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h6C ? useAltOnNaCtrs_1_108 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h6D ? useAltOnNaCtrs_1_109 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h6E ? useAltOnNaCtrs_1_110 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h6F ? useAltOnNaCtrs_1_111 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h70 ? useAltOnNaCtrs_1_112 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h71 ? useAltOnNaCtrs_1_113 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h72 ? useAltOnNaCtrs_1_114 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h73 ? useAltOnNaCtrs_1_115 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h74 ? useAltOnNaCtrs_1_116 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h75 ? useAltOnNaCtrs_1_117 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h76 ? useAltOnNaCtrs_1_118 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h77 ? useAltOnNaCtrs_1_119 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h78 ? useAltOnNaCtrs_1_120 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h79 ? useAltOnNaCtrs_1_121 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h7A ? useAltOnNaCtrs_1_122 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h7B ? useAltOnNaCtrs_1_123 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h7C ? useAltOnNaCtrs_1_124 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h7D ? useAltOnNaCtrs_1_125 : 4'h0)
    | (io_update_bits_pc[7:1] == 7'h7E ? useAltOnNaCtrs_1_126 : 4'h0)
    | ((&(io_update_bits_pc[7:1])) ? useAltOnNaCtrs_1_127 : 4'h0);	// src/main/scala/chisel3/util/Mux.scala:30:73, :32:36, src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :562:45, :563:31, :682:17, :736:41
  wire        updateAltCorrect_1 = io_update_bits_meta[67] == bUpdateTakens_1;	// src/main/scala/xiangshan/frontend/Tage.scala:128:32, :715:33, :726:42
  wire        _GEN_66 =
    io_update_bits_meta[87]
    & (io_update_bits_meta[81:79] == 3'h4 | io_update_bits_meta[81:79] == 3'h3)
    & io_update_bits_meta[69];	// src/main/scala/xiangshan/frontend/Tage.scala:47:34, :48:34, :50:42, :618:40, :734:50
  wire        _newCtr_T_9 = (&updateUseAltCtr_1) & updateAltCorrect_1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/BPU.scala:94:27, :96:21, src/main/scala/xiangshan/frontend/Tage.scala:726:42
  wire        _newCtr_T_11 = updateUseAltCtr_1 == 4'h0 & ~updateAltCorrect_1;	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/BPU.scala:95:30, :97:{26,29}, src/main/scala/xiangshan/frontend/Tage.scala:682:17, :726:42
  wire [3:0]  _newCtr_T_12 = 4'(updateUseAltCtr_1 + 4'h1);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/xiangshan/frontend/BPU.scala:98:24
  wire [3:0]  _newCtr_T_14 = 4'(updateUseAltCtr_1 - 4'h1);	// src/main/scala/chisel3/util/Mux.scala:30:73, src/main/scala/xiangshan/frontend/BPU.scala:98:35
  wire [9:0]  _sumAbs_T_4 = $signed(sum) < 10'sh0 ? 10'(10'h0 - sum) : sum;	// src/main/scala/xiangshan/frontend/SC.scala:240:16, :334:74, :335:26
  wire [9:0]  _sumAbs_T_9 = $signed(sum_1) < 10'sh0 ? 10'(10'h0 - sum_1) : sum_1;	// src/main/scala/xiangshan/frontend/SC.scala:240:16, :334:74, :335:26
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      bankTickCtrDistanceToTops_0 <= 7'h7F;	// src/main/scala/xiangshan/frontend/Tage.scala:561:58
      bankTickCtrDistanceToTops_1 <= 7'h7F;	// src/main/scala/xiangshan/frontend/Tage.scala:561:58
      bankTickCtrs_0 <= 7'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:562:45
      bankTickCtrs_1 <= 7'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:562:45
      useAltOnNaCtrs_0_0 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_1 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_2 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_3 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_4 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_5 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_6 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_7 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_8 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_9 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_10 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_11 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_12 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_13 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_14 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_15 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_16 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_17 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_18 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_19 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_20 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_21 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_22 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_23 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_24 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_25 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_26 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_27 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_28 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_29 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_30 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_31 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_32 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_33 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_34 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_35 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_36 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_37 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_38 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_39 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_40 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_41 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_42 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_43 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_44 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_45 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_46 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_47 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_48 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_49 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_50 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_51 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_52 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_53 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_54 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_55 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_56 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_57 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_58 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_59 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_60 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_61 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_62 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_63 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_64 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_65 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_66 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_67 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_68 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_69 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_70 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_71 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_72 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_73 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_74 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_75 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_76 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_77 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_78 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_79 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_80 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_81 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_82 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_83 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_84 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_85 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_86 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_87 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_88 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_89 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_90 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_91 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_92 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_93 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_94 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_95 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_96 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_97 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_98 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_99 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_100 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_101 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_102 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_103 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_104 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_105 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_106 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_107 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_108 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_109 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_110 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_111 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_112 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_113 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_114 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_115 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_116 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_117 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_118 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_119 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_120 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_121 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_122 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_123 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_124 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_125 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_126 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_0_127 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_0 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_1 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_2 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_3 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_4 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_5 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_6 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_7 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_8 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_9 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_10 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_11 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_12 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_13 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_14 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_15 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_16 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_17 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_18 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_19 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_20 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_21 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_22 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_23 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_24 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_25 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_26 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_27 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_28 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_29 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_30 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_31 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_32 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_33 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_34 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_35 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_36 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_37 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_38 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_39 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_40 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_41 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_42 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_43 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_44 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_45 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_46 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_47 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_48 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_49 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_50 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_51 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_52 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_53 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_54 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_55 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_56 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_57 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_58 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_59 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_60 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_61 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_62 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_63 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_64 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_65 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_66 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_67 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_68 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_69 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_70 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_71 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_72 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_73 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_74 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_75 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_76 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_77 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_78 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_79 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_80 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_81 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_82 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_83 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_84 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_85 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_86 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_87 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_88 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_89 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_90 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_91 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_92 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_93 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_94 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_95 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_96 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_97 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_98 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_99 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_100 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_101 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_102 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_103 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_104 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_105 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_106 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_107 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_108 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_109 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_110 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_111 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_112 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_113 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_114 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_115 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_116 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_117 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_118 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_119 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_120 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_121 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_122 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_123 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_124 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_125 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_126 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      useAltOnNaCtrs_1_127 <= 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
      allocLFSR_lfsr <= 64'h1234567887654321;	// utility/src/main/scala/utility/LFSR64.scala:27:33
      allocLFSR_lfsr_1 <= 64'h1234567887654321;	// utility/src/main/scala/utility/LFSR64.scala:27:33
      scThresholds_0_ctr <= 5'h10;	// src/main/scala/xiangshan/frontend/SC.scala:204:11, :229:52
      scThresholds_0_thres <= 8'h6;	// src/main/scala/xiangshan/frontend/SC.scala:229:52, src/main/scala/xiangshan/frontend/Tage.scala:924:7
      scThresholds_1_ctr <= 5'h10;	// src/main/scala/xiangshan/frontend/SC.scala:204:11, :229:52
      scThresholds_1_thres <= 8'h6;	// src/main/scala/xiangshan/frontend/SC.scala:229:52, src/main/scala/xiangshan/frontend/Tage.scala:924:7
    end
    else begin
      if (needToAllocate) begin	// src/main/scala/xiangshan/frontend/Tage.scala:770:53
        if (&bankTickCtrs_0) begin	// src/main/scala/xiangshan/frontend/Tage.scala:562:45, :816:29
          bankTickCtrDistanceToTops_0 <= 7'h7F;	// src/main/scala/xiangshan/frontend/Tage.scala:561:58
          bankTickCtrs_0 <= 7'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:562:45
        end
        else if (tickInc) begin	// src/main/scala/xiangshan/frontend/Tage.scala:778:46
          if (_GEN_51 >= bankTickCtrDistanceToTops_0 & tickInc) begin	// src/main/scala/xiangshan/frontend/Tage.scala:561:58, :778:46, :782:{35,67}
            bankTickCtrDistanceToTops_0 <= 7'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:561:58, :562:45
            bankTickCtrs_0 <= 7'h7F;	// src/main/scala/xiangshan/frontend/Tage.scala:561:58, :562:45
          end
          else begin	// src/main/scala/xiangshan/frontend/Tage.scala:782:67
            bankTickCtrDistanceToTops_0 <= 7'(bankTickCtrDistanceToTops_0 - _GEN_51);	// src/main/scala/xiangshan/frontend/Tage.scala:561:58, :782:35, :798:72
            bankTickCtrs_0 <= 7'(bankTickCtrs_0 + _GEN_51);	// src/main/scala/xiangshan/frontend/Tage.scala:562:45, :782:35, :797:46
          end
        end
        else if (tickDec) begin	// src/main/scala/xiangshan/frontend/Tage.scala:779:42
          if (_GEN_52 >= bankTickCtrs_0 & tickDec) begin	// src/main/scala/xiangshan/frontend/Tage.scala:562:45, :779:42, :783:{35,54}
            bankTickCtrDistanceToTops_0 <= 7'h7F;	// src/main/scala/xiangshan/frontend/Tage.scala:561:58
            bankTickCtrs_0 <= 7'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:562:45
          end
          else begin	// src/main/scala/xiangshan/frontend/Tage.scala:783:54
            bankTickCtrDistanceToTops_0 <= 7'(bankTickCtrDistanceToTops_0 + _GEN_52);	// src/main/scala/xiangshan/frontend/Tage.scala:561:58, :783:35, :806:72
            bankTickCtrs_0 <= 7'(bankTickCtrs_0 - _GEN_52);	// src/main/scala/xiangshan/frontend/Tage.scala:562:45, :783:35, :805:46
          end
        end
      end
      if (needToAllocate_1) begin	// src/main/scala/xiangshan/frontend/Tage.scala:770:53
        if (&bankTickCtrs_1) begin	// src/main/scala/xiangshan/frontend/Tage.scala:562:45, :816:29
          bankTickCtrDistanceToTops_1 <= 7'h7F;	// src/main/scala/xiangshan/frontend/Tage.scala:561:58
          bankTickCtrs_1 <= 7'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:562:45
        end
        else if (tickInc_1) begin	// src/main/scala/xiangshan/frontend/Tage.scala:778:46
          if (_GEN_61 >= bankTickCtrDistanceToTops_1 & tickInc_1) begin	// src/main/scala/xiangshan/frontend/Tage.scala:561:58, :778:46, :782:{35,67}
            bankTickCtrDistanceToTops_1 <= 7'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:561:58, :562:45
            bankTickCtrs_1 <= 7'h7F;	// src/main/scala/xiangshan/frontend/Tage.scala:561:58, :562:45
          end
          else begin	// src/main/scala/xiangshan/frontend/Tage.scala:782:67
            bankTickCtrDistanceToTops_1 <= 7'(bankTickCtrDistanceToTops_1 - _GEN_61);	// src/main/scala/xiangshan/frontend/Tage.scala:561:58, :782:35, :798:72
            bankTickCtrs_1 <= 7'(bankTickCtrs_1 + _GEN_61);	// src/main/scala/xiangshan/frontend/Tage.scala:562:45, :782:35, :797:46
          end
        end
        else if (tickDec_1) begin	// src/main/scala/xiangshan/frontend/Tage.scala:779:42
          if (_GEN_62 >= bankTickCtrs_1 & tickDec_1) begin	// src/main/scala/xiangshan/frontend/Tage.scala:562:45, :779:42, :783:{35,54}
            bankTickCtrDistanceToTops_1 <= 7'h7F;	// src/main/scala/xiangshan/frontend/Tage.scala:561:58
            bankTickCtrs_1 <= 7'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:562:45
          end
          else begin	// src/main/scala/xiangshan/frontend/Tage.scala:783:54
            bankTickCtrDistanceToTops_1 <= 7'(bankTickCtrDistanceToTops_1 + _GEN_62);	// src/main/scala/xiangshan/frontend/Tage.scala:561:58, :783:35, :806:72
            bankTickCtrs_1 <= 7'(bankTickCtrs_1 - _GEN_62);	// src/main/scala/xiangshan/frontend/Tage.scala:562:45, :783:35, :805:46
          end
        end
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h0) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :562:45, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_0 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_0 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_0 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_0 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h1) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_1 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_1 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_1 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_1 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h2) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_2 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_2 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_2 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_2 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h3) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_3 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_3 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_3 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_3 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h4) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_4 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_4 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_4 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_4 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h5) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_5 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_5 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_5 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_5 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h6) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_6 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_6 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_6 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_6 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h7) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_7 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_7 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_7 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_7 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h8) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_8 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_8 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_8 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_8 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h9) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_9 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_9 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_9 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_9 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'hA) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_10 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_10 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_10 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_10 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'hB) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_11 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_11 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_11 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_11 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'hC) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_12 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_12 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_12 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_12 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'hD) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_13 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_13 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_13 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_13 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'hE) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_14 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_14 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_14 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_14 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'hF) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_15 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_15 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_15 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_15 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h10) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_16 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_16 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_16 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_16 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h11) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_17 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_17 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_17 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_17 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h12) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_18 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_18 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_18 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_18 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h13) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_19 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_19 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_19 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_19 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h14) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_20 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_20 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_20 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_20 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h15) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_21 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_21 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_21 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_21 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h16) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_22 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_22 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_22 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_22 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h17) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_23 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_23 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_23 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_23 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h18) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_24 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_24 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_24 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_24 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h19) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_25 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_25 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_25 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_25 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h1A) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_26 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_26 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_26 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_26 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h1B) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_27 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_27 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_27 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_27 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h1C) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_28 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_28 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_28 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_28 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h1D) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_29 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_29 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_29 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_29 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h1E) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_30 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_30 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_30 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_30 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h1F) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_31 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_31 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_31 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_31 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h20) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_32 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_32 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_32 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_32 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h21) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_33 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_33 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_33 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_33 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h22) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_34 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_34 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_34 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_34 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h23) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_35 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_35 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_35 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_35 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h24) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_36 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_36 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_36 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_36 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h25) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_37 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_37 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_37 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_37 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h26) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_38 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_38 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_38 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_38 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h27) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_39 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_39 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_39 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_39 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h28) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_40 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_40 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_40 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_40 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h29) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_41 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_41 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_41 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_41 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h2A) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_42 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_42 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_42 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_42 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h2B) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_43 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_43 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_43 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_43 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h2C) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_44 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_44 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_44 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_44 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h2D) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_45 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_45 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_45 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_45 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h2E) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_46 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_46 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_46 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_46 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h2F) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_47 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_47 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_47 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_47 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h30) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_48 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_48 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_48 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_48 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h31) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_49 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_49 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_49 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_49 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h32) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_50 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_50 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_50 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_50 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h33) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_51 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_51 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_51 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_51 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h34) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_52 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_52 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_52 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_52 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h35) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_53 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_53 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_53 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_53 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h36) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_54 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_54 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_54 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_54 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h37) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_55 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_55 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_55 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_55 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h38) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_56 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_56 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_56 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_56 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h39) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_57 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_57 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_57 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_57 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h3A) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_58 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_58 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_58 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_58 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h3B) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_59 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_59 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_59 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_59 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h3C) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_60 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_60 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_60 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_60 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h3D) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_61 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_61 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_61 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_61 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h3E) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_62 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_62 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_62 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_62 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h3F) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_63 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_63 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_63 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_63 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h40) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_64 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_64 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_64 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_64 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h41) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_65 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_65 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_65 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_65 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h42) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_66 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_66 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_66 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_66 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h43) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_67 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_67 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_67 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_67 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h44) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_68 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_68 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_68 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_68 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h45) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_69 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_69 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_69 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_69 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h46) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_70 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_70 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_70 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_70 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h47) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_71 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_71 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_71 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_71 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h48) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_72 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_72 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_72 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_72 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h49) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_73 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_73 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_73 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_73 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h4A) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_74 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_74 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_74 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_74 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h4B) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_75 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_75 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_75 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_75 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h4C) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_76 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_76 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_76 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_76 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h4D) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_77 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_77 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_77 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_77 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h4E) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_78 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_78 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_78 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_78 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h4F) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_79 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_79 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_79 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_79 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h50) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_80 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_80 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_80 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_80 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h51) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_81 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_81 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_81 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_81 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h52) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_82 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_82 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_82 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_82 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h53) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_83 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_83 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_83 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_83 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h54) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_84 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_84 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_84 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_84 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h55) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_85 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_85 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_85 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_85 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h56) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_86 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_86 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_86 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_86 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h57) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_87 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_87 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_87 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_87 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h58) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_88 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_88 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_88 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_88 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h59) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_89 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_89 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_89 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_89 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h5A) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_90 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_90 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_90 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_90 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h5B) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_91 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_91 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_91 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_91 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h5C) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_92 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_92 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_92 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_92 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h5D) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_93 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_93 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_93 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_93 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h5E) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_94 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_94 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_94 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_94 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h5F) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_95 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_95 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_95 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_95 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h60) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_96 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_96 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_96 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_96 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h61) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_97 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_97 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_97 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_97 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h62) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_98 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_98 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_98 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_98 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h63) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_99 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_99 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_99 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_99 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h64) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_100 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_100 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_100 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_100 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h65) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_101 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_101 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_101 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_101 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h66) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_102 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_102 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_102 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_102 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h67) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_103 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_103 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_103 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_103 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h68) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_104 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_104 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_104 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_104 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h69) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_105 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_105 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_105 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_105 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h6A) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_106 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_106 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_106 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_106 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h6B) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_107 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_107 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_107 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_107 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h6C) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_108 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_108 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_108 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_108 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h6D) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_109 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_109 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_109 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_109 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h6E) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_110 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_110 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_110 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_110 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h6F) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_111 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_111 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_111 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_111 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h70) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_112 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_112 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_112 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_112 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h71) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_113 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_113 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_113 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_113 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h72) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_114 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_114 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_114 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_114 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h73) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_115 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_115 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_115 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_115 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h74) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_116 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_116 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_116 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_116 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h75) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_117 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_117 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_117 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_117 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h76) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_118 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_118 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_118 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_118 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h77) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_119 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_119 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_119 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_119 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h78) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_120 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_120 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_120 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_120 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h79) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_121 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_121 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_121 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_121 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h7A) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_122 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_122 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_122 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_122 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h7B) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_123 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_123 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_123 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_123 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h7C) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_124 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_124 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_124 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_124 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h7D) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_125 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_125 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_125 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_125 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & io_update_bits_pc[7:1] == 7'h7E) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_126 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_126 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_126 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_126 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_0 & _GEN_65 & (&(io_update_bits_pc[7:1]))) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:47, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_0_127 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_0_127 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_127 <= _newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_0_127 <= _newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h0) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :562:45, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_0 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_0 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_0 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_0 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h1) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_1 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_1 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_1 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_1 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h2) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_2 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_2 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_2 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_2 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h3) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_3 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_3 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_3 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_3 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h4) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_4 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_4 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_4 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_4 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h5) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_5 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_5 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_5 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_5 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h6) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_6 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_6 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_6 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_6 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h7) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_7 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_7 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_7 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_7 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h8) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_8 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_8 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_8 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_8 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h9) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_9 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_9 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_9 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_9 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'hA) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_10 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_10 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_10 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_10 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'hB) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_11 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_11 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_11 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_11 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'hC) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_12 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_12 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_12 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_12 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'hD) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_13 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_13 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_13 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_13 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'hE) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_14 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_14 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_14 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_14 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'hF) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_15 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_15 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_15 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_15 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h10) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_16 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_16 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_16 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_16 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h11) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_17 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_17 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_17 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_17 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h12) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_18 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_18 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_18 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_18 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h13) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_19 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_19 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_19 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_19 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h14) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_20 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_20 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_20 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_20 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h15) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_21 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_21 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_21 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_21 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h16) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_22 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_22 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_22 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_22 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h17) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_23 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_23 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_23 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_23 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h18) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_24 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_24 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_24 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_24 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h19) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_25 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_25 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_25 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_25 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h1A) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_26 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_26 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_26 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_26 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h1B) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_27 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_27 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_27 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_27 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h1C) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_28 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_28 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_28 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_28 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h1D) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_29 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_29 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_29 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_29 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h1E) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_30 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_30 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_30 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_30 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h1F) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_31 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_31 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_31 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_31 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h20) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_32 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_32 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_32 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_32 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h21) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_33 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_33 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_33 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_33 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h22) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_34 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_34 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_34 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_34 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h23) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_35 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_35 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_35 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_35 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h24) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_36 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_36 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_36 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_36 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h25) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_37 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_37 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_37 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_37 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h26) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_38 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_38 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_38 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_38 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h27) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_39 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_39 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_39 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_39 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h28) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_40 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_40 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_40 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_40 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h29) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_41 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_41 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_41 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_41 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h2A) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_42 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_42 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_42 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_42 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h2B) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_43 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_43 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_43 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_43 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h2C) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_44 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_44 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_44 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_44 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h2D) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_45 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_45 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_45 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_45 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h2E) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_46 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_46 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_46 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_46 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h2F) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_47 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_47 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_47 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_47 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h30) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_48 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_48 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_48 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_48 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h31) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_49 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_49 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_49 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_49 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h32) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_50 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_50 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_50 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_50 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h33) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_51 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_51 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_51 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_51 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h34) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_52 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_52 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_52 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_52 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h35) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_53 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_53 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_53 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_53 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h36) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_54 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_54 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_54 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_54 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h37) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_55 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_55 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_55 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_55 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h38) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_56 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_56 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_56 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_56 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h39) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_57 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_57 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_57 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_57 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h3A) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_58 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_58 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_58 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_58 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h3B) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_59 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_59 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_59 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_59 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h3C) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_60 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_60 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_60 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_60 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h3D) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_61 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_61 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_61 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_61 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h3E) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_62 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_62 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_62 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_62 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h3F) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_63 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_63 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_63 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_63 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h40) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_64 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_64 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_64 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_64 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h41) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_65 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_65 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_65 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_65 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h42) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_66 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_66 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_66 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_66 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h43) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_67 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_67 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_67 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_67 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h44) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_68 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_68 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_68 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_68 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h45) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_69 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_69 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_69 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_69 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h46) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_70 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_70 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_70 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_70 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h47) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_71 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_71 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_71 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_71 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h48) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_72 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_72 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_72 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_72 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h49) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_73 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_73 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_73 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_73 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h4A) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_74 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_74 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_74 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_74 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h4B) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_75 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_75 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_75 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_75 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h4C) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_76 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_76 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_76 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_76 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h4D) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_77 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_77 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_77 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_77 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h4E) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_78 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_78 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_78 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_78 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h4F) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_79 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_79 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_79 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_79 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h50) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_80 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_80 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_80 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_80 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h51) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_81 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_81 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_81 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_81 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h52) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_82 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_82 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_82 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_82 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h53) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_83 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_83 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_83 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_83 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h54) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_84 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_84 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_84 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_84 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h55) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_85 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_85 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_85 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_85 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h56) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_86 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_86 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_86 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_86 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h57) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_87 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_87 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_87 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_87 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h58) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_88 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_88 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_88 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_88 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h59) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_89 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_89 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_89 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_89 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h5A) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_90 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_90 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_90 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_90 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h5B) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_91 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_91 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_91 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_91 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h5C) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_92 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_92 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_92 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_92 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h5D) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_93 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_93 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_93 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_93 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h5E) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_94 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_94 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_94 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_94 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h5F) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_95 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_95 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_95 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_95 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h60) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_96 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_96 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_96 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_96 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h61) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_97 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_97 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_97 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_97 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h62) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_98 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_98 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_98 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_98 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h63) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_99 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_99 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_99 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_99 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h64) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_100 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_100 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_100 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_100 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h65) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_101 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_101 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_101 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_101 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h66) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_102 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_102 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_102 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_102 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h67) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_103 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_103 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_103 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_103 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h68) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_104 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_104 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_104 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_104 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h69) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_105 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_105 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_105 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_105 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h6A) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_106 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_106 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_106 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_106 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h6B) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_107 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_107 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_107 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_107 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h6C) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_108 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_108 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_108 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_108 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h6D) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_109 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_109 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_109 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_109 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h6E) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_110 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_110 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_110 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_110 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h6F) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_111 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_111 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_111 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_111 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h70) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_112 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_112 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_112 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_112 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h71) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_113 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_113 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_113 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_113 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h72) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_114 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_114 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_114 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_114 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h73) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_115 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_115 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_115 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_115 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h74) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_116 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_116 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_116 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_116 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h75) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_117 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_117 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_117 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_117 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h76) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_118 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_118 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_118 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_118 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h77) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_119 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_119 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_119 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_119 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h78) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_120 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_120 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_120 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_120 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h79) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_121 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_121 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_121 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_121 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h7A) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_122 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_122 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_122 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_122 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h7B) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_123 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_123 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_123 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_123 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h7C) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_124 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_124 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_124 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_124 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h7D) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_125 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_125 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_125 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_125 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & io_update_bits_pc[7:1] == 7'h7E) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_126 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_126 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_126 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_126 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (updateValids_1 & _GEN_66 & (&(io_update_bits_pc[7:1]))) begin	// src/main/scala/xiangshan/frontend/Tage.scala:39:{35,53}, :563:31, :614:84, :733:22, :734:{50,71}, :736:41
        if (_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          useAltOnNaCtrs_1_127 <= 4'hF;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          useAltOnNaCtrs_1_127 <= 4'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :682:17
        else if (updateAltCorrect_1)	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_127 <= _newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/Tage.scala:563:31
        else	// src/main/scala/xiangshan/frontend/Tage.scala:726:42
          useAltOnNaCtrs_1_127 <= _newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/Tage.scala:563:31
      end
      if (allocLFSR_lfsr == 64'h0)	// utility/src/main/scala/utility/LFSR64.scala:27:33, :31:24
        allocLFSR_lfsr <= 64'h1;	// utility/src/main/scala/utility/LFSR64.scala:27:33, :31:18
      else	// utility/src/main/scala/utility/LFSR64.scala:31:24
        allocLFSR_lfsr <=
          {allocLFSR_lfsr[0] ^ allocLFSR_lfsr[1] ^ allocLFSR_lfsr[3] ^ allocLFSR_lfsr[4],
           allocLFSR_lfsr[63:1]};	// utility/src/main/scala/utility/LFSR64.scala:27:33, :29:{19,29,39,43,49}, :31:{41,51}
      if (allocLFSR_lfsr_1 == 64'h0)	// utility/src/main/scala/utility/LFSR64.scala:27:33, :31:24
        allocLFSR_lfsr_1 <= 64'h1;	// utility/src/main/scala/utility/LFSR64.scala:27:33, :31:18
      else	// utility/src/main/scala/utility/LFSR64.scala:31:24
        allocLFSR_lfsr_1 <=
          {allocLFSR_lfsr_1[0] ^ allocLFSR_lfsr_1[1] ^ allocLFSR_lfsr_1[3]
             ^ allocLFSR_lfsr_1[4],
           allocLFSR_lfsr_1[63:1]};	// utility/src/main/scala/utility/LFSR64.scala:27:33, :29:{19,29,39,43,49}, :31:{41,51}
      if (_GEN_1 & io_update_bits_meta[48] != io_update_bits_meta[52]
          & _sumAbs_T_4 >= {2'h0, 8'(scThresholds_0_thres - 8'h4)}
          & _sumAbs_T_4 <= {2'h0, 8'(scThresholds_0_thres - 8'h2)}) begin	// src/main/scala/xiangshan/frontend/SC.scala:229:52, :328:{29,56}, :335:26, :346:38, :351:{45,54,70,79,86}, :353:27, src/main/scala/xiangshan/frontend/Tage.scala:618:40, :652:26
        if ((&newThres_newCtr) | _newThres_res_ctr_T_4)	// src/main/scala/xiangshan/frontend/BPU.scala:96:8, src/main/scala/xiangshan/frontend/SC.scala:181:42, :182:42, :195:39
          scThresholds_0_ctr <= 5'h10;	// src/main/scala/xiangshan/frontend/SC.scala:204:11, :229:52
        else if (_newThres_newCtr_T)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          scThresholds_0_ctr <= 5'h1F;	// src/main/scala/xiangshan/frontend/BPU.scala:94:27, src/main/scala/xiangshan/frontend/SC.scala:229:52
        else if (_newThres_newCtr_T_2)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          scThresholds_0_ctr <= 5'h0;	// src/main/scala/xiangshan/frontend/BPU.scala:97:10, src/main/scala/xiangshan/frontend/SC.scala:229:52
        else if (_GEN_63)	// src/main/scala/xiangshan/frontend/BPU.scala:98:12, src/main/scala/xiangshan/frontend/SC.scala:348:40
          scThresholds_0_ctr <= _newThres_newCtr_T_5;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/SC.scala:229:52
        else	// src/main/scala/xiangshan/frontend/BPU.scala:98:12, src/main/scala/xiangshan/frontend/SC.scala:348:40
          scThresholds_0_ctr <= _newThres_newCtr_T_3;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/SC.scala:229:52
        if ((&newThres_newCtr) & scThresholds_0_thres < 8'h20)	// src/main/scala/xiangshan/frontend/BPU.scala:96:8, src/main/scala/xiangshan/frontend/SC.scala:181:42, :191:{43,57}, :229:52, src/main/scala/xiangshan/frontend/Tage.scala:924:7
          scThresholds_0_thres <= 8'(scThresholds_0_thres + 8'h2);	// src/main/scala/xiangshan/frontend/SC.scala:191:81, :229:52, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        else if (_newThres_res_ctr_T_4 & scThresholds_0_thres > 8'h5)	// src/main/scala/xiangshan/frontend/SC.scala:182:42, :192:{46,60}, :229:52, src/main/scala/xiangshan/frontend/Tage.scala:924:7
          scThresholds_0_thres <= 8'(scThresholds_0_thres - 8'h2);	// src/main/scala/xiangshan/frontend/SC.scala:192:84, :229:52
      end
      if (_GEN_2 & io_update_bits_meta[49] != io_update_bits_meta[53]
          & _sumAbs_T_9 >= {2'h0, 8'(scThresholds_1_thres - 8'h4)}
          & _sumAbs_T_9 <= {2'h0, 8'(scThresholds_1_thres - 8'h2)}) begin	// src/main/scala/xiangshan/frontend/SC.scala:229:52, :328:{29,56}, :335:26, :346:38, :351:{45,54,70,79,86}, :353:27, src/main/scala/xiangshan/frontend/Tage.scala:618:40, :652:26
        if ((&newThres_newCtr_1) | _newThres_res_ctr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:96:8, src/main/scala/xiangshan/frontend/SC.scala:181:42, :182:42, :195:39
          scThresholds_1_ctr <= 5'h10;	// src/main/scala/xiangshan/frontend/SC.scala:204:11, :229:52
        else if (_newThres_newCtr_T_9)	// src/main/scala/xiangshan/frontend/BPU.scala:96:21
          scThresholds_1_ctr <= 5'h1F;	// src/main/scala/xiangshan/frontend/BPU.scala:94:27, src/main/scala/xiangshan/frontend/SC.scala:229:52
        else if (_newThres_newCtr_T_11)	// src/main/scala/xiangshan/frontend/BPU.scala:97:26
          scThresholds_1_ctr <= 5'h0;	// src/main/scala/xiangshan/frontend/BPU.scala:97:10, src/main/scala/xiangshan/frontend/SC.scala:229:52
        else if (_GEN_64)	// src/main/scala/xiangshan/frontend/BPU.scala:98:12, src/main/scala/xiangshan/frontend/SC.scala:348:40
          scThresholds_1_ctr <= _newThres_newCtr_T_14;	// src/main/scala/xiangshan/frontend/BPU.scala:98:35, src/main/scala/xiangshan/frontend/SC.scala:229:52
        else	// src/main/scala/xiangshan/frontend/BPU.scala:98:12, src/main/scala/xiangshan/frontend/SC.scala:348:40
          scThresholds_1_ctr <= _newThres_newCtr_T_12;	// src/main/scala/xiangshan/frontend/BPU.scala:98:24, src/main/scala/xiangshan/frontend/SC.scala:229:52
        if ((&newThres_newCtr_1) & scThresholds_1_thres < 8'h20)	// src/main/scala/xiangshan/frontend/BPU.scala:96:8, src/main/scala/xiangshan/frontend/SC.scala:181:42, :191:{43,57}, :229:52, src/main/scala/xiangshan/frontend/Tage.scala:924:7
          scThresholds_1_thres <= 8'(scThresholds_1_thres + 8'h2);	// src/main/scala/xiangshan/frontend/SC.scala:191:81, :229:52, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        else if (_newThres_res_ctr_T_11 & scThresholds_1_thres > 8'h5)	// src/main/scala/xiangshan/frontend/SC.scala:182:42, :192:{46,60}, :229:52, src/main/scala/xiangshan/frontend/Tage.scala:924:7
          scThresholds_1_thres <= 8'(scThresholds_1_thres - 8'h2);	// src/main/scala/xiangshan/frontend/SC.scala:192:84, :229:52
      end
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/xiangshan/frontend/Tage.scala:924:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/xiangshan/frontend/Tage.scala:924:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/xiangshan/frontend/Tage.scala:924:7
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:231];	// src/main/scala/xiangshan/frontend/Tage.scala:924:7
    initial begin	// src/main/scala/xiangshan/frontend/Tage.scala:924:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/xiangshan/frontend/Tage.scala:924:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/xiangshan/frontend/Tage.scala:924:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/xiangshan/frontend/Tage.scala:924:7
        for (logic [7:0] i = 8'h0; i < 8'hE8; i += 8'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/xiangshan/frontend/Tage.scala:924:7
        end	// src/main/scala/xiangshan/frontend/Tage.scala:924:7
        s1_pc_dup_0 = {_RANDOM[8'h0], _RANDOM[8'h1][6:0]};	// src/main/scala/xiangshan/frontend/BPU.scala:186:86, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        REG = _RANDOM[8'hE][20];	// src/main/scala/xiangshan/frontend/BPU.scala:190:24, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        REG_1 = _RANDOM[8'hE][21];	// src/main/scala/xiangshan/frontend/BPU.scala:190:{16,24}, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        bankTickCtrDistanceToTops_0 = _RANDOM[8'hE][28:22];	// src/main/scala/xiangshan/frontend/BPU.scala:190:24, src/main/scala/xiangshan/frontend/Tage.scala:561:58, :924:7
        bankTickCtrDistanceToTops_1 = {_RANDOM[8'hE][31:29], _RANDOM[8'hF][3:0]};	// src/main/scala/xiangshan/frontend/BPU.scala:190:24, src/main/scala/xiangshan/frontend/Tage.scala:561:58, :924:7
        bankTickCtrs_0 = _RANDOM[8'hF][10:4];	// src/main/scala/xiangshan/frontend/Tage.scala:561:58, :562:45, :924:7
        bankTickCtrs_1 = _RANDOM[8'hF][17:11];	// src/main/scala/xiangshan/frontend/Tage.scala:561:58, :562:45, :924:7
        useAltOnNaCtrs_0_0 = _RANDOM[8'hF][21:18];	// src/main/scala/xiangshan/frontend/Tage.scala:561:58, :563:31, :924:7
        useAltOnNaCtrs_0_1 = _RANDOM[8'hF][25:22];	// src/main/scala/xiangshan/frontend/Tage.scala:561:58, :563:31, :924:7
        useAltOnNaCtrs_0_2 = _RANDOM[8'hF][29:26];	// src/main/scala/xiangshan/frontend/Tage.scala:561:58, :563:31, :924:7
        useAltOnNaCtrs_0_3 = {_RANDOM[8'hF][31:30], _RANDOM[8'h10][1:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:561:58, :563:31, :924:7
        useAltOnNaCtrs_0_4 = _RANDOM[8'h10][5:2];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_5 = _RANDOM[8'h10][9:6];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_6 = _RANDOM[8'h10][13:10];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_7 = _RANDOM[8'h10][17:14];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_8 = _RANDOM[8'h10][21:18];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_9 = _RANDOM[8'h10][25:22];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_10 = _RANDOM[8'h10][29:26];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_11 = {_RANDOM[8'h10][31:30], _RANDOM[8'h11][1:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_12 = _RANDOM[8'h11][5:2];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_13 = _RANDOM[8'h11][9:6];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_14 = _RANDOM[8'h11][13:10];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_15 = _RANDOM[8'h11][17:14];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_16 = _RANDOM[8'h11][21:18];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_17 = _RANDOM[8'h11][25:22];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_18 = _RANDOM[8'h11][29:26];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_19 = {_RANDOM[8'h11][31:30], _RANDOM[8'h12][1:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_20 = _RANDOM[8'h12][5:2];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_21 = _RANDOM[8'h12][9:6];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_22 = _RANDOM[8'h12][13:10];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_23 = _RANDOM[8'h12][17:14];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_24 = _RANDOM[8'h12][21:18];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_25 = _RANDOM[8'h12][25:22];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_26 = _RANDOM[8'h12][29:26];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_27 = {_RANDOM[8'h12][31:30], _RANDOM[8'h13][1:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_28 = _RANDOM[8'h13][5:2];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_29 = _RANDOM[8'h13][9:6];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_30 = _RANDOM[8'h13][13:10];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_31 = _RANDOM[8'h13][17:14];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_32 = _RANDOM[8'h13][21:18];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_33 = _RANDOM[8'h13][25:22];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_34 = _RANDOM[8'h13][29:26];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_35 = {_RANDOM[8'h13][31:30], _RANDOM[8'h14][1:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_36 = _RANDOM[8'h14][5:2];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_37 = _RANDOM[8'h14][9:6];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_38 = _RANDOM[8'h14][13:10];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_39 = _RANDOM[8'h14][17:14];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_40 = _RANDOM[8'h14][21:18];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_41 = _RANDOM[8'h14][25:22];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_42 = _RANDOM[8'h14][29:26];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_43 = {_RANDOM[8'h14][31:30], _RANDOM[8'h15][1:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_44 = _RANDOM[8'h15][5:2];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_45 = _RANDOM[8'h15][9:6];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_46 = _RANDOM[8'h15][13:10];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_47 = _RANDOM[8'h15][17:14];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_48 = _RANDOM[8'h15][21:18];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_49 = _RANDOM[8'h15][25:22];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_50 = _RANDOM[8'h15][29:26];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_51 = {_RANDOM[8'h15][31:30], _RANDOM[8'h16][1:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_52 = _RANDOM[8'h16][5:2];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_53 = _RANDOM[8'h16][9:6];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_54 = _RANDOM[8'h16][13:10];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_55 = _RANDOM[8'h16][17:14];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_56 = _RANDOM[8'h16][21:18];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_57 = _RANDOM[8'h16][25:22];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_58 = _RANDOM[8'h16][29:26];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_59 = {_RANDOM[8'h16][31:30], _RANDOM[8'h17][1:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_60 = _RANDOM[8'h17][5:2];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_61 = _RANDOM[8'h17][9:6];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_62 = _RANDOM[8'h17][13:10];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_63 = _RANDOM[8'h17][17:14];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_64 = _RANDOM[8'h17][21:18];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_65 = _RANDOM[8'h17][25:22];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_66 = _RANDOM[8'h17][29:26];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_67 = {_RANDOM[8'h17][31:30], _RANDOM[8'h18][1:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_68 = _RANDOM[8'h18][5:2];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_69 = _RANDOM[8'h18][9:6];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_70 = _RANDOM[8'h18][13:10];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_71 = _RANDOM[8'h18][17:14];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_72 = _RANDOM[8'h18][21:18];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_73 = _RANDOM[8'h18][25:22];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_74 = _RANDOM[8'h18][29:26];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_75 = {_RANDOM[8'h18][31:30], _RANDOM[8'h19][1:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_76 = _RANDOM[8'h19][5:2];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_77 = _RANDOM[8'h19][9:6];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_78 = _RANDOM[8'h19][13:10];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_79 = _RANDOM[8'h19][17:14];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_80 = _RANDOM[8'h19][21:18];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_81 = _RANDOM[8'h19][25:22];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_82 = _RANDOM[8'h19][29:26];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_83 = {_RANDOM[8'h19][31:30], _RANDOM[8'h1A][1:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_84 = _RANDOM[8'h1A][5:2];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_85 = _RANDOM[8'h1A][9:6];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_86 = _RANDOM[8'h1A][13:10];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_87 = _RANDOM[8'h1A][17:14];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_88 = _RANDOM[8'h1A][21:18];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_89 = _RANDOM[8'h1A][25:22];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_90 = _RANDOM[8'h1A][29:26];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_91 = {_RANDOM[8'h1A][31:30], _RANDOM[8'h1B][1:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_92 = _RANDOM[8'h1B][5:2];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_93 = _RANDOM[8'h1B][9:6];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_94 = _RANDOM[8'h1B][13:10];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_95 = _RANDOM[8'h1B][17:14];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_96 = _RANDOM[8'h1B][21:18];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_97 = _RANDOM[8'h1B][25:22];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_98 = _RANDOM[8'h1B][29:26];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_99 = {_RANDOM[8'h1B][31:30], _RANDOM[8'h1C][1:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_100 = _RANDOM[8'h1C][5:2];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_101 = _RANDOM[8'h1C][9:6];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_102 = _RANDOM[8'h1C][13:10];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_103 = _RANDOM[8'h1C][17:14];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_104 = _RANDOM[8'h1C][21:18];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_105 = _RANDOM[8'h1C][25:22];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_106 = _RANDOM[8'h1C][29:26];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_107 = {_RANDOM[8'h1C][31:30], _RANDOM[8'h1D][1:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_108 = _RANDOM[8'h1D][5:2];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_109 = _RANDOM[8'h1D][9:6];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_110 = _RANDOM[8'h1D][13:10];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_111 = _RANDOM[8'h1D][17:14];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_112 = _RANDOM[8'h1D][21:18];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_113 = _RANDOM[8'h1D][25:22];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_114 = _RANDOM[8'h1D][29:26];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_115 = {_RANDOM[8'h1D][31:30], _RANDOM[8'h1E][1:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_116 = _RANDOM[8'h1E][5:2];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_117 = _RANDOM[8'h1E][9:6];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_118 = _RANDOM[8'h1E][13:10];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_119 = _RANDOM[8'h1E][17:14];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_120 = _RANDOM[8'h1E][21:18];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_121 = _RANDOM[8'h1E][25:22];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_122 = _RANDOM[8'h1E][29:26];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_123 = {_RANDOM[8'h1E][31:30], _RANDOM[8'h1F][1:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_124 = _RANDOM[8'h1F][5:2];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_125 = _RANDOM[8'h1F][9:6];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_126 = _RANDOM[8'h1F][13:10];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_0_127 = _RANDOM[8'h1F][17:14];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_0 = _RANDOM[8'h1F][21:18];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_1 = _RANDOM[8'h1F][25:22];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_2 = _RANDOM[8'h1F][29:26];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_3 = {_RANDOM[8'h1F][31:30], _RANDOM[8'h20][1:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_4 = _RANDOM[8'h20][5:2];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_5 = _RANDOM[8'h20][9:6];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_6 = _RANDOM[8'h20][13:10];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_7 = _RANDOM[8'h20][17:14];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_8 = _RANDOM[8'h20][21:18];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_9 = _RANDOM[8'h20][25:22];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_10 = _RANDOM[8'h20][29:26];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_11 = {_RANDOM[8'h20][31:30], _RANDOM[8'h21][1:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_12 = _RANDOM[8'h21][5:2];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_13 = _RANDOM[8'h21][9:6];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_14 = _RANDOM[8'h21][13:10];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_15 = _RANDOM[8'h21][17:14];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_16 = _RANDOM[8'h21][21:18];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_17 = _RANDOM[8'h21][25:22];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_18 = _RANDOM[8'h21][29:26];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_19 = {_RANDOM[8'h21][31:30], _RANDOM[8'h22][1:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_20 = _RANDOM[8'h22][5:2];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_21 = _RANDOM[8'h22][9:6];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_22 = _RANDOM[8'h22][13:10];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_23 = _RANDOM[8'h22][17:14];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_24 = _RANDOM[8'h22][21:18];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_25 = _RANDOM[8'h22][25:22];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_26 = _RANDOM[8'h22][29:26];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_27 = {_RANDOM[8'h22][31:30], _RANDOM[8'h23][1:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_28 = _RANDOM[8'h23][5:2];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_29 = _RANDOM[8'h23][9:6];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_30 = _RANDOM[8'h23][13:10];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_31 = _RANDOM[8'h23][17:14];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_32 = _RANDOM[8'h23][21:18];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_33 = _RANDOM[8'h23][25:22];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_34 = _RANDOM[8'h23][29:26];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_35 = {_RANDOM[8'h23][31:30], _RANDOM[8'h24][1:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_36 = _RANDOM[8'h24][5:2];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_37 = _RANDOM[8'h24][9:6];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_38 = _RANDOM[8'h24][13:10];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_39 = _RANDOM[8'h24][17:14];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_40 = _RANDOM[8'h24][21:18];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_41 = _RANDOM[8'h24][25:22];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_42 = _RANDOM[8'h24][29:26];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_43 = {_RANDOM[8'h24][31:30], _RANDOM[8'h25][1:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_44 = _RANDOM[8'h25][5:2];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_45 = _RANDOM[8'h25][9:6];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_46 = _RANDOM[8'h25][13:10];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_47 = _RANDOM[8'h25][17:14];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_48 = _RANDOM[8'h25][21:18];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_49 = _RANDOM[8'h25][25:22];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_50 = _RANDOM[8'h25][29:26];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_51 = {_RANDOM[8'h25][31:30], _RANDOM[8'h26][1:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_52 = _RANDOM[8'h26][5:2];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_53 = _RANDOM[8'h26][9:6];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_54 = _RANDOM[8'h26][13:10];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_55 = _RANDOM[8'h26][17:14];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_56 = _RANDOM[8'h26][21:18];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_57 = _RANDOM[8'h26][25:22];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_58 = _RANDOM[8'h26][29:26];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_59 = {_RANDOM[8'h26][31:30], _RANDOM[8'h27][1:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_60 = _RANDOM[8'h27][5:2];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_61 = _RANDOM[8'h27][9:6];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_62 = _RANDOM[8'h27][13:10];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_63 = _RANDOM[8'h27][17:14];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_64 = _RANDOM[8'h27][21:18];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_65 = _RANDOM[8'h27][25:22];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_66 = _RANDOM[8'h27][29:26];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_67 = {_RANDOM[8'h27][31:30], _RANDOM[8'h28][1:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_68 = _RANDOM[8'h28][5:2];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_69 = _RANDOM[8'h28][9:6];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_70 = _RANDOM[8'h28][13:10];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_71 = _RANDOM[8'h28][17:14];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_72 = _RANDOM[8'h28][21:18];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_73 = _RANDOM[8'h28][25:22];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_74 = _RANDOM[8'h28][29:26];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_75 = {_RANDOM[8'h28][31:30], _RANDOM[8'h29][1:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_76 = _RANDOM[8'h29][5:2];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_77 = _RANDOM[8'h29][9:6];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_78 = _RANDOM[8'h29][13:10];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_79 = _RANDOM[8'h29][17:14];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_80 = _RANDOM[8'h29][21:18];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_81 = _RANDOM[8'h29][25:22];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_82 = _RANDOM[8'h29][29:26];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_83 = {_RANDOM[8'h29][31:30], _RANDOM[8'h2A][1:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_84 = _RANDOM[8'h2A][5:2];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_85 = _RANDOM[8'h2A][9:6];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_86 = _RANDOM[8'h2A][13:10];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_87 = _RANDOM[8'h2A][17:14];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_88 = _RANDOM[8'h2A][21:18];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_89 = _RANDOM[8'h2A][25:22];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_90 = _RANDOM[8'h2A][29:26];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_91 = {_RANDOM[8'h2A][31:30], _RANDOM[8'h2B][1:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_92 = _RANDOM[8'h2B][5:2];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_93 = _RANDOM[8'h2B][9:6];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_94 = _RANDOM[8'h2B][13:10];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_95 = _RANDOM[8'h2B][17:14];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_96 = _RANDOM[8'h2B][21:18];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_97 = _RANDOM[8'h2B][25:22];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_98 = _RANDOM[8'h2B][29:26];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_99 = {_RANDOM[8'h2B][31:30], _RANDOM[8'h2C][1:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_100 = _RANDOM[8'h2C][5:2];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_101 = _RANDOM[8'h2C][9:6];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_102 = _RANDOM[8'h2C][13:10];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_103 = _RANDOM[8'h2C][17:14];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_104 = _RANDOM[8'h2C][21:18];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_105 = _RANDOM[8'h2C][25:22];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_106 = _RANDOM[8'h2C][29:26];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_107 = {_RANDOM[8'h2C][31:30], _RANDOM[8'h2D][1:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_108 = _RANDOM[8'h2D][5:2];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_109 = _RANDOM[8'h2D][9:6];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_110 = _RANDOM[8'h2D][13:10];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_111 = _RANDOM[8'h2D][17:14];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_112 = _RANDOM[8'h2D][21:18];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_113 = _RANDOM[8'h2D][25:22];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_114 = _RANDOM[8'h2D][29:26];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_115 = {_RANDOM[8'h2D][31:30], _RANDOM[8'h2E][1:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_116 = _RANDOM[8'h2E][5:2];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_117 = _RANDOM[8'h2E][9:6];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_118 = _RANDOM[8'h2E][13:10];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_119 = _RANDOM[8'h2E][17:14];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_120 = _RANDOM[8'h2E][21:18];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_121 = _RANDOM[8'h2E][25:22];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_122 = _RANDOM[8'h2E][29:26];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_123 = {_RANDOM[8'h2E][31:30], _RANDOM[8'h2F][1:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_124 = _RANDOM[8'h2F][5:2];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_125 = _RANDOM[8'h2F][9:6];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_126 = _RANDOM[8'h2F][13:10];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        useAltOnNaCtrs_1_127 = _RANDOM[8'h2F][17:14];	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :924:7
        s2_provideds_0 = _RANDOM[8'h32][0];	// src/main/scala/xiangshan/frontend/Tage.scala:593:38, :924:7
        s2_provideds_1 = _RANDOM[8'h32][1];	// src/main/scala/xiangshan/frontend/Tage.scala:593:38, :924:7
        s2_providers_0 = _RANDOM[8'h32][3:2];	// src/main/scala/xiangshan/frontend/Tage.scala:593:38, :594:38, :924:7
        s2_providers_1 = _RANDOM[8'h32][5:4];	// src/main/scala/xiangshan/frontend/Tage.scala:593:38, :594:38, :924:7
        s2_providerResps_0_ctr = _RANDOM[8'h32][8:6];	// src/main/scala/xiangshan/frontend/Tage.scala:593:38, :595:38, :924:7
        s2_providerResps_0_u = _RANDOM[8'h32][9];	// src/main/scala/xiangshan/frontend/Tage.scala:593:38, :595:38, :924:7
        s2_providerResps_0_unconf = _RANDOM[8'h32][10];	// src/main/scala/xiangshan/frontend/Tage.scala:593:38, :595:38, :924:7
        s2_providerResps_1_ctr = _RANDOM[8'h32][13:11];	// src/main/scala/xiangshan/frontend/Tage.scala:593:38, :595:38, :924:7
        s2_providerResps_1_u = _RANDOM[8'h32][14];	// src/main/scala/xiangshan/frontend/Tage.scala:593:38, :595:38, :924:7
        s2_providerResps_1_unconf = _RANDOM[8'h32][15];	// src/main/scala/xiangshan/frontend/Tage.scala:593:38, :595:38, :924:7
        s2_altUsed_0 = _RANDOM[8'h32][16];	// src/main/scala/xiangshan/frontend/Tage.scala:593:38, :599:38, :924:7
        s2_altUsed_1 = _RANDOM[8'h32][17];	// src/main/scala/xiangshan/frontend/Tage.scala:593:38, :599:38, :924:7
        s2_tageTakens_dup_0_0 = _RANDOM[8'h32][18];	// src/main/scala/xiangshan/frontend/Tage.scala:593:38, :600:58, :924:7
        s2_tageTakens_dup_0_1 = _RANDOM[8'h32][19];	// src/main/scala/xiangshan/frontend/Tage.scala:593:38, :600:58, :924:7
        s2_tageTakens_dup_1_0 = _RANDOM[8'h32][20];	// src/main/scala/xiangshan/frontend/Tage.scala:593:38, :600:58, :924:7
        s2_tageTakens_dup_1_1 = _RANDOM[8'h32][21];	// src/main/scala/xiangshan/frontend/Tage.scala:593:38, :600:58, :924:7
        s2_tageTakens_dup_2_0 = _RANDOM[8'h32][22];	// src/main/scala/xiangshan/frontend/Tage.scala:593:38, :600:58, :924:7
        s2_tageTakens_dup_2_1 = _RANDOM[8'h32][23];	// src/main/scala/xiangshan/frontend/Tage.scala:593:38, :600:58, :924:7
        s2_tageTakens_dup_3_0 = _RANDOM[8'h32][24];	// src/main/scala/xiangshan/frontend/Tage.scala:593:38, :600:58, :924:7
        s2_tageTakens_dup_3_1 = _RANDOM[8'h32][25];	// src/main/scala/xiangshan/frontend/Tage.scala:593:38, :600:58, :924:7
        s2_finalAltPreds_0 = _RANDOM[8'h32][26];	// src/main/scala/xiangshan/frontend/Tage.scala:593:38, :601:38, :924:7
        s2_finalAltPreds_1 = _RANDOM[8'h32][27];	// src/main/scala/xiangshan/frontend/Tage.scala:593:38, :601:38, :924:7
        s2_basecnts_0 = _RANDOM[8'h32][29:28];	// src/main/scala/xiangshan/frontend/Tage.scala:593:38, :602:38, :924:7
        s2_basecnts_1 = _RANDOM[8'h32][31:30];	// src/main/scala/xiangshan/frontend/Tage.scala:593:38, :602:38, :924:7
        resp_meta_providers_0_valid_r = _RANDOM[8'h33][2];	// src/main/scala/xiangshan/frontend/Tage.scala:667:49, :924:7
        resp_meta_providers_0_bits_r = _RANDOM[8'h33][4:3];	// src/main/scala/xiangshan/frontend/Tage.scala:667:49, :668:49, :924:7
        resp_meta_providerResps_0_r_ctr = _RANDOM[8'h33][7:5];	// src/main/scala/xiangshan/frontend/Tage.scala:667:49, :669:49, :924:7
        resp_meta_providerResps_0_r_u = _RANDOM[8'h33][8];	// src/main/scala/xiangshan/frontend/Tage.scala:667:49, :669:49, :924:7
        resp_meta_providerResps_0_r_unconf = _RANDOM[8'h33][9];	// src/main/scala/xiangshan/frontend/Tage.scala:667:49, :669:49, :924:7
        allocatableSlots = _RANDOM[8'h33][13:10];	// src/main/scala/xiangshan/frontend/Tage.scala:667:49, :679:16, :924:7
        resp_meta_allocates_0_r = _RANDOM[8'h33][17:14];	// src/main/scala/xiangshan/frontend/Tage.scala:667:49, :686:40, :924:7
        resp_meta_altUsed_0_r = _RANDOM[8'h33][18];	// src/main/scala/xiangshan/frontend/Tage.scala:667:49, :699:41, :924:7
        resp_meta_altDiffers_0_r = _RANDOM[8'h33][19];	// src/main/scala/xiangshan/frontend/Tage.scala:667:49, :700:41, :924:7
        resp_meta_takens_0_r = _RANDOM[8'h33][20];	// src/main/scala/xiangshan/frontend/Tage.scala:667:49, :702:41, :924:7
        resp_meta_basecnts_0_r = _RANDOM[8'h33][22:21];	// src/main/scala/xiangshan/frontend/Tage.scala:667:49, :703:41, :924:7
        tage_enable_dup_REG = _RANDOM[8'h33][23];	// src/main/scala/xiangshan/frontend/Tage.scala:667:49, :705:38, :924:7
        allocLFSR_lfsr = {_RANDOM[8'h33][31:24], _RANDOM[8'h34], _RANDOM[8'h35][23:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:667:49, :924:7, utility/src/main/scala/utility/LFSR64.scala:27:33
        resp_meta_providers_1_valid_r = _RANDOM[8'h35][24];	// src/main/scala/xiangshan/frontend/Tage.scala:667:49, :924:7, utility/src/main/scala/utility/LFSR64.scala:27:33
        resp_meta_providers_1_bits_r = _RANDOM[8'h35][26:25];	// src/main/scala/xiangshan/frontend/Tage.scala:668:49, :924:7, utility/src/main/scala/utility/LFSR64.scala:27:33
        resp_meta_providerResps_1_r_ctr = _RANDOM[8'h35][29:27];	// src/main/scala/xiangshan/frontend/Tage.scala:669:49, :924:7, utility/src/main/scala/utility/LFSR64.scala:27:33
        resp_meta_providerResps_1_r_u = _RANDOM[8'h35][30];	// src/main/scala/xiangshan/frontend/Tage.scala:669:49, :924:7, utility/src/main/scala/utility/LFSR64.scala:27:33
        resp_meta_providerResps_1_r_unconf = _RANDOM[8'h35][31];	// src/main/scala/xiangshan/frontend/Tage.scala:669:49, :924:7, utility/src/main/scala/utility/LFSR64.scala:27:33
        allocatableSlots_1 = _RANDOM[8'h36][3:0];	// src/main/scala/xiangshan/frontend/Tage.scala:679:16, :924:7
        resp_meta_allocates_1_r = _RANDOM[8'h36][7:4];	// src/main/scala/xiangshan/frontend/Tage.scala:679:16, :686:40, :924:7
        resp_meta_altUsed_1_r = _RANDOM[8'h36][8];	// src/main/scala/xiangshan/frontend/Tage.scala:679:16, :699:41, :924:7
        resp_meta_altDiffers_1_r = _RANDOM[8'h36][9];	// src/main/scala/xiangshan/frontend/Tage.scala:679:16, :700:41, :924:7
        resp_meta_takens_1_r = _RANDOM[8'h36][10];	// src/main/scala/xiangshan/frontend/Tage.scala:679:16, :702:41, :924:7
        resp_meta_basecnts_1_r = _RANDOM[8'h36][12:11];	// src/main/scala/xiangshan/frontend/Tage.scala:679:16, :703:41, :924:7
        tage_enable_dup_REG_1 = _RANDOM[8'h36][13];	// src/main/scala/xiangshan/frontend/Tage.scala:679:16, :705:38, :924:7
        allocLFSR_lfsr_1 = {_RANDOM[8'h36][31:14], _RANDOM[8'h37], _RANDOM[8'h38][13:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:679:16, :924:7, utility/src/main/scala/utility/LFSR64.scala:27:33
        tables_0_io_update_mask_0_REG = _RANDOM[8'h38][14];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :924:7, utility/src/main/scala/utility/LFSR64.scala:27:33
        tables_0_io_update_takens_0_REG = _RANDOM[8'h38][15];	// src/main/scala/xiangshan/frontend/Tage.scala:835:48, :924:7, utility/src/main/scala/utility/LFSR64.scala:27:33
        tables_0_io_update_alloc_0_REG = _RANDOM[8'h38][16];	// src/main/scala/xiangshan/frontend/Tage.scala:836:48, :924:7, utility/src/main/scala/utility/LFSR64.scala:27:33
        tables_0_io_update_oldCtrs_0_REG = _RANDOM[8'h38][19:17];	// src/main/scala/xiangshan/frontend/Tage.scala:837:48, :924:7, utility/src/main/scala/utility/LFSR64.scala:27:33
        tables_0_io_update_uMask_0_REG = _RANDOM[8'h38][20];	// src/main/scala/xiangshan/frontend/Tage.scala:839:48, :924:7, utility/src/main/scala/utility/LFSR64.scala:27:33
        tables_0_io_update_us_0_REG = _RANDOM[8'h38][21];	// src/main/scala/xiangshan/frontend/Tage.scala:840:48, :924:7, utility/src/main/scala/utility/LFSR64.scala:27:33
        tables_0_io_update_reset_u_0_REG = _RANDOM[8'h38][22];	// src/main/scala/xiangshan/frontend/Tage.scala:841:48, :924:7, utility/src/main/scala/utility/LFSR64.scala:27:33
        tables_1_io_update_mask_0_REG = _RANDOM[8'h46][18];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :924:7
        tables_1_io_update_takens_0_REG = _RANDOM[8'h46][19];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :835:48, :924:7
        tables_1_io_update_alloc_0_REG = _RANDOM[8'h46][20];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :836:48, :924:7
        tables_1_io_update_oldCtrs_0_REG = _RANDOM[8'h46][23:21];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :837:48, :924:7
        tables_1_io_update_uMask_0_REG = _RANDOM[8'h46][24];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :839:48, :924:7
        tables_1_io_update_us_0_REG = _RANDOM[8'h46][25];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :840:48, :924:7
        tables_1_io_update_reset_u_0_REG = _RANDOM[8'h46][26];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :841:48, :924:7
        tables_2_io_update_mask_0_REG = _RANDOM[8'h54][22];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :924:7
        tables_2_io_update_takens_0_REG = _RANDOM[8'h54][23];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :835:48, :924:7
        tables_2_io_update_alloc_0_REG = _RANDOM[8'h54][24];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :836:48, :924:7
        tables_2_io_update_oldCtrs_0_REG = _RANDOM[8'h54][27:25];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :837:48, :924:7
        tables_2_io_update_uMask_0_REG = _RANDOM[8'h54][28];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :839:48, :924:7
        tables_2_io_update_us_0_REG = _RANDOM[8'h54][29];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :840:48, :924:7
        tables_2_io_update_reset_u_0_REG = _RANDOM[8'h54][30];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :841:48, :924:7
        tables_3_io_update_mask_0_REG = _RANDOM[8'h62][26];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :924:7
        tables_3_io_update_takens_0_REG = _RANDOM[8'h62][27];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :835:48, :924:7
        tables_3_io_update_alloc_0_REG = _RANDOM[8'h62][28];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :836:48, :924:7
        tables_3_io_update_oldCtrs_0_REG = _RANDOM[8'h62][31:29];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :837:48, :924:7
        tables_3_io_update_uMask_0_REG = _RANDOM[8'h63][0];	// src/main/scala/xiangshan/frontend/Tage.scala:839:48, :924:7
        tables_3_io_update_us_0_REG = _RANDOM[8'h63][1];	// src/main/scala/xiangshan/frontend/Tage.scala:839:48, :840:48, :924:7
        tables_3_io_update_reset_u_0_REG = _RANDOM[8'h63][2];	// src/main/scala/xiangshan/frontend/Tage.scala:839:48, :841:48, :924:7
        tables_0_io_update_mask_1_REG = _RANDOM[8'h70][30];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :924:7
        tables_0_io_update_takens_1_REG = _RANDOM[8'h70][31];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :835:48, :924:7
        tables_0_io_update_alloc_1_REG = _RANDOM[8'h71][0];	// src/main/scala/xiangshan/frontend/Tage.scala:836:48, :924:7
        tables_0_io_update_oldCtrs_1_REG = _RANDOM[8'h71][3:1];	// src/main/scala/xiangshan/frontend/Tage.scala:836:48, :837:48, :924:7
        tables_0_io_update_uMask_1_REG = _RANDOM[8'h71][4];	// src/main/scala/xiangshan/frontend/Tage.scala:836:48, :839:48, :924:7
        tables_0_io_update_us_1_REG = _RANDOM[8'h71][5];	// src/main/scala/xiangshan/frontend/Tage.scala:836:48, :840:48, :924:7
        tables_0_io_update_reset_u_1_REG = _RANDOM[8'h71][6];	// src/main/scala/xiangshan/frontend/Tage.scala:836:48, :841:48, :924:7
        tables_0_io_update_pc_REG_1 = {_RANDOM[8'h71][31:7], _RANDOM[8'h72][13:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:836:48, :843:46, :924:7
        tables_0_io_update_folded_hist_REG_1_hist_14_folded_hist = _RANDOM[8'h73][18:11];	// src/main/scala/xiangshan/frontend/Tage.scala:844:49, :924:7
        tables_0_io_update_folded_hist_REG_1_hist_7_folded_hist = _RANDOM[8'h75][6:0];	// src/main/scala/xiangshan/frontend/Tage.scala:844:49, :924:7
        tables_1_io_update_mask_1_REG = _RANDOM[8'h7F][2];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :924:7
        tables_1_io_update_takens_1_REG = _RANDOM[8'h7F][3];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :835:48, :924:7
        tables_1_io_update_alloc_1_REG = _RANDOM[8'h7F][4];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :836:48, :924:7
        tables_1_io_update_oldCtrs_1_REG = _RANDOM[8'h7F][7:5];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :837:48, :924:7
        tables_1_io_update_uMask_1_REG = _RANDOM[8'h7F][8];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :839:48, :924:7
        tables_1_io_update_us_1_REG = _RANDOM[8'h7F][9];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :840:48, :924:7
        tables_1_io_update_reset_u_1_REG = _RANDOM[8'h7F][10];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :841:48, :924:7
        tables_1_io_update_pc_REG_1 = {_RANDOM[8'h7F][31:11], _RANDOM[8'h80][17:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :843:46, :924:7
        tables_1_io_update_folded_hist_REG_1_hist_15_folded_hist = _RANDOM[8'h81][14:8];	// src/main/scala/xiangshan/frontend/Tage.scala:844:49, :924:7
        tables_1_io_update_folded_hist_REG_1_hist_4_folded_hist =
          {_RANDOM[8'h83][31:27], _RANDOM[8'h84][2:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:844:49, :924:7
        tables_1_io_update_folded_hist_REG_1_hist_1_folded_hist = _RANDOM[8'h84][29:19];	// src/main/scala/xiangshan/frontend/Tage.scala:844:49, :924:7
        tables_2_io_update_mask_1_REG = _RANDOM[8'h8D][6];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :924:7
        tables_2_io_update_takens_1_REG = _RANDOM[8'h8D][7];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :835:48, :924:7
        tables_2_io_update_alloc_1_REG = _RANDOM[8'h8D][8];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :836:48, :924:7
        tables_2_io_update_oldCtrs_1_REG = _RANDOM[8'h8D][11:9];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :837:48, :924:7
        tables_2_io_update_uMask_1_REG = _RANDOM[8'h8D][12];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :839:48, :924:7
        tables_2_io_update_us_1_REG = _RANDOM[8'h8D][13];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :840:48, :924:7
        tables_2_io_update_reset_u_1_REG = _RANDOM[8'h8D][14];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :841:48, :924:7
        tables_2_io_update_pc_REG_1 = {_RANDOM[8'h8D][31:15], _RANDOM[8'h8E][21:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :843:46, :924:7
        tables_2_io_update_folded_hist_REG_1_hist_17_folded_hist =
          {_RANDOM[8'h8E][31:22], _RANDOM[8'h8F][0]};	// src/main/scala/xiangshan/frontend/Tage.scala:843:46, :844:49, :924:7
        tables_2_io_update_folded_hist_REG_1_hist_9_folded_hist = _RANDOM[8'h90][31:25];	// src/main/scala/xiangshan/frontend/Tage.scala:844:49, :924:7
        tables_2_io_update_folded_hist_REG_1_hist_3_folded_hist = _RANDOM[8'h92][14:7];	// src/main/scala/xiangshan/frontend/Tage.scala:844:49, :924:7
        tables_3_io_update_mask_1_REG = _RANDOM[8'h9B][10];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :924:7
        tables_3_io_update_takens_1_REG = _RANDOM[8'h9B][11];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :835:48, :924:7
        tables_3_io_update_alloc_1_REG = _RANDOM[8'h9B][12];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :836:48, :924:7
        tables_3_io_update_oldCtrs_1_REG = _RANDOM[8'h9B][15:13];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :837:48, :924:7
        tables_3_io_update_uMask_1_REG = _RANDOM[8'h9B][16];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :839:48, :924:7
        tables_3_io_update_us_1_REG = _RANDOM[8'h9B][17];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :840:48, :924:7
        tables_3_io_update_reset_u_1_REG = _RANDOM[8'h9B][18];	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :841:48, :924:7
        tables_3_io_update_pc_REG_1 = {_RANDOM[8'h9B][31:19], _RANDOM[8'h9C][25:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:834:48, :843:46, :924:7
        tables_3_io_update_folded_hist_REG_1_hist_16_folded_hist = _RANDOM[8'h9D][15:5];	// src/main/scala/xiangshan/frontend/Tage.scala:844:49, :924:7
        tables_3_io_update_folded_hist_REG_1_hist_8_folded_hist = _RANDOM[8'h9F][11:4];	// src/main/scala/xiangshan/frontend/Tage.scala:844:49, :924:7
        tables_3_io_update_folded_hist_REG_1_hist_5_folded_hist =
          {_RANDOM[8'h9F][31:28], _RANDOM[8'hA0][2:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:844:49, :924:7
        REG_2_0 = _RANDOM[8'hA9][14];	// src/main/scala/xiangshan/frontend/Tage.scala:848:31, :924:7
        REG_2_1 = _RANDOM[8'hA9][15];	// src/main/scala/xiangshan/frontend/Tage.scala:848:31, :924:7
        REG_3_0 = _RANDOM[8'hA9][17:16];	// src/main/scala/xiangshan/frontend/Tage.scala:848:31, :849:30, :924:7
        REG_3_1 = _RANDOM[8'hA9][19:18];	// src/main/scala/xiangshan/frontend/Tage.scala:848:31, :849:30, :924:7
        bt_io_update_pc_REG = {_RANDOM[8'hA9][31:20], _RANDOM[8'hAA][26:0]};	// src/main/scala/xiangshan/frontend/Tage.scala:848:31, :850:29, :924:7
        REG_4_0 = _RANDOM[8'hAA][27];	// src/main/scala/xiangshan/frontend/Tage.scala:850:29, :851:33, :924:7
        REG_4_1 = _RANDOM[8'hAA][28];	// src/main/scala/xiangshan/frontend/Tage.scala:850:29, :851:33, :924:7
        scThresholds_0_ctr = _RANDOM[8'hAC][17:13];	// src/main/scala/xiangshan/frontend/SC.scala:229:52, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scThresholds_0_thres = _RANDOM[8'hAC][25:18];	// src/main/scala/xiangshan/frontend/SC.scala:229:52, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scThresholds_1_ctr = _RANDOM[8'hAC][30:26];	// src/main/scala/xiangshan/frontend/SC.scala:229:52, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scThresholds_1_thres = {_RANDOM[8'hAC][31], _RANDOM[8'hAD][6:0]};	// src/main/scala/xiangshan/frontend/SC.scala:229:52, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        s2_scTableSums_0 = _RANDOM[8'hAD][15:7];	// src/main/scala/xiangshan/frontend/SC.scala:229:52, :277:37, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        s2_scTableSums_1 = _RANDOM[8'hAD][24:16];	// src/main/scala/xiangshan/frontend/SC.scala:229:52, :277:37, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        s2_tagePrvdCtrCentered_r = _RANDOM[8'hAD][27:25];	// src/main/scala/xiangshan/frontend/SC.scala:229:52, :278:61, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        s2_scResps_r_0_ctrs_0_0 = {_RANDOM[8'hAD][31:28], _RANDOM[8'hAE][1:0]};	// src/main/scala/xiangshan/frontend/SC.scala:229:52, :283:41, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        s2_scResps_r_0_ctrs_0_1 = _RANDOM[8'hAE][7:2];	// src/main/scala/xiangshan/frontend/SC.scala:283:41, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        s2_scResps_r_1_ctrs_0_0 = _RANDOM[8'hAE][25:20];	// src/main/scala/xiangshan/frontend/SC.scala:283:41, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        s2_scResps_r_1_ctrs_0_1 = _RANDOM[8'hAE][31:26];	// src/main/scala/xiangshan/frontend/SC.scala:283:41, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        s2_scResps_r_2_ctrs_0_0 = _RANDOM[8'hAF][17:12];	// src/main/scala/xiangshan/frontend/SC.scala:283:41, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        s2_scResps_r_2_ctrs_0_1 = _RANDOM[8'hAF][23:18];	// src/main/scala/xiangshan/frontend/SC.scala:283:41, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        s2_scResps_r_3_ctrs_0_0 = _RANDOM[8'hB0][9:4];	// src/main/scala/xiangshan/frontend/SC.scala:283:41, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        s2_scResps_r_3_ctrs_0_1 = _RANDOM[8'hB0][15:10];	// src/main/scala/xiangshan/frontend/SC.scala:283:41, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        resp_meta_scMeta_tageTakens_0_r = _RANDOM[8'hB0][30];	// src/main/scala/xiangshan/frontend/SC.scala:283:41, :296:40, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        resp_meta_scMeta_scUsed_0_r = _RANDOM[8'hB0][31];	// src/main/scala/xiangshan/frontend/SC.scala:283:41, :297:40, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        resp_meta_scMeta_scPreds_0_r = _RANDOM[8'hB1][0];	// src/main/scala/xiangshan/frontend/SC.scala:298:40, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        r_0 = _RANDOM[8'hB1][6:1];	// src/main/scala/xiangshan/frontend/SC.scala:298:40, :299:40, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        r_1 = _RANDOM[8'hB1][12:7];	// src/main/scala/xiangshan/frontend/SC.scala:298:40, :299:40, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        r_2 = _RANDOM[8'hB1][18:13];	// src/main/scala/xiangshan/frontend/SC.scala:298:40, :299:40, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        r_3 = _RANDOM[8'hB1][24:19];	// src/main/scala/xiangshan/frontend/SC.scala:298:40, :299:40, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        s3_pred_dup_0 = _RANDOM[8'hB1][25];	// src/main/scala/xiangshan/frontend/SC.scala:298:40, :318:54, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        s3_pred_dup_1 = _RANDOM[8'hB1][26];	// src/main/scala/xiangshan/frontend/SC.scala:298:40, :318:54, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        s3_pred_dup_2 = _RANDOM[8'hB1][27];	// src/main/scala/xiangshan/frontend/SC.scala:298:40, :318:54, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        s3_pred_dup_3 = _RANDOM[8'hB1][28];	// src/main/scala/xiangshan/frontend/SC.scala:298:40, :318:54, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        sc_enable_dup_REG = _RANDOM[8'hB1][29];	// src/main/scala/xiangshan/frontend/SC.scala:298:40, :319:38, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        s2_scTableSums_1_0 = {_RANDOM[8'hB1][31:30], _RANDOM[8'hB2][6:0]};	// src/main/scala/xiangshan/frontend/SC.scala:277:37, :298:40, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        s2_scTableSums_1_1 = _RANDOM[8'hB2][15:7];	// src/main/scala/xiangshan/frontend/SC.scala:277:37, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        s2_tagePrvdCtrCentered_r_1 = _RANDOM[8'hB2][18:16];	// src/main/scala/xiangshan/frontend/SC.scala:277:37, :278:61, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        s2_scResps_r_1_0_ctrs_1_0 = {_RANDOM[8'hB2][31], _RANDOM[8'hB3][4:0]};	// src/main/scala/xiangshan/frontend/SC.scala:277:37, :283:41, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        s2_scResps_r_1_0_ctrs_1_1 = _RANDOM[8'hB3][10:5];	// src/main/scala/xiangshan/frontend/SC.scala:283:41, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        s2_scResps_r_1_1_ctrs_1_0 = _RANDOM[8'hB3][28:23];	// src/main/scala/xiangshan/frontend/SC.scala:283:41, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        s2_scResps_r_1_1_ctrs_1_1 = {_RANDOM[8'hB3][31:29], _RANDOM[8'hB4][2:0]};	// src/main/scala/xiangshan/frontend/SC.scala:283:41, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        s2_scResps_r_1_2_ctrs_1_0 = _RANDOM[8'hB4][20:15];	// src/main/scala/xiangshan/frontend/SC.scala:283:41, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        s2_scResps_r_1_2_ctrs_1_1 = _RANDOM[8'hB4][26:21];	// src/main/scala/xiangshan/frontend/SC.scala:283:41, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        s2_scResps_r_1_3_ctrs_1_0 = _RANDOM[8'hB5][12:7];	// src/main/scala/xiangshan/frontend/SC.scala:283:41, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        s2_scResps_r_1_3_ctrs_1_1 = _RANDOM[8'hB5][18:13];	// src/main/scala/xiangshan/frontend/SC.scala:283:41, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        resp_meta_scMeta_tageTakens_1_r = _RANDOM[8'hB5][21];	// src/main/scala/xiangshan/frontend/SC.scala:283:41, :296:40, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        resp_meta_scMeta_scUsed_1_r = _RANDOM[8'hB5][22];	// src/main/scala/xiangshan/frontend/SC.scala:283:41, :297:40, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        resp_meta_scMeta_scPreds_1_r = _RANDOM[8'hB5][23];	// src/main/scala/xiangshan/frontend/SC.scala:283:41, :298:40, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        r_1_0 = _RANDOM[8'hB5][29:24];	// src/main/scala/xiangshan/frontend/SC.scala:283:41, :299:40, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        r_1_1 = {_RANDOM[8'hB5][31:30], _RANDOM[8'hB6][3:0]};	// src/main/scala/xiangshan/frontend/SC.scala:283:41, :299:40, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        r_1_2 = _RANDOM[8'hB6][9:4];	// src/main/scala/xiangshan/frontend/SC.scala:299:40, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        r_1_3 = _RANDOM[8'hB6][15:10];	// src/main/scala/xiangshan/frontend/SC.scala:299:40, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        s3_pred_dup_0_1 = _RANDOM[8'hB6][16];	// src/main/scala/xiangshan/frontend/SC.scala:299:40, :318:54, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        s3_pred_dup_1_1 = _RANDOM[8'hB6][17];	// src/main/scala/xiangshan/frontend/SC.scala:299:40, :318:54, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        s3_pred_dup_2_1 = _RANDOM[8'hB6][18];	// src/main/scala/xiangshan/frontend/SC.scala:299:40, :318:54, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        s3_pred_dup_3_1 = _RANDOM[8'hB6][19];	// src/main/scala/xiangshan/frontend/SC.scala:299:40, :318:54, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        sc_enable_dup_REG_1 = _RANDOM[8'hB6][20];	// src/main/scala/xiangshan/frontend/SC.scala:299:40, :319:38, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scTables_0_io_update_mask_0_REG = _RANDOM[8'hB6][21];	// src/main/scala/xiangshan/frontend/SC.scala:299:40, :377:49, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scTables_0_io_update_tagePreds_0_REG = _RANDOM[8'hB6][22];	// src/main/scala/xiangshan/frontend/SC.scala:299:40, :378:54, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scTables_0_io_update_takens_0_REG = _RANDOM[8'hB6][23];	// src/main/scala/xiangshan/frontend/SC.scala:299:40, :379:54, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scTables_0_io_update_oldCtrs_0_REG = _RANDOM[8'hB6][29:24];	// src/main/scala/xiangshan/frontend/SC.scala:299:40, :380:54, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scTables_1_io_update_mask_0_REG = _RANDOM[8'hBC][25];	// src/main/scala/xiangshan/frontend/SC.scala:377:49, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scTables_1_io_update_tagePreds_0_REG = _RANDOM[8'hBC][26];	// src/main/scala/xiangshan/frontend/SC.scala:377:49, :378:54, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scTables_1_io_update_takens_0_REG = _RANDOM[8'hBC][27];	// src/main/scala/xiangshan/frontend/SC.scala:377:49, :379:54, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scTables_1_io_update_oldCtrs_0_REG = {_RANDOM[8'hBC][31:28], _RANDOM[8'hBD][1:0]};	// src/main/scala/xiangshan/frontend/SC.scala:377:49, :380:54, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scTables_2_io_update_mask_0_REG = _RANDOM[8'hC2][29];	// src/main/scala/xiangshan/frontend/SC.scala:377:49, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scTables_2_io_update_tagePreds_0_REG = _RANDOM[8'hC2][30];	// src/main/scala/xiangshan/frontend/SC.scala:377:49, :378:54, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scTables_2_io_update_takens_0_REG = _RANDOM[8'hC2][31];	// src/main/scala/xiangshan/frontend/SC.scala:377:49, :379:54, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scTables_2_io_update_oldCtrs_0_REG = _RANDOM[8'hC3][5:0];	// src/main/scala/xiangshan/frontend/SC.scala:380:54, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scTables_3_io_update_mask_0_REG = _RANDOM[8'hC9][1];	// src/main/scala/xiangshan/frontend/SC.scala:377:49, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scTables_3_io_update_tagePreds_0_REG = _RANDOM[8'hC9][2];	// src/main/scala/xiangshan/frontend/SC.scala:377:49, :378:54, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scTables_3_io_update_takens_0_REG = _RANDOM[8'hC9][3];	// src/main/scala/xiangshan/frontend/SC.scala:377:49, :379:54, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scTables_3_io_update_oldCtrs_0_REG = _RANDOM[8'hC9][9:4];	// src/main/scala/xiangshan/frontend/SC.scala:377:49, :380:54, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scTables_0_io_update_mask_1_REG = _RANDOM[8'hCF][5];	// src/main/scala/xiangshan/frontend/SC.scala:377:49, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scTables_0_io_update_tagePreds_1_REG = _RANDOM[8'hCF][6];	// src/main/scala/xiangshan/frontend/SC.scala:377:49, :378:54, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scTables_0_io_update_takens_1_REG = _RANDOM[8'hCF][7];	// src/main/scala/xiangshan/frontend/SC.scala:377:49, :379:54, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scTables_0_io_update_oldCtrs_1_REG = _RANDOM[8'hCF][13:8];	// src/main/scala/xiangshan/frontend/SC.scala:377:49, :380:54, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scTables_0_io_update_pc_REG_1 = {_RANDOM[8'hCF][31:14], _RANDOM[8'hD0][20:0]};	// src/main/scala/xiangshan/frontend/SC.scala:377:49, :381:44, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scTables_1_io_update_mask_1_REG = _RANDOM[8'hD5][9];	// src/main/scala/xiangshan/frontend/SC.scala:377:49, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scTables_1_io_update_tagePreds_1_REG = _RANDOM[8'hD5][10];	// src/main/scala/xiangshan/frontend/SC.scala:377:49, :378:54, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scTables_1_io_update_takens_1_REG = _RANDOM[8'hD5][11];	// src/main/scala/xiangshan/frontend/SC.scala:377:49, :379:54, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scTables_1_io_update_oldCtrs_1_REG = _RANDOM[8'hD5][17:12];	// src/main/scala/xiangshan/frontend/SC.scala:377:49, :380:54, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scTables_1_io_update_pc_REG_1 = {_RANDOM[8'hD5][31:18], _RANDOM[8'hD6][24:0]};	// src/main/scala/xiangshan/frontend/SC.scala:377:49, :381:44, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scTables_1_io_update_folded_hist_REG_1_hist_12_folded_hist = _RANDOM[8'hD8][10:7];	// src/main/scala/xiangshan/frontend/SC.scala:382:53, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scTables_2_io_update_mask_1_REG = _RANDOM[8'hDB][13];	// src/main/scala/xiangshan/frontend/SC.scala:377:49, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scTables_2_io_update_tagePreds_1_REG = _RANDOM[8'hDB][14];	// src/main/scala/xiangshan/frontend/SC.scala:377:49, :378:54, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scTables_2_io_update_takens_1_REG = _RANDOM[8'hDB][15];	// src/main/scala/xiangshan/frontend/SC.scala:377:49, :379:54, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scTables_2_io_update_oldCtrs_1_REG = _RANDOM[8'hDB][21:16];	// src/main/scala/xiangshan/frontend/SC.scala:377:49, :380:54, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scTables_2_io_update_pc_REG_1 = {_RANDOM[8'hDB][31:22], _RANDOM[8'hDC][28:0]};	// src/main/scala/xiangshan/frontend/SC.scala:377:49, :381:44, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scTables_2_io_update_folded_hist_REG_1_hist_11_folded_hist =
          _RANDOM[8'hDE][22:15];	// src/main/scala/xiangshan/frontend/SC.scala:382:53, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scTables_3_io_update_mask_1_REG = _RANDOM[8'hE1][17];	// src/main/scala/xiangshan/frontend/SC.scala:377:49, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scTables_3_io_update_tagePreds_1_REG = _RANDOM[8'hE1][18];	// src/main/scala/xiangshan/frontend/SC.scala:377:49, :378:54, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scTables_3_io_update_takens_1_REG = _RANDOM[8'hE1][19];	// src/main/scala/xiangshan/frontend/SC.scala:377:49, :379:54, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scTables_3_io_update_oldCtrs_1_REG = _RANDOM[8'hE1][25:20];	// src/main/scala/xiangshan/frontend/SC.scala:377:49, :380:54, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scTables_3_io_update_pc_REG_1 =
          {_RANDOM[8'hE1][31:26], _RANDOM[8'hE2], _RANDOM[8'hE3][0]};	// src/main/scala/xiangshan/frontend/SC.scala:377:49, :381:44, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scTables_3_io_update_folded_hist_REG_1_hist_2_folded_hist =
          {_RANDOM[8'hE6][31:26], _RANDOM[8'hE7][1:0]};	// src/main/scala/xiangshan/frontend/SC.scala:382:53, src/main/scala/xiangshan/frontend/Tage.scala:924:7
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin	// src/main/scala/xiangshan/frontend/Tage.scala:924:7
        bankTickCtrDistanceToTops_0 = 7'h7F;	// src/main/scala/xiangshan/frontend/Tage.scala:561:58
        bankTickCtrDistanceToTops_1 = 7'h7F;	// src/main/scala/xiangshan/frontend/Tage.scala:561:58
        bankTickCtrs_0 = 7'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:562:45
        bankTickCtrs_1 = 7'h0;	// src/main/scala/xiangshan/frontend/Tage.scala:562:45
        useAltOnNaCtrs_0_0 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_1 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_2 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_3 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_4 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_5 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_6 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_7 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_8 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_9 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_10 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_11 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_12 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_13 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_14 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_15 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_16 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_17 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_18 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_19 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_20 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_21 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_22 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_23 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_24 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_25 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_26 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_27 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_28 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_29 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_30 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_31 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_32 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_33 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_34 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_35 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_36 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_37 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_38 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_39 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_40 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_41 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_42 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_43 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_44 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_45 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_46 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_47 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_48 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_49 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_50 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_51 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_52 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_53 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_54 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_55 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_56 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_57 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_58 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_59 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_60 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_61 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_62 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_63 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_64 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_65 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_66 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_67 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_68 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_69 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_70 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_71 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_72 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_73 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_74 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_75 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_76 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_77 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_78 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_79 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_80 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_81 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_82 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_83 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_84 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_85 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_86 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_87 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_88 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_89 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_90 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_91 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_92 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_93 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_94 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_95 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_96 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_97 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_98 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_99 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_100 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_101 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_102 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_103 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_104 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_105 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_106 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_107 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_108 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_109 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_110 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_111 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_112 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_113 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_114 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_115 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_116 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_117 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_118 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_119 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_120 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_121 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_122 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_123 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_124 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_125 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_126 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_0_127 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_0 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_1 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_2 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_3 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_4 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_5 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_6 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_7 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_8 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_9 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_10 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_11 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_12 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_13 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_14 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_15 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_16 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_17 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_18 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_19 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_20 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_21 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_22 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_23 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_24 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_25 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_26 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_27 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_28 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_29 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_30 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_31 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_32 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_33 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_34 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_35 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_36 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_37 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_38 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_39 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_40 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_41 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_42 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_43 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_44 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_45 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_46 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_47 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_48 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_49 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_50 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_51 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_52 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_53 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_54 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_55 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_56 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_57 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_58 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_59 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_60 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_61 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_62 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_63 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_64 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_65 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_66 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_67 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_68 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_69 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_70 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_71 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_72 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_73 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_74 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_75 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_76 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_77 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_78 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_79 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_80 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_81 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_82 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_83 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_84 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_85 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_86 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_87 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_88 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_89 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_90 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_91 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_92 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_93 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_94 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_95 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_96 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_97 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_98 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_99 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_100 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_101 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_102 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_103 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_104 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_105 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_106 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_107 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_108 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_109 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_110 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_111 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_112 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_113 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_114 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_115 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_116 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_117 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_118 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_119 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_120 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_121 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_122 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_123 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_124 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_125 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_126 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        useAltOnNaCtrs_1_127 = 4'h8;	// src/main/scala/xiangshan/frontend/Tage.scala:563:31, :565:14
        allocLFSR_lfsr = 64'h1234567887654321;	// utility/src/main/scala/utility/LFSR64.scala:27:33
        allocLFSR_lfsr_1 = 64'h1234567887654321;	// utility/src/main/scala/utility/LFSR64.scala:27:33
        scThresholds_0_ctr = 5'h10;	// src/main/scala/xiangshan/frontend/SC.scala:204:11, :229:52
        scThresholds_0_thres = 8'h6;	// src/main/scala/xiangshan/frontend/SC.scala:229:52, src/main/scala/xiangshan/frontend/Tage.scala:924:7
        scThresholds_1_ctr = 5'h10;	// src/main/scala/xiangshan/frontend/SC.scala:204:11, :229:52
        scThresholds_1_thres = 8'h6;	// src/main/scala/xiangshan/frontend/SC.scala:229:52, src/main/scala/xiangshan/frontend/Tage.scala:924:7
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/xiangshan/frontend/Tage.scala:924:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/xiangshan/frontend/Tage.scala:924:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  DelayN_2 reset_vector_delay (	// utility/src/main/scala/utility/Hold.scala:97:23
    .clock  (clock),
    .io_in  (io_reset_vector),
    .io_out (_reset_vector_delay_io_out)
  );
  TageTable tables_0 (	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
    .clock                                       (clock),
    .reset                                       (reset),
    .io_req_ready                                (_tables_0_io_req_ready),
    .io_req_valid                                (io_s0_fire_1),
    .io_req_bits_pc                              (io_in_bits_s0_pc_1),
    .io_req_bits_folded_hist_hist_14_folded_hist
      (io_in_bits_folded_hist_1_hist_14_folded_hist),
    .io_req_bits_folded_hist_hist_7_folded_hist
      (io_in_bits_folded_hist_1_hist_7_folded_hist),
    .io_resps_0_valid                            (_tables_0_io_resps_0_valid),
    .io_resps_0_bits_ctr                         (_tables_0_io_resps_0_bits_ctr),
    .io_resps_0_bits_u                           (_tables_0_io_resps_0_bits_u),
    .io_resps_0_bits_unconf                      (_tables_0_io_resps_0_bits_unconf),
    .io_resps_1_valid                            (_tables_0_io_resps_1_valid),
    .io_resps_1_bits_ctr                         (_tables_0_io_resps_1_bits_ctr),
    .io_resps_1_bits_u                           (_tables_0_io_resps_1_bits_u),
    .io_resps_1_bits_unconf                      (_tables_0_io_resps_1_bits_unconf),
    .io_update_pc                                (tables_0_io_update_pc_REG_1),	// src/main/scala/xiangshan/frontend/Tage.scala:843:46
    .io_update_folded_hist_hist_14_folded_hist
      (tables_0_io_update_folded_hist_REG_1_hist_14_folded_hist),	// src/main/scala/xiangshan/frontend/Tage.scala:844:49
    .io_update_folded_hist_hist_7_folded_hist
      (tables_0_io_update_folded_hist_REG_1_hist_7_folded_hist),	// src/main/scala/xiangshan/frontend/Tage.scala:844:49
    .io_update_mask_0                            (tables_0_io_update_mask_0_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:834:48
    .io_update_mask_1                            (tables_0_io_update_mask_1_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:834:48
    .io_update_takens_0                          (tables_0_io_update_takens_0_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:835:48
    .io_update_takens_1                          (tables_0_io_update_takens_1_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:835:48
    .io_update_alloc_0                           (tables_0_io_update_alloc_0_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:836:48
    .io_update_alloc_1                           (tables_0_io_update_alloc_1_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:836:48
    .io_update_oldCtrs_0                         (tables_0_io_update_oldCtrs_0_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:837:48
    .io_update_oldCtrs_1                         (tables_0_io_update_oldCtrs_1_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:837:48
    .io_update_uMask_0                           (tables_0_io_update_uMask_0_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:839:48
    .io_update_uMask_1                           (tables_0_io_update_uMask_1_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:839:48
    .io_update_us_0                              (tables_0_io_update_us_0_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:840:48
    .io_update_us_1                              (tables_0_io_update_us_1_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:840:48
    .io_update_reset_u_0                         (tables_0_io_update_reset_u_0_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:841:48
    .io_update_reset_u_1                         (tables_0_io_update_reset_u_1_REG)	// src/main/scala/xiangshan/frontend/Tage.scala:841:48
  );
  TageTable_1 tables_1 (	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
    .clock                                       (clock),
    .reset                                       (reset),
    .io_req_ready                                (_tables_1_io_req_ready),
    .io_req_valid                                (io_s0_fire_1),
    .io_req_bits_pc                              (io_in_bits_s0_pc_1),
    .io_req_bits_folded_hist_hist_15_folded_hist
      (io_in_bits_folded_hist_1_hist_15_folded_hist),
    .io_req_bits_folded_hist_hist_4_folded_hist
      (io_in_bits_folded_hist_1_hist_4_folded_hist),
    .io_req_bits_folded_hist_hist_1_folded_hist
      (io_in_bits_folded_hist_1_hist_1_folded_hist),
    .io_resps_0_valid                            (_tables_1_io_resps_0_valid),
    .io_resps_0_bits_ctr                         (_tables_1_io_resps_0_bits_ctr),
    .io_resps_0_bits_u                           (_tables_1_io_resps_0_bits_u),
    .io_resps_0_bits_unconf                      (_tables_1_io_resps_0_bits_unconf),
    .io_resps_1_valid                            (_tables_1_io_resps_1_valid),
    .io_resps_1_bits_ctr                         (_tables_1_io_resps_1_bits_ctr),
    .io_resps_1_bits_u                           (_tables_1_io_resps_1_bits_u),
    .io_resps_1_bits_unconf                      (_tables_1_io_resps_1_bits_unconf),
    .io_update_pc                                (tables_1_io_update_pc_REG_1),	// src/main/scala/xiangshan/frontend/Tage.scala:843:46
    .io_update_folded_hist_hist_15_folded_hist
      (tables_1_io_update_folded_hist_REG_1_hist_15_folded_hist),	// src/main/scala/xiangshan/frontend/Tage.scala:844:49
    .io_update_folded_hist_hist_4_folded_hist
      (tables_1_io_update_folded_hist_REG_1_hist_4_folded_hist),	// src/main/scala/xiangshan/frontend/Tage.scala:844:49
    .io_update_folded_hist_hist_1_folded_hist
      (tables_1_io_update_folded_hist_REG_1_hist_1_folded_hist),	// src/main/scala/xiangshan/frontend/Tage.scala:844:49
    .io_update_mask_0                            (tables_1_io_update_mask_0_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:834:48
    .io_update_mask_1                            (tables_1_io_update_mask_1_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:834:48
    .io_update_takens_0                          (tables_1_io_update_takens_0_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:835:48
    .io_update_takens_1                          (tables_1_io_update_takens_1_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:835:48
    .io_update_alloc_0                           (tables_1_io_update_alloc_0_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:836:48
    .io_update_alloc_1                           (tables_1_io_update_alloc_1_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:836:48
    .io_update_oldCtrs_0                         (tables_1_io_update_oldCtrs_0_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:837:48
    .io_update_oldCtrs_1                         (tables_1_io_update_oldCtrs_1_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:837:48
    .io_update_uMask_0                           (tables_1_io_update_uMask_0_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:839:48
    .io_update_uMask_1                           (tables_1_io_update_uMask_1_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:839:48
    .io_update_us_0                              (tables_1_io_update_us_0_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:840:48
    .io_update_us_1                              (tables_1_io_update_us_1_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:840:48
    .io_update_reset_u_0                         (tables_1_io_update_reset_u_0_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:841:48
    .io_update_reset_u_1                         (tables_1_io_update_reset_u_1_REG)	// src/main/scala/xiangshan/frontend/Tage.scala:841:48
  );
  TageTable_2 tables_2 (	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
    .clock                                       (clock),
    .reset                                       (reset),
    .io_req_ready                                (_tables_2_io_req_ready),
    .io_req_valid                                (io_s0_fire_1),
    .io_req_bits_pc                              (io_in_bits_s0_pc_1),
    .io_req_bits_folded_hist_hist_17_folded_hist
      (io_in_bits_folded_hist_1_hist_17_folded_hist),
    .io_req_bits_folded_hist_hist_9_folded_hist
      (io_in_bits_folded_hist_1_hist_9_folded_hist),
    .io_req_bits_folded_hist_hist_3_folded_hist
      (io_in_bits_folded_hist_1_hist_3_folded_hist),
    .io_resps_0_valid                            (_tables_2_io_resps_0_valid),
    .io_resps_0_bits_ctr                         (_tables_2_io_resps_0_bits_ctr),
    .io_resps_0_bits_u                           (_tables_2_io_resps_0_bits_u),
    .io_resps_0_bits_unconf                      (_tables_2_io_resps_0_bits_unconf),
    .io_resps_1_valid                            (_tables_2_io_resps_1_valid),
    .io_resps_1_bits_ctr                         (_tables_2_io_resps_1_bits_ctr),
    .io_resps_1_bits_u                           (_tables_2_io_resps_1_bits_u),
    .io_resps_1_bits_unconf                      (_tables_2_io_resps_1_bits_unconf),
    .io_update_pc                                (tables_2_io_update_pc_REG_1),	// src/main/scala/xiangshan/frontend/Tage.scala:843:46
    .io_update_folded_hist_hist_17_folded_hist
      (tables_2_io_update_folded_hist_REG_1_hist_17_folded_hist),	// src/main/scala/xiangshan/frontend/Tage.scala:844:49
    .io_update_folded_hist_hist_9_folded_hist
      (tables_2_io_update_folded_hist_REG_1_hist_9_folded_hist),	// src/main/scala/xiangshan/frontend/Tage.scala:844:49
    .io_update_folded_hist_hist_3_folded_hist
      (tables_2_io_update_folded_hist_REG_1_hist_3_folded_hist),	// src/main/scala/xiangshan/frontend/Tage.scala:844:49
    .io_update_mask_0                            (tables_2_io_update_mask_0_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:834:48
    .io_update_mask_1                            (tables_2_io_update_mask_1_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:834:48
    .io_update_takens_0                          (tables_2_io_update_takens_0_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:835:48
    .io_update_takens_1                          (tables_2_io_update_takens_1_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:835:48
    .io_update_alloc_0                           (tables_2_io_update_alloc_0_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:836:48
    .io_update_alloc_1                           (tables_2_io_update_alloc_1_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:836:48
    .io_update_oldCtrs_0                         (tables_2_io_update_oldCtrs_0_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:837:48
    .io_update_oldCtrs_1                         (tables_2_io_update_oldCtrs_1_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:837:48
    .io_update_uMask_0                           (tables_2_io_update_uMask_0_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:839:48
    .io_update_uMask_1                           (tables_2_io_update_uMask_1_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:839:48
    .io_update_us_0                              (tables_2_io_update_us_0_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:840:48
    .io_update_us_1                              (tables_2_io_update_us_1_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:840:48
    .io_update_reset_u_0                         (tables_2_io_update_reset_u_0_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:841:48
    .io_update_reset_u_1                         (tables_2_io_update_reset_u_1_REG)	// src/main/scala/xiangshan/frontend/Tage.scala:841:48
  );
  TageTable_3 tables_3 (	// src/main/scala/xiangshan/frontend/Tage.scala:549:21
    .clock                                       (clock),
    .reset                                       (reset),
    .io_req_ready                                (_tables_3_io_req_ready),
    .io_req_valid                                (io_s0_fire_1),
    .io_req_bits_pc                              (io_in_bits_s0_pc_1),
    .io_req_bits_folded_hist_hist_16_folded_hist
      (io_in_bits_folded_hist_1_hist_16_folded_hist),
    .io_req_bits_folded_hist_hist_8_folded_hist
      (io_in_bits_folded_hist_1_hist_8_folded_hist),
    .io_req_bits_folded_hist_hist_5_folded_hist
      (io_in_bits_folded_hist_1_hist_5_folded_hist),
    .io_resps_0_valid                            (_tables_3_io_resps_0_valid),
    .io_resps_0_bits_ctr                         (_tables_3_io_resps_0_bits_ctr),
    .io_resps_0_bits_u                           (_tables_3_io_resps_0_bits_u),
    .io_resps_0_bits_unconf                      (_tables_3_io_resps_0_bits_unconf),
    .io_resps_1_valid                            (_tables_3_io_resps_1_valid),
    .io_resps_1_bits_ctr                         (_tables_3_io_resps_1_bits_ctr),
    .io_resps_1_bits_u                           (_tables_3_io_resps_1_bits_u),
    .io_resps_1_bits_unconf                      (_tables_3_io_resps_1_bits_unconf),
    .io_update_pc                                (tables_3_io_update_pc_REG_1),	// src/main/scala/xiangshan/frontend/Tage.scala:843:46
    .io_update_folded_hist_hist_16_folded_hist
      (tables_3_io_update_folded_hist_REG_1_hist_16_folded_hist),	// src/main/scala/xiangshan/frontend/Tage.scala:844:49
    .io_update_folded_hist_hist_8_folded_hist
      (tables_3_io_update_folded_hist_REG_1_hist_8_folded_hist),	// src/main/scala/xiangshan/frontend/Tage.scala:844:49
    .io_update_folded_hist_hist_5_folded_hist
      (tables_3_io_update_folded_hist_REG_1_hist_5_folded_hist),	// src/main/scala/xiangshan/frontend/Tage.scala:844:49
    .io_update_mask_0                            (tables_3_io_update_mask_0_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:834:48
    .io_update_mask_1                            (tables_3_io_update_mask_1_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:834:48
    .io_update_takens_0                          (tables_3_io_update_takens_0_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:835:48
    .io_update_takens_1                          (tables_3_io_update_takens_1_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:835:48
    .io_update_alloc_0                           (tables_3_io_update_alloc_0_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:836:48
    .io_update_alloc_1                           (tables_3_io_update_alloc_1_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:836:48
    .io_update_oldCtrs_0                         (tables_3_io_update_oldCtrs_0_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:837:48
    .io_update_oldCtrs_1                         (tables_3_io_update_oldCtrs_1_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:837:48
    .io_update_uMask_0                           (tables_3_io_update_uMask_0_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:839:48
    .io_update_uMask_1                           (tables_3_io_update_uMask_1_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:839:48
    .io_update_us_0                              (tables_3_io_update_us_0_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:840:48
    .io_update_us_1                              (tables_3_io_update_us_1_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:840:48
    .io_update_reset_u_0                         (tables_3_io_update_reset_u_0_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:841:48
    .io_update_reset_u_1                         (tables_3_io_update_reset_u_1_REG)	// src/main/scala/xiangshan/frontend/Tage.scala:841:48
  );
  TageBTable bt (	// src/main/scala/xiangshan/frontend/Tage.scala:557:19
    .clock              (clock),
    .reset              (reset),
    .io_req_ready       (_bt_io_req_ready),
    .io_req_valid       (io_s0_fire_1),
    .io_req_bits        (io_in_bits_s0_pc_1),
    .io_s1_cnt_0        (_bt_io_s1_cnt_0),
    .io_s1_cnt_1        (_bt_io_s1_cnt_1),
    .io_update_mask_0   (REG_2_0),	// src/main/scala/xiangshan/frontend/Tage.scala:848:31
    .io_update_mask_1   (REG_2_1),	// src/main/scala/xiangshan/frontend/Tage.scala:848:31
    .io_update_pc       (bt_io_update_pc_REG),	// src/main/scala/xiangshan/frontend/Tage.scala:850:29
    .io_update_cnt_0    (REG_3_0),	// src/main/scala/xiangshan/frontend/Tage.scala:849:30
    .io_update_cnt_1    (REG_3_1),	// src/main/scala/xiangshan/frontend/Tage.scala:849:30
    .io_update_takens_0 (REG_4_0),	// src/main/scala/xiangshan/frontend/Tage.scala:851:33
    .io_update_takens_1 (REG_4_1)	// src/main/scala/xiangshan/frontend/Tage.scala:851:33
  );
  SCTable scTables_0 (	// src/main/scala/xiangshan/frontend/SC.scala:217:23
    .clock                 (clock),
    .reset                 (reset),
    .io_req_valid          (io_s0_fire_3),
    .io_req_bits_pc        (io_in_bits_s0_pc_3),
    .io_resp_ctrs_0_0      (_scTables_0_io_resp_ctrs_0_0),
    .io_resp_ctrs_0_1      (_scTables_0_io_resp_ctrs_0_1),
    .io_resp_ctrs_1_0      (_scTables_0_io_resp_ctrs_1_0),
    .io_resp_ctrs_1_1      (_scTables_0_io_resp_ctrs_1_1),
    .io_update_pc          (scTables_0_io_update_pc_REG_1),	// src/main/scala/xiangshan/frontend/SC.scala:381:44
    .io_update_mask_0      (scTables_0_io_update_mask_0_REG),	// src/main/scala/xiangshan/frontend/SC.scala:377:49
    .io_update_mask_1      (scTables_0_io_update_mask_1_REG),	// src/main/scala/xiangshan/frontend/SC.scala:377:49
    .io_update_oldCtrs_0   (scTables_0_io_update_oldCtrs_0_REG),	// src/main/scala/xiangshan/frontend/SC.scala:380:54
    .io_update_oldCtrs_1   (scTables_0_io_update_oldCtrs_1_REG),	// src/main/scala/xiangshan/frontend/SC.scala:380:54
    .io_update_tagePreds_0 (scTables_0_io_update_tagePreds_0_REG),	// src/main/scala/xiangshan/frontend/SC.scala:378:54
    .io_update_tagePreds_1 (scTables_0_io_update_tagePreds_1_REG),	// src/main/scala/xiangshan/frontend/SC.scala:378:54
    .io_update_takens_0    (scTables_0_io_update_takens_0_REG),	// src/main/scala/xiangshan/frontend/SC.scala:379:54
    .io_update_takens_1    (scTables_0_io_update_takens_1_REG)	// src/main/scala/xiangshan/frontend/SC.scala:379:54
  );
  SCTable_1 scTables_1 (	// src/main/scala/xiangshan/frontend/SC.scala:217:23
    .clock                                       (clock),
    .reset                                       (reset),
    .io_req_valid                                (io_s0_fire_3),
    .io_req_bits_pc                              (io_in_bits_s0_pc_3),
    .io_req_bits_folded_hist_hist_12_folded_hist
      (io_in_bits_folded_hist_3_hist_12_folded_hist),
    .io_resp_ctrs_0_0                            (_scTables_1_io_resp_ctrs_0_0),
    .io_resp_ctrs_0_1                            (_scTables_1_io_resp_ctrs_0_1),
    .io_resp_ctrs_1_0                            (_scTables_1_io_resp_ctrs_1_0),
    .io_resp_ctrs_1_1                            (_scTables_1_io_resp_ctrs_1_1),
    .io_update_pc                                (scTables_1_io_update_pc_REG_1),	// src/main/scala/xiangshan/frontend/SC.scala:381:44
    .io_update_folded_hist_hist_12_folded_hist
      (scTables_1_io_update_folded_hist_REG_1_hist_12_folded_hist),	// src/main/scala/xiangshan/frontend/SC.scala:382:53
    .io_update_mask_0                            (scTables_1_io_update_mask_0_REG),	// src/main/scala/xiangshan/frontend/SC.scala:377:49
    .io_update_mask_1                            (scTables_1_io_update_mask_1_REG),	// src/main/scala/xiangshan/frontend/SC.scala:377:49
    .io_update_oldCtrs_0                         (scTables_1_io_update_oldCtrs_0_REG),	// src/main/scala/xiangshan/frontend/SC.scala:380:54
    .io_update_oldCtrs_1                         (scTables_1_io_update_oldCtrs_1_REG),	// src/main/scala/xiangshan/frontend/SC.scala:380:54
    .io_update_tagePreds_0                       (scTables_1_io_update_tagePreds_0_REG),	// src/main/scala/xiangshan/frontend/SC.scala:378:54
    .io_update_tagePreds_1                       (scTables_1_io_update_tagePreds_1_REG),	// src/main/scala/xiangshan/frontend/SC.scala:378:54
    .io_update_takens_0                          (scTables_1_io_update_takens_0_REG),	// src/main/scala/xiangshan/frontend/SC.scala:379:54
    .io_update_takens_1                          (scTables_1_io_update_takens_1_REG)	// src/main/scala/xiangshan/frontend/SC.scala:379:54
  );
  SCTable_2 scTables_2 (	// src/main/scala/xiangshan/frontend/SC.scala:217:23
    .clock                                       (clock),
    .reset                                       (reset),
    .io_req_valid                                (io_s0_fire_3),
    .io_req_bits_pc                              (io_in_bits_s0_pc_3),
    .io_req_bits_folded_hist_hist_11_folded_hist
      (io_in_bits_folded_hist_3_hist_11_folded_hist),
    .io_resp_ctrs_0_0                            (_scTables_2_io_resp_ctrs_0_0),
    .io_resp_ctrs_0_1                            (_scTables_2_io_resp_ctrs_0_1),
    .io_resp_ctrs_1_0                            (_scTables_2_io_resp_ctrs_1_0),
    .io_resp_ctrs_1_1                            (_scTables_2_io_resp_ctrs_1_1),
    .io_update_pc                                (scTables_2_io_update_pc_REG_1),	// src/main/scala/xiangshan/frontend/SC.scala:381:44
    .io_update_folded_hist_hist_11_folded_hist
      (scTables_2_io_update_folded_hist_REG_1_hist_11_folded_hist),	// src/main/scala/xiangshan/frontend/SC.scala:382:53
    .io_update_mask_0                            (scTables_2_io_update_mask_0_REG),	// src/main/scala/xiangshan/frontend/SC.scala:377:49
    .io_update_mask_1                            (scTables_2_io_update_mask_1_REG),	// src/main/scala/xiangshan/frontend/SC.scala:377:49
    .io_update_oldCtrs_0                         (scTables_2_io_update_oldCtrs_0_REG),	// src/main/scala/xiangshan/frontend/SC.scala:380:54
    .io_update_oldCtrs_1                         (scTables_2_io_update_oldCtrs_1_REG),	// src/main/scala/xiangshan/frontend/SC.scala:380:54
    .io_update_tagePreds_0                       (scTables_2_io_update_tagePreds_0_REG),	// src/main/scala/xiangshan/frontend/SC.scala:378:54
    .io_update_tagePreds_1                       (scTables_2_io_update_tagePreds_1_REG),	// src/main/scala/xiangshan/frontend/SC.scala:378:54
    .io_update_takens_0                          (scTables_2_io_update_takens_0_REG),	// src/main/scala/xiangshan/frontend/SC.scala:379:54
    .io_update_takens_1                          (scTables_2_io_update_takens_1_REG)	// src/main/scala/xiangshan/frontend/SC.scala:379:54
  );
  SCTable_3 scTables_3 (	// src/main/scala/xiangshan/frontend/SC.scala:217:23
    .clock                                      (clock),
    .reset                                      (reset),
    .io_req_valid                               (io_s0_fire_3),
    .io_req_bits_pc                             (io_in_bits_s0_pc_3),
    .io_req_bits_folded_hist_hist_2_folded_hist
      (io_in_bits_folded_hist_3_hist_2_folded_hist),
    .io_resp_ctrs_0_0                           (_scTables_3_io_resp_ctrs_0_0),
    .io_resp_ctrs_0_1                           (_scTables_3_io_resp_ctrs_0_1),
    .io_resp_ctrs_1_0                           (_scTables_3_io_resp_ctrs_1_0),
    .io_resp_ctrs_1_1                           (_scTables_3_io_resp_ctrs_1_1),
    .io_update_pc                               (scTables_3_io_update_pc_REG_1),	// src/main/scala/xiangshan/frontend/SC.scala:381:44
    .io_update_folded_hist_hist_2_folded_hist
      (scTables_3_io_update_folded_hist_REG_1_hist_2_folded_hist),	// src/main/scala/xiangshan/frontend/SC.scala:382:53
    .io_update_mask_0                           (scTables_3_io_update_mask_0_REG),	// src/main/scala/xiangshan/frontend/SC.scala:377:49
    .io_update_mask_1                           (scTables_3_io_update_mask_1_REG),	// src/main/scala/xiangshan/frontend/SC.scala:377:49
    .io_update_oldCtrs_0                        (scTables_3_io_update_oldCtrs_0_REG),	// src/main/scala/xiangshan/frontend/SC.scala:380:54
    .io_update_oldCtrs_1                        (scTables_3_io_update_oldCtrs_1_REG),	// src/main/scala/xiangshan/frontend/SC.scala:380:54
    .io_update_tagePreds_0                      (scTables_3_io_update_tagePreds_0_REG),	// src/main/scala/xiangshan/frontend/SC.scala:378:54
    .io_update_tagePreds_1                      (scTables_3_io_update_tagePreds_1_REG),	// src/main/scala/xiangshan/frontend/SC.scala:378:54
    .io_update_takens_0                         (scTables_3_io_update_takens_0_REG),	// src/main/scala/xiangshan/frontend/SC.scala:379:54
    .io_update_takens_1                         (scTables_3_io_update_takens_1_REG)	// src/main/scala/xiangshan/frontend/SC.scala:379:54
  );
  assign io_out_s2_full_pred_0_br_taken_mask_0 =
    tage_enable_dup_REG & s2_tageTakens_dup_0_0;	// src/main/scala/xiangshan/frontend/Tage.scala:600:58, :605:10, :705:38, :707:26, :708:29, :924:7
  assign io_out_s2_full_pred_0_br_taken_mask_1 =
    tage_enable_dup_REG_1 & s2_tageTakens_dup_0_1;	// src/main/scala/xiangshan/frontend/Tage.scala:600:58, :605:10, :705:38, :707:26, :708:29, :924:7
  assign io_out_s2_full_pred_1_br_taken_mask_0 =
    tage_enable_dup_REG & s2_tageTakens_dup_1_0;	// src/main/scala/xiangshan/frontend/Tage.scala:600:58, :605:10, :705:38, :707:26, :708:29, :924:7
  assign io_out_s2_full_pred_1_br_taken_mask_1 =
    tage_enable_dup_REG_1 & s2_tageTakens_dup_1_1;	// src/main/scala/xiangshan/frontend/Tage.scala:600:58, :605:10, :705:38, :707:26, :708:29, :924:7
  assign io_out_s2_full_pred_2_br_taken_mask_0 =
    tage_enable_dup_REG & s2_tageTakens_dup_2_0;	// src/main/scala/xiangshan/frontend/Tage.scala:600:58, :605:10, :705:38, :707:26, :708:29, :924:7
  assign io_out_s2_full_pred_2_br_taken_mask_1 =
    tage_enable_dup_REG_1 & s2_tageTakens_dup_2_1;	// src/main/scala/xiangshan/frontend/Tage.scala:600:58, :605:10, :705:38, :707:26, :708:29, :924:7
  assign io_out_s2_full_pred_3_br_taken_mask_0 =
    tage_enable_dup_REG & s2_tageTakens_dup_3_0;	// src/main/scala/xiangshan/frontend/Tage.scala:600:58, :605:10, :705:38, :707:26, :708:29, :924:7
  assign io_out_s2_full_pred_3_br_taken_mask_1 =
    tage_enable_dup_REG_1 & s2_tageTakens_dup_3_1;	// src/main/scala/xiangshan/frontend/Tage.scala:600:58, :605:10, :705:38, :707:26, :708:29, :924:7
  assign io_out_s3_full_pred_0_br_taken_mask_0 = sc_enable_dup_REG & s3_pred_dup_0;	// src/main/scala/xiangshan/frontend/SC.scala:318:54, :319:38, :322:28, :323:33, src/main/scala/xiangshan/frontend/Tage.scala:605:10, :924:7
  assign io_out_s3_full_pred_0_br_taken_mask_1 = sc_enable_dup_REG_1 & s3_pred_dup_0_1;	// src/main/scala/xiangshan/frontend/SC.scala:318:54, :319:38, :322:28, :323:33, src/main/scala/xiangshan/frontend/Tage.scala:605:10, :924:7
  assign io_out_s3_full_pred_1_br_taken_mask_0 = sc_enable_dup_REG & s3_pred_dup_1;	// src/main/scala/xiangshan/frontend/SC.scala:318:54, :319:38, :322:28, :323:33, src/main/scala/xiangshan/frontend/Tage.scala:605:10, :924:7
  assign io_out_s3_full_pred_1_br_taken_mask_1 = sc_enable_dup_REG_1 & s3_pred_dup_1_1;	// src/main/scala/xiangshan/frontend/SC.scala:318:54, :319:38, :322:28, :323:33, src/main/scala/xiangshan/frontend/Tage.scala:605:10, :924:7
  assign io_out_s3_full_pred_2_br_taken_mask_0 = sc_enable_dup_REG & s3_pred_dup_2;	// src/main/scala/xiangshan/frontend/SC.scala:318:54, :319:38, :322:28, :323:33, src/main/scala/xiangshan/frontend/Tage.scala:605:10, :924:7
  assign io_out_s3_full_pred_2_br_taken_mask_1 = sc_enable_dup_REG_1 & s3_pred_dup_2_1;	// src/main/scala/xiangshan/frontend/SC.scala:318:54, :319:38, :322:28, :323:33, src/main/scala/xiangshan/frontend/Tage.scala:605:10, :924:7
  assign io_out_s3_full_pred_3_br_taken_mask_0 = sc_enable_dup_REG & s3_pred_dup_3;	// src/main/scala/xiangshan/frontend/SC.scala:318:54, :319:38, :322:28, :323:33, src/main/scala/xiangshan/frontend/Tage.scala:605:10, :924:7
  assign io_out_s3_full_pred_3_br_taken_mask_1 = sc_enable_dup_REG_1 & s3_pred_dup_3_1;	// src/main/scala/xiangshan/frontend/SC.scala:318:54, :319:38, :322:28, :323:33, src/main/scala/xiangshan/frontend/Tage.scala:605:10, :924:7
  assign io_out_last_stage_meta =
    {131'h0,
     resp_meta_providers_1_valid_r,
     resp_meta_providers_1_bits_r,
     resp_meta_providers_0_valid_r,
     resp_meta_providers_0_bits_r,
     resp_meta_providerResps_1_r_ctr,
     resp_meta_providerResps_1_r_u,
     resp_meta_providerResps_1_r_unconf,
     resp_meta_providerResps_0_r_ctr,
     resp_meta_providerResps_0_r_u,
     resp_meta_providerResps_0_r_unconf,
     resp_meta_altUsed_1_r,
     resp_meta_altUsed_0_r,
     resp_meta_altDiffers_1_r,
     resp_meta_altDiffers_0_r,
     resp_meta_basecnts_1_r,
     resp_meta_basecnts_0_r,
     resp_meta_allocates_1_r,
     resp_meta_allocates_0_r,
     resp_meta_takens_1_r,
     resp_meta_takens_0_r,
     resp_meta_scMeta_tageTakens_1_r,
     resp_meta_scMeta_tageTakens_0_r,
     resp_meta_scMeta_scUsed_1_r,
     resp_meta_scMeta_scUsed_0_r,
     resp_meta_scMeta_scPreds_1_r,
     resp_meta_scMeta_scPreds_0_r,
     r_1_3,
     r_1_2,
     r_1_1,
     r_1_0,
     r_3,
     r_2,
     r_1,
     r_0};	// src/main/scala/xiangshan/frontend/SC.scala:296:40, :297:40, :298:40, :299:40, src/main/scala/xiangshan/frontend/Tage.scala:606:26, :667:49, :668:49, :669:49, :686:40, :699:41, :700:41, :702:41, :703:41, :924:7
  assign io_s1_ready =
    _tables_0_io_req_ready & _tables_1_io_req_ready & _tables_2_io_req_ready
    & _tables_3_io_req_ready & _bt_io_req_ready;	// src/main/scala/xiangshan/frontend/Tage.scala:549:21, :557:19, :854:60, :924:7
endmodule

