Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Nov  6 12:59:19 2025
| Host         : DESKTOP-E28LK6R running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file GPIO_demo_control_sets_placed.rpt
| Design       : GPIO_demo
| Device       : xc7s25
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    84 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             104 |           27 |
| Yes          | No                    | No                     |              22 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              44 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                                     Enable Signal                                                    |                Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG | Inst_UART_RX_CTRL/r_RX_Byte[0]_i_1_n_0                                                                               |                                               |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | Inst_UART_RX_CTRL/r_RX_Byte[2]_i_1_n_0                                                                               |                                               |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | Inst_UART_RX_CTRL/r_RX_Byte[3]_i_1_n_0                                                                               |                                               |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | Inst_UART_RX_CTRL/r_RX_Byte[5]_i_1_n_0                                                                               |                                               |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | Inst_UART_RX_CTRL/r_RX_Byte[7]_i_1_n_0                                                                               |                                               |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | Inst_UART_RX_CTRL/r_RX_Byte[4]_i_1_n_0                                                                               |                                               |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | Inst_UART_RX_CTRL/r_RX_Byte[6]_i_1_n_0                                                                               |                                               |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | Inst_UART_RX_CTRL/r_RX_Byte[1]_i_1_n_0                                                                               |                                               |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG | RGB_Core1/valcount[8]_i_1_n_0                                                                                        | RGB_Core1/valcount                            |                1 |              3 |         3.00 |
|  CLK_IBUF_BUFG | RGB_Core1/valcount[8]_i_1_n_0                                                                                        |                                               |                3 |              6 |         2.00 |
|  CLK_IBUF_BUFG | Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0                                                                          | Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0   |                2 |              7 |         3.50 |
|  CLK_IBUF_BUFG |                                                                                                                      | RGB_Core1/windowcount[7]_i_1_n_0              |                3 |              8 |         2.67 |
|  CLK_IBUF_BUFG | Inst_UART_Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | Inst_btn_debounce/srst                        |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | Inst_UART_Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  | Inst_btn_debounce/srst                        |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG | Inst_UART_Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | Inst_btn_debounce/srst                        |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | Inst_UART_TX_CTRL/r_TX_Data_0                                                                                        |                                               |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | Inst_UART_TX_CTRL/r_Clk_Count_1                                                                                      | Inst_UART_TX_CTRL/r_Clk_Count0                |                3 |             10 |         3.33 |
|  CLK_IBUF_BUFG |                                                                                                                      | Inst_btn_debounce/srst                        |                3 |             12 |         4.00 |
|  CLK_IBUF_BUFG |                                                                                                                      | Inst_btn_debounce/sig_cntrs_ary[0][0]_i_1_n_0 |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG |                                                                                                                      | Inst_btn_debounce/sig_cntrs_ary[2][0]_i_1_n_0 |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG |                                                                                                                      | Inst_btn_debounce/sig_cntrs_ary[3][0]_i_1_n_0 |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG |                                                                                                                      | Inst_btn_debounce/sig_cntrs_ary[1][0]_i_1_n_0 |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG |                                                                                                                      | RGB_Core1/clear                               |                5 |             20 |         4.00 |
|  CLK_IBUF_BUFG |                                                                                                                      |                                               |               16 |             34 |         2.12 |
+----------------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+------------------+----------------+--------------+


