
CeilingLamp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003c90  10001000  10001000  00001000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000010  10004c90  10004c90  00004c90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       00000330  10004ca0  10004ca0  00004ca0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .VENEER_Code  00000110  2000000c  10004fd0  0000800c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .GUARD_Band   00000004  2000011c  00000000  0000011c  2**0
                  ALLOC
  5 Stack         00000800  20000120  00000000  00000120  2**0
                  ALLOC
  6 .bss          00000270  20000920  20000920  00010920  2**2
                  ALLOC
  7 .data         0000000c  20000b90  100050e0  00008b90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .debug_aranges 000003d0  00000000  00000000  00008ba0  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   00004dc7  00000000  00000000  00008f70  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001115  00000000  00000000  0000dd37  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   000057f8  00000000  00000000  0000ee4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00000c30  00000000  00000000  00014644  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00026b9e  00000000  00000000  00015274  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00000e66  00000000  00000000  0003be12  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000002c0  00000000  00000000  0003cc78  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .build_attributes 000005fe  00000000  00000000  0003cf38  2**0
                  CONTENTS, READONLY
 17 .debug_macro  0000810e  00000000  00000000  0003d536  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

10001000 <__Xmc1100_interrupt_vector_cortex_m>:
10001000:	20 09 00 20 19 10 00 10 45 14 00 10 47 14 00 10      .. ....E...G...
10001010:	00 04 00 00 00 00 00 00                             ........

10001018 <__Xmc1100_reset_cortex_m>:
__Xmc1100_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR R0,=__Xmc1100_stack
10001018:	4802      	ldr	r0, [pc, #8]	; (10001024 <__Xmc1100_reset_cortex_m+0xc>)
    MOV SP,R0
1000101a:	4685      	mov	sp, r0
    
    /* Launch custom pre-program loading startup procedure */
    LDR R0,=hardware_init_hook
1000101c:	4802      	ldr	r0, [pc, #8]	; (10001028 <__Xmc1100_reset_cortex_m+0x10>)
    BLX R0
1000101e:	4780      	blx	r0

    /* Branch to the program loader now */
    B       __Xmc1100_Program_Loader 
10001020:	e012      	b.n	10001048 <__Xmc1100_Program_Loader>
10001022:	0000      	.short	0x0000
__Xmc1100_reset_cortex_m:
    .fnstart

    /* C routines are likely to be called. Setup the stack now */
    /* This is already setup by BootROM,hence this step is optional */ 
    LDR R0,=__Xmc1100_stack
10001024:	20000920 	.word	0x20000920
    MOV SP,R0
    
    /* Launch custom pre-program loading startup procedure */
    LDR R0,=hardware_init_hook
10001028:	100010d1 	.word	0x100010d1

1000102c <__COPY_FLASH2RAM>:
   to C land is given */
   .section .Xmc1100.postreset,"x",%progbits
 __COPY_FLASH2RAM:
   .fnstart:
   /* Is there anything to be copied? */
   CMP R2,#0
1000102c:	2a00      	cmp	r2, #0
   BEQ SKIPCOPY
1000102e:	d00a      	beq.n	10001046 <SKIPCOPY>
   
   /* For bytecount less than 4, at least 1 word must be copied */
   CMP R2,#4
10001030:	2a04      	cmp	r2, #4
   BCS STARTCOPY
10001032:	d200      	bcs.n	10001036 <STARTCOPY>
   
   /* Byte count < 4 ; so bump it up */
   MOVS R2,#4
10001034:	2204      	movs	r2, #4

10001036 <STARTCOPY>:
STARTCOPY:
   /* 
      R2 contains byte count. Change it to word count. It is ensured in the 
      linker script that the length is always word aligned.
   */
   LSRS R2,R2,#2 /* Divide by 4 to obtain word count */
10001036:	0892      	lsrs	r2, r2, #2

10001038 <COPYLOOP>:

   /* The proverbial loop from the schooldays */
COPYLOOP:
   LDR R3,[R0]
10001038:	6803      	ldr	r3, [r0, #0]
   STR R3,[R1]
1000103a:	600b      	str	r3, [r1, #0]
   SUBS R2,#1
1000103c:	3a01      	subs	r2, #1
   BEQ SKIPCOPY
1000103e:	d002      	beq.n	10001046 <SKIPCOPY>
   ADDS R0,#4
10001040:	3004      	adds	r0, #4
   ADDS R1,#4
10001042:	3104      	adds	r1, #4
   B COPYLOOP
10001044:	e7f8      	b.n	10001038 <COPYLOOP>

10001046 <SKIPCOPY>:
    
SKIPCOPY:
   BX LR
10001046:	4770      	bx	lr

10001048 <__Xmc1100_Program_Loader>:
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =DataLoadAddr
10001048:	4811      	ldr	r0, [pc, #68]	; (10001090 <SKIPCLEAR+0x14>)
   LDR R1, =__Xmc1100_sData
1000104a:	4912      	ldr	r1, [pc, #72]	; (10001094 <SKIPCLEAR+0x18>)
   LDR R2, =__Xmc1100_Data_Size
1000104c:	4a12      	ldr	r2, [pc, #72]	; (10001098 <SKIPCLEAR+0x1c>)
   BL __COPY_FLASH2RAM
1000104e:	f7ff ffed 	bl	1000102c <__COPY_FLASH2RAM>

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
10001052:	4812      	ldr	r0, [pc, #72]	; (1000109c <SKIPCLEAR+0x20>)
   LDR R1, =__ram_code_start
10001054:	4912      	ldr	r1, [pc, #72]	; (100010a0 <SKIPCLEAR+0x24>)
   LDR R2, =__ram_code_size
10001056:	4a13      	ldr	r2, [pc, #76]	; (100010a4 <SKIPCLEAR+0x28>)
   BL __COPY_FLASH2RAM
10001058:	f7ff ffe8 	bl	1000102c <__COPY_FLASH2RAM>

   /* VENEER COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =VeneerLoadAddr
1000105c:	4812      	ldr	r0, [pc, #72]	; (100010a8 <SKIPCLEAR+0x2c>)
   LDR R1, =VeneerStart
1000105e:	4913      	ldr	r1, [pc, #76]	; (100010ac <SKIPCLEAR+0x30>)
   LDR R2, =VeneerSize
10001060:	4a13      	ldr	r2, [pc, #76]	; (100010b0 <SKIPCLEAR+0x34>)
   BL __COPY_FLASH2RAM
10001062:	f7ff ffe3 	bl	1000102c <__COPY_FLASH2RAM>

   /* BSS CLEAR */
   LDR R0, =__Xmc1100_sBSS     /* Start of BSS */
10001066:	4813      	ldr	r0, [pc, #76]	; (100010b4 <SKIPCLEAR+0x38>)
   LDR R1, =__Xmc1100_BSS_Size /* BSS size in bytes */
10001068:	4913      	ldr	r1, [pc, #76]	; (100010b8 <SKIPCLEAR+0x3c>)

   /* Find out if there are items assigned to BSS */   
   CMP R1,#0 
1000106a:	2900      	cmp	r1, #0
   BEQ SKIPCLEAR
1000106c:	d006      	beq.n	1000107c <SKIPCLEAR>

1000106e <STARTCLEAR>:

STARTCLEAR:
   LSRS R1,R1,#2            /* BSS size in words */
1000106e:	0889      	lsrs	r1, r1, #2
   
   MOVS R2,#0
10001070:	2200      	movs	r2, #0

10001072 <CLEARLOOP>:
CLEARLOOP:
   STR R2,[R0]
10001072:	6002      	str	r2, [r0, #0]
   SUBS R1,#1
10001074:	3901      	subs	r1, #1
   BEQ SKIPCLEAR
10001076:	d001      	beq.n	1000107c <SKIPCLEAR>
   ADDS R0,#4
10001078:	3004      	adds	r0, #4
   B CLEARLOOP
1000107a:	e7fa      	b.n	10001072 <CLEARLOOP>

1000107c <SKIPCLEAR>:
    
SKIPCLEAR:

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR R0,=__Xmc1100_stack 
1000107c:	480f      	ldr	r0, [pc, #60]	; (100010bc <SKIPCLEAR+0x40>)
   MOV SP,R0
1000107e:	4685      	mov	sp, r0

   /* Perform System Initialization */   
   LDR R0,=SystemInit
10001080:	480f      	ldr	r0, [pc, #60]	; (100010c0 <SKIPCLEAR+0x44>)
   BLX R0
10001082:	4780      	blx	r0

   /* Launch custom post-program loading startup procedure */
   LDR R0,=software_init_hook
10001084:	480f      	ldr	r0, [pc, #60]	; (100010c4 <SKIPCLEAR+0x48>)
   BLX R0
10001086:	4780      	blx	r0

   MOVS R0,#0
10001088:	2000      	movs	r0, #0
   MOVS R1,#0
1000108a:	2100      	movs	r1, #0
   LDR R2, =main
1000108c:	4a0e      	ldr	r2, [pc, #56]	; (100010c8 <SKIPCLEAR+0x4c>)
   MOV PC,R2
1000108e:	4697      	mov	pc, r2
   .fnstart
   /* Memories are accessible now*/
   
   /* DATA COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =DataLoadAddr
10001090:	100050e0 	.word	0x100050e0
   LDR R1, =__Xmc1100_sData
10001094:	20000b90 	.word	0x20000b90
   LDR R2, =__Xmc1100_Data_Size
10001098:	0000000c 	.word	0x0000000c
   BL __COPY_FLASH2RAM

   /* RAM_CODE COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =__ram_code_load
1000109c:	100050ec 	.word	0x100050ec
   LDR R1, =__ram_code_start
100010a0:	20000b9c 	.word	0x20000b9c
   LDR R2, =__ram_code_size
100010a4:	00000000 	.word	0x00000000
   BL __COPY_FLASH2RAM

   /* VENEER COPY */
   /* R0 = Start address, R1 = Destination address, R2 = Size */
   LDR R0, =VeneerLoadAddr
100010a8:	10004fd0 	.word	0x10004fd0
   LDR R1, =VeneerStart
100010ac:	2000000c 	.word	0x2000000c
   LDR R2, =VeneerSize
100010b0:	00000110 	.word	0x00000110
   BL __COPY_FLASH2RAM

   /* BSS CLEAR */
   LDR R0, =__Xmc1100_sBSS     /* Start of BSS */
100010b4:	20000920 	.word	0x20000920
   LDR R1, =__Xmc1100_BSS_Size /* BSS size in bytes */
100010b8:	00000270 	.word	0x00000270
   B CLEARLOOP
    
SKIPCLEAR:

   /* Reset stack pointer before zipping off to user application, Optional */
   LDR R0,=__Xmc1100_stack 
100010bc:	20000920 	.word	0x20000920
   MOV SP,R0

   /* Perform System Initialization */   
   LDR R0,=SystemInit
100010c0:	10001475 	.word	0x10001475
   BLX R0

   /* Launch custom post-program loading startup procedure */
   LDR R0,=software_init_hook
100010c4:	100010cd 	.word	0x100010cd
   BLX R0

   MOVS R0,#0
   MOVS R1,#0
   LDR R2, =main
100010c8:	1000110d 	.word	0x1000110d

100010cc <software_init_hook>:
   has not been started.
 */
     .weak software_init_hook
     .type software_init_hook, %function
software_init_hook:
     NOP
100010cc:	46c0      	nop			; (mov r8, r8)
     BX LR
100010ce:	4770      	bx	lr

100010d0 <hardware_init_hook>:
     .size software_init_hook, . - software_init_hook

     .weak hardware_init_hook
     .type hardware_init_hook, %function
hardware_init_hook:
     NOP
100010d0:	46c0      	nop			; (mov r8, r8)
     BX LR
100010d2:	4770      	bx	lr

100010d4 <P0_5_set_mode>:

__STATIC_INLINE void P0_4_disable_pps(void){
    PORT0->PPS &= ~0x00000010UL;
}

__STATIC_INLINE void P0_5_set_mode(uint8_t mode){
100010d4:	b580      	push	{r7, lr}
100010d6:	b082      	sub	sp, #8
100010d8:	af00      	add	r7, sp, #0
100010da:	1c02      	adds	r2, r0, #0
100010dc:	1dfb      	adds	r3, r7, #7
100010de:	701a      	strb	r2, [r3, #0]
    PORT0->IOCR4 &= ~0x0000f800UL;
100010e0:	4b08      	ldr	r3, [pc, #32]	; (10001104 <P0_5_set_mode+0x30>)
100010e2:	4a08      	ldr	r2, [pc, #32]	; (10001104 <P0_5_set_mode+0x30>)
100010e4:	6951      	ldr	r1, [r2, #20]
100010e6:	4a08      	ldr	r2, [pc, #32]	; (10001108 <P0_5_set_mode+0x34>)
100010e8:	400a      	ands	r2, r1
100010ea:	615a      	str	r2, [r3, #20]
    PORT0->IOCR4 |= mode << 8;
100010ec:	4b05      	ldr	r3, [pc, #20]	; (10001104 <P0_5_set_mode+0x30>)
100010ee:	4a05      	ldr	r2, [pc, #20]	; (10001104 <P0_5_set_mode+0x30>)
100010f0:	6951      	ldr	r1, [r2, #20]
100010f2:	1dfa      	adds	r2, r7, #7
100010f4:	7812      	ldrb	r2, [r2, #0]
100010f6:	0212      	lsls	r2, r2, #8
100010f8:	430a      	orrs	r2, r1
100010fa:	615a      	str	r2, [r3, #20]
}
100010fc:	46bd      	mov	sp, r7
100010fe:	b002      	add	sp, #8
10001100:	bd80      	pop	{r7, pc}
10001102:	46c0      	nop			; (mov r8, r8)
10001104:	40040000 	.word	0x40040000
10001108:	ffff07ff 	.word	0xffff07ff

1000110c <main>:
static unsigned int pos = 0;
volatile unsigned char go = 0;


int main(void)
{
1000110c:	b580      	push	{r7, lr}
1000110e:	af00      	add	r7, sp, #0
	//status_t status;		// Declaration of return variable for DAVE3 APIs (toggle comment if required)
	DAVE_Init();			// Initialization of DAVE Apps
10001110:	f001 ff38 	bl	10002f84 <DAVE_Init>
	IO004_SetPin(IO004_Handle0);
10001114:	4b0f      	ldr	r3, [pc, #60]	; (10001154 <main+0x48>)
10001116:	685b      	ldr	r3, [r3, #4]
10001118:	4a0e      	ldr	r2, [pc, #56]	; (10001154 <main+0x48>)
1000111a:	7852      	ldrb	r2, [r2, #1]
1000111c:	2101      	movs	r1, #1
1000111e:	1c08      	adds	r0, r1, #0
10001120:	4090      	lsls	r0, r2
10001122:	1c02      	adds	r2, r0, #0
10001124:	605a      	str	r2, [r3, #4]
	P0_5_set_mode(OUTPUT_PP_GP); 	//WS2812 data pin
10001126:	2080      	movs	r0, #128	; 0x80
10001128:	f7ff ffd4 	bl	100010d4 <P0_5_set_mode>
1000112c:	e000      	b.n	10001130 <main+0x24>
			 __disable_irq();
			ws2812_sendarray(matrix, WS2812_QUANTITY * 3);
			__enable_irq();
			go=0;
		}
	}
1000112e:	46c0      	nop			; (mov r8, r8)
	//handle_t timer;
	//timer=SYSTM001_CreateTimer(1000,SYSTM001_PERIODIC,testUARTTx,NULL);
	//SYSTM001_StartTimer(timer);
	while(1)
	{
		if (go==1)
10001130:	4b09      	ldr	r3, [pc, #36]	; (10001158 <main+0x4c>)
10001132:	781b      	ldrb	r3, [r3, #0]
10001134:	b2db      	uxtb	r3, r3
10001136:	2b01      	cmp	r3, #1
10001138:	d1f9      	bne.n	1000112e <main+0x22>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
1000113a:	b672      	cpsid	i
		{
			 __disable_irq();
			ws2812_sendarray(matrix, WS2812_QUANTITY * 3);
1000113c:	4a07      	ldr	r2, [pc, #28]	; (1000115c <main+0x50>)
1000113e:	2384      	movs	r3, #132	; 0x84
10001140:	005b      	lsls	r3, r3, #1
10001142:	1c10      	adds	r0, r2, #0
10001144:	1c19      	adds	r1, r3, #0
10001146:	f000 f947 	bl	100013d8 <ws2812_sendarray>
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
1000114a:	b662      	cpsie	i
			__enable_irq();
			go=0;
1000114c:	4b02      	ldr	r3, [pc, #8]	; (10001158 <main+0x4c>)
1000114e:	2200      	movs	r2, #0
10001150:	701a      	strb	r2, [r3, #0]
		}
	}
10001152:	e7ec      	b.n	1000112e <main+0x22>
10001154:	10004f40 	.word	0x10004f40
10001158:	20000928 	.word	0x20000928
1000115c:	20000944 	.word	0x20000944

10001160 <testUARTTx>:
}



void testUARTTx()
{
10001160:	b580      	push	{r7, lr}
10001162:	af00      	add	r7, sp, #0
	//while(written < sizeof(daten)-1)
	//	written += UART001_WriteDataBytes(&UART001_Handle0,&daten[written],sizeof(daten)-written-1);

	//UART001_WriteDataBytes(&UART001_Handle0,daten,17);
	//UART001_WriteDataMultiple(&UART001_Handle0,(uint16_t *)daten,sizeof(daten)/2);
}
10001164:	46bd      	mov	sp, r7
10001166:	bd80      	pop	{r7, pc}

10001168 <updateOnboardLEDs>:



void updateOnboardLEDs()
{
10001168:	b580      	push	{r7, lr}
1000116a:	af00      	add	r7, sp, #0
	IO004_TogglePin(IO004_Handle0);
1000116c:	4b09      	ldr	r3, [pc, #36]	; (10001194 <updateOnboardLEDs+0x2c>)
1000116e:	685b      	ldr	r3, [r3, #4]
10001170:	4a08      	ldr	r2, [pc, #32]	; (10001194 <updateOnboardLEDs+0x2c>)
10001172:	7852      	ldrb	r2, [r2, #1]
10001174:	4908      	ldr	r1, [pc, #32]	; (10001198 <updateOnboardLEDs+0x30>)
10001176:	1c08      	adds	r0, r1, #0
10001178:	4090      	lsls	r0, r2
1000117a:	1c02      	adds	r2, r0, #0
1000117c:	605a      	str	r2, [r3, #4]
	IO004_TogglePin(IO004_Handle1);
1000117e:	4b07      	ldr	r3, [pc, #28]	; (1000119c <updateOnboardLEDs+0x34>)
10001180:	685b      	ldr	r3, [r3, #4]
10001182:	4a06      	ldr	r2, [pc, #24]	; (1000119c <updateOnboardLEDs+0x34>)
10001184:	7852      	ldrb	r2, [r2, #1]
10001186:	4904      	ldr	r1, [pc, #16]	; (10001198 <updateOnboardLEDs+0x30>)
10001188:	1c08      	adds	r0, r1, #0
1000118a:	4090      	lsls	r0, r2
1000118c:	1c02      	adds	r2, r0, #0
1000118e:	605a      	str	r2, [r3, #4]
}
10001190:	46bd      	mov	sp, r7
10001192:	bd80      	pop	{r7, pc}
10001194:	10004f40 	.word	0x10004f40
10001198:	00010001 	.word	0x00010001
1000119c:	10004f48 	.word	0x10004f48

100011a0 <USIC0_0_IRQHandler>:



void RxFIFOBufferEventHandler()
{
100011a0:	b580      	push	{r7, lr}
100011a2:	b082      	sub	sp, #8
100011a4:	af00      	add	r7, sp, #0
	if(UART001_GetFlagStatus(&UART001_Handle0,UART001_FIFO_STD_RECV_BUF_FLAG) == UART001_SET)
100011a6:	4b20      	ldr	r3, [pc, #128]	; (10001228 <USIC0_0_IRQHandler+0x88>)
100011a8:	1c18      	adds	r0, r3, #0
100011aa:	2110      	movs	r1, #16
100011ac:	f001 f830 	bl	10002210 <UART001_GetFlagStatus>
100011b0:	1c03      	adds	r3, r0, #0
100011b2:	2b02      	cmp	r3, #2
100011b4:	d135      	bne.n	10001222 <USIC0_0_IRQHandler+0x82>
	{
		UART001_ClearFlag(&UART001_Handle0,UART001_FIFO_STD_RECV_BUF_FLAG);
100011b6:	4b1c      	ldr	r3, [pc, #112]	; (10001228 <USIC0_0_IRQHandler+0x88>)
100011b8:	1c18      	adds	r0, r3, #0
100011ba:	2110      	movs	r1, #16
100011bc:	f001 f86e 	bl	1000229c <UART001_ClearFlag>
		unsigned char b;
		b = UART001_ReadData(UART001_Handle0);
100011c0:	4b19      	ldr	r3, [pc, #100]	; (10001228 <USIC0_0_IRQHandler+0x88>)
100011c2:	681a      	ldr	r2, [r3, #0]
100011c4:	238e      	movs	r3, #142	; 0x8e
100011c6:	005b      	lsls	r3, r3, #1
100011c8:	58d2      	ldr	r2, [r2, r3]
100011ca:	1dfb      	adds	r3, r7, #7
100011cc:	701a      	strb	r2, [r3, #0]
		if (b == 1)  {pos=0; ptr=matrix; return;}
100011ce:	1dfb      	adds	r3, r7, #7
100011d0:	781b      	ldrb	r3, [r3, #0]
100011d2:	2b01      	cmp	r3, #1
100011d4:	d106      	bne.n	100011e4 <USIC0_0_IRQHandler+0x44>
100011d6:	4b15      	ldr	r3, [pc, #84]	; (1000122c <USIC0_0_IRQHandler+0x8c>)
100011d8:	2200      	movs	r2, #0
100011da:	601a      	str	r2, [r3, #0]
100011dc:	4b14      	ldr	r3, [pc, #80]	; (10001230 <USIC0_0_IRQHandler+0x90>)
100011de:	4a15      	ldr	r2, [pc, #84]	; (10001234 <USIC0_0_IRQHandler+0x94>)
100011e0:	601a      	str	r2, [r3, #0]
100011e2:	e01e      	b.n	10001222 <USIC0_0_IRQHandler+0x82>
		if (pos == (WS2812_QUANTITY*3)) {} else {*ptr=b; ptr++; pos++;}
100011e4:	4b11      	ldr	r3, [pc, #68]	; (1000122c <USIC0_0_IRQHandler+0x8c>)
100011e6:	681a      	ldr	r2, [r3, #0]
100011e8:	2384      	movs	r3, #132	; 0x84
100011ea:	005b      	lsls	r3, r3, #1
100011ec:	429a      	cmp	r2, r3
100011ee:	d00e      	beq.n	1000120e <USIC0_0_IRQHandler+0x6e>
100011f0:	4b0f      	ldr	r3, [pc, #60]	; (10001230 <USIC0_0_IRQHandler+0x90>)
100011f2:	681b      	ldr	r3, [r3, #0]
100011f4:	1dfa      	adds	r2, r7, #7
100011f6:	7812      	ldrb	r2, [r2, #0]
100011f8:	701a      	strb	r2, [r3, #0]
100011fa:	4b0d      	ldr	r3, [pc, #52]	; (10001230 <USIC0_0_IRQHandler+0x90>)
100011fc:	681b      	ldr	r3, [r3, #0]
100011fe:	1c5a      	adds	r2, r3, #1
10001200:	4b0b      	ldr	r3, [pc, #44]	; (10001230 <USIC0_0_IRQHandler+0x90>)
10001202:	601a      	str	r2, [r3, #0]
10001204:	4b09      	ldr	r3, [pc, #36]	; (1000122c <USIC0_0_IRQHandler+0x8c>)
10001206:	681b      	ldr	r3, [r3, #0]
10001208:	1c5a      	adds	r2, r3, #1
1000120a:	4b08      	ldr	r3, [pc, #32]	; (1000122c <USIC0_0_IRQHandler+0x8c>)
1000120c:	601a      	str	r2, [r3, #0]
		if (pos == ((WS2812_QUANTITY*3)-1)) {go=1;}
1000120e:	4b07      	ldr	r3, [pc, #28]	; (1000122c <USIC0_0_IRQHandler+0x8c>)
10001210:	681a      	ldr	r2, [r3, #0]
10001212:	4b09      	ldr	r3, [pc, #36]	; (10001238 <USIC0_0_IRQHandler+0x98>)
10001214:	429a      	cmp	r2, r3
10001216:	d102      	bne.n	1000121e <USIC0_0_IRQHandler+0x7e>
10001218:	4b08      	ldr	r3, [pc, #32]	; (1000123c <USIC0_0_IRQHandler+0x9c>)
1000121a:	2201      	movs	r2, #1
1000121c:	701a      	strb	r2, [r3, #0]
		updateOnboardLEDs();
1000121e:	f7ff ffa3 	bl	10001168 <updateOnboardLEDs>
	}

	//UART001_WriteData(UART001_Handle0,uartInput);
}
10001222:	46bd      	mov	sp, r7
10001224:	b002      	add	sp, #8
10001226:	bd80      	pop	{r7, pc}
10001228:	10004f04 	.word	0x10004f04
1000122c:	20000924 	.word	0x20000924
10001230:	20000920 	.word	0x20000920
10001234:	20000944 	.word	0x20000944
10001238:	00000107 	.word	0x00000107
1000123c:	20000928 	.word	0x20000928

10001240 <USIC0_1_IRQHandler>:



void TxBufferEventHandler()
{
10001240:	b580      	push	{r7, lr}
10001242:	af00      	add	r7, sp, #0
	if(UART001_GetFlagStatus(&UART001_Handle0,UART001_FIFO_STD_TRANSMIT_BUF_FLAG) == UART001_SET)
10001244:	4b07      	ldr	r3, [pc, #28]	; (10001264 <USIC0_1_IRQHandler+0x24>)
10001246:	1c18      	adds	r0, r3, #0
10001248:	2113      	movs	r1, #19
1000124a:	f000 ffe1 	bl	10002210 <UART001_GetFlagStatus>
1000124e:	1c03      	adds	r3, r0, #0
10001250:	2b02      	cmp	r3, #2
10001252:	d104      	bne.n	1000125e <USIC0_1_IRQHandler+0x1e>
		UART001_ClearFlag(&UART001_Handle0,UART001_FIFO_STD_TRANSMIT_BUF_FLAG);
10001254:	4b03      	ldr	r3, [pc, #12]	; (10001264 <USIC0_1_IRQHandler+0x24>)
10001256:	1c18      	adds	r0, r3, #0
10001258:	2113      	movs	r1, #19
1000125a:	f001 f81f 	bl	1000229c <UART001_ClearFlag>
}
1000125e:	46bd      	mov	sp, r7
10001260:	bd80      	pop	{r7, pc}
10001262:	46c0      	nop			; (mov r8, r8)
10001264:	10004f04 	.word	0x10004f04

10001268 <updateWS2812LEDs>:
						 0x01,0x01,0x00};



void updateWS2812LEDs(enum colorState state)
{
10001268:	b580      	push	{r7, lr}
1000126a:	b082      	sub	sp, #8
1000126c:	af00      	add	r7, sp, #0
1000126e:	1c02      	adds	r2, r0, #0
10001270:	1dfb      	adds	r3, r7, #7
10001272:	701a      	strb	r2, [r3, #0]


	switch(state)
10001274:	1dfb      	adds	r3, r7, #7
10001276:	781b      	ldrb	r3, [r3, #0]
10001278:	2b08      	cmp	r3, #8
1000127a:	d900      	bls.n	1000127e <updateWS2812LEDs+0x16>
1000127c:	e094      	b.n	100013a8 <updateWS2812LEDs+0x140>
1000127e:	009a      	lsls	r2, r3, #2
10001280:	4b4b      	ldr	r3, [pc, #300]	; (100013b0 <updateWS2812LEDs+0x148>)
10001282:	18d3      	adds	r3, r2, r3
10001284:	681b      	ldr	r3, [r3, #0]
10001286:	469f      	mov	pc, r3
	{
	case RGB:
		ws2812_sendarray((uint8_t*)rgb, sizeof(rgb));
10001288:	4b4a      	ldr	r3, [pc, #296]	; (100013b4 <updateWS2812LEDs+0x14c>)
1000128a:	1c18      	adds	r0, r3, #0
1000128c:	213f      	movs	r1, #63	; 0x3f
1000128e:	f000 f8a3 	bl	100013d8 <ws2812_sendarray>
		ws2812_sendarray((uint8_t*)rgb, sizeof(rgb));
10001292:	4b48      	ldr	r3, [pc, #288]	; (100013b4 <updateWS2812LEDs+0x14c>)
10001294:	1c18      	adds	r0, r3, #0
10001296:	213f      	movs	r1, #63	; 0x3f
10001298:	f000 f89e 	bl	100013d8 <ws2812_sendarray>
		ws2812_sendarray((uint8_t*)rgb, sizeof(rgb));
1000129c:	4b45      	ldr	r3, [pc, #276]	; (100013b4 <updateWS2812LEDs+0x14c>)
1000129e:	1c18      	adds	r0, r3, #0
100012a0:	213f      	movs	r1, #63	; 0x3f
100012a2:	f000 f899 	bl	100013d8 <ws2812_sendarray>
		ws2812_sendarray((uint8_t*)rgb, sizeof(rgb));
100012a6:	4b43      	ldr	r3, [pc, #268]	; (100013b4 <updateWS2812LEDs+0x14c>)
100012a8:	1c18      	adds	r0, r3, #0
100012aa:	213f      	movs	r1, #63	; 0x3f
100012ac:	f000 f894 	bl	100013d8 <ws2812_sendarray>
		ws2812_sendarray((uint8_t*)rgb, sizeof(rgb));
100012b0:	4b40      	ldr	r3, [pc, #256]	; (100013b4 <updateWS2812LEDs+0x14c>)
100012b2:	1c18      	adds	r0, r3, #0
100012b4:	213f      	movs	r1, #63	; 0x3f
100012b6:	f000 f88f 	bl	100013d8 <ws2812_sendarray>
		break;
100012ba:	e076      	b.n	100013aa <updateWS2812LEDs+0x142>
	case RED:
		ws2812_sendarray((uint8_t*)red, sizeof(red));
100012bc:	4b3e      	ldr	r3, [pc, #248]	; (100013b8 <updateWS2812LEDs+0x150>)
100012be:	1c18      	adds	r0, r3, #0
100012c0:	213f      	movs	r1, #63	; 0x3f
100012c2:	f000 f889 	bl	100013d8 <ws2812_sendarray>
		ws2812_sendarray((uint8_t*)red, sizeof(red));
100012c6:	4b3c      	ldr	r3, [pc, #240]	; (100013b8 <updateWS2812LEDs+0x150>)
100012c8:	1c18      	adds	r0, r3, #0
100012ca:	213f      	movs	r1, #63	; 0x3f
100012cc:	f000 f884 	bl	100013d8 <ws2812_sendarray>
		ws2812_sendarray((uint8_t*)red, sizeof(red));
100012d0:	4b39      	ldr	r3, [pc, #228]	; (100013b8 <updateWS2812LEDs+0x150>)
100012d2:	1c18      	adds	r0, r3, #0
100012d4:	213f      	movs	r1, #63	; 0x3f
100012d6:	f000 f87f 	bl	100013d8 <ws2812_sendarray>
		break;
100012da:	e066      	b.n	100013aa <updateWS2812LEDs+0x142>
	case GREEN:
		ws2812_sendarray((uint8_t*)green, sizeof(green));
100012dc:	4b37      	ldr	r3, [pc, #220]	; (100013bc <updateWS2812LEDs+0x154>)
100012de:	1c18      	adds	r0, r3, #0
100012e0:	213f      	movs	r1, #63	; 0x3f
100012e2:	f000 f879 	bl	100013d8 <ws2812_sendarray>
		ws2812_sendarray((uint8_t*)green, sizeof(green));
100012e6:	4b35      	ldr	r3, [pc, #212]	; (100013bc <updateWS2812LEDs+0x154>)
100012e8:	1c18      	adds	r0, r3, #0
100012ea:	213f      	movs	r1, #63	; 0x3f
100012ec:	f000 f874 	bl	100013d8 <ws2812_sendarray>
		ws2812_sendarray((uint8_t*)green, sizeof(green));
100012f0:	4b32      	ldr	r3, [pc, #200]	; (100013bc <updateWS2812LEDs+0x154>)
100012f2:	1c18      	adds	r0, r3, #0
100012f4:	213f      	movs	r1, #63	; 0x3f
100012f6:	f000 f86f 	bl	100013d8 <ws2812_sendarray>
		break;
100012fa:	e056      	b.n	100013aa <updateWS2812LEDs+0x142>
	case BLUE:
		ws2812_sendarray((uint8_t*)blue, sizeof(blue));
100012fc:	4b30      	ldr	r3, [pc, #192]	; (100013c0 <updateWS2812LEDs+0x158>)
100012fe:	1c18      	adds	r0, r3, #0
10001300:	213f      	movs	r1, #63	; 0x3f
10001302:	f000 f869 	bl	100013d8 <ws2812_sendarray>
		ws2812_sendarray((uint8_t*)blue, sizeof(blue));
10001306:	4b2e      	ldr	r3, [pc, #184]	; (100013c0 <updateWS2812LEDs+0x158>)
10001308:	1c18      	adds	r0, r3, #0
1000130a:	213f      	movs	r1, #63	; 0x3f
1000130c:	f000 f864 	bl	100013d8 <ws2812_sendarray>
		ws2812_sendarray((uint8_t*)blue, sizeof(blue));
10001310:	4b2b      	ldr	r3, [pc, #172]	; (100013c0 <updateWS2812LEDs+0x158>)
10001312:	1c18      	adds	r0, r3, #0
10001314:	213f      	movs	r1, #63	; 0x3f
10001316:	f000 f85f 	bl	100013d8 <ws2812_sendarray>
		break;
1000131a:	e046      	b.n	100013aa <updateWS2812LEDs+0x142>
	case WHITE:
		ws2812_sendarray((uint8_t*)white, sizeof(white));
1000131c:	4b29      	ldr	r3, [pc, #164]	; (100013c4 <updateWS2812LEDs+0x15c>)
1000131e:	1c18      	adds	r0, r3, #0
10001320:	213f      	movs	r1, #63	; 0x3f
10001322:	f000 f859 	bl	100013d8 <ws2812_sendarray>
		ws2812_sendarray((uint8_t*)white, sizeof(white));
10001326:	4b27      	ldr	r3, [pc, #156]	; (100013c4 <updateWS2812LEDs+0x15c>)
10001328:	1c18      	adds	r0, r3, #0
1000132a:	213f      	movs	r1, #63	; 0x3f
1000132c:	f000 f854 	bl	100013d8 <ws2812_sendarray>
		ws2812_sendarray((uint8_t*)white, sizeof(white));
10001330:	4b24      	ldr	r3, [pc, #144]	; (100013c4 <updateWS2812LEDs+0x15c>)
10001332:	1c18      	adds	r0, r3, #0
10001334:	213f      	movs	r1, #63	; 0x3f
10001336:	f000 f84f 	bl	100013d8 <ws2812_sendarray>
		break;
1000133a:	e036      	b.n	100013aa <updateWS2812LEDs+0x142>
	case YELLOW:
		ws2812_sendarray((uint8_t*)yello, sizeof(yello));
1000133c:	4b22      	ldr	r3, [pc, #136]	; (100013c8 <updateWS2812LEDs+0x160>)
1000133e:	1c18      	adds	r0, r3, #0
10001340:	213f      	movs	r1, #63	; 0x3f
10001342:	f000 f849 	bl	100013d8 <ws2812_sendarray>
		ws2812_sendarray((uint8_t*)yello, sizeof(yello));
10001346:	4b20      	ldr	r3, [pc, #128]	; (100013c8 <updateWS2812LEDs+0x160>)
10001348:	1c18      	adds	r0, r3, #0
1000134a:	213f      	movs	r1, #63	; 0x3f
1000134c:	f000 f844 	bl	100013d8 <ws2812_sendarray>
		ws2812_sendarray((uint8_t*)yello, sizeof(yello));
10001350:	4b1d      	ldr	r3, [pc, #116]	; (100013c8 <updateWS2812LEDs+0x160>)
10001352:	1c18      	adds	r0, r3, #0
10001354:	213f      	movs	r1, #63	; 0x3f
10001356:	f000 f83f 	bl	100013d8 <ws2812_sendarray>
		break;
1000135a:	e026      	b.n	100013aa <updateWS2812LEDs+0x142>
	case PURPLE:
		ws2812_sendarray((uint8_t*)purpl, sizeof(purpl));
1000135c:	4b1b      	ldr	r3, [pc, #108]	; (100013cc <updateWS2812LEDs+0x164>)
1000135e:	1c18      	adds	r0, r3, #0
10001360:	213f      	movs	r1, #63	; 0x3f
10001362:	f000 f839 	bl	100013d8 <ws2812_sendarray>
		ws2812_sendarray((uint8_t*)purpl, sizeof(purpl));
10001366:	4b19      	ldr	r3, [pc, #100]	; (100013cc <updateWS2812LEDs+0x164>)
10001368:	1c18      	adds	r0, r3, #0
1000136a:	213f      	movs	r1, #63	; 0x3f
1000136c:	f000 f834 	bl	100013d8 <ws2812_sendarray>
		ws2812_sendarray((uint8_t*)purpl, sizeof(purpl));
10001370:	4b16      	ldr	r3, [pc, #88]	; (100013cc <updateWS2812LEDs+0x164>)
10001372:	1c18      	adds	r0, r3, #0
10001374:	213f      	movs	r1, #63	; 0x3f
10001376:	f000 f82f 	bl	100013d8 <ws2812_sendarray>
		break;
1000137a:	e016      	b.n	100013aa <updateWS2812LEDs+0x142>
	case CYAN:
		ws2812_sendarray((uint8_t*)cyan, sizeof(cyan));
1000137c:	4b14      	ldr	r3, [pc, #80]	; (100013d0 <updateWS2812LEDs+0x168>)
1000137e:	1c18      	adds	r0, r3, #0
10001380:	213f      	movs	r1, #63	; 0x3f
10001382:	f000 f829 	bl	100013d8 <ws2812_sendarray>
		ws2812_sendarray((uint8_t*)cyan, sizeof(cyan));
10001386:	4b12      	ldr	r3, [pc, #72]	; (100013d0 <updateWS2812LEDs+0x168>)
10001388:	1c18      	adds	r0, r3, #0
1000138a:	213f      	movs	r1, #63	; 0x3f
1000138c:	f000 f824 	bl	100013d8 <ws2812_sendarray>
		ws2812_sendarray((uint8_t*)cyan, sizeof(cyan));
10001390:	4b0f      	ldr	r3, [pc, #60]	; (100013d0 <updateWS2812LEDs+0x168>)
10001392:	1c18      	adds	r0, r3, #0
10001394:	213f      	movs	r1, #63	; 0x3f
10001396:	f000 f81f 	bl	100013d8 <ws2812_sendarray>
		break;
1000139a:	e006      	b.n	100013aa <updateWS2812LEDs+0x142>
	case OFF:
		ws2812_sendarray((uint8_t*)off, sizeof(off));
1000139c:	4b0d      	ldr	r3, [pc, #52]	; (100013d4 <updateWS2812LEDs+0x16c>)
1000139e:	1c18      	adds	r0, r3, #0
100013a0:	213f      	movs	r1, #63	; 0x3f
100013a2:	f000 f819 	bl	100013d8 <ws2812_sendarray>
		break;
100013a6:	e000      	b.n	100013aa <updateWS2812LEDs+0x142>
	default:
		break;
100013a8:	46c0      	nop			; (mov r8, r8)
	}
}
100013aa:	46bd      	mov	sp, r7
100013ac:	b002      	add	sp, #8
100013ae:	bd80      	pop	{r7, pc}
100013b0:	10004ee0 	.word	0x10004ee0
100013b4:	10004ca0 	.word	0x10004ca0
100013b8:	10004ce0 	.word	0x10004ce0
100013bc:	10004d20 	.word	0x10004d20
100013c0:	10004d60 	.word	0x10004d60
100013c4:	10004da0 	.word	0x10004da0
100013c8:	10004ea0 	.word	0x10004ea0
100013cc:	10004e20 	.word	0x10004e20
100013d0:	10004e60 	.word	0x10004e60
100013d4:	10004de0 	.word	0x10004de0

100013d8 <ws2812_sendarray>:
#define ws2812_DEL8 ws2812_DEL4 ws2812_DEL4
#define ws2812_DEL16 ws2812_DEL8 ws2812_DEL8


void ws2812_sendarray(uint8_t *data,int datlen)
{
100013d8:	b5b0      	push	{r4, r5, r7, lr}
100013da:	b088      	sub	sp, #32
100013dc:	af00      	add	r7, sp, #0
100013de:	6078      	str	r0, [r7, #4]
100013e0:	6039      	str	r1, [r7, #0]
	uint32_t maskhi = ws2812_mask_set;
100013e2:	2320      	movs	r3, #32
100013e4:	61bb      	str	r3, [r7, #24]
	uint32_t masklo = ws2812_mask_clr;
100013e6:	2380      	movs	r3, #128	; 0x80
100013e8:	039b      	lsls	r3, r3, #14
100013ea:	617b      	str	r3, [r7, #20]
	volatile uint32_t *set = ws2812_port_set;
100013ec:	4b14      	ldr	r3, [pc, #80]	; (10001440 <end45+0x1c>)
100013ee:	613b      	str	r3, [r7, #16]
	volatile uint32_t *clr = ws2812_port_clr;
100013f0:	4b13      	ldr	r3, [pc, #76]	; (10001440 <end45+0x1c>)
100013f2:	60fb      	str	r3, [r7, #12]
	uint32_t i;
	uint32_t curbyte;

	while (datlen--) {
100013f4:	e017      	b.n	10001426 <end45+0x2>
		curbyte=*data++;
100013f6:	687b      	ldr	r3, [r7, #4]
100013f8:	781b      	ldrb	r3, [r3, #0]
100013fa:	60bb      	str	r3, [r7, #8]
100013fc:	687b      	ldr	r3, [r7, #4]
100013fe:	3301      	adds	r3, #1
10001400:	607b      	str	r3, [r7, #4]

	asm volatile(
10001402:	68bb      	ldr	r3, [r7, #8]
10001404:	693a      	ldr	r2, [r7, #16]
10001406:	68f9      	ldr	r1, [r7, #12]
10001408:	6978      	ldr	r0, [r7, #20]
1000140a:	69bd      	ldr	r5, [r7, #24]
1000140c:	69fc      	ldr	r4, [r7, #28]
1000140e:	061b      	lsls	r3, r3, #24
10001410:	2408      	movs	r4, #8

10001412 <ilop45>:
10001412:	005b      	lsls	r3, r3, #1
10001414:	6015      	str	r5, [r2, #0]
10001416:	46c0      	nop			; (mov r8, r8)
10001418:	d200      	bcs.n	1000141c <one45>
1000141a:	6008      	str	r0, [r1, #0]

1000141c <one45>:
1000141c:	3c01      	subs	r4, #1
1000141e:	6008      	str	r0, [r1, #0]
10001420:	d000      	beq.n	10001424 <end45>
10001422:	e7f6      	b.n	10001412 <ilop45>

10001424 <end45>:
10001424:	61fc      	str	r4, [r7, #28]
	volatile uint32_t *set = ws2812_port_set;
	volatile uint32_t *clr = ws2812_port_clr;
	uint32_t i;
	uint32_t curbyte;

	while (datlen--) {
10001426:	683b      	ldr	r3, [r7, #0]
10001428:	1e5a      	subs	r2, r3, #1
1000142a:	4193      	sbcs	r3, r2
1000142c:	b2db      	uxtb	r3, r3
1000142e:	683a      	ldr	r2, [r7, #0]
10001430:	3a01      	subs	r2, #1
10001432:	603a      	str	r2, [r7, #0]
10001434:	2b00      	cmp	r3, #0
10001436:	d1de      	bne.n	100013f6 <ws2812_sendarray+0x1e>
			"end%=:								\n\t"
			:	[ctr] "+r" (i)
			:	[dat] "r" (curbyte), [set] "r" (set), [clr] "r" (clr), [masklo] "r" (masklo), [maskhi] "r" (maskhi)
			);
	}
}
10001438:	46bd      	mov	sp, r7
1000143a:	b008      	add	sp, #32
1000143c:	bdb0      	pop	{r4, r5, r7, pc}
1000143e:	46c0      	nop			; (mov r8, r8)
10001440:	40040004 	.word	0x40040004

10001444 <NMI_Handler>:
/* Default exception Handlers - Users may override this default functionality by
   defining handlers of the same name in their C code */
    .thumb 
    .text

    Insert_ExceptionHandler NMI_Handler
10001444:	e7fe      	b.n	10001444 <NMI_Handler>

10001446 <HardFault_Handler>:
/* ======================================================================== */
    Insert_ExceptionHandler HardFault_Handler
10001446:	e7fe      	b.n	10001446 <HardFault_Handler>

10001448 <SVC_Handler>:
/* ======================================================================== */
    Insert_ExceptionHandler SVC_Handler
10001448:	e7fe      	b.n	10001448 <SVC_Handler>

1000144a <PendSV_Handler>:
/* ======================================================================== */
    Insert_ExceptionHandler PendSV_Handler
1000144a:	e7fe      	b.n	1000144a <PendSV_Handler>
/* ======================================================================== */
    Insert_ExceptionHandler SysTick_Handler
1000144c:	e7fe      	b.n	1000144c <PendSV_Handler+0x2>

1000144e <SCU_0_IRQHandler>:
/* ============= END OF EXCEPTION HANDLER DEFINITION ======================== */

/* ============= START OF INTERRUPT HANDLER DEFINITION ====================== */

/* IRQ Handlers */
    Insert_ExceptionHandler SCU_0_IRQHandler
1000144e:	e7fe      	b.n	1000144e <SCU_0_IRQHandler>

10001450 <SCU_1_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler SCU_1_IRQHandler
10001450:	e7fe      	b.n	10001450 <SCU_1_IRQHandler>

10001452 <SCU_2_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler SCU_2_IRQHandler
10001452:	e7fe      	b.n	10001452 <SCU_2_IRQHandler>

10001454 <ERU0_0_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler ERU0_0_IRQHandler
10001454:	e7fe      	b.n	10001454 <ERU0_0_IRQHandler>

10001456 <ERU0_1_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler ERU0_1_IRQHandler
10001456:	e7fe      	b.n	10001456 <ERU0_1_IRQHandler>

10001458 <ERU0_2_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler ERU0_2_IRQHandler
10001458:	e7fe      	b.n	10001458 <ERU0_2_IRQHandler>

1000145a <ERU0_3_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler ERU0_3_IRQHandler
1000145a:	e7fe      	b.n	1000145a <ERU0_3_IRQHandler>

1000145c <VADC0_C0_0_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler VADC0_C0_0_IRQHandler
1000145c:	e7fe      	b.n	1000145c <VADC0_C0_0_IRQHandler>

1000145e <VADC0_C0_1_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler VADC0_C0_1_IRQHandler
1000145e:	e7fe      	b.n	1000145e <VADC0_C0_1_IRQHandler>

10001460 <CCU40_0_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler CCU40_0_IRQHandler
10001460:	e7fe      	b.n	10001460 <CCU40_0_IRQHandler>

10001462 <CCU40_1_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler CCU40_1_IRQHandler
10001462:	e7fe      	b.n	10001462 <CCU40_1_IRQHandler>

10001464 <CCU40_2_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler CCU40_2_IRQHandler
10001464:	e7fe      	b.n	10001464 <CCU40_2_IRQHandler>

10001466 <CCU40_3_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler CCU40_3_IRQHandler
10001466:	e7fe      	b.n	10001466 <CCU40_3_IRQHandler>
/* ======================================================================== */
    Insert_ExceptionHandler USIC0_0_IRQHandler
10001468:	e7fe      	b.n	10001468 <CCU40_3_IRQHandler+0x2>
/* ======================================================================== */
    Insert_ExceptionHandler USIC0_1_IRQHandler
1000146a:	e7fe      	b.n	1000146a <CCU40_3_IRQHandler+0x4>

1000146c <USIC0_2_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler USIC0_2_IRQHandler
1000146c:	e7fe      	b.n	1000146c <USIC0_2_IRQHandler>

1000146e <USIC0_3_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler USIC0_3_IRQHandler
1000146e:	e7fe      	b.n	1000146e <USIC0_3_IRQHandler>

10001470 <USIC0_4_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler USIC0_4_IRQHandler
10001470:	e7fe      	b.n	10001470 <USIC0_4_IRQHandler>

10001472 <USIC0_5_IRQHandler>:
/* ======================================================================== */
    Insert_ExceptionHandler USIC0_5_IRQHandler
10001472:	e7fe      	b.n	10001472 <USIC0_5_IRQHandler>

10001474 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{    
10001474:	b580      	push	{r7, lr}
10001476:	af00      	add	r7, sp, #0
   * while((SCU_CLK->CLKCR & SCU_CLK_CLKCR_VDDC2LOW_Msk));
   * SCU_GENERAL->PASSWD = 0x000000C3UL; // enable bit protection
   * SystemCoreClockUpdate();
   *
   */
  SystemCoreClockUpdate();
10001478:	f000 f802 	bl	10001480 <SystemCoreClockUpdate>
}
1000147c:	46bd      	mov	sp, r7
1000147e:	bd80      	pop	{r7, pc}

10001480 <SystemCoreClockUpdate>:
  * @note   -  
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
10001480:	b580      	push	{r7, lr}
10001482:	b082      	sub	sp, #8
10001484:	af00      	add	r7, sp, #0
  uint32_t IDIV, FDIV;

  IDIV = ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_IDIV_Msk) >> SCU_CLK_CLKCR_IDIV_Pos;
10001486:	4b11      	ldr	r3, [pc, #68]	; (100014cc <SystemCoreClockUpdate+0x4c>)
10001488:	681a      	ldr	r2, [r3, #0]
1000148a:	23ff      	movs	r3, #255	; 0xff
1000148c:	021b      	lsls	r3, r3, #8
1000148e:	4013      	ands	r3, r2
10001490:	0a1b      	lsrs	r3, r3, #8
10001492:	607b      	str	r3, [r7, #4]
  FDIV = ((SCU_CLK->CLKCR) & SCU_CLK_CLKCR_FDIV_Msk) >> SCU_CLK_CLKCR_FDIV_Pos;
10001494:	4b0d      	ldr	r3, [pc, #52]	; (100014cc <SystemCoreClockUpdate+0x4c>)
10001496:	681a      	ldr	r2, [r3, #0]
10001498:	23ff      	movs	r3, #255	; 0xff
1000149a:	4013      	ands	r3, r2
1000149c:	603b      	str	r3, [r7, #0]
  
  if(IDIV)
1000149e:	687b      	ldr	r3, [r7, #4]
100014a0:	2b00      	cmp	r3, #0
100014a2:	d00c      	beq.n	100014be <SystemCoreClockUpdate+0x3e>
  {
    /* Fractional divider is enabled and used */
    SystemCoreClock = ((MCLK_MHZ << 7) / ((IDIV << 8) + FDIV)) << 1;
100014a4:	687b      	ldr	r3, [r7, #4]
100014a6:	021a      	lsls	r2, r3, #8
100014a8:	683b      	ldr	r3, [r7, #0]
100014aa:	18d3      	adds	r3, r2, r3
100014ac:	4808      	ldr	r0, [pc, #32]	; (100014d0 <SystemCoreClockUpdate+0x50>)
100014ae:	1c19      	adds	r1, r3, #0
100014b0:	f001 ff4e 	bl	10003350 <__aeabi_uidiv>
100014b4:	1c03      	adds	r3, r0, #0
100014b6:	005a      	lsls	r2, r3, #1
100014b8:	4b06      	ldr	r3, [pc, #24]	; (100014d4 <SystemCoreClockUpdate+0x54>)
100014ba:	601a      	str	r2, [r3, #0]
100014bc:	e002      	b.n	100014c4 <SystemCoreClockUpdate+0x44>
  }
  else
  {
    /* Fractional divider bypassed. Simply divide DCO_DCLK by 2 */
    SystemCoreClock = MCLK_MHZ;
100014be:	4b05      	ldr	r3, [pc, #20]	; (100014d4 <SystemCoreClockUpdate+0x54>)
100014c0:	4a05      	ldr	r2, [pc, #20]	; (100014d8 <SystemCoreClockUpdate+0x58>)
100014c2:	601a      	str	r2, [r3, #0]
  }
}
100014c4:	46bd      	mov	sp, r7
100014c6:	b002      	add	sp, #8
100014c8:	bd80      	pop	{r7, pc}
100014ca:	46c0      	nop			; (mov r8, r8)
100014cc:	40010300 	.word	0x40010300
100014d0:	f4240000 	.word	0xf4240000
100014d4:	20000a4c 	.word	0x20000a4c
100014d8:	01e84800 	.word	0x01e84800

100014dc <_open>:
/* ========================================================================= */
/*
 * File open
 */
__attribute__((weak)) int _open(const char *name, int flags, int mode)
{
100014dc:	b580      	push	{r7, lr}
100014de:	b084      	sub	sp, #16
100014e0:	af00      	add	r7, sp, #0
100014e2:	60f8      	str	r0, [r7, #12]
100014e4:	60b9      	str	r1, [r7, #8]
100014e6:	607a      	str	r2, [r7, #4]
 flags = flags;
 mode = mode;
 return -1;
100014e8:	2301      	movs	r3, #1
100014ea:	425b      	negs	r3, r3
}
100014ec:	1c18      	adds	r0, r3, #0
100014ee:	46bd      	mov	sp, r7
100014f0:	b004      	add	sp, #16
100014f2:	bd80      	pop	{r7, pc}

100014f4 <_lseek>:

/*
 * File position seek
 */
__attribute__((weak)) int _lseek(int file, int offset, int whence)
{
100014f4:	b580      	push	{r7, lr}
100014f6:	b084      	sub	sp, #16
100014f8:	af00      	add	r7, sp, #0
100014fa:	60f8      	str	r0, [r7, #12]
100014fc:	60b9      	str	r1, [r7, #8]
100014fe:	607a      	str	r2, [r7, #4]
 file = file;
 offset = offset;
 whence = whence;
 return -1;
10001500:	2301      	movs	r3, #1
10001502:	425b      	negs	r3, r3
}
10001504:	1c18      	adds	r0, r3, #0
10001506:	46bd      	mov	sp, r7
10001508:	b004      	add	sp, #16
1000150a:	bd80      	pop	{r7, pc}

1000150c <_read>:

/*
 * File read
 */
__attribute__((weak)) int _read(int file, char *ptr, int len)
{
1000150c:	b580      	push	{r7, lr}
1000150e:	b084      	sub	sp, #16
10001510:	af00      	add	r7, sp, #0
10001512:	60f8      	str	r0, [r7, #12]
10001514:	60b9      	str	r1, [r7, #8]
10001516:	607a      	str	r2, [r7, #4]
 file = file;
 len  = len;
 return 0;
10001518:	2300      	movs	r3, #0
}
1000151a:	1c18      	adds	r0, r3, #0
1000151c:	46bd      	mov	sp, r7
1000151e:	b004      	add	sp, #16
10001520:	bd80      	pop	{r7, pc}
10001522:	46c0      	nop			; (mov r8, r8)

10001524 <_write>:

/*
 * File write
 */
__attribute__((weak)) int _write(int file, char *buf, int nbytes)
{
10001524:	b580      	push	{r7, lr}
10001526:	b084      	sub	sp, #16
10001528:	af00      	add	r7, sp, #0
1000152a:	60f8      	str	r0, [r7, #12]
1000152c:	60b9      	str	r1, [r7, #8]
1000152e:	607a      	str	r2, [r7, #4]
 return -1;
10001530:	2301      	movs	r3, #1
10001532:	425b      	negs	r3, r3
}
10001534:	1c18      	adds	r0, r3, #0
10001536:	46bd      	mov	sp, r7
10001538:	b004      	add	sp, #16
1000153a:	bd80      	pop	{r7, pc}

1000153c <_close>:

/*
 * File close
 */
__attribute__((weak)) int _close(void)
{
1000153c:	b580      	push	{r7, lr}
1000153e:	af00      	add	r7, sp, #0
 return -1;
10001540:	2301      	movs	r3, #1
10001542:	425b      	negs	r3, r3
}
10001544:	1c18      	adds	r0, r3, #0
10001546:	46bd      	mov	sp, r7
10001548:	bd80      	pop	{r7, pc}
1000154a:	46c0      	nop			; (mov r8, r8)

1000154c <_fstat>:

/*
 * File status
 */
__attribute__((weak)) int _fstat(int file, struct stat *st)
{
1000154c:	b580      	push	{r7, lr}
1000154e:	b082      	sub	sp, #8
10001550:	af00      	add	r7, sp, #0
10001552:	6078      	str	r0, [r7, #4]
10001554:	6039      	str	r1, [r7, #0]
 file = file;
 if(st)
10001556:	683b      	ldr	r3, [r7, #0]
10001558:	2b00      	cmp	r3, #0
1000155a:	d002      	beq.n	10001562 <_fstat+0x16>
  return -1;
1000155c:	2301      	movs	r3, #1
1000155e:	425b      	negs	r3, r3
10001560:	e001      	b.n	10001566 <_fstat+0x1a>
 else
  return -2;
10001562:	2302      	movs	r3, #2
10001564:	425b      	negs	r3, r3
}
10001566:	1c18      	adds	r0, r3, #0
10001568:	46bd      	mov	sp, r7
1000156a:	b002      	add	sp, #8
1000156c:	bd80      	pop	{r7, pc}
1000156e:	46c0      	nop			; (mov r8, r8)

10001570 <_link>:
/*
 * File linking
 */
__attribute__((weak)) int _link (char *old, char *new)
{
10001570:	b580      	push	{r7, lr}
10001572:	b082      	sub	sp, #8
10001574:	af00      	add	r7, sp, #0
10001576:	6078      	str	r0, [r7, #4]
10001578:	6039      	str	r1, [r7, #0]
 if (old == new)
1000157a:	687a      	ldr	r2, [r7, #4]
1000157c:	683b      	ldr	r3, [r7, #0]
1000157e:	429a      	cmp	r2, r3
10001580:	d102      	bne.n	10001588 <_link+0x18>
  return -1;
10001582:	2301      	movs	r3, #1
10001584:	425b      	negs	r3, r3
10001586:	e001      	b.n	1000158c <_link+0x1c>
 else
  return -2;
10001588:	2302      	movs	r3, #2
1000158a:	425b      	negs	r3, r3
}
1000158c:	1c18      	adds	r0, r3, #0
1000158e:	46bd      	mov	sp, r7
10001590:	b002      	add	sp, #8
10001592:	bd80      	pop	{r7, pc}

10001594 <_unlink>:

/*
 * Unlinking directory entry
 */
__attribute__((weak)) int _unlink(char *name)
{
10001594:	b580      	push	{r7, lr}
10001596:	b082      	sub	sp, #8
10001598:	af00      	add	r7, sp, #0
1000159a:	6078      	str	r0, [r7, #4]
 return -1;
1000159c:	2301      	movs	r3, #1
1000159e:	425b      	negs	r3, r3
}
100015a0:	1c18      	adds	r0, r3, #0
100015a2:	46bd      	mov	sp, r7
100015a4:	b002      	add	sp, #8
100015a6:	bd80      	pop	{r7, pc}

100015a8 <_sbrk>:
/* ========================================================================= */
/*
 * Heap break (position)
 */
__attribute__((weak)) void *_sbrk(int RequestedSize)
{
100015a8:	b580      	push	{r7, lr}
100015aa:	b086      	sub	sp, #24
100015ac:	af00      	add	r7, sp, #0
100015ae:	6078      	str	r0, [r7, #4]
 unsigned int  HeapSize;
 static unsigned char *HeapBound;
 static unsigned char * heap= (unsigned char *)NULL;


 HeapSize   = (unsigned int)(&Heap_Bank1_Size);
100015b0:	4b14      	ldr	r3, [pc, #80]	; (10001604 <_sbrk+0x5c>)
100015b2:	617b      	str	r3, [r7, #20]

 /*
  * If this is the first time malloc() was invoked, we start with the
  * begining of the heap.
  */
 if(heap == (unsigned char *)NULL)
100015b4:	4b14      	ldr	r3, [pc, #80]	; (10001608 <_sbrk+0x60>)
100015b6:	681b      	ldr	r3, [r3, #0]
100015b8:	2b00      	cmp	r3, #0
100015ba:	d108      	bne.n	100015ce <_sbrk+0x26>
  {
   heap = (unsigned char *)&Heap_Bank1_Start;
100015bc:	4b12      	ldr	r3, [pc, #72]	; (10001608 <_sbrk+0x60>)
100015be:	4a13      	ldr	r2, [pc, #76]	; (1000160c <_sbrk+0x64>)
100015c0:	601a      	str	r2, [r3, #0]
   HeapBound  = (unsigned char *) (heap + HeapSize);
100015c2:	4b11      	ldr	r3, [pc, #68]	; (10001608 <_sbrk+0x60>)
100015c4:	681a      	ldr	r2, [r3, #0]
100015c6:	697b      	ldr	r3, [r7, #20]
100015c8:	18d2      	adds	r2, r2, r3
100015ca:	4b11      	ldr	r3, [pc, #68]	; (10001610 <_sbrk+0x68>)
100015cc:	601a      	str	r2, [r3, #0]
  }

 /* Super duper algo to find out if we have memory for the latest request */
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;
100015ce:	4b0e      	ldr	r3, [pc, #56]	; (10001608 <_sbrk+0x60>)
100015d0:	681b      	ldr	r3, [r3, #0]
100015d2:	613b      	str	r3, [r7, #16]

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
100015d4:	4b0c      	ldr	r3, [pc, #48]	; (10001608 <_sbrk+0x60>)
100015d6:	681b      	ldr	r3, [r3, #0]
100015d8:	1c1a      	adds	r2, r3, #0
100015da:	687b      	ldr	r3, [r7, #4]
100015dc:	18d3      	adds	r3, r2, r3
100015de:	3307      	adds	r3, #7
                                          & 0xFFFFFFF8);
100015e0:	2207      	movs	r2, #7
100015e2:	4393      	bics	r3, r2
 /* Given conditions are: */
 /* 1. Latest break */
 CurrBreak = heap;

 /* And 2. Potential break based on requested size */
 NextBreak = (unsigned char *)( (((unsigned int)(heap)) + RequestedSize + 7)
100015e4:	60fb      	str	r3, [r7, #12]
                                          & 0xFFFFFFF8);

 /* Return no memory condition if we sense we are crossing the limit */
 if (NextBreak >=  HeapBound )
100015e6:	4b0a      	ldr	r3, [pc, #40]	; (10001610 <_sbrk+0x68>)
100015e8:	681b      	ldr	r3, [r3, #0]
100015ea:	68fa      	ldr	r2, [r7, #12]
100015ec:	429a      	cmp	r2, r3
100015ee:	d301      	bcc.n	100015f4 <_sbrk+0x4c>
  return ((unsigned char *)NULL);
100015f0:	2300      	movs	r3, #0
100015f2:	e003      	b.n	100015fc <_sbrk+0x54>
 else
 {
  heap = NextBreak;
100015f4:	4b04      	ldr	r3, [pc, #16]	; (10001608 <_sbrk+0x60>)
100015f6:	68fa      	ldr	r2, [r7, #12]
100015f8:	601a      	str	r2, [r3, #0]
  return CurrBreak;
100015fa:	693b      	ldr	r3, [r7, #16]
 }
}
100015fc:	1c18      	adds	r0, r3, #0
100015fe:	46bd      	mov	sp, r7
10001600:	b006      	add	sp, #24
10001602:	bd80      	pop	{r7, pc}
10001604:	00003460 	.word	0x00003460
10001608:	20000930 	.word	0x20000930
1000160c:	20000ba0 	.word	0x20000ba0
10001610:	20000934 	.word	0x20000934

10001614 <_times>:
/* ========================================================================= */
/*
 * Process timing information
 */
__attribute__((weak)) int _times(struct tms *buf)
{
10001614:	b580      	push	{r7, lr}
10001616:	b082      	sub	sp, #8
10001618:	af00      	add	r7, sp, #0
1000161a:	6078      	str	r0, [r7, #4]
 return -1;
1000161c:	2301      	movs	r3, #1
1000161e:	425b      	negs	r3, r3
}
10001620:	1c18      	adds	r0, r3, #0
10001622:	46bd      	mov	sp, r7
10001624:	b002      	add	sp, #8
10001626:	bd80      	pop	{r7, pc}

10001628 <_wait>:
/*
 * Waiting for a child process to complete
 */
__attribute__((weak)) int _wait(int *status)
{
10001628:	b580      	push	{r7, lr}
1000162a:	b082      	sub	sp, #8
1000162c:	af00      	add	r7, sp, #0
1000162e:	6078      	str	r0, [r7, #4]
 return -1;
10001630:	2301      	movs	r3, #1
10001632:	425b      	negs	r3, r3
}
10001634:	1c18      	adds	r0, r3, #0
10001636:	46bd      	mov	sp, r7
10001638:	b002      	add	sp, #8
1000163a:	bd80      	pop	{r7, pc}

1000163c <_kill>:

/*
 * Kill a process
 */
__attribute__((weak)) int _kill(int pid,int sig)
{
1000163c:	b580      	push	{r7, lr}
1000163e:	b082      	sub	sp, #8
10001640:	af00      	add	r7, sp, #0
10001642:	6078      	str	r0, [r7, #4]
10001644:	6039      	str	r1, [r7, #0]
 pid = pid;
 sig = sig;
 return -1;
10001646:	2301      	movs	r3, #1
10001648:	425b      	negs	r3, r3
}
1000164a:	1c18      	adds	r0, r3, #0
1000164c:	46bd      	mov	sp, r7
1000164e:	b002      	add	sp, #8
10001650:	bd80      	pop	{r7, pc}
10001652:	46c0      	nop			; (mov r8, r8)

10001654 <_fork>:

/*
 * Forking a child process
 */
__attribute__((weak)) int _fork(void)
{
10001654:	b580      	push	{r7, lr}
10001656:	af00      	add	r7, sp, #0
 return -1;
10001658:	2301      	movs	r3, #1
1000165a:	425b      	negs	r3, r3
}
1000165c:	1c18      	adds	r0, r3, #0
1000165e:	46bd      	mov	sp, r7
10001660:	bd80      	pop	{r7, pc}
10001662:	46c0      	nop			; (mov r8, r8)

10001664 <_getpid>:

/*
 * Process ID
 */
__attribute__((weak)) int _getpid(void)
{
10001664:	b580      	push	{r7, lr}
10001666:	af00      	add	r7, sp, #0
 return -1;
10001668:	2301      	movs	r3, #1
1000166a:	425b      	negs	r3, r3
}
1000166c:	1c18      	adds	r0, r3, #0
1000166e:	46bd      	mov	sp, r7
10001670:	bd80      	pop	{r7, pc}
10001672:	46c0      	nop			; (mov r8, r8)

10001674 <_exit>:

/*
 * Program/process exit
 */
__attribute__((weak)) void _exit(int rc)
{
10001674:	b580      	push	{r7, lr}
10001676:	b082      	sub	sp, #8
10001678:	af00      	add	r7, sp, #0
1000167a:	6078      	str	r0, [r7, #4]
 rc = rc;
 while(1){}
1000167c:	e7fe      	b.n	1000167c <_exit+0x8>
1000167e:	46c0      	nop			; (mov r8, r8)

10001680 <_init>:
}

/* Init */
__attribute__((weak)) void _init(void)
{}
10001680:	b580      	push	{r7, lr}
10001682:	af00      	add	r7, sp, #0
10001684:	46bd      	mov	sp, r7
10001686:	bd80      	pop	{r7, pc}

10001688 <_isatty>:

/*
 * Terminal type evaluation
 */
__attribute__((weak)) int _isatty(int file)
{
10001688:	b580      	push	{r7, lr}
1000168a:	b082      	sub	sp, #8
1000168c:	af00      	add	r7, sp, #0
1000168e:	6078      	str	r0, [r7, #4]
 file = file;
 return -1;
10001690:	2301      	movs	r3, #1
10001692:	425b      	negs	r3, r3
}
10001694:	1c18      	adds	r0, r3, #0
10001696:	46bd      	mov	sp, r7
10001698:	b002      	add	sp, #8
1000169a:	bd80      	pop	{r7, pc}

1000169c <UART001_lInit>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lInit (const UART001_HandleType* Handle)
{
1000169c:	b580      	push	{r7, lr}
1000169e:	b084      	sub	sp, #16
100016a0:	af00      	add	r7, sp, #0
100016a2:	6078      	str	r0, [r7, #4]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
100016a4:	687b      	ldr	r3, [r7, #4]
100016a6:	681b      	ldr	r3, [r3, #0]
100016a8:	60fb      	str	r3, [r7, #12]
 
  /** UART initialisation  */

  /* Disable UART mode before configuring all USIC registers to avoid 
   * unintended edges */ 
  UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk))); 
100016aa:	68fb      	ldr	r3, [r7, #12]
100016ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
100016ae:	2202      	movs	r2, #2
100016b0:	1c19      	adds	r1, r3, #0
100016b2:	4391      	bics	r1, r2
100016b4:	1c0a      	adds	r2, r1, #0
100016b6:	68fb      	ldr	r3, [r7, #12]
100016b8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable the USIC Channel */
  UartRegs->KSCFG |= ((((uint32_t)MASK_ONE  & USIC_CH_KSCFG_MODEN_Msk)) | \
100016ba:	68fb      	ldr	r3, [r7, #12]
100016bc:	68db      	ldr	r3, [r3, #12]
100016be:	2203      	movs	r2, #3
100016c0:	431a      	orrs	r2, r3
100016c2:	68fb      	ldr	r3, [r7, #12]
100016c4:	60da      	str	r2, [r3, #12]
                         USIC_CH_KSCFG_BPMODEN_Msk)); 
   
  /* Configuration of USIC Channel Fractional Divider */

  /* Fractional divider mode selected */
  UartRegs->FDR |= (((uint32_t)SHIFT_TWO << USIC_CH_FDR_DM_Pos) \
100016c6:	68fb      	ldr	r3, [r7, #12]
100016c8:	691b      	ldr	r3, [r3, #16]
100016ca:	2280      	movs	r2, #128	; 0x80
100016cc:	0212      	lsls	r2, r2, #8
100016ce:	431a      	orrs	r2, r3
100016d0:	68fb      	ldr	r3, [r7, #12]
100016d2:	611a      	str	r2, [r3, #16]
                                                     & USIC_CH_FDR_DM_Msk);
  
  /* Step value */
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
100016d4:	68fb      	ldr	r3, [r7, #12]
100016d6:	691a      	ldr	r2, [r3, #16]
100016d8:	687b      	ldr	r3, [r7, #4]
100016da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
100016dc:	059b      	lsls	r3, r3, #22
100016de:	0d9b      	lsrs	r3, r3, #22
100016e0:	431a      	orrs	r2, r3
100016e2:	68fb      	ldr	r3, [r7, #12]
100016e4:	611a      	str	r2, [r3, #16]
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
100016e6:	68fb      	ldr	r3, [r7, #12]
100016e8:	695a      	ldr	r2, [r3, #20]
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
100016ea:	6879      	ldr	r1, [r7, #4]
100016ec:	2330      	movs	r3, #48	; 0x30
100016ee:	5ccb      	ldrb	r3, [r1, r3]
100016f0:	0219      	lsls	r1, r3, #8
100016f2:	23c0      	movs	r3, #192	; 0xc0
100016f4:	009b      	lsls	r3, r3, #2
100016f6:	4019      	ands	r1, r3
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
100016f8:	687b      	ldr	r3, [r7, #4]
100016fa:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
100016fc:	0298      	lsls	r0, r3, #10
100016fe:	23f8      	movs	r3, #248	; 0xf8
10001700:	01db      	lsls	r3, r3, #7
10001702:	4003      	ands	r3, r0
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
10001704:	4319      	orrs	r1, r3
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_PDIV) << USIC_CH_BRG_PDIV_Pos) &  \
10001706:	687b      	ldr	r3, [r7, #4]
10001708:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
1000170a:	0418      	lsls	r0, r3, #16
1000170c:	4b4f      	ldr	r3, [pc, #316]	; (1000184c <UART001_lInit+0x1b0>)
1000170e:	4003      	ands	r3, r0
    
  UartRegs->BRG |= \
	  ((((uint32_t)(Handle->BGR_PCTQ) << USIC_CH_BRG_PCTQ_Pos) & \
		  	     USIC_CH_BRG_PCTQ_Msk) | \
      (((uint32_t)(Handle->BGR_DCTQ) << USIC_CH_BRG_DCTQ_Pos) & \
	     USIC_CH_BRG_DCTQ_Msk) | \
10001710:	430b      	orrs	r3, r1
  UartRegs->FDR |= ((Handle->BGR_STEP) & USIC_CH_FDR_STEP_Msk);
          
  /* The PreDivider for CTQ, PCTQ = 0  */
  /* The Denominator for CTQ, DCTQ = 16 */
    
  UartRegs->BRG |= \
10001712:	431a      	orrs	r2, r3
10001714:	68fb      	ldr	r3, [r7, #12]
10001716:	615a      	str	r2, [r3, #20]
  /* Configuration of USIC Shift Control */
  
  /* Transmit/Receive LSB first is selected  */
  /* Transmission Mode (TRM) = 1  */
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
10001718:	68fb      	ldr	r3, [r7, #12]
1000171a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
1000171c:	2281      	movs	r2, #129	; 0x81
1000171e:	0052      	lsls	r2, r2, #1
10001720:	431a      	orrs	r2, r3
10001722:	68fb      	ldr	r3, [r7, #12]
10001724:	635a      	str	r2, [r3, #52]	; 0x34
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
10001726:	68fb      	ldr	r3, [r7, #12]
10001728:	6b5a      	ldr	r2, [r3, #52]	; 0x34
1000172a:	687b      	ldr	r3, [r7, #4]
1000172c:	8b9b      	ldrh	r3, [r3, #28]
1000172e:	0419      	lsls	r1, r3, #16
10001730:	23fc      	movs	r3, #252	; 0xfc
10001732:	039b      	lsls	r3, r3, #14
10001734:	4019      	ands	r1, r3
                      USIC_CH_SCTR_FLE_Msk ) | \
                     (((uint32_t)Handle->DataBits  << USIC_CH_SCTR_WLE_Pos) & \
10001736:	687b      	ldr	r3, [r7, #4]
10001738:	8b9b      	ldrh	r3, [r3, #28]
1000173a:	0618      	lsls	r0, r3, #24
1000173c:	23f0      	movs	r3, #240	; 0xf0
1000173e:	051b      	lsls	r3, r3, #20
10001740:	4003      	ands	r3, r0
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
                      USIC_CH_SCTR_FLE_Msk ) | \
10001742:	430b      	orrs	r3, r1
  /* Passive Data Level (PDL) = 1 */
  UartRegs->SCTR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_SCTR_PDL_Pos) & \
    USIC_CH_SCTR_PDL_Msk ) | \
    (((uint32_t)SHIFT_ONE  <<  USIC_CH_SCTR_TRM_Pos ) & USIC_CH_SCTR_TRM_Msk ));
  /* Set Word Length (WLE) & Frame Length (FLE) */
  UartRegs->SCTR |= ((((uint32_t)Handle->DataBits  << USIC_CH_SCTR_FLE_Pos) & \
10001744:	431a      	orrs	r2, r3
10001746:	68fb      	ldr	r3, [r7, #12]
10001748:	635a      	str	r2, [r3, #52]	; 0x34
       
  /* Configuration of USIC Transmit Control/Status Register */ 
  /* TBUF Data Enable (TDEN) = 1 */
  /* TBUF Data Single Shot Mode (TDSSM) = 1 */
	
  UartRegs->TCSR |= ((((uint32_t)SHIFT_ONE  << USIC_CH_TCSR_TDEN_Pos) & \
1000174a:	68fb      	ldr	r3, [r7, #12]
1000174c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
1000174e:	22a0      	movs	r2, #160	; 0xa0
10001750:	00d2      	lsls	r2, r2, #3
10001752:	431a      	orrs	r2, r3
10001754:	68fb      	ldr	r3, [r7, #12]
10001756:	639a      	str	r2, [r3, #56]	; 0x38
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
10001758:	68fb      	ldr	r3, [r7, #12]
1000175a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
1000175c:	687b      	ldr	r3, [r7, #4]
1000175e:	7d5b      	ldrb	r3, [r3, #21]
10001760:	0059      	lsls	r1, r3, #1
10001762:	2302      	movs	r3, #2
10001764:	4019      	ands	r1, r3
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
10001766:	687b      	ldr	r3, [r7, #4]
10001768:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
1000176a:	0218      	lsls	r0, r3, #8
1000176c:	23f8      	movs	r3, #248	; 0xf8
1000176e:	015b      	lsls	r3, r3, #5
10001770:	4003      	ands	r3, r0
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
10001772:	430b      	orrs	r3, r1
  /* Sample Mode (SMD) = 1 */
  /* 1 Stop bit is selected */   
  /* Sample Point (SP) as configured */
  /* Pulse Length (PL) = 0 */
  
  UartRegs->PCR_ASCMode |= ((((uint32_t)MASK_ONE & USIC_CH_PCR_ASCMode_SMD_Msk)) |\
10001774:	4313      	orrs	r3, r2
10001776:	2201      	movs	r2, #1
10001778:	431a      	orrs	r2, r3
1000177a:	68fb      	ldr	r3, [r7, #12]
1000177c:	63da      	str	r2, [r3, #60]	; 0x3c
    (((uint32_t)Handle->StopBit  << USIC_CH_PCR_ASCMode_STPB_Pos) & \
    USIC_CH_PCR_ASCMode_STPB_Msk) | \
    (((uint32_t)(Handle->BGR_SP) << USIC_CH_PCR_ASCMode_SP_Pos) & \
    USIC_CH_PCR_ASCMode_SP_Msk));
      
  if(Handle->RecvNoiseEn)
1000177e:	687a      	ldr	r2, [r7, #4]
10001780:	2324      	movs	r3, #36	; 0x24
10001782:	5cd3      	ldrb	r3, [r2, r3]
10001784:	2b00      	cmp	r3, #0
10001786:	d005      	beq.n	10001794 <UART001_lInit+0xf8>
  {
   	/* Enable Receiver Noise Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR5_Pos) & \
10001788:	68fb      	ldr	r3, [r7, #12]
1000178a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
1000178c:	2220      	movs	r2, #32
1000178e:	431a      	orrs	r2, r3
10001790:	68fb      	ldr	r3, [r7, #12]
10001792:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	  USIC_CH_PCR_CTR5_Msk); 
  }
  
  if(Handle->FormatErrEn)
10001794:	687a      	ldr	r2, [r7, #4]
10001796:	2325      	movs	r3, #37	; 0x25
10001798:	5cd3      	ldrb	r3, [r2, r3]
1000179a:	2b00      	cmp	r3, #0
1000179c:	d005      	beq.n	100017aa <UART001_lInit+0x10e>
  {
   	/* Enable Format Error Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR6_Pos) & \
1000179e:	68fb      	ldr	r3, [r7, #12]
100017a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
100017a2:	2240      	movs	r2, #64	; 0x40
100017a4:	431a      	orrs	r2, r3
100017a6:	68fb      	ldr	r3, [r7, #12]
100017a8:	63da      	str	r2, [r3, #60]	; 0x3c
		  	  	  	  	                             USIC_CH_PCR_CTR6_Msk); 
  }
  
  if(Handle->FrameFinEn)
100017aa:	687a      	ldr	r2, [r7, #4]
100017ac:	2326      	movs	r3, #38	; 0x26
100017ae:	5cd3      	ldrb	r3, [r2, r3]
100017b0:	2b00      	cmp	r3, #0
100017b2:	d005      	beq.n	100017c0 <UART001_lInit+0x124>
  {
   	/* Enable Frame Finished Interrupt*/  
    UartRegs->PCR_ASCMode |=(((uint32_t)SHIFT_ONE  << USIC_CH_PCR_CTR7_Pos) & \
100017b4:	68fb      	ldr	r3, [r7, #12]
100017b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
100017b8:	2280      	movs	r2, #128	; 0x80
100017ba:	431a      	orrs	r2, r3
100017bc:	68fb      	ldr	r3, [r7, #12]
100017be:	63da      	str	r2, [r3, #60]	; 0x3c
		  	                                   	  	 USIC_CH_PCR_CTR7_Msk); 
  } 
  
  if (Handle->TxFifoEn)
100017c0:	687b      	ldr	r3, [r7, #4]
100017c2:	7f9b      	ldrb	r3, [r3, #30]
100017c4:	2b00      	cmp	r3, #0
100017c6:	d011      	beq.n	100017ec <UART001_lInit+0x150>
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
100017c8:	68fa      	ldr	r2, [r7, #12]
100017ca:	2384      	movs	r3, #132	; 0x84
100017cc:	005b      	lsls	r3, r3, #1
100017ce:	58d2      	ldr	r2, [r2, r3]
100017d0:	6879      	ldr	r1, [r7, #4]
100017d2:	2320      	movs	r3, #32
100017d4:	5ccb      	ldrb	r3, [r1, r3]
100017d6:	0219      	lsls	r1, r3, #8
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
100017d8:	23fc      	movs	r3, #252	; 0xfc
100017da:	019b      	lsls	r3, r3, #6
100017dc:	400b      	ands	r3, r1
  } 
  
  if (Handle->TxFifoEn)
  {	
	  /* Configuration of Transmitter Buffer Control Register */ 
	  UartRegs->TBCTR |= ((((uint32_t)Handle->TxLimit  << \
100017de:	1c11      	adds	r1, r2, #0
100017e0:	4319      	orrs	r1, r3
100017e2:	68fa      	ldr	r2, [r7, #12]
100017e4:	2384      	movs	r3, #132	; 0x84
100017e6:	005b      	lsls	r3, r3, #1
100017e8:	50d1      	str	r1, [r2, r3]
100017ea:	e006      	b.n	100017fa <UART001_lInit+0x15e>
						USIC_CH_TBCTR_LIMIT_Pos ) & USIC_CH_TBCTR_LIMIT_Msk));
  }
  else
  {
	  /* TBIF is set to simplify polling*/
	  UartRegs->PSR_ASCMode |= (((uint32_t)SHIFT_ONE  << USIC_CH_PSR_TBIF_Pos) & \
100017ec:	68fb      	ldr	r3, [r7, #12]
100017ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
100017f0:	2280      	movs	r2, #128	; 0x80
100017f2:	0192      	lsls	r2, r2, #6
100017f4:	431a      	orrs	r2, r3
100017f6:	68fb      	ldr	r3, [r7, #12]
100017f8:	649a      	str	r2, [r3, #72]	; 0x48
	 		  (uint32_t)USIC_CH_PSR_TBIF_Msk);
  }
  
  if (Handle->RxFifoEn)
100017fa:	687b      	ldr	r3, [r7, #4]
100017fc:	7fdb      	ldrb	r3, [r3, #31]
100017fe:	2b00      	cmp	r3, #0
10001800:	d013      	beq.n	1000182a <UART001_lInit+0x18e>
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
10001802:	68fa      	ldr	r2, [r7, #12]
10001804:	2386      	movs	r3, #134	; 0x86
10001806:	005b      	lsls	r3, r3, #1
10001808:	58d2      	ldr	r2, [r2, r3]
1000180a:	6879      	ldr	r1, [r7, #4]
1000180c:	2321      	movs	r3, #33	; 0x21
1000180e:	5ccb      	ldrb	r3, [r1, r3]
10001810:	0219      	lsls	r1, r3, #8
						   USIC_CH_RBCTR_LIMIT_Pos) & USIC_CH_RBCTR_LIMIT_Msk) | \
10001812:	23fc      	movs	r3, #252	; 0xfc
10001814:	019b      	lsls	r3, r3, #6
10001816:	400b      	ands	r3, r1
  }
  
  if (Handle->RxFifoEn)
  {
	  /* Configuration of Receiver Buffer Control Register */ 
	  UartRegs->RBCTR |= ((((uint32_t)Handle->RxLimit  << \
10001818:	4313      	orrs	r3, r2
1000181a:	2280      	movs	r2, #128	; 0x80
1000181c:	0552      	lsls	r2, r2, #21
1000181e:	1c11      	adds	r1, r2, #0
10001820:	4319      	orrs	r1, r3
10001822:	68fa      	ldr	r2, [r7, #12]
10001824:	2386      	movs	r3, #134	; 0x86
10001826:	005b      	lsls	r3, r3, #1
10001828:	50d1      	str	r1, [r2, r3]
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
1000182a:	68fb      	ldr	r3, [r7, #12]
1000182c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
1000182e:	687b      	ldr	r3, [r7, #4]
10001830:	7d9b      	ldrb	r3, [r3, #22]
10001832:	0219      	lsls	r1, r3, #8
10001834:	23c0      	movs	r3, #192	; 0xc0
10001836:	009b      	lsls	r3, r3, #2
10001838:	400b      	ands	r3, r1
							(((uint32_t)SHIFT_ONE << USIC_CH_RBCTR_LOF_Pos) & \
						   USIC_CH_RBCTR_LOF_Msk));
  }else{}
  
  /* Configuration of Channel Control Register */ 
  UartRegs->CCR |= (((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
1000183a:	4313      	orrs	r3, r2
1000183c:	2202      	movs	r2, #2
1000183e:	431a      	orrs	r2, r3
10001840:	68fb      	ldr	r3, [r7, #12]
10001842:	641a      	str	r2, [r3, #64]	; 0x40
                    (((uint32_t)Handle->Parity  << USIC_CH_CCR_PM_Pos) & \
                     USIC_CH_CCR_PM_Msk));

}
10001844:	46bd      	mov	sp, r7
10001846:	b004      	add	sp, #16
10001848:	bd80      	pop	{r7, pc}
1000184a:	46c0      	nop			; (mov r8, r8)
1000184c:	03ff0000 	.word	0x03ff0000

10001850 <UART001_lConfigTXPin>:
 * @return  None <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/ 
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
10001850:	b590      	push	{r4, r7, lr}
10001852:	b085      	sub	sp, #20
10001854:	af00      	add	r7, sp, #0
10001856:	6078      	str	r0, [r7, #4]
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
10001858:	687b      	ldr	r3, [r7, #4]
1000185a:	685b      	ldr	r3, [r3, #4]
1000185c:	687a      	ldr	r2, [r7, #4]
1000185e:	6852      	ldr	r2, [r2, #4]
10001860:	6851      	ldr	r1, [r2, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
10001862:	687a      	ldr	r2, [r7, #4]
10001864:	7a12      	ldrb	r2, [r2, #8]
void UART001_lConfigTXPin(const UART001_HandleType* Handle)
{
	uint32_t TempPortPin;

    /* set the TX portpin to '1' */
    Handle->PinHandle.TX_PortBase->OMR |= (uint32_t)SHIFT_ONE << \
10001866:	2001      	movs	r0, #1
10001868:	1c04      	adds	r4, r0, #0
1000186a:	4094      	lsls	r4, r2
1000186c:	1c22      	adds	r2, r4, #0
1000186e:	430a      	orrs	r2, r1
10001870:	605a      	str	r2, [r3, #4]
   		                                (uint32_t)Handle->PinHandle.TX_Pin;
     
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;
10001872:	687b      	ldr	r3, [r7, #4]
10001874:	7a1b      	ldrb	r3, [r3, #8]
10001876:	60fb      	str	r3, [r7, #12]

    if (FIRST_NIBBLE > TempPortPin)
10001878:	68fb      	ldr	r3, [r7, #12]
1000187a:	2b03      	cmp	r3, #3
1000187c:	d80e      	bhi.n	1000189c <UART001_lConfigTXPin+0x4c>
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
1000187e:	687b      	ldr	r3, [r7, #4]
10001880:	685b      	ldr	r3, [r3, #4]
10001882:	687a      	ldr	r2, [r7, #4]
10001884:	6852      	ldr	r2, [r2, #4]
10001886:	6911      	ldr	r1, [r2, #16]
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
10001888:	68fa      	ldr	r2, [r7, #12]
1000188a:	00d2      	lsls	r2, r2, #3
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
1000188c:	3203      	adds	r2, #3
1000188e:	2018      	movs	r0, #24
10001890:	1c04      	adds	r4, r0, #0
10001892:	4094      	lsls	r4, r2
10001894:	1c22      	adds	r2, r4, #0
	/* Configure TX portpin as Open-drain General-purpose output */
    TempPortPin = (uint32_t)Handle->PinHandle.TX_Pin;

    if (FIRST_NIBBLE > TempPortPin)
    {
   	  Handle->PinHandle.TX_PortBase->IOCR0 |= \
10001896:	430a      	orrs	r2, r1
10001898:	611a      	str	r2, [r3, #16]
1000189a:	e046      	b.n	1000192a <UART001_lConfigTXPin+0xda>
   			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
1000189c:	68fb      	ldr	r3, [r7, #12]
1000189e:	2b03      	cmp	r3, #3
100018a0:	d914      	bls.n	100018cc <UART001_lConfigTXPin+0x7c>
100018a2:	68fb      	ldr	r3, [r7, #12]
100018a4:	2b07      	cmp	r3, #7
100018a6:	d811      	bhi.n	100018cc <UART001_lConfigTXPin+0x7c>
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
100018a8:	68fb      	ldr	r3, [r7, #12]
100018aa:	3b04      	subs	r3, #4
100018ac:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
100018ae:	687b      	ldr	r3, [r7, #4]
100018b0:	685b      	ldr	r3, [r3, #4]
100018b2:	687a      	ldr	r2, [r7, #4]
100018b4:	6852      	ldr	r2, [r2, #4]
100018b6:	6951      	ldr	r1, [r2, #20]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
100018b8:	68fa      	ldr	r2, [r7, #12]
100018ba:	00d2      	lsls	r2, r2, #3
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
100018bc:	3203      	adds	r2, #3
100018be:	2018      	movs	r0, #24
100018c0:	1c04      	adds	r4, r0, #0
100018c2:	4094      	lsls	r4, r2
100018c4:	1c22      	adds	r2, r4, #0
							(TempPortPin * 8U)));
    }
    else if ((FIRST_NIBBLE <= TempPortPin) && (SECOND_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - FIRST_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR4 |= \
100018c6:	430a      	orrs	r2, r1
100018c8:	615a      	str	r2, [r3, #20]
100018ca:	e02e      	b.n	1000192a <UART001_lConfigTXPin+0xda>
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
100018cc:	68fb      	ldr	r3, [r7, #12]
100018ce:	2b07      	cmp	r3, #7
100018d0:	d914      	bls.n	100018fc <UART001_lConfigTXPin+0xac>
100018d2:	68fb      	ldr	r3, [r7, #12]
100018d4:	2b0b      	cmp	r3, #11
100018d6:	d811      	bhi.n	100018fc <UART001_lConfigTXPin+0xac>
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
100018d8:	68fb      	ldr	r3, [r7, #12]
100018da:	3b08      	subs	r3, #8
100018dc:	60fb      	str	r3, [r7, #12]
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
100018de:	687b      	ldr	r3, [r7, #4]
100018e0:	685b      	ldr	r3, [r3, #4]
100018e2:	687a      	ldr	r2, [r7, #4]
100018e4:	6852      	ldr	r2, [r2, #4]
100018e6:	6991      	ldr	r1, [r2, #24]
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
100018e8:	68fa      	ldr	r2, [r7, #12]
100018ea:	00d2      	lsls	r2, r2, #3
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
100018ec:	3203      	adds	r2, #3
100018ee:	2018      	movs	r0, #24
100018f0:	1c04      	adds	r4, r0, #0
100018f2:	4094      	lsls	r4, r2
100018f4:	1c22      	adds	r2, r4, #0
							(TempPortPin * 8U)));
    }
    else if ((SECOND_NIBBLE <= TempPortPin) && (THIRD_NIBBLE > TempPortPin))
    {
 	  TempPortPin = TempPortPin - SECOND_NIBBLE;
 	  Handle->PinHandle.TX_PortBase->IOCR8 |= \
100018f6:	430a      	orrs	r2, r1
100018f8:	619a      	str	r2, [r3, #24]
100018fa:	e016      	b.n	1000192a <UART001_lConfigTXPin+0xda>
 			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
100018fc:	68fb      	ldr	r3, [r7, #12]
100018fe:	2b0b      	cmp	r3, #11
10001900:	d913      	bls.n	1000192a <UART001_lConfigTXPin+0xda>
10001902:	68fb      	ldr	r3, [r7, #12]
10001904:	2b0f      	cmp	r3, #15
10001906:	d810      	bhi.n	1000192a <UART001_lConfigTXPin+0xda>
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
10001908:	68fb      	ldr	r3, [r7, #12]
1000190a:	3b0c      	subs	r3, #12
1000190c:	60fb      	str	r3, [r7, #12]
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
1000190e:	687b      	ldr	r3, [r7, #4]
10001910:	685b      	ldr	r3, [r3, #4]
10001912:	687a      	ldr	r2, [r7, #4]
10001914:	6852      	ldr	r2, [r2, #4]
10001916:	69d1      	ldr	r1, [r2, #28]
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
							(TempPortPin * 8U)));
10001918:	68fa      	ldr	r2, [r7, #12]
1000191a:	00d2      	lsls	r2, r2, #3
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
			                ((uint32_t)UART001_OPENDRAIN_OUT << (3U + \
1000191c:	3203      	adds	r2, #3
1000191e:	2018      	movs	r0, #24
10001920:	1c04      	adds	r4, r0, #0
10001922:	4094      	lsls	r4, r2
10001924:	1c22      	adds	r2, r4, #0
							(TempPortPin * 8U)));
    }
    else if ((THIRD_NIBBLE <= TempPortPin) && (FOURTH_NIBBLE > TempPortPin))
    {
	  TempPortPin = TempPortPin - THIRD_NIBBLE;
	  Handle->PinHandle.TX_PortBase->IOCR12 |= \
10001926:	430a      	orrs	r2, r1
10001928:	61da      	str	r2, [r3, #28]
							(TempPortPin * 8U)));
    }
	else
	{}

}
1000192a:	46bd      	mov	sp, r7
1000192c:	b005      	add	sp, #20
1000192e:	bd90      	pop	{r4, r7, pc}

10001930 <UART001_labsRealType>:
 * 				 -ve float value if Number is >= 0.0 <BR>
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
float UART001_labsRealType(float Number)
{
10001930:	b580      	push	{r7, lr}
10001932:	b084      	sub	sp, #16
10001934:	af00      	add	r7, sp, #0
10001936:	6078      	str	r0, [r7, #4]
   float return_value;
	if (Number < 0.0F){
10001938:	6878      	ldr	r0, [r7, #4]
1000193a:	2100      	movs	r1, #0
1000193c:	f001 fd6a 	bl	10003414 <__aeabi_fcmplt>
10001940:	1c03      	adds	r3, r0, #0
10001942:	2b00      	cmp	r3, #0
10001944:	d005      	beq.n	10001952 <UART001_labsRealType+0x22>
		return_value = -Number;
10001946:	687b      	ldr	r3, [r7, #4]
10001948:	2280      	movs	r2, #128	; 0x80
1000194a:	0612      	lsls	r2, r2, #24
1000194c:	4053      	eors	r3, r2
1000194e:	60fb      	str	r3, [r7, #12]
10001950:	e001      	b.n	10001956 <UART001_labsRealType+0x26>
	}
	else{
		return_value = Number;
10001952:	687b      	ldr	r3, [r7, #4]
10001954:	60fb      	str	r3, [r7, #12]
	}
	return return_value;
10001956:	68fb      	ldr	r3, [r7, #12]
}
10001958:	1c18      	adds	r0, r3, #0
1000195a:	46bd      	mov	sp, r7
1000195c:	b004      	add	sp, #16
1000195e:	bd80      	pop	{r7, pc}

10001960 <UART001_lConfigureBaudRate>:
 *
 * <b>Reentrant: No </b><BR>
 ******************************************************************************/
void UART001_lConfigureBaudRate\
                              (uint32_t BaudRate,uint32_t* Pdiv,uint32_t* Step)
{
10001960:	b5b0      	push	{r4, r5, r7, lr}
10001962:	b0ae      	sub	sp, #184	; 0xb8
10001964:	af00      	add	r7, sp, #0
10001966:	60f8      	str	r0, [r7, #12]
10001968:	60b9      	str	r1, [r7, #8]
1000196a:	607a      	str	r2, [r7, #4]
	uint32_t fdr_step = 0x00U;
1000196c:	2300      	movs	r3, #0
1000196e:	20b4      	movs	r0, #180	; 0xb4
10001970:	19c0      	adds	r0, r0, r7
10001972:	6003      	str	r3, [r0, #0]
	uint32_t brg_pdiv = 0x00U;
10001974:	2300      	movs	r3, #0
10001976:	21b0      	movs	r1, #176	; 0xb0
10001978:	19c9      	adds	r1, r1, r7
1000197a:	600b      	str	r3, [r1, #0]
	uint32_t divisor_in = BaudRate ;
1000197c:	68fb      	ldr	r3, [r7, #12]
1000197e:	22ac      	movs	r2, #172	; 0xac
10001980:	19d2      	adds	r2, r2, r7
10001982:	6013      	str	r3, [r2, #0]
	/* fPB / 1024 * (Brg_dctq + 1) */
	uint32_t dividend_in = 0U;
10001984:	2300      	movs	r3, #0
10001986:	20a8      	movs	r0, #168	; 0xa8
10001988:	19c0      	adds	r0, r0, r7
1000198a:	6003      	str	r3, [r0, #0]
	uint32_t divisor_array[4];
	uint32_t dividend_array[4];
	uint32_t div_array[4];
	uint32_t max, frac,divisor1,divisor2,dividend1,dividend2;
	uint32_t array_count,array_count_1,array_count_2;
	uint32_t do_while_break = 0U;
1000198c:	2300      	movs	r3, #0
1000198e:	2188      	movs	r1, #136	; 0x88
10001990:	19c9      	adds	r1, r1, r7
10001992:	600b      	str	r3, [r1, #0]
	uint32_t temp = 0U;
10001994:	2300      	movs	r3, #0
10001996:	67fb      	str	r3, [r7, #124]	; 0x7c
	float div_factor;
	uint32_t loop_cnt;
	bool swapped;
	dividend_in = (uint32_t)((uint32_t)(UART001_CLOCK * 1000000)/ \
10001998:	4be0      	ldr	r3, [pc, #896]	; (10001d1c <UART001_lConfigureBaudRate+0x3bc>)
1000199a:	22a8      	movs	r2, #168	; 0xa8
1000199c:	19d2      	adds	r2, r2, r7
1000199e:	6013      	str	r3, [r2, #0]
                    	(UART001_MAX_VALUE * UART001_DCTQ_VALUE)); 
	/* swap if divisor_in/dividend_in > max_divisor/max_dividend */
	div_factor = (float) divisor_in/(float) dividend_in;
100019a0:	23ac      	movs	r3, #172	; 0xac
100019a2:	19db      	adds	r3, r3, r7
100019a4:	6818      	ldr	r0, [r3, #0]
100019a6:	f002 f94b 	bl	10003c40 <__aeabi_ui2f>
100019aa:	1c04      	adds	r4, r0, #0
100019ac:	21a8      	movs	r1, #168	; 0xa8
100019ae:	19c9      	adds	r1, r1, r7
100019b0:	6808      	ldr	r0, [r1, #0]
100019b2:	f002 f945 	bl	10003c40 <__aeabi_ui2f>
100019b6:	1c03      	adds	r3, r0, #0
100019b8:	1c20      	adds	r0, r4, #0
100019ba:	1c19      	adds	r1, r3, #0
100019bc:	f001 fd74 	bl	100034a8 <__aeabi_fdiv>
100019c0:	1c03      	adds	r3, r0, #0
100019c2:	67bb      	str	r3, [r7, #120]	; 0x78
	if ( div_factor > 1.0F)
100019c4:	6fb8      	ldr	r0, [r7, #120]	; 0x78
100019c6:	21fe      	movs	r1, #254	; 0xfe
100019c8:	0589      	lsls	r1, r1, #22
100019ca:	f001 fd37 	bl	1000343c <__aeabi_fcmpgt>
100019ce:	1c03      	adds	r3, r0, #0
100019d0:	2b00      	cmp	r3, #0
100019d2:	d017      	beq.n	10001a04 <UART001_lConfigureBaudRate+0xa4>
	{
		max = UART001_MAX_VALUE;
100019d4:	2380      	movs	r3, #128	; 0x80
100019d6:	00db      	lsls	r3, r3, #3
100019d8:	22a4      	movs	r2, #164	; 0xa4
100019da:	19d2      	adds	r2, r2, r7
100019dc:	6013      	str	r3, [r2, #0]
		swapped = 1U;
100019de:	1c3b      	adds	r3, r7, #0
100019e0:	3383      	adds	r3, #131	; 0x83
100019e2:	2201      	movs	r2, #1
100019e4:	701a      	strb	r2, [r3, #0]
		temp = divisor_in;
100019e6:	20ac      	movs	r0, #172	; 0xac
100019e8:	19c0      	adds	r0, r0, r7
100019ea:	6803      	ldr	r3, [r0, #0]
100019ec:	67fb      	str	r3, [r7, #124]	; 0x7c
		divisor_in = dividend_in;
100019ee:	21a8      	movs	r1, #168	; 0xa8
100019f0:	19c9      	adds	r1, r1, r7
100019f2:	680b      	ldr	r3, [r1, #0]
100019f4:	22ac      	movs	r2, #172	; 0xac
100019f6:	19d2      	adds	r2, r2, r7
100019f8:	6013      	str	r3, [r2, #0]
		dividend_in = temp;
100019fa:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
100019fc:	20a8      	movs	r0, #168	; 0xa8
100019fe:	19c0      	adds	r0, r0, r7
10001a00:	6003      	str	r3, [r0, #0]
10001a02:	e008      	b.n	10001a16 <UART001_lConfigureBaudRate+0xb6>
	}
	else
	{
		swapped = 0U;
10001a04:	1c3b      	adds	r3, r7, #0
10001a06:	3383      	adds	r3, #131	; 0x83
10001a08:	2200      	movs	r2, #0
10001a0a:	701a      	strb	r2, [r3, #0]
		max = UART001_MAX_VALUE;
10001a0c:	2380      	movs	r3, #128	; 0x80
10001a0e:	00db      	lsls	r3, r3, #3
10001a10:	21a4      	movs	r1, #164	; 0xa4
10001a12:	19c9      	adds	r1, r1, r7
10001a14:	600b      	str	r3, [r1, #0]
	}
	/*Init parameters*/
	loop_cnt = 0U;
10001a16:	2300      	movs	r3, #0
10001a18:	2284      	movs	r2, #132	; 0x84
10001a1a:	19d2      	adds	r2, r2, r7
10001a1c:	6013      	str	r3, [r2, #0]
	array_count = 0U;
10001a1e:	2300      	movs	r3, #0
10001a20:	2090      	movs	r0, #144	; 0x90
10001a22:	19c0      	adds	r0, r0, r7
10001a24:	6003      	str	r3, [r0, #0]
	array_count_1 = 0U;
10001a26:	2300      	movs	r3, #0
10001a28:	218c      	movs	r1, #140	; 0x8c
10001a2a:	19c9      	adds	r1, r1, r7
10001a2c:	600b      	str	r3, [r1, #0]
	divisor[0] = divisor_in;
10001a2e:	1c3b      	adds	r3, r7, #0
10001a30:	3360      	adds	r3, #96	; 0x60
10001a32:	20ac      	movs	r0, #172	; 0xac
10001a34:	19c0      	adds	r0, r0, r7
10001a36:	6802      	ldr	r2, [r0, #0]
10001a38:	601a      	str	r2, [r3, #0]
	remainder[0] = dividend_in;
10001a3a:	1c3b      	adds	r3, r7, #0
10001a3c:	3340      	adds	r3, #64	; 0x40
10001a3e:	21a8      	movs	r1, #168	; 0xa8
10001a40:	19c9      	adds	r1, r1, r7
10001a42:	680a      	ldr	r2, [r1, #0]
10001a44:	601a      	str	r2, [r3, #0]
	divisor_array[0] = 1U;
10001a46:	1c3b      	adds	r3, r7, #0
10001a48:	3330      	adds	r3, #48	; 0x30
10001a4a:	2201      	movs	r2, #1
10001a4c:	601a      	str	r2, [r3, #0]
	dividend_array[0] = 0U;
10001a4e:	1c3b      	adds	r3, r7, #0
10001a50:	3320      	adds	r3, #32
10001a52:	2200      	movs	r2, #0
10001a54:	601a      	str	r2, [r3, #0]
	do {
			++loop_cnt;
10001a56:	2284      	movs	r2, #132	; 0x84
10001a58:	19d2      	adds	r2, r2, r7
10001a5a:	6813      	ldr	r3, [r2, #0]
10001a5c:	3301      	adds	r3, #1
10001a5e:	2084      	movs	r0, #132	; 0x84
10001a60:	19c0      	adds	r0, r0, r7
10001a62:	6003      	str	r3, [r0, #0]
			array_count_2 = array_count_1; /* on first loop is not used */
10001a64:	218c      	movs	r1, #140	; 0x8c
10001a66:	19c9      	adds	r1, r1, r7
10001a68:	680b      	ldr	r3, [r1, #0]
10001a6a:	677b      	str	r3, [r7, #116]	; 0x74
			array_count_1 = array_count;
10001a6c:	2290      	movs	r2, #144	; 0x90
10001a6e:	19d2      	adds	r2, r2, r7
10001a70:	6813      	ldr	r3, [r2, #0]
10001a72:	208c      	movs	r0, #140	; 0x8c
10001a74:	19c0      	adds	r0, r0, r7
10001a76:	6003      	str	r3, [r0, #0]
			array_count = loop_cnt % 4U;
10001a78:	2184      	movs	r1, #132	; 0x84
10001a7a:	19c9      	adds	r1, r1, r7
10001a7c:	680a      	ldr	r2, [r1, #0]
10001a7e:	2303      	movs	r3, #3
10001a80:	4013      	ands	r3, r2
10001a82:	2290      	movs	r2, #144	; 0x90
10001a84:	19d2      	adds	r2, r2, r7
10001a86:	6013      	str	r3, [r2, #0]
			dividend[array_count] = divisor[array_count_1];
10001a88:	1c3b      	adds	r3, r7, #0
10001a8a:	3360      	adds	r3, #96	; 0x60
10001a8c:	208c      	movs	r0, #140	; 0x8c
10001a8e:	19c0      	adds	r0, r0, r7
10001a90:	6802      	ldr	r2, [r0, #0]
10001a92:	0092      	lsls	r2, r2, #2
10001a94:	58d1      	ldr	r1, [r2, r3]
10001a96:	1c3b      	adds	r3, r7, #0
10001a98:	3350      	adds	r3, #80	; 0x50
10001a9a:	2090      	movs	r0, #144	; 0x90
10001a9c:	19c0      	adds	r0, r0, r7
10001a9e:	6802      	ldr	r2, [r0, #0]
10001aa0:	0092      	lsls	r2, r2, #2
10001aa2:	50d1      	str	r1, [r2, r3]
			
			divisor[array_count] = remainder[array_count_1];
10001aa4:	1c3b      	adds	r3, r7, #0
10001aa6:	3340      	adds	r3, #64	; 0x40
10001aa8:	218c      	movs	r1, #140	; 0x8c
10001aaa:	19c9      	adds	r1, r1, r7
10001aac:	680a      	ldr	r2, [r1, #0]
10001aae:	0092      	lsls	r2, r2, #2
10001ab0:	58d1      	ldr	r1, [r2, r3]
10001ab2:	1c3b      	adds	r3, r7, #0
10001ab4:	3360      	adds	r3, #96	; 0x60
10001ab6:	2090      	movs	r0, #144	; 0x90
10001ab8:	19c0      	adds	r0, r0, r7
10001aba:	6802      	ldr	r2, [r0, #0]
10001abc:	0092      	lsls	r2, r2, #2
10001abe:	50d1      	str	r1, [r2, r3]
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
10001ac0:	1c3b      	adds	r3, r7, #0
10001ac2:	3350      	adds	r3, #80	; 0x50
10001ac4:	2190      	movs	r1, #144	; 0x90
10001ac6:	19c9      	adds	r1, r1, r7
10001ac8:	680a      	ldr	r2, [r1, #0]
10001aca:	0092      	lsls	r2, r2, #2
10001acc:	58d2      	ldr	r2, [r2, r3]
10001ace:	1c3b      	adds	r3, r7, #0
10001ad0:	3360      	adds	r3, #96	; 0x60
10001ad2:	2090      	movs	r0, #144	; 0x90
10001ad4:	19c0      	adds	r0, r0, r7
10001ad6:	6801      	ldr	r1, [r0, #0]
10001ad8:	0089      	lsls	r1, r1, #2
10001ada:	58cb      	ldr	r3, [r1, r3]
10001adc:	1c10      	adds	r0, r2, #0
10001ade:	1c19      	adds	r1, r3, #0
10001ae0:	f001 fc36 	bl	10003350 <__aeabi_uidiv>
10001ae4:	1c03      	adds	r3, r0, #0
10001ae6:	1c19      	adds	r1, r3, #0
			array_count = loop_cnt % 4U;
			dividend[array_count] = divisor[array_count_1];
			
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
10001ae8:	1c3b      	adds	r3, r7, #0
10001aea:	3310      	adds	r3, #16
10001aec:	2090      	movs	r0, #144	; 0x90
10001aee:	19c0      	adds	r0, r0, r7
10001af0:	6802      	ldr	r2, [r0, #0]
10001af2:	0092      	lsls	r2, r2, #2
10001af4:	50d1      	str	r1, [r2, r3]
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
			                       dividend[array_count] % divisor[array_count];
10001af6:	1c3b      	adds	r3, r7, #0
10001af8:	3350      	adds	r3, #80	; 0x50
10001afa:	2190      	movs	r1, #144	; 0x90
10001afc:	19c9      	adds	r1, r1, r7
10001afe:	680a      	ldr	r2, [r1, #0]
10001b00:	0092      	lsls	r2, r2, #2
10001b02:	58d2      	ldr	r2, [r2, r3]
10001b04:	1c3b      	adds	r3, r7, #0
10001b06:	3360      	adds	r3, #96	; 0x60
10001b08:	2090      	movs	r0, #144	; 0x90
10001b0a:	19c0      	adds	r0, r0, r7
10001b0c:	6801      	ldr	r1, [r0, #0]
10001b0e:	0089      	lsls	r1, r1, #2
10001b10:	58cb      	ldr	r3, [r1, r3]
10001b12:	1c10      	adds	r0, r2, #0
10001b14:	1c19      	adds	r1, r3, #0
10001b16:	f001 fc5f 	bl	100033d8 <__aeabi_uidivmod>
10001b1a:	1c0b      	adds	r3, r1, #0
10001b1c:	1c19      	adds	r1, r3, #0
			divisor[array_count] = remainder[array_count_1];
			
			div_array[array_count] = \
			                       dividend[array_count] / divisor[array_count];
			
			remainder[array_count] = \
10001b1e:	1c3b      	adds	r3, r7, #0
10001b20:	3340      	adds	r3, #64	; 0x40
10001b22:	2090      	movs	r0, #144	; 0x90
10001b24:	19c0      	adds	r0, r0, r7
10001b26:	6802      	ldr	r2, [r0, #0]
10001b28:	0092      	lsls	r2, r2, #2
10001b2a:	50d1      	str	r1, [r2, r3]
			                       dividend[array_count] % divisor[array_count];
			
			/* This executed only on first loop */
			if (loop_cnt == 1U)
10001b2c:	2184      	movs	r1, #132	; 0x84
10001b2e:	19c9      	adds	r1, r1, r7
10001b30:	680b      	ldr	r3, [r1, #0]
10001b32:	2b01      	cmp	r3, #1
10001b34:	d10a      	bne.n	10001b4c <UART001_lConfigureBaudRate+0x1ec>
			{ 
				divisor_array[1] = div_array[1];
10001b36:	1c3b      	adds	r3, r7, #0
10001b38:	3310      	adds	r3, #16
10001b3a:	685a      	ldr	r2, [r3, #4]
10001b3c:	1c3b      	adds	r3, r7, #0
10001b3e:	3330      	adds	r3, #48	; 0x30
10001b40:	605a      	str	r2, [r3, #4]
				dividend_array[1] = 1U;
10001b42:	1c3b      	adds	r3, r7, #0
10001b44:	3320      	adds	r3, #32
10001b46:	2201      	movs	r2, #1
10001b48:	605a      	str	r2, [r3, #4]
10001b4a:	e037      	b.n	10001bbc <UART001_lConfigureBaudRate+0x25c>
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
10001b4c:	1c3b      	adds	r3, r7, #0
10001b4e:	3310      	adds	r3, #16
10001b50:	2090      	movs	r0, #144	; 0x90
10001b52:	19c0      	adds	r0, r0, r7
10001b54:	6802      	ldr	r2, [r0, #0]
10001b56:	0092      	lsls	r2, r2, #2
10001b58:	58d3      	ldr	r3, [r2, r3]
10001b5a:	1c3a      	adds	r2, r7, #0
10001b5c:	3230      	adds	r2, #48	; 0x30
10001b5e:	208c      	movs	r0, #140	; 0x8c
10001b60:	19c0      	adds	r0, r0, r7
10001b62:	6801      	ldr	r1, [r0, #0]
10001b64:	0089      	lsls	r1, r1, #2
10001b66:	588a      	ldr	r2, [r1, r2]
10001b68:	435a      	muls	r2, r3
				       divisor_array[array_count_2];
10001b6a:	1c3b      	adds	r3, r7, #0
10001b6c:	3330      	adds	r3, #48	; 0x30
10001b6e:	6f79      	ldr	r1, [r7, #116]	; 0x74
10001b70:	0089      	lsls	r1, r1, #2
10001b72:	58cb      	ldr	r3, [r1, r3]
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
10001b74:	18d1      	adds	r1, r2, r3
				divisor_array[1] = div_array[1];
				dividend_array[1] = 1U;
			}
			else
			{
				divisor_array[array_count] = \
10001b76:	1c3b      	adds	r3, r7, #0
10001b78:	3330      	adds	r3, #48	; 0x30
10001b7a:	2090      	movs	r0, #144	; 0x90
10001b7c:	19c0      	adds	r0, r0, r7
10001b7e:	6802      	ldr	r2, [r0, #0]
10001b80:	0092      	lsls	r2, r2, #2
10001b82:	50d1      	str	r1, [r2, r3]
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
10001b84:	1c3b      	adds	r3, r7, #0
10001b86:	3310      	adds	r3, #16
10001b88:	2190      	movs	r1, #144	; 0x90
10001b8a:	19c9      	adds	r1, r1, r7
10001b8c:	680a      	ldr	r2, [r1, #0]
10001b8e:	0092      	lsls	r2, r2, #2
10001b90:	58d3      	ldr	r3, [r2, r3]
10001b92:	1c3a      	adds	r2, r7, #0
10001b94:	3220      	adds	r2, #32
10001b96:	208c      	movs	r0, #140	; 0x8c
10001b98:	19c0      	adds	r0, r0, r7
10001b9a:	6801      	ldr	r1, [r0, #0]
10001b9c:	0089      	lsls	r1, r1, #2
10001b9e:	588a      	ldr	r2, [r1, r2]
10001ba0:	435a      	muls	r2, r3
				       dividend_array[array_count_2];
10001ba2:	1c3b      	adds	r3, r7, #0
10001ba4:	3320      	adds	r3, #32
10001ba6:	6f79      	ldr	r1, [r7, #116]	; 0x74
10001ba8:	0089      	lsls	r1, r1, #2
10001baa:	58cb      	ldr	r3, [r1, r3]
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
				      (div_array[array_count] * dividend_array[array_count_1]) + \
10001bac:	18d1      	adds	r1, r2, r3
			else
			{
				divisor_array[array_count] = \
				      (div_array[array_count] * divisor_array[array_count_1]) + \
				       divisor_array[array_count_2];
				dividend_array[array_count] = \
10001bae:	1c3b      	adds	r3, r7, #0
10001bb0:	3320      	adds	r3, #32
10001bb2:	2090      	movs	r0, #144	; 0x90
10001bb4:	19c0      	adds	r0, r0, r7
10001bb6:	6802      	ldr	r2, [r0, #0]
10001bb8:	0092      	lsls	r2, r2, #2
10001bba:	50d1      	str	r1, [r2, r3]
				      (div_array[array_count] * dividend_array[array_count_1]) + \
				       dividend_array[array_count_2];
			}
			if (dividend_array[array_count] > max) 
10001bbc:	1c3b      	adds	r3, r7, #0
10001bbe:	3320      	adds	r3, #32
10001bc0:	2190      	movs	r1, #144	; 0x90
10001bc2:	19c9      	adds	r1, r1, r7
10001bc4:	680a      	ldr	r2, [r1, #0]
10001bc6:	0092      	lsls	r2, r2, #2
10001bc8:	58d2      	ldr	r2, [r2, r3]
10001bca:	20a4      	movs	r0, #164	; 0xa4
10001bcc:	19c0      	adds	r0, r0, r7
10001bce:	6803      	ldr	r3, [r0, #0]
10001bd0:	429a      	cmp	r2, r3
10001bd2:	d800      	bhi.n	10001bd6 <UART001_lConfigureBaudRate+0x276>
10001bd4:	e0fd      	b.n	10001dd2 <UART001_lConfigureBaudRate+0x472>
			{
				divisor1 = divisor_array[array_count_1];
10001bd6:	1c3b      	adds	r3, r7, #0
10001bd8:	3330      	adds	r3, #48	; 0x30
10001bda:	218c      	movs	r1, #140	; 0x8c
10001bdc:	19c9      	adds	r1, r1, r7
10001bde:	680a      	ldr	r2, [r1, #0]
10001be0:	0092      	lsls	r2, r2, #2
10001be2:	58d3      	ldr	r3, [r2, r3]
10001be4:	22a0      	movs	r2, #160	; 0xa0
10001be6:	19d2      	adds	r2, r2, r7
10001be8:	6013      	str	r3, [r2, #0]
				dividend1 = dividend_array[array_count_1];
10001bea:	1c3b      	adds	r3, r7, #0
10001bec:	3320      	adds	r3, #32
10001bee:	208c      	movs	r0, #140	; 0x8c
10001bf0:	19c0      	adds	r0, r0, r7
10001bf2:	6802      	ldr	r2, [r0, #0]
10001bf4:	0092      	lsls	r2, r2, #2
10001bf6:	58d3      	ldr	r3, [r2, r3]
10001bf8:	2198      	movs	r1, #152	; 0x98
10001bfa:	19c9      	adds	r1, r1, r7
10001bfc:	600b      	str	r3, [r1, #0]
				frac = (max - dividend_array[array_count_2]) / \
10001bfe:	1c3b      	adds	r3, r7, #0
10001c00:	3320      	adds	r3, #32
10001c02:	6f7a      	ldr	r2, [r7, #116]	; 0x74
10001c04:	0092      	lsls	r2, r2, #2
10001c06:	58d3      	ldr	r3, [r2, r3]
10001c08:	20a4      	movs	r0, #164	; 0xa4
10001c0a:	19c0      	adds	r0, r0, r7
10001c0c:	6802      	ldr	r2, [r0, #0]
10001c0e:	1ad2      	subs	r2, r2, r3
				                               dividend_array[array_count_1];
10001c10:	1c3b      	adds	r3, r7, #0
10001c12:	3320      	adds	r3, #32
10001c14:	208c      	movs	r0, #140	; 0x8c
10001c16:	19c0      	adds	r0, r0, r7
10001c18:	6801      	ldr	r1, [r0, #0]
10001c1a:	0089      	lsls	r1, r1, #2
10001c1c:	58cb      	ldr	r3, [r1, r3]
			}
			if (dividend_array[array_count] > max) 
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
10001c1e:	1c10      	adds	r0, r2, #0
10001c20:	1c19      	adds	r1, r3, #0
10001c22:	f001 fb95 	bl	10003350 <__aeabi_uidiv>
10001c26:	1c03      	adds	r3, r0, #0
10001c28:	673b      	str	r3, [r7, #112]	; 0x70
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
10001c2a:	2190      	movs	r1, #144	; 0x90
10001c2c:	19c9      	adds	r1, r1, r7
10001c2e:	680b      	ldr	r3, [r1, #0]
10001c30:	1e5a      	subs	r2, r3, #1
10001c32:	1c3b      	adds	r3, r7, #0
10001c34:	3330      	adds	r3, #48	; 0x30
10001c36:	0092      	lsls	r2, r2, #2
10001c38:	58d3      	ldr	r3, [r2, r3]
10001c3a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
10001c3c:	435a      	muls	r2, r3
				                                divisor_array[array_count-2U];
10001c3e:	2090      	movs	r0, #144	; 0x90
10001c40:	19c0      	adds	r0, r0, r7
10001c42:	6803      	ldr	r3, [r0, #0]
10001c44:	1e99      	subs	r1, r3, #2
10001c46:	1c3b      	adds	r3, r7, #0
10001c48:	3330      	adds	r3, #48	; 0x30
10001c4a:	0089      	lsls	r1, r1, #2
10001c4c:	58cb      	ldr	r3, [r1, r3]
			{
				divisor1 = divisor_array[array_count_1];
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
10001c4e:	18d3      	adds	r3, r2, r3
10001c50:	219c      	movs	r1, #156	; 0x9c
10001c52:	19c9      	adds	r1, r1, r7
10001c54:	600b      	str	r3, [r1, #0]
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
10001c56:	2290      	movs	r2, #144	; 0x90
10001c58:	19d2      	adds	r2, r2, r7
10001c5a:	6813      	ldr	r3, [r2, #0]
10001c5c:	1e5a      	subs	r2, r3, #1
10001c5e:	1c3b      	adds	r3, r7, #0
10001c60:	3320      	adds	r3, #32
10001c62:	0092      	lsls	r2, r2, #2
10001c64:	58d3      	ldr	r3, [r2, r3]
10001c66:	6f3a      	ldr	r2, [r7, #112]	; 0x70
10001c68:	435a      	muls	r2, r3
				                               dividend_array[array_count_2];
10001c6a:	1c3b      	adds	r3, r7, #0
10001c6c:	3320      	adds	r3, #32
10001c6e:	6f79      	ldr	r1, [r7, #116]	; 0x74
10001c70:	0089      	lsls	r1, r1, #2
10001c72:	58cb      	ldr	r3, [r1, r3]
				dividend1 = dividend_array[array_count_1];
				frac = (max - dividend_array[array_count_2]) / \
				                               dividend_array[array_count_1];
				divisor2 = (frac * divisor_array[array_count-1U]) + \
				                                divisor_array[array_count-2U];
				dividend2 = (frac * dividend_array[array_count-1U]) + \
10001c74:	18d3      	adds	r3, r2, r3
10001c76:	2094      	movs	r0, #148	; 0x94
10001c78:	19c0      	adds	r0, r0, r7
10001c7a:	6003      	str	r3, [r0, #0]
				                               dividend_array[array_count_2];
				/* Swap if required */
				if (swapped) {
10001c7c:	1c3b      	adds	r3, r7, #0
10001c7e:	3383      	adds	r3, #131	; 0x83
10001c80:	781b      	ldrb	r3, [r3, #0]
10001c82:	2b00      	cmp	r3, #0
10001c84:	d01b      	beq.n	10001cbe <UART001_lConfigureBaudRate+0x35e>
						/* Swap divisor1 and dividend1 */
						temp = divisor1;
10001c86:	21a0      	movs	r1, #160	; 0xa0
10001c88:	19c9      	adds	r1, r1, r7
10001c8a:	680b      	ldr	r3, [r1, #0]
10001c8c:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor1 = dividend1;
10001c8e:	2298      	movs	r2, #152	; 0x98
10001c90:	19d2      	adds	r2, r2, r7
10001c92:	6813      	ldr	r3, [r2, #0]
10001c94:	20a0      	movs	r0, #160	; 0xa0
10001c96:	19c0      	adds	r0, r0, r7
10001c98:	6003      	str	r3, [r0, #0]
						dividend1 = temp;
10001c9a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
10001c9c:	2198      	movs	r1, #152	; 0x98
10001c9e:	19c9      	adds	r1, r1, r7
10001ca0:	600b      	str	r3, [r1, #0]
						/* Swap divisor2 and dividend2 */
						temp = divisor2;
10001ca2:	229c      	movs	r2, #156	; 0x9c
10001ca4:	19d2      	adds	r2, r2, r7
10001ca6:	6813      	ldr	r3, [r2, #0]
10001ca8:	67fb      	str	r3, [r7, #124]	; 0x7c
						divisor2 = dividend2;
10001caa:	2094      	movs	r0, #148	; 0x94
10001cac:	19c0      	adds	r0, r0, r7
10001cae:	6803      	ldr	r3, [r0, #0]
10001cb0:	219c      	movs	r1, #156	; 0x9c
10001cb2:	19c9      	adds	r1, r1, r7
10001cb4:	600b      	str	r3, [r1, #0]
						dividend2 = temp;
10001cb6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
10001cb8:	2294      	movs	r2, #148	; 0x94
10001cba:	19d2      	adds	r2, r2, r7
10001cbc:	6013      	str	r3, [r2, #0]
					}
				/* Remove if one of has divisor 0 */
				if ((dividend1 == 0U) || (divisor1 == 0U)) {
10001cbe:	2098      	movs	r0, #152	; 0x98
10001cc0:	19c0      	adds	r0, r0, r7
10001cc2:	6803      	ldr	r3, [r0, #0]
10001cc4:	2b00      	cmp	r3, #0
10001cc6:	d004      	beq.n	10001cd2 <UART001_lConfigureBaudRate+0x372>
10001cc8:	21a0      	movs	r1, #160	; 0xa0
10001cca:	19c9      	adds	r1, r1, r7
10001ccc:	680b      	ldr	r3, [r1, #0]
10001cce:	2b00      	cmp	r3, #0
10001cd0:	d10c      	bne.n	10001cec <UART001_lConfigureBaudRate+0x38c>
					fdr_step = divisor2;
10001cd2:	229c      	movs	r2, #156	; 0x9c
10001cd4:	19d2      	adds	r2, r2, r7
10001cd6:	6813      	ldr	r3, [r2, #0]
10001cd8:	20b4      	movs	r0, #180	; 0xb4
10001cda:	19c0      	adds	r0, r0, r7
10001cdc:	6003      	str	r3, [r0, #0]
					brg_pdiv = dividend2;
10001cde:	2194      	movs	r1, #148	; 0x94
10001ce0:	19c9      	adds	r1, r1, r7
10001ce2:	680b      	ldr	r3, [r1, #0]
10001ce4:	22b0      	movs	r2, #176	; 0xb0
10001ce6:	19d2      	adds	r2, r2, r7
10001ce8:	6013      	str	r3, [r2, #0]
10001cea:	e06d      	b.n	10001dc8 <UART001_lConfigureBaudRate+0x468>
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
10001cec:	2094      	movs	r0, #148	; 0x94
10001cee:	19c0      	adds	r0, r0, r7
10001cf0:	6803      	ldr	r3, [r0, #0]
10001cf2:	2b00      	cmp	r3, #0
10001cf4:	d004      	beq.n	10001d00 <UART001_lConfigureBaudRate+0x3a0>
10001cf6:	219c      	movs	r1, #156	; 0x9c
10001cf8:	19c9      	adds	r1, r1, r7
10001cfa:	680b      	ldr	r3, [r1, #0]
10001cfc:	2b00      	cmp	r3, #0
10001cfe:	d10f      	bne.n	10001d20 <UART001_lConfigureBaudRate+0x3c0>
					fdr_step = divisor1;
10001d00:	22a0      	movs	r2, #160	; 0xa0
10001d02:	19d2      	adds	r2, r2, r7
10001d04:	6813      	ldr	r3, [r2, #0]
10001d06:	20b4      	movs	r0, #180	; 0xb4
10001d08:	19c0      	adds	r0, r0, r7
10001d0a:	6003      	str	r3, [r0, #0]
					brg_pdiv = dividend1;
10001d0c:	2198      	movs	r1, #152	; 0x98
10001d0e:	19c9      	adds	r1, r1, r7
10001d10:	680b      	ldr	r3, [r1, #0]
10001d12:	22b0      	movs	r2, #176	; 0xb0
10001d14:	19d2      	adds	r2, r2, r7
10001d16:	6013      	str	r3, [r2, #0]
10001d18:	e056      	b.n	10001dc8 <UART001_lConfigureBaudRate+0x468>
10001d1a:	46c0      	nop			; (mov r8, r8)
10001d1c:	0000030d 	.word	0x0000030d
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
10001d20:	23a0      	movs	r3, #160	; 0xa0
10001d22:	19db      	adds	r3, r3, r7
10001d24:	6818      	ldr	r0, [r3, #0]
10001d26:	f001 ff8b 	bl	10003c40 <__aeabi_ui2f>
10001d2a:	1c04      	adds	r4, r0, #0
10001d2c:	2198      	movs	r1, #152	; 0x98
10001d2e:	19c9      	adds	r1, r1, r7
10001d30:	6808      	ldr	r0, [r1, #0]
10001d32:	f001 ff85 	bl	10003c40 <__aeabi_ui2f>
10001d36:	1c03      	adds	r3, r0, #0
10001d38:	1c20      	adds	r0, r4, #0
10001d3a:	1c19      	adds	r1, r3, #0
10001d3c:	f001 fbb4 	bl	100034a8 <__aeabi_fdiv>
10001d40:	1c03      	adds	r3, r0, #0
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
10001d42:	6fb8      	ldr	r0, [r7, #120]	; 0x78
10001d44:	1c19      	adds	r1, r3, #0
10001d46:	f001 fda1 	bl	1000388c <__aeabi_fsub>
10001d4a:	1c03      	adds	r3, r0, #0
10001d4c:	1c18      	adds	r0, r3, #0
10001d4e:	f7ff fdef 	bl	10001930 <UART001_labsRealType>
10001d52:	1c04      	adds	r4, r0, #0
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
10001d54:	229c      	movs	r2, #156	; 0x9c
10001d56:	19d2      	adds	r2, r2, r7
10001d58:	6810      	ldr	r0, [r2, #0]
10001d5a:	f001 ff71 	bl	10003c40 <__aeabi_ui2f>
10001d5e:	1c05      	adds	r5, r0, #0
10001d60:	2394      	movs	r3, #148	; 0x94
10001d62:	19db      	adds	r3, r3, r7
10001d64:	6818      	ldr	r0, [r3, #0]
10001d66:	f001 ff6b 	bl	10003c40 <__aeabi_ui2f>
10001d6a:	1c03      	adds	r3, r0, #0
10001d6c:	1c28      	adds	r0, r5, #0
10001d6e:	1c19      	adds	r1, r3, #0
10001d70:	f001 fb9a 	bl	100034a8 <__aeabi_fdiv>
10001d74:	1c03      	adds	r3, r0, #0
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
10001d76:	6fb8      	ldr	r0, [r7, #120]	; 0x78
10001d78:	1c19      	adds	r1, r3, #0
10001d7a:	f001 fd87 	bl	1000388c <__aeabi_fsub>
10001d7e:	1c03      	adds	r3, r0, #0
10001d80:	1c18      	adds	r0, r3, #0
10001d82:	f7ff fdd5 	bl	10001930 <UART001_labsRealType>
10001d86:	1c03      	adds	r3, r0, #0
				}else if ((dividend2 == 0U) || (divisor2 == 0U)) {
					fdr_step = divisor1;
					brg_pdiv = dividend1;
				}else { 
					/*  Find the most nearest to target division */
					if (UART001_labsRealType(div_factor - \
10001d88:	1c20      	adds	r0, r4, #0
10001d8a:	1c19      	adds	r1, r3, #0
10001d8c:	f001 fb56 	bl	1000343c <__aeabi_fcmpgt>
10001d90:	1c03      	adds	r3, r0, #0
10001d92:	2b00      	cmp	r3, #0
10001d94:	d00c      	beq.n	10001db0 <UART001_lConfigureBaudRate+0x450>
					    ((float) divisor1 / (float) dividend1 )) > \
					    UART001_labsRealType(div_factor - \
					    ((float) divisor2 / (float) dividend2 ))) 
					{
						fdr_step = divisor2;
10001d96:	209c      	movs	r0, #156	; 0x9c
10001d98:	19c0      	adds	r0, r0, r7
10001d9a:	6803      	ldr	r3, [r0, #0]
10001d9c:	21b4      	movs	r1, #180	; 0xb4
10001d9e:	19c9      	adds	r1, r1, r7
10001da0:	600b      	str	r3, [r1, #0]
						brg_pdiv = dividend2;
10001da2:	2294      	movs	r2, #148	; 0x94
10001da4:	19d2      	adds	r2, r2, r7
10001da6:	6813      	ldr	r3, [r2, #0]
10001da8:	20b0      	movs	r0, #176	; 0xb0
10001daa:	19c0      	adds	r0, r0, r7
10001dac:	6003      	str	r3, [r0, #0]
10001dae:	e00b      	b.n	10001dc8 <UART001_lConfigureBaudRate+0x468>
					}else {
						fdr_step = divisor1;
10001db0:	21a0      	movs	r1, #160	; 0xa0
10001db2:	19c9      	adds	r1, r1, r7
10001db4:	680b      	ldr	r3, [r1, #0]
10001db6:	22b4      	movs	r2, #180	; 0xb4
10001db8:	19d2      	adds	r2, r2, r7
10001dba:	6013      	str	r3, [r2, #0]
						brg_pdiv = dividend1;
10001dbc:	2098      	movs	r0, #152	; 0x98
10001dbe:	19c0      	adds	r0, r0, r7
10001dc0:	6803      	ldr	r3, [r0, #0]
10001dc2:	21b0      	movs	r1, #176	; 0xb0
10001dc4:	19c9      	adds	r1, r1, r7
10001dc6:	600b      	str	r3, [r1, #0]
					}
				}
				do_while_break = 0x05U;
10001dc8:	2305      	movs	r3, #5
10001dca:	2288      	movs	r2, #136	; 0x88
10001dcc:	19d2      	adds	r2, r2, r7
10001dce:	6013      	str	r3, [r2, #0]
10001dd0:	e033      	b.n	10001e3a <UART001_lConfigureBaudRate+0x4da>
			}
			else if (remainder[array_count]== 0U) 
10001dd2:	1c3b      	adds	r3, r7, #0
10001dd4:	3340      	adds	r3, #64	; 0x40
10001dd6:	2090      	movs	r0, #144	; 0x90
10001dd8:	19c0      	adds	r0, r0, r7
10001dda:	6802      	ldr	r2, [r0, #0]
10001ddc:	0092      	lsls	r2, r2, #2
10001dde:	58d3      	ldr	r3, [r2, r3]
10001de0:	2b00      	cmp	r3, #0
10001de2:	d12a      	bne.n	10001e3a <UART001_lConfigureBaudRate+0x4da>
			{
				fdr_step = divisor_array[array_count];
10001de4:	1c3b      	adds	r3, r7, #0
10001de6:	3330      	adds	r3, #48	; 0x30
10001de8:	2190      	movs	r1, #144	; 0x90
10001dea:	19c9      	adds	r1, r1, r7
10001dec:	680a      	ldr	r2, [r1, #0]
10001dee:	0092      	lsls	r2, r2, #2
10001df0:	58d3      	ldr	r3, [r2, r3]
10001df2:	22b4      	movs	r2, #180	; 0xb4
10001df4:	19d2      	adds	r2, r2, r7
10001df6:	6013      	str	r3, [r2, #0]
				brg_pdiv = dividend_array[array_count];
10001df8:	1c3b      	adds	r3, r7, #0
10001dfa:	3320      	adds	r3, #32
10001dfc:	2090      	movs	r0, #144	; 0x90
10001dfe:	19c0      	adds	r0, r0, r7
10001e00:	6802      	ldr	r2, [r0, #0]
10001e02:	0092      	lsls	r2, r2, #2
10001e04:	58d3      	ldr	r3, [r2, r3]
10001e06:	21b0      	movs	r1, #176	; 0xb0
10001e08:	19c9      	adds	r1, r1, r7
10001e0a:	600b      	str	r3, [r1, #0]
				if (swapped)
10001e0c:	1c3b      	adds	r3, r7, #0
10001e0e:	3383      	adds	r3, #131	; 0x83
10001e10:	781b      	ldrb	r3, [r3, #0]
10001e12:	2b00      	cmp	r3, #0
10001e14:	d00d      	beq.n	10001e32 <UART001_lConfigureBaudRate+0x4d2>
				{
					/* Swap fdr_step and brg_pdiv */
					temp = fdr_step;
10001e16:	22b4      	movs	r2, #180	; 0xb4
10001e18:	19d2      	adds	r2, r2, r7
10001e1a:	6813      	ldr	r3, [r2, #0]
10001e1c:	67fb      	str	r3, [r7, #124]	; 0x7c
					fdr_step = brg_pdiv;
10001e1e:	20b0      	movs	r0, #176	; 0xb0
10001e20:	19c0      	adds	r0, r0, r7
10001e22:	6803      	ldr	r3, [r0, #0]
10001e24:	21b4      	movs	r1, #180	; 0xb4
10001e26:	19c9      	adds	r1, r1, r7
10001e28:	600b      	str	r3, [r1, #0]
					brg_pdiv = temp;
10001e2a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
10001e2c:	22b0      	movs	r2, #176	; 0xb0
10001e2e:	19d2      	adds	r2, r2, r7
10001e30:	6013      	str	r3, [r2, #0]
				}
				do_while_break = 0x05U;
10001e32:	2305      	movs	r3, #5
10001e34:	2088      	movs	r0, #136	; 0x88
10001e36:	19c0      	adds	r0, r0, r7
10001e38:	6003      	str	r3, [r0, #0]
			}
			else {
			  /* Do Nothing */
			}
		} while (do_while_break != 0x05U);
10001e3a:	2188      	movs	r1, #136	; 0x88
10001e3c:	19c9      	adds	r1, r1, r7
10001e3e:	680b      	ldr	r3, [r1, #0]
10001e40:	2b05      	cmp	r3, #5
10001e42:	d000      	beq.n	10001e46 <UART001_lConfigureBaudRate+0x4e6>
10001e44:	e607      	b.n	10001a56 <UART001_lConfigureBaudRate+0xf6>

	if(fdr_step >= UART001_MAX_VALUE)
10001e46:	23b4      	movs	r3, #180	; 0xb4
10001e48:	19db      	adds	r3, r3, r7
10001e4a:	681a      	ldr	r2, [r3, #0]
10001e4c:	4b0a      	ldr	r3, [pc, #40]	; (10001e78 <UART001_lConfigureBaudRate+0x518>)
10001e4e:	429a      	cmp	r2, r3
10001e50:	d903      	bls.n	10001e5a <UART001_lConfigureBaudRate+0x4fa>
	{
	   fdr_step = 1023U;
10001e52:	4b09      	ldr	r3, [pc, #36]	; (10001e78 <UART001_lConfigureBaudRate+0x518>)
10001e54:	20b4      	movs	r0, #180	; 0xb4
10001e56:	19c0      	adds	r0, r0, r7
10001e58:	6003      	str	r3, [r0, #0]
	}

	*Step = fdr_step;
10001e5a:	687b      	ldr	r3, [r7, #4]
10001e5c:	21b4      	movs	r1, #180	; 0xb4
10001e5e:	19c9      	adds	r1, r1, r7
10001e60:	680a      	ldr	r2, [r1, #0]
10001e62:	601a      	str	r2, [r3, #0]

	*Pdiv = brg_pdiv - 1U;
10001e64:	22b0      	movs	r2, #176	; 0xb0
10001e66:	19d2      	adds	r2, r2, r7
10001e68:	6813      	ldr	r3, [r2, #0]
10001e6a:	1e5a      	subs	r2, r3, #1
10001e6c:	68bb      	ldr	r3, [r7, #8]
10001e6e:	601a      	str	r2, [r3, #0]
}
10001e70:	46bd      	mov	sp, r7
10001e72:	b02e      	add	sp, #184	; 0xb8
10001e74:	bdb0      	pop	{r4, r5, r7, pc}
10001e76:	46c0      	nop			; (mov r8, r8)
10001e78:	000003ff 	.word	0x000003ff

10001e7c <UART001_Init>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
void UART001_Init(void)
{
10001e7c:	b580      	push	{r7, lr}
10001e7e:	b082      	sub	sp, #8
10001e80:	af00      	add	r7, sp, #0
    #if (__TARGET_DEVICE__ != XMC45)
	#if ((__TARGET_DEVICE__ == XMC13) || \
	     (__TARGET_DEVICE__ == XMC12) || \
	     (__TARGET_DEVICE__ == XMC11))
	  /* Disable the USIC0/USIC1 clock gating for XMC1000 devices */	     
	  SCU_GENERAL->PASSWD = 0x000000C0UL;
10001e82:	4b1d      	ldr	r3, [pc, #116]	; (10001ef8 <UART001_Init+0x7c>)
10001e84:	22c0      	movs	r2, #192	; 0xc0
10001e86:	625a      	str	r2, [r3, #36]	; 0x24
	  WR_REG(SCU_CLK->CLKCR, SCU_CLK_CLKCR_CNTADJ_Msk, \
10001e88:	4b1c      	ldr	r3, [pc, #112]	; (10001efc <UART001_Init+0x80>)
10001e8a:	4a1c      	ldr	r2, [pc, #112]	; (10001efc <UART001_Init+0x80>)
10001e8c:	6812      	ldr	r2, [r2, #0]
10001e8e:	491c      	ldr	r1, [pc, #112]	; (10001f00 <UART001_Init+0x84>)
10001e90:	430a      	orrs	r2, r1
10001e92:	601a      	str	r2, [r3, #0]
	                                SCU_CLK_CLKCR_CNTADJ_Pos,CLK002_DELAYCNT);

	  #if defined(UART001_PER0_USIC0_ENABLED)
	  SET_BIT(SCU_CLK->CGATCLR0, SCU_CLK_CGATCLR0_USIC0_Pos);
10001e94:	4b19      	ldr	r3, [pc, #100]	; (10001efc <UART001_Init+0x80>)
10001e96:	4a19      	ldr	r2, [pc, #100]	; (10001efc <UART001_Init+0x80>)
10001e98:	6912      	ldr	r2, [r2, #16]
10001e9a:	2108      	movs	r1, #8
10001e9c:	430a      	orrs	r2, r1
10001e9e:	611a      	str	r2, [r3, #16]
      #endif
      #if defined(UART001_PER1_USIC1_ENABLED)
	  SET_BIT(SCU_CLK->CGATCLR1, SCU_CLK_CGATCLR1_USIC1_Pos);
	  #endif
	  while ((SCU_CLK->CLKCR)&(SCU_CLK_CLKCR_VDDC2LOW_Msk))
10001ea0:	46c0      	nop			; (mov r8, r8)
10001ea2:	4b16      	ldr	r3, [pc, #88]	; (10001efc <UART001_Init+0x80>)
10001ea4:	681a      	ldr	r2, [r3, #0]
10001ea6:	2380      	movs	r3, #128	; 0x80
10001ea8:	05db      	lsls	r3, r3, #23
10001eaa:	4013      	ands	r3, r2
10001eac:	d1f9      	bne.n	10001ea2 <UART001_Init+0x26>
	  {
	  	;
	  }
	  SCU_GENERAL->PASSWD = 0x000000C3UL;
10001eae:	4b12      	ldr	r3, [pc, #72]	; (10001ef8 <UART001_Init+0x7c>)
10001eb0:	22c3      	movs	r2, #195	; 0xc3
10001eb2:	625a      	str	r2, [r3, #36]	; 0x24
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
10001eb4:	2300      	movs	r3, #0
10001eb6:	607b      	str	r3, [r7, #4]
10001eb8:	e017      	b.n	10001eea <UART001_Init+0x6e>
	                           LoopIndex++)
   {
	  if (UART001_HandleArray[LoopIndex]->Mode == UART_HALFDUPLEX)
10001eba:	4b12      	ldr	r3, [pc, #72]	; (10001f04 <UART001_Init+0x88>)
10001ebc:	687a      	ldr	r2, [r7, #4]
10001ebe:	0092      	lsls	r2, r2, #2
10001ec0:	58d3      	ldr	r3, [r2, r3]
10001ec2:	7d1b      	ldrb	r3, [r3, #20]
10001ec4:	2b01      	cmp	r3, #1
10001ec6:	d106      	bne.n	10001ed6 <UART001_Init+0x5a>
	  {
	   /*Configure TX Pin in Open-drain mode to allow the Wired-AND connection*/
		UART001_lConfigTXPin(UART001_HandleArray[LoopIndex]);
10001ec8:	4b0e      	ldr	r3, [pc, #56]	; (10001f04 <UART001_Init+0x88>)
10001eca:	687a      	ldr	r2, [r7, #4]
10001ecc:	0092      	lsls	r2, r2, #2
10001ece:	58d3      	ldr	r3, [r2, r3]
10001ed0:	1c18      	adds	r0, r3, #0
10001ed2:	f7ff fcbd 	bl	10001850 <UART001_lConfigTXPin>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
10001ed6:	4b0b      	ldr	r3, [pc, #44]	; (10001f04 <UART001_Init+0x88>)
10001ed8:	687a      	ldr	r2, [r7, #4]
10001eda:	0092      	lsls	r2, r2, #2
10001edc:	58d3      	ldr	r3, [r2, r3]
10001ede:	1c18      	adds	r0, r3, #0
10001ee0:	f7ff fbdc 	bl	1000169c <UART001_lInit>
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
	                           LoopIndex++)
10001ee4:	687b      	ldr	r3, [r7, #4]
10001ee6:	3301      	adds	r3, #1
10001ee8:	607b      	str	r3, [r7, #4]
   #if defined(UART001_PER1_USIC2_ENABLED)
	  RESET001_DeassertReset(PER1_USIC2); 
   #endif 
   #endif  
	  
   for (LoopIndex = (uint32_t)0; LoopIndex < (uint32_t)UART001_NUM_HANDLES; \
10001eea:	687b      	ldr	r3, [r7, #4]
10001eec:	2b00      	cmp	r3, #0
10001eee:	d0e4      	beq.n	10001eba <UART001_Init+0x3e>
	  }
	  
	  UART001_lInit(UART001_HandleArray[LoopIndex]);
   }
   
}
10001ef0:	46bd      	mov	sp, r7
10001ef2:	b002      	add	sp, #8
10001ef4:	bd80      	pop	{r7, pc}
10001ef6:	46c0      	nop			; (mov r8, r8)
10001ef8:	40010000 	.word	0x40010000
10001efc:	40010300 	.word	0x40010300
10001f00:	3ff00000 	.word	0x3ff00000
10001f04:	20000b90 	.word	0x20000b90

10001f08 <UART001_DeInit>:
 *
 * <b>Reentrant: No </b><BR>
 *
 ******************************************************************************/
 void  UART001_DeInit (const UART001_HandleType* Handle)
{
10001f08:	b580      	push	{r7, lr}
10001f0a:	b082      	sub	sp, #8
10001f0c:	af00      	add	r7, sp, #0
10001f0e:	6078      	str	r0, [r7, #4]
  /* <<<DD_UART001_API_2>>> */
  /* Place holder function */      
}
10001f10:	46bd      	mov	sp, r7
10001f12:	b002      	add	sp, #8
10001f14:	bd80      	pop	{r7, pc}
10001f16:	46c0      	nop			; (mov r8, r8)

10001f18 <UART001_Configure>:
  const UART001_HandleType* Handle,
  uint32_t BaudRate,
  UART_ParityType Parity,
  UART_StopBitType Stopbit
)
{
10001f18:	b580      	push	{r7, lr}
10001f1a:	b08a      	sub	sp, #40	; 0x28
10001f1c:	af00      	add	r7, sp, #0
10001f1e:	60f8      	str	r0, [r7, #12]
10001f20:	60b9      	str	r1, [r7, #8]
10001f22:	1c11      	adds	r1, r2, #0
10001f24:	1c1a      	adds	r2, r3, #0
10001f26:	1dfb      	adds	r3, r7, #7
10001f28:	7019      	strb	r1, [r3, #0]
10001f2a:	1dbb      	adds	r3, r7, #6
10001f2c:	701a      	strb	r2, [r3, #0]
   uint32_t Brg_Pdiv = 0x00U;
10001f2e:	2300      	movs	r3, #0
10001f30:	617b      	str	r3, [r7, #20]
   uint32_t Fdr_Step = 0x00U;
10001f32:	2300      	movs	r3, #0
10001f34:	613b      	str	r3, [r7, #16]
   uint32_t TXIDLE_status;
   uint32_t RXIDLE_status;
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
10001f36:	68fb      	ldr	r3, [r7, #12]
10001f38:	681b      	ldr	r3, [r3, #0]
10001f3a:	623b      	str	r3, [r7, #32]
   status_t Status = (status_t)UART001_ERROR;
10001f3c:	2305      	movs	r3, #5
10001f3e:	627b      	str	r3, [r7, #36]	; 0x24
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
10001f40:	6a3b      	ldr	r3, [r7, #32]
10001f42:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
   status_t Status = (status_t)UART001_ERROR;
   
   /* <<<DD_UART001_API_3>>>*/

   TXIDLE_status = (uint32_t)\
10001f44:	2301      	movs	r3, #1
10001f46:	4013      	ands	r3, r2
10001f48:	61fb      	str	r3, [r7, #28]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
10001f4a:	6a3b      	ldr	r3, [r7, #32]
10001f4c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
10001f4e:	2302      	movs	r3, #2
10001f50:	4013      	ands	r3, r2

   TXIDLE_status = (uint32_t)\
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_TXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_TXIDLE_Pos);

   RXIDLE_status = (uint32_t)\
10001f52:	085b      	lsrs	r3, r3, #1
10001f54:	61bb      	str	r3, [r7, #24]
                 RD_REG(UartRegs->PSR_ASCMode,USIC_CH_PSR_ASCMode_RXIDLE_Msk, \
	                       USIC_CH_PSR_ASCMode_RXIDLE_Pos);
   if(( TXIDLE_status & RXIDLE_status) == 0x01U)
10001f56:	69fb      	ldr	r3, [r7, #28]
10001f58:	69ba      	ldr	r2, [r7, #24]
10001f5a:	4013      	ands	r3, r2
10001f5c:	2b01      	cmp	r3, #1
10001f5e:	d156      	bne.n	1000200e <UART001_Configure+0xf6>
    {
      /* Disable UART mode before configuring all USIC registers to avoid 
       * unintended edges */ 
      UartRegs->CCR &= ~( ((uint32_t)(UART_MODE  & USIC_CH_CCR_MODE_Msk)));  
10001f60:	6a3b      	ldr	r3, [r7, #32]
10001f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
10001f64:	2202      	movs	r2, #2
10001f66:	1c19      	adds	r1, r3, #0
10001f68:	4391      	bics	r1, r2
10001f6a:	1c0a      	adds	r2, r1, #0
10001f6c:	6a3b      	ldr	r3, [r7, #32]
10001f6e:	641a      	str	r2, [r3, #64]	; 0x40
	  
      /* Configuration of USIC Channel Fractional Divider */
      UART001_lConfigureBaudRate(BaudRate,&Brg_Pdiv,&Fdr_Step);
10001f70:	68b9      	ldr	r1, [r7, #8]
10001f72:	1c3a      	adds	r2, r7, #0
10001f74:	3214      	adds	r2, #20
10001f76:	1c3b      	adds	r3, r7, #0
10001f78:	3310      	adds	r3, #16
10001f7a:	1c08      	adds	r0, r1, #0
10001f7c:	1c11      	adds	r1, r2, #0
10001f7e:	1c1a      	adds	r2, r3, #0
10001f80:	f7ff fcee 	bl	10001960 <UART001_lConfigureBaudRate>

      /* Step value: 0x3FF */
      UartRegs->FDR &= ~(USIC_CH_FDR_STEP_Msk);
10001f84:	6a3b      	ldr	r3, [r7, #32]
10001f86:	691b      	ldr	r3, [r3, #16]
10001f88:	0a9b      	lsrs	r3, r3, #10
10001f8a:	029a      	lsls	r2, r3, #10
10001f8c:	6a3b      	ldr	r3, [r7, #32]
10001f8e:	611a      	str	r2, [r3, #16]
      UartRegs->FDR |= ( Fdr_Step & USIC_CH_FDR_STEP_Msk);
10001f90:	6a3b      	ldr	r3, [r7, #32]
10001f92:	691a      	ldr	r2, [r3, #16]
10001f94:	693b      	ldr	r3, [r7, #16]
10001f96:	059b      	lsls	r3, r3, #22
10001f98:	0d9b      	lsrs	r3, r3, #22
10001f9a:	431a      	orrs	r2, r3
10001f9c:	6a3b      	ldr	r3, [r7, #32]
10001f9e:	611a      	str	r2, [r3, #16]
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
10001fa0:	6a3b      	ldr	r3, [r7, #32]
10001fa2:	695a      	ldr	r2, [r3, #20]
10001fa4:	4b1d      	ldr	r3, [pc, #116]	; (1000201c <UART001_Configure+0x104>)
10001fa6:	401a      	ands	r2, r3
10001fa8:	6a3b      	ldr	r3, [r7, #32]
10001faa:	615a      	str	r2, [r3, #20]
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
10001fac:	6a3b      	ldr	r3, [r7, #32]
10001fae:	695a      	ldr	r2, [r3, #20]
10001fb0:	697b      	ldr	r3, [r7, #20]
10001fb2:	0419      	lsls	r1, r3, #16
    		                                          &  USIC_CH_BRG_PDIV_Msk));
10001fb4:	4b1a      	ldr	r3, [pc, #104]	; (10002020 <UART001_Configure+0x108>)
10001fb6:	400b      	ands	r3, r1
              
      /* The PreDivider for CTQ, PCTQ = 0  */
      /* The Denominator for CTQ, DCTQ = 16 */

      UartRegs->BRG &= ~(USIC_CH_BRG_PDIV_Msk);
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
10001fb8:	431a      	orrs	r2, r3
10001fba:	6a3b      	ldr	r3, [r7, #32]
10001fbc:	615a      	str	r2, [r3, #20]
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
10001fbe:	6a3b      	ldr	r3, [r7, #32]
10001fc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
10001fc2:	2202      	movs	r2, #2
10001fc4:	1c19      	adds	r1, r3, #0
10001fc6:	4391      	bics	r1, r2
10001fc8:	1c0a      	adds	r2, r1, #0
10001fca:	6a3b      	ldr	r3, [r7, #32]
10001fcc:	63da      	str	r2, [r3, #60]	; 0x3c
      UartRegs->PCR_ASCMode |= \
10001fce:	6a3b      	ldr	r3, [r7, #32]
10001fd0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
10001fd2:	1dbb      	adds	r3, r7, #6
10001fd4:	781b      	ldrb	r3, [r3, #0]
10001fd6:	0059      	lsls	r1, r3, #1
10001fd8:	2302      	movs	r3, #2
10001fda:	400b      	ands	r3, r1
      UartRegs->BRG |= ((((uint32_t)Brg_Pdiv  << USIC_CH_BRG_PDIV_Pos) \
    		                                          &  USIC_CH_BRG_PDIV_Msk));

      /* Configure StopBit */
      UartRegs->PCR_ASCMode &= ~(USIC_CH_PCR_ASCMode_STPB_Msk);
      UartRegs->PCR_ASCMode |= \
10001fdc:	431a      	orrs	r2, r3
10001fde:	6a3b      	ldr	r3, [r7, #32]
10001fe0:	63da      	str	r2, [r3, #60]	; 0x3c
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
10001fe2:	6a3b      	ldr	r3, [r7, #32]
10001fe4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
10001fe6:	4b0f      	ldr	r3, [pc, #60]	; (10002024 <UART001_Configure+0x10c>)
10001fe8:	401a      	ands	r2, r3
10001fea:	6a3b      	ldr	r3, [r7, #32]
10001fec:	641a      	str	r2, [r3, #64]	; 0x40
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
10001fee:	6a3b      	ldr	r3, [r7, #32]
10001ff0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
10001ff2:	1dfb      	adds	r3, r7, #7
10001ff4:	781b      	ldrb	r3, [r3, #0]
10001ff6:	0219      	lsls	r1, r3, #8
10001ff8:	23c0      	movs	r3, #192	; 0xc0
10001ffa:	009b      	lsls	r3, r3, #2
10001ffc:	400b      	ands	r3, r1
                      (((uint32_t)Stopbit << USIC_CH_PCR_ASCMode_STPB_Pos) & \
                       USIC_CH_PCR_ASCMode_STPB_Msk);
          
      /* Configure Parity*/
      UartRegs->CCR &= ~(USIC_CH_CCR_PM_Msk);
      UartRegs->CCR |= (((UART_MODE  & USIC_CH_CCR_MODE_Msk)) | \
10001ffe:	4313      	orrs	r3, r2
10002000:	2202      	movs	r2, #2
10002002:	431a      	orrs	r2, r3
10002004:	6a3b      	ldr	r3, [r7, #32]
10002006:	641a      	str	r2, [r3, #64]	; 0x40
                        (((uint32_t)Parity  << USIC_CH_CCR_PM_Pos) & \
                                                       USIC_CH_CCR_PM_Msk));

      Status = (status_t)DAVEApp_SUCCESS;
10002008:	2300      	movs	r3, #0
1000200a:	627b      	str	r3, [r7, #36]	; 0x24
1000200c:	e001      	b.n	10002012 <UART001_Configure+0xfa>
    }
    else
    {
      Status = (status_t)UART001_BUSY;
1000200e:	2303      	movs	r3, #3
10002010:	627b      	str	r3, [r7, #36]	; 0x24
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
    }
  
  return Status;
10002012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
10002014:	1c18      	adds	r0, r3, #0
10002016:	46bd      	mov	sp, r7
10002018:	b00a      	add	sp, #40	; 0x28
1000201a:	bd80      	pop	{r7, pc}
1000201c:	fc00ffff 	.word	0xfc00ffff
10002020:	03ff0000 	.word	0x03ff0000
10002024:	fffffcff 	.word	0xfffffcff

10002028 <UART001_ReadDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{ 
10002028:	b580      	push	{r7, lr}
1000202a:	b086      	sub	sp, #24
1000202c:	af00      	add	r7, sp, #0
1000202e:	60f8      	str	r0, [r7, #12]
10002030:	60b9      	str	r1, [r7, #8]
10002032:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
10002034:	2300      	movs	r3, #0
10002036:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
10002038:	68fb      	ldr	r3, [r7, #12]
1000203a:	681b      	ldr	r3, [r3, #0]
1000203c:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
1000203e:	68fb      	ldr	r3, [r7, #12]
10002040:	7fdb      	ldrb	r3, [r3, #31]
10002042:	2b00      	cmp	r3, #0
10002044:	d01c      	beq.n	10002080 <UART001_ReadDataMultiple+0x58>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
10002046:	e00f      	b.n	10002068 <UART001_ReadDataMultiple+0x40>
	  {
		*DataPtr = (uint16_t)UartRegs->OUTR;
10002048:	693a      	ldr	r2, [r7, #16]
1000204a:	238e      	movs	r3, #142	; 0x8e
1000204c:	005b      	lsls	r3, r3, #1
1000204e:	58d3      	ldr	r3, [r2, r3]
10002050:	b29a      	uxth	r2, r3
10002052:	68bb      	ldr	r3, [r7, #8]
10002054:	801a      	strh	r2, [r3, #0]
		Count--;
10002056:	687b      	ldr	r3, [r7, #4]
10002058:	3b01      	subs	r3, #1
1000205a:	607b      	str	r3, [r7, #4]
		ReadCount++;
1000205c:	697b      	ldr	r3, [r7, #20]
1000205e:	3301      	adds	r3, #1
10002060:	617b      	str	r3, [r7, #20]
		DataPtr++;
10002062:	68bb      	ldr	r3, [r7, #8]
10002064:	3302      	adds	r3, #2
10002066:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
10002068:	693a      	ldr	r2, [r7, #16]
1000206a:	238a      	movs	r3, #138	; 0x8a
1000206c:	005b      	lsls	r3, r3, #1
1000206e:	58d2      	ldr	r2, [r2, r3]
10002070:	2308      	movs	r3, #8
10002072:	4013      	ands	r3, r2
10002074:	08db      	lsrs	r3, r3, #3
10002076:	d10b      	bne.n	10002090 <UART001_ReadDataMultiple+0x68>
10002078:	687b      	ldr	r3, [r7, #4]
1000207a:	2b00      	cmp	r3, #0
1000207c:	d1e4      	bne.n	10002048 <UART001_ReadDataMultiple+0x20>
1000207e:	e007      	b.n	10002090 <UART001_ReadDataMultiple+0x68>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint16_t)UartRegs->RBUF;
10002080:	693b      	ldr	r3, [r7, #16]
10002082:	6d5b      	ldr	r3, [r3, #84]	; 0x54
10002084:	b29a      	uxth	r2, r3
10002086:	68bb      	ldr	r3, [r7, #8]
10002088:	801a      	strh	r2, [r3, #0]
	  ReadCount++;
1000208a:	697b      	ldr	r3, [r7, #20]
1000208c:	3301      	adds	r3, #1
1000208e:	617b      	str	r3, [r7, #20]
  }
  return ReadCount;
10002090:	697b      	ldr	r3, [r7, #20]
}
10002092:	1c18      	adds	r0, r3, #0
10002094:	46bd      	mov	sp, r7
10002096:	b006      	add	sp, #24
10002098:	bd80      	pop	{r7, pc}
1000209a:	46c0      	nop			; (mov r8, r8)

1000209c <UART001_ReadDataBytes>:
(
  const UART001_HandleType* Handle,
  uint8_t* DataPtr,
  uint32_t Count
)
{ 
1000209c:	b580      	push	{r7, lr}
1000209e:	b086      	sub	sp, #24
100020a0:	af00      	add	r7, sp, #0
100020a2:	60f8      	str	r0, [r7, #12]
100020a4:	60b9      	str	r1, [r7, #8]
100020a6:	607a      	str	r2, [r7, #4]
  uint32_t ReadCount = 0x00U;
100020a8:	2300      	movs	r3, #0
100020aa:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
100020ac:	68fb      	ldr	r3, [r7, #12]
100020ae:	681b      	ldr	r3, [r3, #0]
100020b0:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
100020b2:	68fb      	ldr	r3, [r7, #12]
100020b4:	7fdb      	ldrb	r3, [r3, #31]
100020b6:	2b00      	cmp	r3, #0
100020b8:	d01c      	beq.n	100020f4 <UART001_ReadDataBytes+0x58>
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
100020ba:	e00f      	b.n	100020dc <UART001_ReadDataBytes+0x40>
	  {
		*DataPtr = (uint8_t)UartRegs->OUTR;
100020bc:	693a      	ldr	r2, [r7, #16]
100020be:	238e      	movs	r3, #142	; 0x8e
100020c0:	005b      	lsls	r3, r3, #1
100020c2:	58d3      	ldr	r3, [r2, r3]
100020c4:	b2da      	uxtb	r2, r3
100020c6:	68bb      	ldr	r3, [r7, #8]
100020c8:	701a      	strb	r2, [r3, #0]
		Count--;
100020ca:	687b      	ldr	r3, [r7, #4]
100020cc:	3b01      	subs	r3, #1
100020ce:	607b      	str	r3, [r7, #4]
		ReadCount++;
100020d0:	697b      	ldr	r3, [r7, #20]
100020d2:	3301      	adds	r3, #1
100020d4:	617b      	str	r3, [r7, #20]
		DataPtr++;
100020d6:	68bb      	ldr	r3, [r7, #8]
100020d8:	3301      	adds	r3, #1
100020da:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;  
  /* <<<DD_UART001_API_4>>>*/
  /* If FIFO is enabled read data from receive FIFO buffer */
  if(Handle->RxFifoEn) 
  {
	  while(! USIC_ubIsRxFIFOempty(UartRegs) && Count)
100020dc:	693a      	ldr	r2, [r7, #16]
100020de:	238a      	movs	r3, #138	; 0x8a
100020e0:	005b      	lsls	r3, r3, #1
100020e2:	58d2      	ldr	r2, [r2, r3]
100020e4:	2308      	movs	r3, #8
100020e6:	4013      	ands	r3, r2
100020e8:	08db      	lsrs	r3, r3, #3
100020ea:	d10b      	bne.n	10002104 <UART001_ReadDataBytes+0x68>
100020ec:	687b      	ldr	r3, [r7, #4]
100020ee:	2b00      	cmp	r3, #0
100020f0:	d1e4      	bne.n	100020bc <UART001_ReadDataBytes+0x20>
100020f2:	e007      	b.n	10002104 <UART001_ReadDataBytes+0x68>
	  }
  }
  else
  {
	  /* If FIFO is disabled read data from standard receive buffer */
	  *DataPtr = (uint8_t)UartRegs->RBUF;
100020f4:	693b      	ldr	r3, [r7, #16]
100020f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
100020f8:	b2da      	uxtb	r2, r3
100020fa:	68bb      	ldr	r3, [r7, #8]
100020fc:	701a      	strb	r2, [r3, #0]
	  ReadCount++;
100020fe:	697b      	ldr	r3, [r7, #20]
10002100:	3301      	adds	r3, #1
10002102:	617b      	str	r3, [r7, #20]
  }  
  return ReadCount;
10002104:	697b      	ldr	r3, [r7, #20]
}
10002106:	1c18      	adds	r0, r3, #0
10002108:	46bd      	mov	sp, r7
1000210a:	b006      	add	sp, #24
1000210c:	bd80      	pop	{r7, pc}
1000210e:	46c0      	nop			; (mov r8, r8)

10002110 <UART001_WriteDataMultiple>:
(
  const UART001_HandleType* Handle,
  uint16_t* DataPtr,
  uint32_t Count
)
{
10002110:	b580      	push	{r7, lr}
10002112:	b086      	sub	sp, #24
10002114:	af00      	add	r7, sp, #0
10002116:	60f8      	str	r0, [r7, #12]
10002118:	60b9      	str	r1, [r7, #8]
1000211a:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
1000211c:	2300      	movs	r3, #0
1000211e:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
10002120:	68fb      	ldr	r3, [r7, #12]
10002122:	681b      	ldr	r3, [r3, #0]
10002124:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
10002126:	68fb      	ldr	r3, [r7, #12]
10002128:	7f9b      	ldrb	r3, [r3, #30]
1000212a:	2b00      	cmp	r3, #0
1000212c:	d01d      	beq.n	1000216a <UART001_WriteDataMultiple+0x5a>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
1000212e:	e00f      	b.n	10002150 <UART001_WriteDataMultiple+0x40>
	  {
		UartRegs->IN[0] = *DataPtr;
10002130:	68bb      	ldr	r3, [r7, #8]
10002132:	881b      	ldrh	r3, [r3, #0]
10002134:	1c19      	adds	r1, r3, #0
10002136:	693a      	ldr	r2, [r7, #16]
10002138:	23c0      	movs	r3, #192	; 0xc0
1000213a:	005b      	lsls	r3, r3, #1
1000213c:	50d1      	str	r1, [r2, r3]
		Count--;
1000213e:	687b      	ldr	r3, [r7, #4]
10002140:	3b01      	subs	r3, #1
10002142:	607b      	str	r3, [r7, #4]
		WriteCount++;
10002144:	697b      	ldr	r3, [r7, #20]
10002146:	3301      	adds	r3, #1
10002148:	617b      	str	r3, [r7, #20]
		DataPtr++;
1000214a:	68bb      	ldr	r3, [r7, #8]
1000214c:	3302      	adds	r3, #2
1000214e:	60bb      	str	r3, [r7, #8]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
  /* <<<DD_UART001_API_5>>>*/
  /* If FIFO is enabled write data to the transmit FIFO buffer */
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
10002150:	693a      	ldr	r2, [r7, #16]
10002152:	238a      	movs	r3, #138	; 0x8a
10002154:	005b      	lsls	r3, r3, #1
10002156:	58d2      	ldr	r2, [r2, r3]
10002158:	2380      	movs	r3, #128	; 0x80
1000215a:	015b      	lsls	r3, r3, #5
1000215c:	4013      	ands	r3, r2
1000215e:	0b1b      	lsrs	r3, r3, #12
10002160:	d111      	bne.n	10002186 <UART001_WriteDataMultiple+0x76>
10002162:	687b      	ldr	r3, [r7, #4]
10002164:	2b00      	cmp	r3, #0
10002166:	d1e3      	bne.n	10002130 <UART001_WriteDataMultiple+0x20>
10002168:	e00d      	b.n	10002186 <UART001_WriteDataMultiple+0x76>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
1000216a:	693b      	ldr	r3, [r7, #16]
1000216c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
1000216e:	2380      	movs	r3, #128	; 0x80
10002170:	4013      	ands	r3, r2
10002172:	d108      	bne.n	10002186 <UART001_WriteDataMultiple+0x76>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
10002174:	68bb      	ldr	r3, [r7, #8]
10002176:	881b      	ldrh	r3, [r3, #0]
10002178:	1c19      	adds	r1, r3, #0
1000217a:	693a      	ldr	r2, [r7, #16]
1000217c:	2380      	movs	r3, #128	; 0x80
1000217e:	50d1      	str	r1, [r2, r3]
		WriteCount++; 
10002180:	697b      	ldr	r3, [r7, #20]
10002182:	3301      	adds	r3, #1
10002184:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
10002186:	697b      	ldr	r3, [r7, #20]
}
10002188:	1c18      	adds	r0, r3, #0
1000218a:	46bd      	mov	sp, r7
1000218c:	b006      	add	sp, #24
1000218e:	bd80      	pop	{r7, pc}

10002190 <UART001_WriteDataBytes>:
(
  const UART001_HandleType* Handle,
  const uint8_t* DataPtr,
  uint32_t Count
)
{
10002190:	b580      	push	{r7, lr}
10002192:	b086      	sub	sp, #24
10002194:	af00      	add	r7, sp, #0
10002196:	60f8      	str	r0, [r7, #12]
10002198:	60b9      	str	r1, [r7, #8]
1000219a:	607a      	str	r2, [r7, #4]
  uint32_t WriteCount = 0x00U;
1000219c:	2300      	movs	r3, #0
1000219e:	617b      	str	r3, [r7, #20]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs; 
100021a0:	68fb      	ldr	r3, [r7, #12]
100021a2:	681b      	ldr	r3, [r3, #0]
100021a4:	613b      	str	r3, [r7, #16]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
100021a6:	68fb      	ldr	r3, [r7, #12]
100021a8:	7f9b      	ldrb	r3, [r3, #30]
100021aa:	2b00      	cmp	r3, #0
100021ac:	d01d      	beq.n	100021ea <UART001_WriteDataBytes+0x5a>
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
100021ae:	e00f      	b.n	100021d0 <UART001_WriteDataBytes+0x40>
	  {
		UartRegs->IN[0] = *DataPtr;
100021b0:	68bb      	ldr	r3, [r7, #8]
100021b2:	781b      	ldrb	r3, [r3, #0]
100021b4:	1c19      	adds	r1, r3, #0
100021b6:	693a      	ldr	r2, [r7, #16]
100021b8:	23c0      	movs	r3, #192	; 0xc0
100021ba:	005b      	lsls	r3, r3, #1
100021bc:	50d1      	str	r1, [r2, r3]
		Count--;
100021be:	687b      	ldr	r3, [r7, #4]
100021c0:	3b01      	subs	r3, #1
100021c2:	607b      	str	r3, [r7, #4]
		WriteCount++;
100021c4:	697b      	ldr	r3, [r7, #20]
100021c6:	3301      	adds	r3, #1
100021c8:	617b      	str	r3, [r7, #20]
		DataPtr++;
100021ca:	68bb      	ldr	r3, [r7, #8]
100021cc:	3301      	adds	r3, #1
100021ce:	60bb      	str	r3, [r7, #8]
  /* <<<DD_UART001_API_6>>> */
  
  /* If FIFO is enabled write data to the transmit FIFO buffer */  
  if(Handle->TxFifoEn) 
  {
	  while(! USIC_IsTxFIFOfull(UartRegs)&& Count)
100021d0:	693a      	ldr	r2, [r7, #16]
100021d2:	238a      	movs	r3, #138	; 0x8a
100021d4:	005b      	lsls	r3, r3, #1
100021d6:	58d2      	ldr	r2, [r2, r3]
100021d8:	2380      	movs	r3, #128	; 0x80
100021da:	015b      	lsls	r3, r3, #5
100021dc:	4013      	ands	r3, r2
100021de:	0b1b      	lsrs	r3, r3, #12
100021e0:	d111      	bne.n	10002206 <UART001_WriteDataBytes+0x76>
100021e2:	687b      	ldr	r3, [r7, #4]
100021e4:	2b00      	cmp	r3, #0
100021e6:	d1e3      	bne.n	100021b0 <UART001_WriteDataBytes+0x20>
100021e8:	e00d      	b.n	10002206 <UART001_WriteDataBytes+0x76>
	  }
  }
  else
  {	  
	  /* If FIFO is disabled write data to the standard transmit buffer */  
	  if (!(USIC_CH_TCSR_TDV_Msk & UartRegs->TCSR))
100021ea:	693b      	ldr	r3, [r7, #16]
100021ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
100021ee:	2380      	movs	r3, #128	; 0x80
100021f0:	4013      	ands	r3, r2
100021f2:	d108      	bne.n	10002206 <UART001_WriteDataBytes+0x76>
	  {
		UartRegs->TBUF[0] = *DataPtr;	
100021f4:	68bb      	ldr	r3, [r7, #8]
100021f6:	781b      	ldrb	r3, [r3, #0]
100021f8:	1c19      	adds	r1, r3, #0
100021fa:	693a      	ldr	r2, [r7, #16]
100021fc:	2380      	movs	r3, #128	; 0x80
100021fe:	50d1      	str	r1, [r2, r3]
		WriteCount++; 
10002200:	697b      	ldr	r3, [r7, #20]
10002202:	3301      	adds	r3, #1
10002204:	617b      	str	r3, [r7, #20]
	  }
  }
  return WriteCount;
10002206:	697b      	ldr	r3, [r7, #20]
}
10002208:	1c18      	adds	r0, r3, #0
1000220a:	46bd      	mov	sp, r7
1000220c:	b006      	add	sp, #24
1000220e:	bd80      	pop	{r7, pc}

10002210 <UART001_GetFlagStatus>:
status_t UART001_GetFlagStatus 
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
10002210:	b580      	push	{r7, lr}
10002212:	b086      	sub	sp, #24
10002214:	af00      	add	r7, sp, #0
10002216:	6078      	str	r0, [r7, #4]
10002218:	1c0a      	adds	r2, r1, #0
1000221a:	1cfb      	adds	r3, r7, #3
1000221c:	701a      	strb	r2, [r3, #0]
  status_t Status = (status_t)UART001_RESET;
1000221e:	2301      	movs	r3, #1
10002220:	617b      	str	r3, [r7, #20]
  uint32_t TempValue = 0x00U;
10002222:	2300      	movs	r3, #0
10002224:	613b      	str	r3, [r7, #16]
  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
10002226:	687b      	ldr	r3, [r7, #4]
10002228:	681b      	ldr	r3, [r3, #0]
1000222a:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_7>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
1000222c:	1cfb      	adds	r3, r7, #3
1000222e:	781b      	ldrb	r3, [r3, #0]
10002230:	2b0f      	cmp	r3, #15
10002232:	d80a      	bhi.n	1000224a <UART001_GetFlagStatus+0x3a>
  {
    TempValue = UartRegs->PSR_ASCMode;
10002234:	68fb      	ldr	r3, [r7, #12]
10002236:	6c9b      	ldr	r3, [r3, #72]	; 0x48
10002238:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
1000223a:	1cfb      	adds	r3, r7, #3
1000223c:	781b      	ldrb	r3, [r3, #0]
1000223e:	2201      	movs	r2, #1
10002240:	409a      	lsls	r2, r3
10002242:	693b      	ldr	r3, [r7, #16]
10002244:	4013      	ands	r3, r2
10002246:	613b      	str	r3, [r7, #16]
10002248:	e01e      	b.n	10002288 <UART001_GetFlagStatus+0x78>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
1000224a:	1cfb      	adds	r3, r7, #3
1000224c:	781b      	ldrb	r3, [r3, #0]
1000224e:	2b12      	cmp	r3, #18
10002250:	d80d      	bhi.n	1000226e <UART001_GetFlagStatus+0x5e>
  {
    TempValue = UartRegs->TRBSR;
10002252:	68fa      	ldr	r2, [r7, #12]
10002254:	238a      	movs	r3, #138	; 0x8a
10002256:	005b      	lsls	r3, r3, #1
10002258:	58d3      	ldr	r3, [r2, r3]
1000225a:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
1000225c:	1cfb      	adds	r3, r7, #3
1000225e:	781b      	ldrb	r3, [r3, #0]
10002260:	3b10      	subs	r3, #16
    TempValue  &= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
10002262:	2201      	movs	r2, #1
10002264:	409a      	lsls	r2, r3
10002266:	693b      	ldr	r3, [r7, #16]
10002268:	4013      	ands	r3, r2
1000226a:	613b      	str	r3, [r7, #16]
1000226c:	e00c      	b.n	10002288 <UART001_GetFlagStatus+0x78>
                  ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG));
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
1000226e:	68fa      	ldr	r2, [r7, #12]
10002270:	238a      	movs	r3, #138	; 0x8a
10002272:	005b      	lsls	r3, r3, #1
10002274:	58d3      	ldr	r3, [r2, r3]
10002276:	613b      	str	r3, [r7, #16]
    TempValue  &= ((uint32_t)SHIFT_ONE << \
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
10002278:	1cfb      	adds	r3, r7, #3
1000227a:	781b      	ldrb	r3, [r3, #0]
1000227c:	3b0b      	subs	r3, #11
    
  }
  else
  {
    TempValue = UartRegs->TRBSR;
    TempValue  &= ((uint32_t)SHIFT_ONE << \
1000227e:	2201      	movs	r2, #1
10002280:	409a      	lsls	r2, r3
10002282:	693b      	ldr	r3, [r7, #16]
10002284:	4013      	ands	r3, r2
10002286:	613b      	str	r3, [r7, #16]
       (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + 0x05U ));
  } 

  if(TempValue)
10002288:	693b      	ldr	r3, [r7, #16]
1000228a:	2b00      	cmp	r3, #0
1000228c:	d001      	beq.n	10002292 <UART001_GetFlagStatus+0x82>
  {
    Status = (status_t)UART001_SET;
1000228e:	2302      	movs	r3, #2
10002290:	617b      	str	r3, [r7, #20]
  }
  return Status;
10002292:	697b      	ldr	r3, [r7, #20]
}
10002294:	1c18      	adds	r0, r3, #0
10002296:	46bd      	mov	sp, r7
10002298:	b006      	add	sp, #24
1000229a:	bd80      	pop	{r7, pc}

1000229c <UART001_ClearFlag>:
void UART001_ClearFlag
(
  const UART001_HandleType* Handle,
  UART001_FlagStatusType Flag
)
{
1000229c:	b580      	push	{r7, lr}
1000229e:	b084      	sub	sp, #16
100022a0:	af00      	add	r7, sp, #0
100022a2:	6078      	str	r0, [r7, #4]
100022a4:	1c0a      	adds	r2, r1, #0
100022a6:	1cfb      	adds	r3, r7, #3
100022a8:	701a      	strb	r2, [r3, #0]

  USIC_CH_TypeDef* UartRegs = Handle->UartRegs;
100022aa:	687b      	ldr	r3, [r7, #4]
100022ac:	681b      	ldr	r3, [r3, #0]
100022ae:	60fb      	str	r3, [r7, #12]
  
  /* <<<DD_UART001_API_8>>>*/
  if(Flag <= UART001_ALT_REC_IND_FLAG)
100022b0:	1cfb      	adds	r3, r7, #3
100022b2:	781b      	ldrb	r3, [r3, #0]
100022b4:	2b0f      	cmp	r3, #15
100022b6:	d80b      	bhi.n	100022d0 <UART001_ClearFlag+0x34>
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
100022b8:	68fb      	ldr	r3, [r7, #12]
100022ba:	6cda      	ldr	r2, [r3, #76]	; 0x4c
100022bc:	1cfb      	adds	r3, r7, #3
100022be:	781b      	ldrb	r3, [r3, #0]
100022c0:	2101      	movs	r1, #1
100022c2:	1c08      	adds	r0, r1, #0
100022c4:	4098      	lsls	r0, r3
100022c6:	1c03      	adds	r3, r0, #0
100022c8:	431a      	orrs	r2, r3
100022ca:	68fb      	ldr	r3, [r7, #12]
100022cc:	64da      	str	r2, [r3, #76]	; 0x4c
100022ce:	e026      	b.n	1000231e <UART001_ClearFlag+0x82>
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
100022d0:	1cfb      	adds	r3, r7, #3
100022d2:	781b      	ldrb	r3, [r3, #0]
100022d4:	2b12      	cmp	r3, #18
100022d6:	d811      	bhi.n	100022fc <UART001_ClearFlag+0x60>
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
100022d8:	68fa      	ldr	r2, [r7, #12]
100022da:	238c      	movs	r3, #140	; 0x8c
100022dc:	005b      	lsls	r3, r3, #1
100022de:	58d2      	ldr	r2, [r2, r3]
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
100022e0:	1cfb      	adds	r3, r7, #3
100022e2:	781b      	ldrb	r3, [r3, #0]
100022e4:	3b10      	subs	r3, #16
  {
    UartRegs->PSCR  |= ((uint32_t)SHIFT_ONE << (uint32_t)Flag);    
  }
  else if(Flag <= UART001_FIFO_ALTRECV_BUF_FLAG)
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
100022e6:	2101      	movs	r1, #1
100022e8:	1c08      	adds	r0, r1, #0
100022ea:	4098      	lsls	r0, r3
100022ec:	1c03      	adds	r3, r0, #0
100022ee:	1c11      	adds	r1, r2, #0
100022f0:	4319      	orrs	r1, r3
100022f2:	68fa      	ldr	r2, [r7, #12]
100022f4:	238c      	movs	r3, #140	; 0x8c
100022f6:	005b      	lsls	r3, r3, #1
100022f8:	50d1      	str	r1, [r2, r3]
100022fa:	e010      	b.n	1000231e <UART001_ClearFlag+0x82>
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
100022fc:	68fa      	ldr	r2, [r7, #12]
100022fe:	238c      	movs	r3, #140	; 0x8c
10002300:	005b      	lsls	r3, r3, #1
10002302:	58d2      	ldr	r2, [r2, r3]
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
10002304:	1cfb      	adds	r3, r7, #3
10002306:	781b      	ldrb	r3, [r3, #0]
10002308:	3b0b      	subs	r3, #11
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
                 ((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG)); 
  }
  else
  {
    UartRegs->TRBSCR  |= ((uint32_t)SHIFT_ONE << \
1000230a:	2101      	movs	r1, #1
1000230c:	1c08      	adds	r0, r1, #0
1000230e:	4098      	lsls	r0, r3
10002310:	1c03      	adds	r3, r0, #0
10002312:	1c11      	adds	r1, r2, #0
10002314:	4319      	orrs	r1, r3
10002316:	68fa      	ldr	r2, [r7, #12]
10002318:	238c      	movs	r3, #140	; 0x8c
1000231a:	005b      	lsls	r3, r3, #1
1000231c:	50d1      	str	r1, [r2, r3]
               (((uint32_t)Flag - (uint32_t)UART001_FIFO_STD_RECV_BUF_FLAG) + \
                                                       UART001_FLAG_OFFSET ));
  }  
  
}
1000231e:	46bd      	mov	sp, r7
10002320:	b004      	add	sp, #16
10002322:	bd80      	pop	{r7, pc}

10002324 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
10002324:	b5b0      	push	{r4, r5, r7, lr}
10002326:	b082      	sub	sp, #8
10002328:	af00      	add	r7, sp, #0
1000232a:	1c02      	adds	r2, r0, #0
1000232c:	6039      	str	r1, [r7, #0]
1000232e:	1dfb      	adds	r3, r7, #7
10002330:	701a      	strb	r2, [r3, #0]
  if(IRQn < 0) {
10002332:	1dfb      	adds	r3, r7, #7
10002334:	781b      	ldrb	r3, [r3, #0]
10002336:	2b7f      	cmp	r3, #127	; 0x7f
10002338:	d932      	bls.n	100023a0 <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
1000233a:	4930      	ldr	r1, [pc, #192]	; (100023fc <NVIC_SetPriority+0xd8>)
1000233c:	1dfb      	adds	r3, r7, #7
1000233e:	781b      	ldrb	r3, [r3, #0]
10002340:	1c1a      	adds	r2, r3, #0
10002342:	230f      	movs	r3, #15
10002344:	4013      	ands	r3, r2
10002346:	3b08      	subs	r3, #8
10002348:	0898      	lsrs	r0, r3, #2
1000234a:	4a2c      	ldr	r2, [pc, #176]	; (100023fc <NVIC_SetPriority+0xd8>)
1000234c:	1dfb      	adds	r3, r7, #7
1000234e:	781b      	ldrb	r3, [r3, #0]
10002350:	1c1c      	adds	r4, r3, #0
10002352:	230f      	movs	r3, #15
10002354:	4023      	ands	r3, r4
10002356:	3b08      	subs	r3, #8
10002358:	089b      	lsrs	r3, r3, #2
1000235a:	3306      	adds	r3, #6
1000235c:	009b      	lsls	r3, r3, #2
1000235e:	18d3      	adds	r3, r2, r3
10002360:	685b      	ldr	r3, [r3, #4]
10002362:	1dfa      	adds	r2, r7, #7
10002364:	7812      	ldrb	r2, [r2, #0]
10002366:	1c14      	adds	r4, r2, #0
10002368:	2203      	movs	r2, #3
1000236a:	4022      	ands	r2, r4
1000236c:	00d2      	lsls	r2, r2, #3
1000236e:	24ff      	movs	r4, #255	; 0xff
10002370:	1c25      	adds	r5, r4, #0
10002372:	4095      	lsls	r5, r2
10002374:	1c2a      	adds	r2, r5, #0
10002376:	43d2      	mvns	r2, r2
10002378:	401a      	ands	r2, r3
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
1000237a:	683b      	ldr	r3, [r7, #0]
1000237c:	019c      	lsls	r4, r3, #6
1000237e:	23ff      	movs	r3, #255	; 0xff
10002380:	401c      	ands	r4, r3
10002382:	1dfb      	adds	r3, r7, #7
10002384:	781b      	ldrb	r3, [r3, #0]
10002386:	1c1d      	adds	r5, r3, #0
10002388:	2303      	movs	r3, #3
1000238a:	402b      	ands	r3, r5
1000238c:	00db      	lsls	r3, r3, #3
1000238e:	1c25      	adds	r5, r4, #0
10002390:	409d      	lsls	r5, r3
10002392:	1c2b      	adds	r3, r5, #0
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
10002394:	431a      	orrs	r2, r3
10002396:	1d83      	adds	r3, r0, #6
10002398:	009b      	lsls	r3, r3, #2
1000239a:	18cb      	adds	r3, r1, r3
1000239c:	605a      	str	r2, [r3, #4]
1000239e:	e029      	b.n	100023f4 <NVIC_SetPriority+0xd0>
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
100023a0:	4b17      	ldr	r3, [pc, #92]	; (10002400 <NVIC_SetPriority+0xdc>)
100023a2:	1dfa      	adds	r2, r7, #7
100023a4:	7812      	ldrb	r2, [r2, #0]
100023a6:	b252      	sxtb	r2, r2
100023a8:	0892      	lsrs	r2, r2, #2
100023aa:	4915      	ldr	r1, [pc, #84]	; (10002400 <NVIC_SetPriority+0xdc>)
100023ac:	1df8      	adds	r0, r7, #7
100023ae:	7800      	ldrb	r0, [r0, #0]
100023b0:	b240      	sxtb	r0, r0
100023b2:	0880      	lsrs	r0, r0, #2
100023b4:	30c0      	adds	r0, #192	; 0xc0
100023b6:	0080      	lsls	r0, r0, #2
100023b8:	5841      	ldr	r1, [r0, r1]
100023ba:	1df8      	adds	r0, r7, #7
100023bc:	7800      	ldrb	r0, [r0, #0]
100023be:	1c04      	adds	r4, r0, #0
100023c0:	2003      	movs	r0, #3
100023c2:	4020      	ands	r0, r4
100023c4:	00c0      	lsls	r0, r0, #3
100023c6:	24ff      	movs	r4, #255	; 0xff
100023c8:	1c25      	adds	r5, r4, #0
100023ca:	4085      	lsls	r5, r0
100023cc:	1c28      	adds	r0, r5, #0
100023ce:	43c0      	mvns	r0, r0
100023d0:	4008      	ands	r0, r1
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
100023d2:	6839      	ldr	r1, [r7, #0]
100023d4:	018c      	lsls	r4, r1, #6
100023d6:	21ff      	movs	r1, #255	; 0xff
100023d8:	400c      	ands	r4, r1
100023da:	1df9      	adds	r1, r7, #7
100023dc:	7809      	ldrb	r1, [r1, #0]
100023de:	1c0d      	adds	r5, r1, #0
100023e0:	2103      	movs	r1, #3
100023e2:	4029      	ands	r1, r5
100023e4:	00c9      	lsls	r1, r1, #3
100023e6:	1c25      	adds	r5, r4, #0
100023e8:	408d      	lsls	r5, r1
100023ea:	1c29      	adds	r1, r5, #0
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
100023ec:	4301      	orrs	r1, r0
100023ee:	32c0      	adds	r2, #192	; 0xc0
100023f0:	0092      	lsls	r2, r2, #2
100023f2:	50d1      	str	r1, [r2, r3]
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
}
100023f4:	46bd      	mov	sp, r7
100023f6:	b002      	add	sp, #8
100023f8:	bdb0      	pop	{r4, r5, r7, pc}
100023fa:	46c0      	nop			; (mov r8, r8)
100023fc:	e000ed00 	.word	0xe000ed00
10002400:	e000e100 	.word	0xe000e100

10002404 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
10002404:	b580      	push	{r7, lr}
10002406:	b082      	sub	sp, #8
10002408:	af00      	add	r7, sp, #0
1000240a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
1000240c:	687b      	ldr	r3, [r7, #4]
1000240e:	1e5a      	subs	r2, r3, #1
10002410:	4b0c      	ldr	r3, [pc, #48]	; (10002444 <SysTick_Config+0x40>)
10002412:	429a      	cmp	r2, r3
10002414:	d901      	bls.n	1000241a <SysTick_Config+0x16>
10002416:	2301      	movs	r3, #1
10002418:	e010      	b.n	1000243c <SysTick_Config+0x38>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
1000241a:	4b0b      	ldr	r3, [pc, #44]	; (10002448 <SysTick_Config+0x44>)
1000241c:	687a      	ldr	r2, [r7, #4]
1000241e:	3a01      	subs	r2, #1
10002420:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
10002422:	2301      	movs	r3, #1
10002424:	425b      	negs	r3, r3
10002426:	1c18      	adds	r0, r3, #0
10002428:	2103      	movs	r1, #3
1000242a:	f7ff ff7b 	bl	10002324 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
1000242e:	4b06      	ldr	r3, [pc, #24]	; (10002448 <SysTick_Config+0x44>)
10002430:	2200      	movs	r2, #0
10002432:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
10002434:	4b04      	ldr	r3, [pc, #16]	; (10002448 <SysTick_Config+0x44>)
10002436:	2207      	movs	r2, #7
10002438:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
1000243a:	2300      	movs	r3, #0
}
1000243c:	1c18      	adds	r0, r3, #0
1000243e:	46bd      	mov	sp, r7
10002440:	b002      	add	sp, #8
10002442:	bd80      	pop	{r7, pc}
10002444:	00ffffff 	.word	0x00ffffff
10002448:	e000e010 	.word	0xe000e010

1000244c <SYSTM001_lInsertTimerList>:

/*
 * This function is called to insert a timer into the timer list.
 */
static void  SYSTM001_lInsertTimerList (uint32_t Index)
{
1000244c:	b580      	push	{r7, lr}
1000244e:	b086      	sub	sp, #24
10002450:	af00      	add	r7, sp, #0
10002452:	6078      	str	r0, [r7, #4]
  SYSTM001_TimerObject* TmrObjPtr;
  int32_t DeltaTicks;
  uint32_t TempTmrCnt;
   /* Get timer time */
  TempTmrCnt = TimerTbl[Index].TimerCount;
10002454:	4a50      	ldr	r2, [pc, #320]	; (10002598 <SYSTM001_lInsertTimerList+0x14c>)
10002456:	687b      	ldr	r3, [r7, #4]
10002458:	015b      	lsls	r3, r3, #5
1000245a:	18d3      	adds	r3, r2, r3
1000245c:	3308      	adds	r3, #8
1000245e:	681b      	ldr	r3, [r3, #0]
10002460:	60fb      	str	r3, [r7, #12]
  /* Check if timer count is zero */
  /* <<<DD_SYSTM001_PRIV _API_1>>> */

  /* Check if Timer list is NULL */
  if(TimerList == NULL)
10002462:	4b4e      	ldr	r3, [pc, #312]	; (1000259c <SYSTM001_lInsertTimerList+0x150>)
10002464:	681b      	ldr	r3, [r3, #0]
10002466:	2b00      	cmp	r3, #0
10002468:	d106      	bne.n	10002478 <SYSTM001_lInsertTimerList+0x2c>
  {
      /* Set this as first Timer */
      TimerList = &TimerTbl[Index];
1000246a:	687b      	ldr	r3, [r7, #4]
1000246c:	015a      	lsls	r2, r3, #5
1000246e:	4b4a      	ldr	r3, [pc, #296]	; (10002598 <SYSTM001_lInsertTimerList+0x14c>)
10002470:	18d2      	adds	r2, r2, r3
10002472:	4b4a      	ldr	r3, [pc, #296]	; (1000259c <SYSTM001_lInsertTimerList+0x150>)
10002474:	601a      	str	r2, [r3, #0]
10002476:	e08b      	b.n	10002590 <SYSTM001_lInsertTimerList+0x144>
  }
  /* IF Not, find the correct place ,and insert the specified timer */
  else
  {
    TmrObjPtr = TimerList;
10002478:	4b48      	ldr	r3, [pc, #288]	; (1000259c <SYSTM001_lInsertTimerList+0x150>)
1000247a:	681b      	ldr	r3, [r3, #0]
1000247c:	617b      	str	r3, [r7, #20]
    /* Get timer tick */
    DeltaTicks = (int32_t)TempTmrCnt;
1000247e:	68fb      	ldr	r3, [r7, #12]
10002480:	613b      	str	r3, [r7, #16]
    /* Find correct place for inserting the timer */
    while(TmrObjPtr != NULL)
10002482:	e081      	b.n	10002588 <SYSTM001_lInsertTimerList+0x13c>
    {
      /* Get timer Count Difference  */
      DeltaTicks -= (int32_t)TmrObjPtr->TimerCount;
10002484:	697b      	ldr	r3, [r7, #20]
10002486:	689b      	ldr	r3, [r3, #8]
10002488:	693a      	ldr	r2, [r7, #16]
1000248a:	1ad3      	subs	r3, r2, r3
1000248c:	613b      	str	r3, [r7, #16]
      /* Is delta ticks<0? */
      if(DeltaTicks < 0)
1000248e:	693b      	ldr	r3, [r7, #16]
10002490:	2b00      	cmp	r3, #0
10002492:	da5a      	bge.n	1000254a <SYSTM001_lInsertTimerList+0xfe>
      {
        /*  Check If head item */
        if(TmrObjPtr->TimerPrev!= NULL)
10002494:	697b      	ldr	r3, [r7, #20]
10002496:	69db      	ldr	r3, [r3, #28]
10002498:	2b00      	cmp	r3, #0
1000249a:	d01c      	beq.n	100024d6 <SYSTM001_lInsertTimerList+0x8a>
        {
          /* If Insert to list */
          TmrObjPtr->TimerPrev->TimerNext = &TimerTbl[Index];
1000249c:	697b      	ldr	r3, [r7, #20]
1000249e:	69db      	ldr	r3, [r3, #28]
100024a0:	687a      	ldr	r2, [r7, #4]
100024a2:	0151      	lsls	r1, r2, #5
100024a4:	4a3c      	ldr	r2, [pc, #240]	; (10002598 <SYSTM001_lInsertTimerList+0x14c>)
100024a6:	188a      	adds	r2, r1, r2
100024a8:	619a      	str	r2, [r3, #24]
          TimerTbl[Index].TimerPrev = TmrObjPtr->TimerPrev;
100024aa:	697b      	ldr	r3, [r7, #20]
100024ac:	69da      	ldr	r2, [r3, #28]
100024ae:	493a      	ldr	r1, [pc, #232]	; (10002598 <SYSTM001_lInsertTimerList+0x14c>)
100024b0:	687b      	ldr	r3, [r7, #4]
100024b2:	015b      	lsls	r3, r3, #5
100024b4:	18cb      	adds	r3, r1, r3
100024b6:	331c      	adds	r3, #28
100024b8:	601a      	str	r2, [r3, #0]
          TimerTbl[Index].TimerNext = TmrObjPtr;
100024ba:	4a37      	ldr	r2, [pc, #220]	; (10002598 <SYSTM001_lInsertTimerList+0x14c>)
100024bc:	687b      	ldr	r3, [r7, #4]
100024be:	015b      	lsls	r3, r3, #5
100024c0:	18d3      	adds	r3, r2, r3
100024c2:	3318      	adds	r3, #24
100024c4:	697a      	ldr	r2, [r7, #20]
100024c6:	601a      	str	r2, [r3, #0]
          TmrObjPtr->TimerPrev = &TimerTbl[Index];
100024c8:	687b      	ldr	r3, [r7, #4]
100024ca:	015a      	lsls	r2, r3, #5
100024cc:	4b32      	ldr	r3, [pc, #200]	; (10002598 <SYSTM001_lInsertTimerList+0x14c>)
100024ce:	18d2      	adds	r2, r2, r3
100024d0:	697b      	ldr	r3, [r7, #20]
100024d2:	61da      	str	r2, [r3, #28]
100024d4:	e014      	b.n	10002500 <SYSTM001_lInsertTimerList+0xb4>
        }
        else
        {
          /* Set Timer as first item */
          TimerTbl[Index].TimerNext = TimerList;
100024d6:	4b31      	ldr	r3, [pc, #196]	; (1000259c <SYSTM001_lInsertTimerList+0x150>)
100024d8:	681a      	ldr	r2, [r3, #0]
100024da:	492f      	ldr	r1, [pc, #188]	; (10002598 <SYSTM001_lInsertTimerList+0x14c>)
100024dc:	687b      	ldr	r3, [r7, #4]
100024de:	015b      	lsls	r3, r3, #5
100024e0:	18cb      	adds	r3, r1, r3
100024e2:	3318      	adds	r3, #24
100024e4:	601a      	str	r2, [r3, #0]
          TimerList->TimerPrev = &TimerTbl[Index];
100024e6:	4b2d      	ldr	r3, [pc, #180]	; (1000259c <SYSTM001_lInsertTimerList+0x150>)
100024e8:	681b      	ldr	r3, [r3, #0]
100024ea:	687a      	ldr	r2, [r7, #4]
100024ec:	0151      	lsls	r1, r2, #5
100024ee:	4a2a      	ldr	r2, [pc, #168]	; (10002598 <SYSTM001_lInsertTimerList+0x14c>)
100024f0:	188a      	adds	r2, r1, r2
100024f2:	61da      	str	r2, [r3, #28]
          TimerList = &TimerTbl[Index];
100024f4:	687b      	ldr	r3, [r7, #4]
100024f6:	015a      	lsls	r2, r3, #5
100024f8:	4b27      	ldr	r3, [pc, #156]	; (10002598 <SYSTM001_lInsertTimerList+0x14c>)
100024fa:	18d2      	adds	r2, r2, r3
100024fc:	4b27      	ldr	r3, [pc, #156]	; (1000259c <SYSTM001_lInsertTimerList+0x150>)
100024fe:	601a      	str	r2, [r3, #0]
        }
        TimerTbl[Index].TimerCount = \
                TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
10002500:	4a25      	ldr	r2, [pc, #148]	; (10002598 <SYSTM001_lInsertTimerList+0x14c>)
10002502:	687b      	ldr	r3, [r7, #4]
10002504:	015b      	lsls	r3, r3, #5
10002506:	18d3      	adds	r3, r2, r3
10002508:	3318      	adds	r3, #24
1000250a:	681b      	ldr	r3, [r3, #0]
1000250c:	689a      	ldr	r2, [r3, #8]
1000250e:	693b      	ldr	r3, [r7, #16]
10002510:	18d2      	adds	r2, r2, r3
          /* Set Timer as first item */
          TimerTbl[Index].TimerNext = TimerList;
          TimerList->TimerPrev = &TimerTbl[Index];
          TimerList = &TimerTbl[Index];
        }
        TimerTbl[Index].TimerCount = \
10002512:	4921      	ldr	r1, [pc, #132]	; (10002598 <SYSTM001_lInsertTimerList+0x14c>)
10002514:	687b      	ldr	r3, [r7, #4]
10002516:	015b      	lsls	r3, r3, #5
10002518:	18cb      	adds	r3, r1, r3
1000251a:	3308      	adds	r3, #8
1000251c:	601a      	str	r2, [r3, #0]
                TimerTbl[Index].TimerNext->TimerCount + (uint32_t)DeltaTicks;
        TimerTbl[Index].TimerNext->TimerCount  -= TimerTbl[Index].TimerCount;
1000251e:	4a1e      	ldr	r2, [pc, #120]	; (10002598 <SYSTM001_lInsertTimerList+0x14c>)
10002520:	687b      	ldr	r3, [r7, #4]
10002522:	015b      	lsls	r3, r3, #5
10002524:	18d3      	adds	r3, r2, r3
10002526:	3318      	adds	r3, #24
10002528:	681b      	ldr	r3, [r3, #0]
1000252a:	491b      	ldr	r1, [pc, #108]	; (10002598 <SYSTM001_lInsertTimerList+0x14c>)
1000252c:	687a      	ldr	r2, [r7, #4]
1000252e:	0152      	lsls	r2, r2, #5
10002530:	188a      	adds	r2, r1, r2
10002532:	3218      	adds	r2, #24
10002534:	6812      	ldr	r2, [r2, #0]
10002536:	6891      	ldr	r1, [r2, #8]
10002538:	4817      	ldr	r0, [pc, #92]	; (10002598 <SYSTM001_lInsertTimerList+0x14c>)
1000253a:	687a      	ldr	r2, [r7, #4]
1000253c:	0152      	lsls	r2, r2, #5
1000253e:	1882      	adds	r2, r0, r2
10002540:	3208      	adds	r2, #8
10002542:	6812      	ldr	r2, [r2, #0]
10002544:	1a8a      	subs	r2, r1, r2
10002546:	609a      	str	r2, [r3, #8]
        break;
10002548:	e022      	b.n	10002590 <SYSTM001_lInsertTimerList+0x144>
      }
      /* Is last item in list? */
      else
      {
        if((DeltaTicks >= 0) && (TmrObjPtr->TimerNext == NULL))
1000254a:	693b      	ldr	r3, [r7, #16]
1000254c:	2b00      	cmp	r3, #0
1000254e:	db18      	blt.n	10002582 <SYSTM001_lInsertTimerList+0x136>
10002550:	697b      	ldr	r3, [r7, #20]
10002552:	699b      	ldr	r3, [r3, #24]
10002554:	2b00      	cmp	r3, #0
10002556:	d114      	bne.n	10002582 <SYSTM001_lInsertTimerList+0x136>
        {
          /* Yes,insert into */
          TimerTbl[Index].TimerPrev = TmrObjPtr;
10002558:	4a0f      	ldr	r2, [pc, #60]	; (10002598 <SYSTM001_lInsertTimerList+0x14c>)
1000255a:	687b      	ldr	r3, [r7, #4]
1000255c:	015b      	lsls	r3, r3, #5
1000255e:	18d3      	adds	r3, r2, r3
10002560:	331c      	adds	r3, #28
10002562:	697a      	ldr	r2, [r7, #20]
10002564:	601a      	str	r2, [r3, #0]
          TmrObjPtr->TimerNext = &TimerTbl[Index];
10002566:	687b      	ldr	r3, [r7, #4]
10002568:	015a      	lsls	r2, r3, #5
1000256a:	4b0b      	ldr	r3, [pc, #44]	; (10002598 <SYSTM001_lInsertTimerList+0x14c>)
1000256c:	18d2      	adds	r2, r2, r3
1000256e:	697b      	ldr	r3, [r7, #20]
10002570:	619a      	str	r2, [r3, #24]
          TimerTbl[Index].TimerCount = (uint32_t)DeltaTicks;
10002572:	693a      	ldr	r2, [r7, #16]
10002574:	4908      	ldr	r1, [pc, #32]	; (10002598 <SYSTM001_lInsertTimerList+0x14c>)
10002576:	687b      	ldr	r3, [r7, #4]
10002578:	015b      	lsls	r3, r3, #5
1000257a:	18cb      	adds	r3, r1, r3
1000257c:	3308      	adds	r3, #8
1000257e:	601a      	str	r2, [r3, #0]
          break;
10002580:	e006      	b.n	10002590 <SYSTM001_lInsertTimerList+0x144>
        }
      }
      /* Get the next item in timer list    */
      TmrObjPtr = TmrObjPtr->TimerNext;
10002582:	697b      	ldr	r3, [r7, #20]
10002584:	699b      	ldr	r3, [r3, #24]
10002586:	617b      	str	r3, [r7, #20]
  {
    TmrObjPtr = TimerList;
    /* Get timer tick */
    DeltaTicks = (int32_t)TempTmrCnt;
    /* Find correct place for inserting the timer */
    while(TmrObjPtr != NULL)
10002588:	697b      	ldr	r3, [r7, #20]
1000258a:	2b00      	cmp	r3, #0
1000258c:	d000      	beq.n	10002590 <SYSTM001_lInsertTimerList+0x144>
1000258e:	e779      	b.n	10002484 <SYSTM001_lInsertTimerList+0x38>
      }
      /* Get the next item in timer list    */
      TmrObjPtr = TmrObjPtr->TimerNext;
    }
  }
}
10002590:	46bd      	mov	sp, r7
10002592:	b006      	add	sp, #24
10002594:	bd80      	pop	{r7, pc}
10002596:	46c0      	nop			; (mov r8, r8)
10002598:	20000a50 	.word	0x20000a50
1000259c:	20000938 	.word	0x20000938

100025a0 <SYSTM001_lRemoveTimerList>:

/*
 * This function is called to remove a timer from the timer list. 
 */
static void  SYSTM001_lRemoveTimerList(uint32_t Index)
{
100025a0:	b580      	push	{r7, lr}
100025a2:	b084      	sub	sp, #16
100025a4:	af00      	add	r7, sp, #0
100025a6:	6078      	str	r0, [r7, #4]
  SYSTM001_TimerObject* TmrObjPtr;
  TmrObjPtr = &TimerTbl[Index];
100025a8:	687b      	ldr	r3, [r7, #4]
100025aa:	015a      	lsls	r2, r3, #5
100025ac:	4b27      	ldr	r3, [pc, #156]	; (1000264c <SYSTM001_lRemoveTimerList+0xac>)
100025ae:	18d3      	adds	r3, r2, r3
100025b0:	60fb      	str	r3, [r7, #12]
  /* Check whether only one timer available */
  /* <<<DD_SYSTM001_PRIV _API_2>>> */
  if((TmrObjPtr->TimerPrev == NULL) && (TmrObjPtr->TimerNext == NULL))
100025b2:	68fb      	ldr	r3, [r7, #12]
100025b4:	69db      	ldr	r3, [r3, #28]
100025b6:	2b00      	cmp	r3, #0
100025b8:	d107      	bne.n	100025ca <SYSTM001_lRemoveTimerList+0x2a>
100025ba:	68fb      	ldr	r3, [r7, #12]
100025bc:	699b      	ldr	r3, [r3, #24]
100025be:	2b00      	cmp	r3, #0
100025c0:	d103      	bne.n	100025ca <SYSTM001_lRemoveTimerList+0x2a>
  {
    /* set timer list as NULL */ 
    TimerList = NULL;                 	
100025c2:	4b23      	ldr	r3, [pc, #140]	; (10002650 <SYSTM001_lRemoveTimerList+0xb0>)
100025c4:	2200      	movs	r2, #0
100025c6:	601a      	str	r2, [r3, #0]
100025c8:	e03d      	b.n	10002646 <SYSTM001_lRemoveTimerList+0xa6>
  }
   /* Check if the first item in timer list   */
  else if(TmrObjPtr->TimerPrev == NULL)     
100025ca:	68fb      	ldr	r3, [r7, #12]
100025cc:	69db      	ldr	r3, [r3, #28]
100025ce:	2b00      	cmp	r3, #0
100025d0:	d114      	bne.n	100025fc <SYSTM001_lRemoveTimerList+0x5c>
  {   
    /* Remove timer from list,and reset timer list */
    TimerList  = TmrObjPtr->TimerNext;
100025d2:	68fb      	ldr	r3, [r7, #12]
100025d4:	699a      	ldr	r2, [r3, #24]
100025d6:	4b1e      	ldr	r3, [pc, #120]	; (10002650 <SYSTM001_lRemoveTimerList+0xb0>)
100025d8:	601a      	str	r2, [r3, #0]
    TimerList->TimerPrev = NULL;
100025da:	4b1d      	ldr	r3, [pc, #116]	; (10002650 <SYSTM001_lRemoveTimerList+0xb0>)
100025dc:	681b      	ldr	r3, [r3, #0]
100025de:	2200      	movs	r2, #0
100025e0:	61da      	str	r2, [r3, #28]
    TmrObjPtr->TimerNext->TimerCount += TmrObjPtr->TimerCount;
100025e2:	68fb      	ldr	r3, [r7, #12]
100025e4:	699b      	ldr	r3, [r3, #24]
100025e6:	68fa      	ldr	r2, [r7, #12]
100025e8:	6992      	ldr	r2, [r2, #24]
100025ea:	6891      	ldr	r1, [r2, #8]
100025ec:	68fa      	ldr	r2, [r7, #12]
100025ee:	6892      	ldr	r2, [r2, #8]
100025f0:	188a      	adds	r2, r1, r2
100025f2:	609a      	str	r2, [r3, #8]
    TmrObjPtr->TimerNext    = NULL;  
100025f4:	68fb      	ldr	r3, [r7, #12]
100025f6:	2200      	movs	r2, #0
100025f8:	619a      	str	r2, [r3, #24]
100025fa:	e024      	b.n	10002646 <SYSTM001_lRemoveTimerList+0xa6>
  }
  /* Check if the last item in timer list   */
  else if(TmrObjPtr->TimerNext == NULL)      
100025fc:	68fb      	ldr	r3, [r7, #12]
100025fe:	699b      	ldr	r3, [r3, #24]
10002600:	2b00      	cmp	r3, #0
10002602:	d107      	bne.n	10002614 <SYSTM001_lRemoveTimerList+0x74>
  {
    /* Remove timer from list */
    TmrObjPtr->TimerPrev->TimerNext = NULL;	
10002604:	68fb      	ldr	r3, [r7, #12]
10002606:	69db      	ldr	r3, [r3, #28]
10002608:	2200      	movs	r2, #0
1000260a:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerPrev = NULL;
1000260c:	68fb      	ldr	r3, [r7, #12]
1000260e:	2200      	movs	r2, #0
10002610:	61da      	str	r2, [r3, #28]
10002612:	e018      	b.n	10002646 <SYSTM001_lRemoveTimerList+0xa6>
  }
  else                                /*  remove timer from list         */
  {
    /*  Remove timer from list */
    TmrObjPtr->TimerPrev->TimerNext  =  TmrObjPtr->TimerNext;
10002614:	68fb      	ldr	r3, [r7, #12]
10002616:	69db      	ldr	r3, [r3, #28]
10002618:	68fa      	ldr	r2, [r7, #12]
1000261a:	6992      	ldr	r2, [r2, #24]
1000261c:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerNext->TimerPrev  =  TmrObjPtr->TimerPrev;
1000261e:	68fb      	ldr	r3, [r7, #12]
10002620:	699b      	ldr	r3, [r3, #24]
10002622:	68fa      	ldr	r2, [r7, #12]
10002624:	69d2      	ldr	r2, [r2, #28]
10002626:	61da      	str	r2, [r3, #28]
    TmrObjPtr->TimerNext->TimerCount  += TmrObjPtr->TimerCount;
10002628:	68fb      	ldr	r3, [r7, #12]
1000262a:	699b      	ldr	r3, [r3, #24]
1000262c:	68fa      	ldr	r2, [r7, #12]
1000262e:	6992      	ldr	r2, [r2, #24]
10002630:	6891      	ldr	r1, [r2, #8]
10002632:	68fa      	ldr	r2, [r7, #12]
10002634:	6892      	ldr	r2, [r2, #8]
10002636:	188a      	adds	r2, r1, r2
10002638:	609a      	str	r2, [r3, #8]
    TmrObjPtr->TimerNext = NULL;
1000263a:	68fb      	ldr	r3, [r7, #12]
1000263c:	2200      	movs	r2, #0
1000263e:	619a      	str	r2, [r3, #24]
    TmrObjPtr->TimerPrev = NULL;
10002640:	68fb      	ldr	r3, [r7, #12]
10002642:	2200      	movs	r2, #0
10002644:	61da      	str	r2, [r3, #28]
  }
}
10002646:	46bd      	mov	sp, r7
10002648:	b004      	add	sp, #16
1000264a:	bd80      	pop	{r7, pc}
1000264c:	20000a50 	.word	0x20000a50
10002650:	20000938 	.word	0x20000938

10002654 <SYSTM001_lTimerHandler>:

/*
 * Handler function  called from Systick event handler. 
 */
static void  SYSTM001_lTimerHandler (void)
{
10002654:	b580      	push	{r7, lr}
10002656:	b082      	sub	sp, #8
10002658:	af00      	add	r7, sp, #0
  SYSTM001_TimerObject* TmrObjPtr;
   /* Get first item of timer list       */
  TmrObjPtr = TimerList;         
1000265a:	4b1f      	ldr	r3, [pc, #124]	; (100026d8 <SYSTM001_lTimerHandler+0x84>)
1000265c:	681b      	ldr	r3, [r3, #0]
1000265e:	607b      	str	r3, [r7, #4]
  /* <<<DD_SYSTM001_PRIV _API_3>>> */  
  while((TmrObjPtr != NULL) && (TmrObjPtr->TimerCount == 0UL) )
10002660:	e02d      	b.n	100026be <SYSTM001_lTimerHandler+0x6a>
  {	
    /* Check whether timer is a one shot timer */
    if(TmrObjPtr->TimerType == SYSTM001_ONE_SHOT)
10002662:	687b      	ldr	r3, [r7, #4]
10002664:	791b      	ldrb	r3, [r3, #4]
10002666:	2b00      	cmp	r3, #0
10002668:	d10e      	bne.n	10002688 <SYSTM001_lTimerHandler+0x34>
    {
      /* Yes,remove this timer from timer list */
      SYSTM001_lRemoveTimerList(TmrObjPtr->TimerID);
1000266a:	687b      	ldr	r3, [r7, #4]
1000266c:	681b      	ldr	r3, [r3, #0]
1000266e:	1c18      	adds	r0, r3, #0
10002670:	f7ff ff96 	bl	100025a0 <SYSTM001_lRemoveTimerList>
      /* Set timer status as SYSTM001_STATE_STOPPED */
      TmrObjPtr->TimerState = SYSTM001_STATE_STOPPED;
10002674:	687b      	ldr	r3, [r7, #4]
10002676:	2201      	movs	r2, #1
10002678:	715a      	strb	r2, [r3, #5]
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
1000267a:	687b      	ldr	r3, [r7, #4]
1000267c:	691a      	ldr	r2, [r3, #16]
1000267e:	687b      	ldr	r3, [r7, #4]
10002680:	695b      	ldr	r3, [r3, #20]
10002682:	1c18      	adds	r0, r3, #0
10002684:	4790      	blx	r2
10002686:	e017      	b.n	100026b8 <SYSTM001_lTimerHandler+0x64>
    }
    /* Check whether timer is SYSTM001_PERIODIC */
    else if(TmrObjPtr->TimerType == SYSTM001_PERIODIC)
10002688:	687b      	ldr	r3, [r7, #4]
1000268a:	791b      	ldrb	r3, [r3, #4]
1000268c:	2b01      	cmp	r3, #1
1000268e:	d11e      	bne.n	100026ce <SYSTM001_lTimerHandler+0x7a>
    {
      /* Yes,remove this timer from timer list */
      SYSTM001_lRemoveTimerList(TmrObjPtr->TimerID);
10002690:	687b      	ldr	r3, [r7, #4]
10002692:	681b      	ldr	r3, [r3, #0]
10002694:	1c18      	adds	r0, r3, #0
10002696:	f7ff ff83 	bl	100025a0 <SYSTM001_lRemoveTimerList>
      /* Reset timer tick             */
      TmrObjPtr->TimerCount = TmrObjPtr->TimerReload;
1000269a:	687b      	ldr	r3, [r7, #4]
1000269c:	68da      	ldr	r2, [r3, #12]
1000269e:	687b      	ldr	r3, [r7, #4]
100026a0:	609a      	str	r2, [r3, #8]
        /* Insert timer into timer list */
      SYSTM001_lInsertTimerList(TmrObjPtr->TimerID);
100026a2:	687b      	ldr	r3, [r7, #4]
100026a4:	681b      	ldr	r3, [r3, #0]
100026a6:	1c18      	adds	r0, r3, #0
100026a8:	f7ff fed0 	bl	1000244c <SYSTM001_lInsertTimerList>
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
100026ac:	687b      	ldr	r3, [r7, #4]
100026ae:	691a      	ldr	r2, [r3, #16]
100026b0:	687b      	ldr	r3, [r7, #4]
100026b2:	695b      	ldr	r3, [r3, #20]
100026b4:	1c18      	adds	r0, r3, #0
100026b6:	4790      	blx	r2
    else
    {
      break;
    }
    /* Get first item of timer list */
    TmrObjPtr = TimerList;
100026b8:	4b07      	ldr	r3, [pc, #28]	; (100026d8 <SYSTM001_lTimerHandler+0x84>)
100026ba:	681b      	ldr	r3, [r3, #0]
100026bc:	607b      	str	r3, [r7, #4]
{
  SYSTM001_TimerObject* TmrObjPtr;
   /* Get first item of timer list       */
  TmrObjPtr = TimerList;         
  /* <<<DD_SYSTM001_PRIV _API_3>>> */  
  while((TmrObjPtr != NULL) && (TmrObjPtr->TimerCount == 0UL) )
100026be:	687b      	ldr	r3, [r7, #4]
100026c0:	2b00      	cmp	r3, #0
100026c2:	d005      	beq.n	100026d0 <SYSTM001_lTimerHandler+0x7c>
100026c4:	687b      	ldr	r3, [r7, #4]
100026c6:	689b      	ldr	r3, [r3, #8]
100026c8:	2b00      	cmp	r3, #0
100026ca:	d0ca      	beq.n	10002662 <SYSTM001_lTimerHandler+0xe>
100026cc:	e000      	b.n	100026d0 <SYSTM001_lTimerHandler+0x7c>
      /* Call timer callback function */
      (TmrObjPtr->TimerCallBack)(TmrObjPtr->ParamToCallBack);
    }
    else
    {
      break;
100026ce:	46c0      	nop			; (mov r8, r8)
    }
    /* Get first item of timer list */
    TmrObjPtr = TimerList;
  }
}
100026d0:	46bd      	mov	sp, r7
100026d2:	b002      	add	sp, #8
100026d4:	bd80      	pop	{r7, pc}
100026d6:	46c0      	nop			; (mov r8, r8)
100026d8:	20000938 	.word	0x20000938

100026dc <SysTick_Handler>:

/*
 *  SysTick Event Handler 
 */
void  SysTick_Handler(void)
{ 
100026dc:	b580      	push	{r7, lr}
100026de:	b082      	sub	sp, #8
100026e0:	af00      	add	r7, sp, #0
  SYSTM001_TimerObject* TmrObjPtr;
  TmrObjPtr = TimerList;
100026e2:	4b0e      	ldr	r3, [pc, #56]	; (1000271c <SysTick_Handler+0x40>)
100026e4:	681b      	ldr	r3, [r3, #0]
100026e6:	607b      	str	r3, [r7, #4]
  /* <<<DD_SYSTM001_PRIV _API_4>>> */
  SysTickCount++;
100026e8:	4b0d      	ldr	r3, [pc, #52]	; (10002720 <SysTick_Handler+0x44>)
100026ea:	681b      	ldr	r3, [r3, #0]
100026ec:	1c5a      	adds	r2, r3, #1
100026ee:	4b0c      	ldr	r3, [pc, #48]	; (10002720 <SysTick_Handler+0x44>)
100026f0:	601a      	str	r2, [r3, #0]
  if(TmrObjPtr == NULL)
100026f2:	687b      	ldr	r3, [r7, #4]
100026f4:	2b00      	cmp	r3, #0
100026f6:	d00e      	beq.n	10002716 <SysTick_Handler+0x3a>
    /* Not supposed to be here */
   ;  
  }
  else
  {
    if(TmrObjPtr->TimerCount > 1UL)
100026f8:	687b      	ldr	r3, [r7, #4]
100026fa:	689b      	ldr	r3, [r3, #8]
100026fc:	2b01      	cmp	r3, #1
100026fe:	d905      	bls.n	1000270c <SysTick_Handler+0x30>
    {
      TmrObjPtr->TimerCount--;
10002700:	687b      	ldr	r3, [r7, #4]
10002702:	689b      	ldr	r3, [r3, #8]
10002704:	1e5a      	subs	r2, r3, #1
10002706:	687b      	ldr	r3, [r7, #4]
10002708:	609a      	str	r2, [r3, #8]
1000270a:	e004      	b.n	10002716 <SysTick_Handler+0x3a>
    }
    else
    { 
      TmrObjPtr->TimerCount = 0;
1000270c:	687b      	ldr	r3, [r7, #4]
1000270e:	2200      	movs	r2, #0
10002710:	609a      	str	r2, [r3, #8]
      SYSTM001_lTimerHandler();
10002712:	f7ff ff9f 	bl	10002654 <SYSTM001_lTimerHandler>
    }
  }
}
10002716:	46bd      	mov	sp, r7
10002718:	b002      	add	sp, #8
1000271a:	bd80      	pop	{r7, pc}
1000271c:	20000938 	.word	0x20000938
10002720:	20000940 	.word	0x20000940

10002724 <SYSTM001_Init>:
/*
 *  Initialization function which initializes the App internal data
 *  structures to default values. 
 */
void  SYSTM001_Init( void)
{
10002724:	b580      	push	{r7, lr}
10002726:	b082      	sub	sp, #8
10002728:	af00      	add	r7, sp, #0
    uint32_t Status = 0UL;
1000272a:	2300      	movs	r3, #0
1000272c:	607b      	str	r3, [r7, #4]

  /** Initialize the header of the list */
  TimerList = NULL;
1000272e:	4b0c      	ldr	r3, [pc, #48]	; (10002760 <SYSTM001_Init+0x3c>)
10002730:	2200      	movs	r2, #0
10002732:	601a      	str	r2, [r3, #0]
  /* Clock Initialization */
  CLK002_Init();
10002734:	f000 fcf4 	bl	10003120 <CLK002_Init>
  /**   Initialize timer tracker  */
  Status = SysTick_Config((uint32_t)(SYSTM001_SYSTICK_INTERVAL * SYSTM001_SYS_CORE_CLOCK * 1000U));
10002738:	23fa      	movs	r3, #250	; 0xfa
1000273a:	015b      	lsls	r3, r3, #5
1000273c:	1c18      	adds	r0, r3, #0
1000273e:	f7ff fe61 	bl	10002404 <SysTick_Config>
10002742:	1c03      	adds	r3, r0, #0
10002744:	607b      	str	r3, [r7, #4]
  if(Status == 1U)
  {
        DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Status), &Status);
  }
    NVIC_SetPriority(SysTick_IRQn, 1);
10002746:	2301      	movs	r3, #1
10002748:	425b      	negs	r3, r3
1000274a:	1c18      	adds	r0, r3, #0
1000274c:	2101      	movs	r1, #1
1000274e:	f7ff fde9 	bl	10002324 <NVIC_SetPriority>
  TimerTracker = 0UL;
10002752:	4b04      	ldr	r3, [pc, #16]	; (10002764 <SYSTM001_Init+0x40>)
10002754:	2200      	movs	r2, #0
10002756:	601a      	str	r2, [r3, #0]

}
10002758:	46bd      	mov	sp, r7
1000275a:	b002      	add	sp, #8
1000275c:	bd80      	pop	{r7, pc}
1000275e:	46c0      	nop			; (mov r8, r8)
10002760:	20000938 	.word	0x20000938
10002764:	2000093c 	.word	0x2000093c

10002768 <SYSTM001_CreateTimer>:
  uint32_t Period,
  SYSTM001_TimerType TimerType, 
  SYSTM001_TimerCallBackPtr TimerCallBack, 
  void  * pCallBackArgPtr
)
{
10002768:	b580      	push	{r7, lr}
1000276a:	b088      	sub	sp, #32
1000276c:	af00      	add	r7, sp, #0
1000276e:	60f8      	str	r0, [r7, #12]
10002770:	607a      	str	r2, [r7, #4]
10002772:	603b      	str	r3, [r7, #0]
10002774:	1c3b      	adds	r3, r7, #0
10002776:	330b      	adds	r3, #11
10002778:	1c0a      	adds	r2, r1, #0
1000277a:	701a      	strb	r2, [r3, #0]
  uint32_t TimerID = 0UL;
1000277c:	2300      	movs	r3, #0
1000277e:	61fb      	str	r3, [r7, #28]
  uint32_t Count = 0UL;
10002780:	2300      	movs	r3, #0
10002782:	61bb      	str	r3, [r7, #24]
  uint32_t Error = 0UL;  
10002784:	2300      	movs	r3, #0
10002786:	617b      	str	r3, [r7, #20]

  /* Check for input parameter */
    if((TimerType != SYSTM001_ONE_SHOT) && (TimerType != SYSTM001_PERIODIC))
10002788:	1c3b      	adds	r3, r7, #0
1000278a:	330b      	adds	r3, #11
1000278c:	781b      	ldrb	r3, [r3, #0]
1000278e:	2b00      	cmp	r3, #0
10002790:	d006      	beq.n	100027a0 <SYSTM001_CreateTimer+0x38>
10002792:	1c3b      	adds	r3, r7, #0
10002794:	330b      	adds	r3, #11
10002796:	781b      	ldrb	r3, [r3, #0]
10002798:	2b01      	cmp	r3, #1
1000279a:	d001      	beq.n	100027a0 <SYSTM001_CreateTimer+0x38>
    {
      Error=(uint32_t)1UL;
1000279c:	2301      	movs	r3, #1
1000279e:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
      
    }
    if(Period < (uint32_t)SYSTM001_SYSTICK_INTERVAL)
100027a0:	68fb      	ldr	r3, [r7, #12]
100027a2:	2b00      	cmp	r3, #0
100027a4:	d101      	bne.n	100027aa <SYSTM001_CreateTimer+0x42>
    {
      Error=(uint32_t)1UL;
100027a6:	2301      	movs	r3, #1
100027a8:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if(Period == 0)          /* Timer with '0' time is not allowed. */
100027aa:	68fb      	ldr	r3, [r7, #12]
100027ac:	2b00      	cmp	r3, #0
100027ae:	d101      	bne.n	100027b4 <SYSTM001_CreateTimer+0x4c>
    {
      Error=(uint32_t)1UL;
100027b0:	2301      	movs	r3, #1
100027b2:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }

    if(TimerCallBack == NULL)
100027b4:	687b      	ldr	r3, [r7, #4]
100027b6:	2b00      	cmp	r3, #0
100027b8:	d101      	bne.n	100027be <SYSTM001_CreateTimer+0x56>
    {
      Error=(uint32_t)1UL;
100027ba:	2301      	movs	r3, #1
100027bc:	617b      	str	r3, [r7, #20]
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if (!Error)	
100027be:	697b      	ldr	r3, [r7, #20]
100027c0:	2b00      	cmp	r3, #0
100027c2:	d159      	bne.n	10002878 <SYSTM001_CreateTimer+0x110>
    {
       for(Count = 0UL; Count < SYSTM001_CFG_MAX_TMR; Count++)
100027c4:	2300      	movs	r3, #0
100027c6:	61bb      	str	r3, [r7, #24]
100027c8:	e053      	b.n	10002872 <SYSTM001_CreateTimer+0x10a>
       {
           /* Check for free timer ID */
           if((TimerTracker & ((uint32_t)1U << Count)) == 0U)
100027ca:	4b2e      	ldr	r3, [pc, #184]	; (10002884 <SYSTM001_CreateTimer+0x11c>)
100027cc:	681a      	ldr	r2, [r3, #0]
100027ce:	69bb      	ldr	r3, [r7, #24]
100027d0:	40da      	lsrs	r2, r3
100027d2:	2301      	movs	r3, #1
100027d4:	4013      	ands	r3, r2
100027d6:	d149      	bne.n	1000286c <SYSTM001_CreateTimer+0x104>
           {
               /* If yes,assign ID to this timer      */
               TimerTracker |= ((uint32_t)1U << Count);
100027d8:	69bb      	ldr	r3, [r7, #24]
100027da:	2201      	movs	r2, #1
100027dc:	409a      	lsls	r2, r3
100027de:	4b29      	ldr	r3, [pc, #164]	; (10002884 <SYSTM001_CreateTimer+0x11c>)
100027e0:	681b      	ldr	r3, [r3, #0]
100027e2:	431a      	orrs	r2, r3
100027e4:	4b27      	ldr	r3, [pc, #156]	; (10002884 <SYSTM001_CreateTimer+0x11c>)
100027e6:	601a      	str	r2, [r3, #0]
               /* Initialize timer as per input values */
               TimerTbl[Count].TimerID     = Count;
100027e8:	4b27      	ldr	r3, [pc, #156]	; (10002888 <SYSTM001_CreateTimer+0x120>)
100027ea:	69ba      	ldr	r2, [r7, #24]
100027ec:	0152      	lsls	r2, r2, #5
100027ee:	69b9      	ldr	r1, [r7, #24]
100027f0:	50d1      	str	r1, [r2, r3]
               TimerTbl[Count].TimerType   = TimerType;
100027f2:	4925      	ldr	r1, [pc, #148]	; (10002888 <SYSTM001_CreateTimer+0x120>)
100027f4:	69bb      	ldr	r3, [r7, #24]
100027f6:	015b      	lsls	r3, r3, #5
100027f8:	1c3a      	adds	r2, r7, #0
100027fa:	320b      	adds	r2, #11
100027fc:	18cb      	adds	r3, r1, r3
100027fe:	7812      	ldrb	r2, [r2, #0]
10002800:	711a      	strb	r2, [r3, #4]
               TimerTbl[Count].TimerState  = SYSTM001_STATE_STOPPED;
10002802:	4a21      	ldr	r2, [pc, #132]	; (10002888 <SYSTM001_CreateTimer+0x120>)
10002804:	69bb      	ldr	r3, [r7, #24]
10002806:	015b      	lsls	r3, r3, #5
10002808:	18d3      	adds	r3, r2, r3
1000280a:	2201      	movs	r2, #1
1000280c:	715a      	strb	r2, [r3, #5]
             TimerTbl[Count].TimerCount  = ((Period / SYSTM001_SYSTICK_INTERVAL)\
                                                    +HW_TIMER_ADDITIONAL_CNT);
1000280e:	68fb      	ldr	r3, [r7, #12]
10002810:	1c5a      	adds	r2, r3, #1
               TimerTracker |= ((uint32_t)1U << Count);
               /* Initialize timer as per input values */
               TimerTbl[Count].TimerID     = Count;
               TimerTbl[Count].TimerType   = TimerType;
               TimerTbl[Count].TimerState  = SYSTM001_STATE_STOPPED;
             TimerTbl[Count].TimerCount  = ((Period / SYSTM001_SYSTICK_INTERVAL)\
10002812:	491d      	ldr	r1, [pc, #116]	; (10002888 <SYSTM001_CreateTimer+0x120>)
10002814:	69bb      	ldr	r3, [r7, #24]
10002816:	015b      	lsls	r3, r3, #5
10002818:	18cb      	adds	r3, r1, r3
1000281a:	3308      	adds	r3, #8
1000281c:	601a      	str	r2, [r3, #0]
                                                    +HW_TIMER_ADDITIONAL_CNT);
               TimerTbl[Count].TimerReload	= (Period / SYSTM001_SYSTICK_INTERVAL);
1000281e:	4a1a      	ldr	r2, [pc, #104]	; (10002888 <SYSTM001_CreateTimer+0x120>)
10002820:	69bb      	ldr	r3, [r7, #24]
10002822:	015b      	lsls	r3, r3, #5
10002824:	18d3      	adds	r3, r2, r3
10002826:	330c      	adds	r3, #12
10002828:	68fa      	ldr	r2, [r7, #12]
1000282a:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerCallBack = TimerCallBack;
1000282c:	4a16      	ldr	r2, [pc, #88]	; (10002888 <SYSTM001_CreateTimer+0x120>)
1000282e:	69bb      	ldr	r3, [r7, #24]
10002830:	015b      	lsls	r3, r3, #5
10002832:	18d3      	adds	r3, r2, r3
10002834:	3310      	adds	r3, #16
10002836:	687a      	ldr	r2, [r7, #4]
10002838:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].ParamToCallBack = pCallBackArgPtr;
1000283a:	4a13      	ldr	r2, [pc, #76]	; (10002888 <SYSTM001_CreateTimer+0x120>)
1000283c:	69bb      	ldr	r3, [r7, #24]
1000283e:	015b      	lsls	r3, r3, #5
10002840:	18d3      	adds	r3, r2, r3
10002842:	3314      	adds	r3, #20
10002844:	683a      	ldr	r2, [r7, #0]
10002846:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerPrev   = NULL;
10002848:	4a0f      	ldr	r2, [pc, #60]	; (10002888 <SYSTM001_CreateTimer+0x120>)
1000284a:	69bb      	ldr	r3, [r7, #24]
1000284c:	015b      	lsls	r3, r3, #5
1000284e:	18d3      	adds	r3, r2, r3
10002850:	331c      	adds	r3, #28
10002852:	2200      	movs	r2, #0
10002854:	601a      	str	r2, [r3, #0]
               TimerTbl[Count].TimerNext   = NULL;
10002856:	4a0c      	ldr	r2, [pc, #48]	; (10002888 <SYSTM001_CreateTimer+0x120>)
10002858:	69bb      	ldr	r3, [r7, #24]
1000285a:	015b      	lsls	r3, r3, #5
1000285c:	18d3      	adds	r3, r2, r3
1000285e:	3318      	adds	r3, #24
10002860:	2200      	movs	r2, #0
10002862:	601a      	str	r2, [r3, #0]
               TimerID = Count + 1U;
10002864:	69bb      	ldr	r3, [r7, #24]
10002866:	3301      	adds	r3, #1
10002868:	61fb      	str	r3, [r7, #28]
               break;
1000286a:	e005      	b.n	10002878 <SYSTM001_CreateTimer+0x110>
      Error=(uint32_t)1UL;
      DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
    }
    if (!Error)	
    {
       for(Count = 0UL; Count < SYSTM001_CFG_MAX_TMR; Count++)
1000286c:	69bb      	ldr	r3, [r7, #24]
1000286e:	3301      	adds	r3, #1
10002870:	61bb      	str	r3, [r7, #24]
10002872:	69bb      	ldr	r3, [r7, #24]
10002874:	2b09      	cmp	r3, #9
10002876:	d9a8      	bls.n	100027ca <SYSTM001_CreateTimer+0x62>
               break;
            }
        }
    }

  return (handle_t)TimerID;
10002878:	69fb      	ldr	r3, [r7, #28]
}  
1000287a:	1c18      	adds	r0, r3, #0
1000287c:	46bd      	mov	sp, r7
1000287e:	b008      	add	sp, #32
10002880:	bd80      	pop	{r7, pc}
10002882:	46c0      	nop			; (mov r8, r8)
10002884:	2000093c 	.word	0x2000093c
10002888:	20000a50 	.word	0x20000a50

1000288c <SYSTM001_StartTimer>:

/*
 *  Interface to start the software timer .
 */
status_t SYSTM001_StartTimer(handle_t  Handle) 
{
1000288c:	b580      	push	{r7, lr}
1000288e:	b084      	sub	sp, #16
10002890:	af00      	add	r7, sp, #0
10002892:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
10002894:	2300      	movs	r3, #0
10002896:	60fb      	str	r3, [r7, #12]


  /* Check validity of parameter */
  if(Handle > SYSTM001_CFG_MAX_TMR)
10002898:	687b      	ldr	r3, [r7, #4]
1000289a:	2b0a      	cmp	r3, #10
1000289c:	d901      	bls.n	100028a2 <SYSTM001_StartTimer+0x16>
  {
    Error = (status_t)SYSTM001_INVALID_HANDLE_ERROR;
1000289e:	2301      	movs	r3, #1
100028a0:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
100028a2:	4b18      	ldr	r3, [pc, #96]	; (10002904 <SYSTM001_StartTimer+0x78>)
100028a4:	681a      	ldr	r2, [r3, #0]
100028a6:	687b      	ldr	r3, [r7, #4]
100028a8:	3b01      	subs	r3, #1
100028aa:	40da      	lsrs	r2, r3
100028ac:	2301      	movs	r3, #1
100028ae:	4013      	ands	r3, r2
100028b0:	d101      	bne.n	100028b6 <SYSTM001_StartTimer+0x2a>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
100028b2:	2301      	movs	r3, #1
100028b4:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  /* Any timer with time '0', can't start again. */
  if(TimerTbl[Handle - 1U].TimerCount == 0UL)
100028b6:	687b      	ldr	r3, [r7, #4]
100028b8:	3b01      	subs	r3, #1
100028ba:	4a13      	ldr	r2, [pc, #76]	; (10002908 <SYSTM001_StartTimer+0x7c>)
100028bc:	015b      	lsls	r3, r3, #5
100028be:	18d3      	adds	r3, r2, r3
100028c0:	3308      	adds	r3, #8
100028c2:	681b      	ldr	r3, [r3, #0]
100028c4:	2b00      	cmp	r3, #0
100028c6:	d101      	bne.n	100028cc <SYSTM001_StartTimer+0x40>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
100028c8:	2301      	movs	r3, #1
100028ca:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  
  
  if(Error == (status_t)DAVEApp_SUCCESS)
100028cc:	68fb      	ldr	r3, [r7, #12]
100028ce:	2b00      	cmp	r3, #0
100028d0:	d113      	bne.n	100028fa <SYSTM001_StartTimer+0x6e>
  {
    /* Check if timer is running */
    if(TimerTbl[(Handle - 1U)].TimerState != SYSTM001_STATE_RUNNING)
100028d2:	687b      	ldr	r3, [r7, #4]
100028d4:	3b01      	subs	r3, #1
100028d6:	4a0c      	ldr	r2, [pc, #48]	; (10002908 <SYSTM001_StartTimer+0x7c>)
100028d8:	015b      	lsls	r3, r3, #5
100028da:	18d3      	adds	r3, r2, r3
100028dc:	795b      	ldrb	r3, [r3, #5]
100028de:	2b00      	cmp	r3, #0
100028e0:	d00b      	beq.n	100028fa <SYSTM001_StartTimer+0x6e>
    {
      /* set timer status as SYSTM001_STATE_RUNNING */
      TimerTbl[(Handle - 1U)].TimerState = SYSTM001_STATE_RUNNING;
100028e2:	687b      	ldr	r3, [r7, #4]
100028e4:	3b01      	subs	r3, #1
100028e6:	4a08      	ldr	r2, [pc, #32]	; (10002908 <SYSTM001_StartTimer+0x7c>)
100028e8:	015b      	lsls	r3, r3, #5
100028ea:	18d3      	adds	r3, r2, r3
100028ec:	2200      	movs	r2, #0
100028ee:	715a      	strb	r2, [r3, #5]
      /* Insert this timer into timer list  */
      SYSTM001_lInsertTimerList((Handle - 1U));
100028f0:	687b      	ldr	r3, [r7, #4]
100028f2:	3b01      	subs	r3, #1
100028f4:	1c18      	adds	r0, r3, #0
100028f6:	f7ff fda9 	bl	1000244c <SYSTM001_lInsertTimerList>
    }
  }

  return Error;
100028fa:	68fb      	ldr	r3, [r7, #12]
}
100028fc:	1c18      	adds	r0, r3, #0
100028fe:	46bd      	mov	sp, r7
10002900:	b004      	add	sp, #16
10002902:	bd80      	pop	{r7, pc}
10002904:	2000093c 	.word	0x2000093c
10002908:	20000a50 	.word	0x20000a50

1000290c <SYSTM001_StopTimer>:

/*
 *  Interface to stop the software timer.
 */
status_t SYSTM001_StopTimer(handle_t Handle) 
{
1000290c:	b580      	push	{r7, lr}
1000290e:	b084      	sub	sp, #16
10002910:	af00      	add	r7, sp, #0
10002912:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
10002914:	2300      	movs	r3, #0
10002916:	60fb      	str	r3, [r7, #12]


  /* Check validity of parameter        */
  if(Handle > SYSTM001_CFG_MAX_TMR)
10002918:	687b      	ldr	r3, [r7, #4]
1000291a:	2b0a      	cmp	r3, #10
1000291c:	d901      	bls.n	10002922 <SYSTM001_StopTimer+0x16>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
1000291e:	2301      	movs	r3, #1
10002920:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
10002922:	4b13      	ldr	r3, [pc, #76]	; (10002970 <SYSTM001_StopTimer+0x64>)
10002924:	681a      	ldr	r2, [r3, #0]
10002926:	687b      	ldr	r3, [r7, #4]
10002928:	3b01      	subs	r3, #1
1000292a:	40da      	lsrs	r2, r3
1000292c:	2301      	movs	r3, #1
1000292e:	4013      	ands	r3, r2
10002930:	d101      	bne.n	10002936 <SYSTM001_StopTimer+0x2a>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
10002932:	2301      	movs	r3, #1
10002934:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }

  if(Error == (status_t)DAVEApp_SUCCESS)
10002936:	68fb      	ldr	r3, [r7, #12]
10002938:	2b00      	cmp	r3, #0
1000293a:	d113      	bne.n	10002964 <SYSTM001_StopTimer+0x58>
  {
    /* Check whether Timer is in Stop state */
    if(TimerTbl[(Handle - 1U)].TimerState != SYSTM001_STATE_STOPPED)
1000293c:	687b      	ldr	r3, [r7, #4]
1000293e:	3b01      	subs	r3, #1
10002940:	4a0c      	ldr	r2, [pc, #48]	; (10002974 <SYSTM001_StopTimer+0x68>)
10002942:	015b      	lsls	r3, r3, #5
10002944:	18d3      	adds	r3, r2, r3
10002946:	795b      	ldrb	r3, [r3, #5]
10002948:	2b01      	cmp	r3, #1
1000294a:	d00b      	beq.n	10002964 <SYSTM001_StopTimer+0x58>
    {
      /* remove Timer from node list */
      SYSTM001_lRemoveTimerList((Handle - 1U));
1000294c:	687b      	ldr	r3, [r7, #4]
1000294e:	3b01      	subs	r3, #1
10002950:	1c18      	adds	r0, r3, #0
10002952:	f7ff fe25 	bl	100025a0 <SYSTM001_lRemoveTimerList>

      /* Set timer status as SYSTM001_STATE_STOPPED  */
      TimerTbl[(Handle - 1U)].TimerState = SYSTM001_STATE_STOPPED;
10002956:	687b      	ldr	r3, [r7, #4]
10002958:	3b01      	subs	r3, #1
1000295a:	4a06      	ldr	r2, [pc, #24]	; (10002974 <SYSTM001_StopTimer+0x68>)
1000295c:	015b      	lsls	r3, r3, #5
1000295e:	18d3      	adds	r3, r2, r3
10002960:	2201      	movs	r2, #1
10002962:	715a      	strb	r2, [r3, #5]
    }
  }

  return Error;
10002964:	68fb      	ldr	r3, [r7, #12]
}
10002966:	1c18      	adds	r0, r3, #0
10002968:	46bd      	mov	sp, r7
1000296a:	b004      	add	sp, #16
1000296c:	bd80      	pop	{r7, pc}
1000296e:	46c0      	nop			; (mov r8, r8)
10002970:	2000093c 	.word	0x2000093c
10002974:	20000a50 	.word	0x20000a50

10002978 <SYSTM001_DeleteTimer>:

/*
 *  Function to delete the Timer instance.
 */
status_t SYSTM001_DeleteTimer(handle_t Handle) 
{
10002978:	b580      	push	{r7, lr}
1000297a:	b084      	sub	sp, #16
1000297c:	af00      	add	r7, sp, #0
1000297e:	6078      	str	r0, [r7, #4]
  status_t Error = (status_t )DAVEApp_SUCCESS;
10002980:	2300      	movs	r3, #0
10002982:	60fb      	str	r3, [r7, #12]

  /* Check validity of parameter        */
  if(Handle > SYSTM001_CFG_MAX_TMR)
10002984:	687b      	ldr	r3, [r7, #4]
10002986:	2b0a      	cmp	r3, #10
10002988:	d901      	bls.n	1000298e <SYSTM001_DeleteTimer+0x16>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
1000298a:	2301      	movs	r3, #1
1000298c:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }
  if( (TimerTracker & (1UL << (uint32_t)(Handle - 1U))) == 0UL)
1000298e:	4b15      	ldr	r3, [pc, #84]	; (100029e4 <SYSTM001_DeleteTimer+0x6c>)
10002990:	681a      	ldr	r2, [r3, #0]
10002992:	687b      	ldr	r3, [r7, #4]
10002994:	3b01      	subs	r3, #1
10002996:	40da      	lsrs	r2, r3
10002998:	2301      	movs	r3, #1
1000299a:	4013      	ands	r3, r2
1000299c:	d101      	bne.n	100029a2 <SYSTM001_DeleteTimer+0x2a>
  {
    Error = (status_t) SYSTM001_INVALID_HANDLE_ERROR;
1000299e:	2301      	movs	r3, #1
100029a0:	60fb      	str	r3, [r7, #12]
    DBG002_ERROR(APP_GID, DBG002_MESSAGEID_LITERAL, sizeof(Error), &Error);
  }

  if(Error == (status_t)DAVEApp_SUCCESS)
100029a2:	68fb      	ldr	r3, [r7, #12]
100029a4:	2b00      	cmp	r3, #0
100029a6:	d118      	bne.n	100029da <SYSTM001_DeleteTimer+0x62>
  {
    /* Check if timer is running */
    if(TimerTbl[(Handle - 1U)].TimerState == SYSTM001_STATE_RUNNING)
100029a8:	687b      	ldr	r3, [r7, #4]
100029aa:	3b01      	subs	r3, #1
100029ac:	4a0e      	ldr	r2, [pc, #56]	; (100029e8 <SYSTM001_DeleteTimer+0x70>)
100029ae:	015b      	lsls	r3, r3, #5
100029b0:	18d3      	adds	r3, r2, r3
100029b2:	795b      	ldrb	r3, [r3, #5]
100029b4:	2b00      	cmp	r3, #0
100029b6:	d104      	bne.n	100029c2 <SYSTM001_DeleteTimer+0x4a>
    {
      /* Yes,remove this timer from timer list*/
      SYSTM001_lRemoveTimerList((Handle - 1U));
100029b8:	687b      	ldr	r3, [r7, #4]
100029ba:	3b01      	subs	r3, #1
100029bc:	1c18      	adds	r0, r3, #0
100029be:	f7ff fdef 	bl	100025a0 <SYSTM001_lRemoveTimerList>
    }

    /* Release resource that this timer hold*/
    TimerTracker &=~((uint32_t)1U << (Handle - 1U));
100029c2:	687b      	ldr	r3, [r7, #4]
100029c4:	3b01      	subs	r3, #1
100029c6:	2201      	movs	r2, #1
100029c8:	1c11      	adds	r1, r2, #0
100029ca:	4099      	lsls	r1, r3
100029cc:	1c0b      	adds	r3, r1, #0
100029ce:	43da      	mvns	r2, r3
100029d0:	4b04      	ldr	r3, [pc, #16]	; (100029e4 <SYSTM001_DeleteTimer+0x6c>)
100029d2:	681b      	ldr	r3, [r3, #0]
100029d4:	401a      	ands	r2, r3
100029d6:	4b03      	ldr	r3, [pc, #12]	; (100029e4 <SYSTM001_DeleteTimer+0x6c>)
100029d8:	601a      	str	r2, [r3, #0]
  }

  return Error;
100029da:	68fb      	ldr	r3, [r7, #12]

}
100029dc:	1c18      	adds	r0, r3, #0
100029de:	46bd      	mov	sp, r7
100029e0:	b004      	add	sp, #16
100029e2:	bd80      	pop	{r7, pc}
100029e4:	2000093c 	.word	0x2000093c
100029e8:	20000a50 	.word	0x20000a50

100029ec <SYSTM001_GetTime>:

/*
 *  Interface to get the current system time.
 */
uint32_t  SYSTM001_GetTime(void)
{
100029ec:	b580      	push	{r7, lr}
100029ee:	af00      	add	r7, sp, #0
  /* <<<DD_SYSTM001 _API_6>>> */
  return CONVERT_SYSTICK_COUNT_TO_MSEC(SysTickCount);
100029f0:	4b02      	ldr	r3, [pc, #8]	; (100029fc <SYSTM001_GetTime+0x10>)
100029f2:	681b      	ldr	r3, [r3, #0]
}
100029f4:	1c18      	adds	r0, r3, #0
100029f6:	46bd      	mov	sp, r7
100029f8:	bd80      	pop	{r7, pc}
100029fa:	46c0      	nop			; (mov r8, r8)
100029fc:	20000940 	.word	0x20000940

10002a00 <SYSTM001_GetSysTickCount>:
/*
 *  Utility function to get the no of system ticks for the 
 *  specified period.
 */
uint32_t  SYSTM001_GetSysTickCount(uint32_t Period ) 
{
10002a00:	b590      	push	{r4, r7, lr}
10002a02:	b085      	sub	sp, #20
10002a04:	af00      	add	r7, sp, #0
10002a06:	6078      	str	r0, [r7, #4]
  /* <<<DD_SYSTM001 _API_7>>> */
  uint32_t	Count  = CONVERT_MSEC_TO_SYSICK_COUNT(Period);
10002a08:	6878      	ldr	r0, [r7, #4]
10002a0a:	f001 ff95 	bl	10004938 <__aeabi_ui2d>
10002a0e:	1c03      	adds	r3, r0, #0
10002a10:	1c0c      	adds	r4, r1, #0
10002a12:	1c18      	adds	r0, r3, #0
10002a14:	1c21      	adds	r1, r4, #0
10002a16:	4b0d      	ldr	r3, [pc, #52]	; (10002a4c <SYSTM001_GetSysTickCount+0x4c>)
10002a18:	4a0b      	ldr	r2, [pc, #44]	; (10002a48 <SYSTM001_GetSysTickCount+0x48>)
10002a1a:	f001 f965 	bl	10003ce8 <__aeabi_dmul>
10002a1e:	1c03      	adds	r3, r0, #0
10002a20:	1c0c      	adds	r4, r1, #0
10002a22:	1c18      	adds	r0, r3, #0
10002a24:	1c21      	adds	r1, r4, #0
10002a26:	4a0a      	ldr	r2, [pc, #40]	; (10002a50 <SYSTM001_GetSysTickCount+0x50>)
10002a28:	4b0a      	ldr	r3, [pc, #40]	; (10002a54 <SYSTM001_GetSysTickCount+0x54>)
10002a2a:	f001 f95d 	bl	10003ce8 <__aeabi_dmul>
10002a2e:	1c03      	adds	r3, r0, #0
10002a30:	1c0c      	adds	r4, r1, #0
10002a32:	1c18      	adds	r0, r3, #0
10002a34:	1c21      	adds	r1, r4, #0
10002a36:	f000 fd17 	bl	10003468 <__aeabi_d2uiz>
10002a3a:	1c03      	adds	r3, r0, #0
10002a3c:	60fb      	str	r3, [r7, #12]
  return Count;
10002a3e:	68fb      	ldr	r3, [r7, #12]
}
10002a40:	1c18      	adds	r0, r3, #0
10002a42:	46bd      	mov	sp, r7
10002a44:	b005      	add	sp, #20
10002a46:	bd90      	pop	{r4, r7, pc}
10002a48:	00000000 	.word	0x00000000
10002a4c:	40200000 	.word	0x40200000
10002a50:	00000000 	.word	0x00000000
10002a54:	408f4000 	.word	0x408f4000

10002a58 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
10002a58:	b580      	push	{r7, lr}
10002a5a:	b082      	sub	sp, #8
10002a5c:	af00      	add	r7, sp, #0
10002a5e:	1c02      	adds	r2, r0, #0
10002a60:	1dfb      	adds	r3, r7, #7
10002a62:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
10002a64:	4b06      	ldr	r3, [pc, #24]	; (10002a80 <NVIC_EnableIRQ+0x28>)
10002a66:	1dfa      	adds	r2, r7, #7
10002a68:	7812      	ldrb	r2, [r2, #0]
10002a6a:	1c11      	adds	r1, r2, #0
10002a6c:	221f      	movs	r2, #31
10002a6e:	400a      	ands	r2, r1
10002a70:	2101      	movs	r1, #1
10002a72:	1c08      	adds	r0, r1, #0
10002a74:	4090      	lsls	r0, r2
10002a76:	1c02      	adds	r2, r0, #0
10002a78:	601a      	str	r2, [r3, #0]
}
10002a7a:	46bd      	mov	sp, r7
10002a7c:	b002      	add	sp, #8
10002a7e:	bd80      	pop	{r7, pc}
10002a80:	e000e100 	.word	0xe000e100

10002a84 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
10002a84:	b5b0      	push	{r4, r5, r7, lr}
10002a86:	b082      	sub	sp, #8
10002a88:	af00      	add	r7, sp, #0
10002a8a:	1c02      	adds	r2, r0, #0
10002a8c:	6039      	str	r1, [r7, #0]
10002a8e:	1dfb      	adds	r3, r7, #7
10002a90:	701a      	strb	r2, [r3, #0]
  if(IRQn < 0) {
10002a92:	1dfb      	adds	r3, r7, #7
10002a94:	781b      	ldrb	r3, [r3, #0]
10002a96:	2b7f      	cmp	r3, #127	; 0x7f
10002a98:	d932      	bls.n	10002b00 <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
10002a9a:	4930      	ldr	r1, [pc, #192]	; (10002b5c <NVIC_SetPriority+0xd8>)
10002a9c:	1dfb      	adds	r3, r7, #7
10002a9e:	781b      	ldrb	r3, [r3, #0]
10002aa0:	1c1a      	adds	r2, r3, #0
10002aa2:	230f      	movs	r3, #15
10002aa4:	4013      	ands	r3, r2
10002aa6:	3b08      	subs	r3, #8
10002aa8:	0898      	lsrs	r0, r3, #2
10002aaa:	4a2c      	ldr	r2, [pc, #176]	; (10002b5c <NVIC_SetPriority+0xd8>)
10002aac:	1dfb      	adds	r3, r7, #7
10002aae:	781b      	ldrb	r3, [r3, #0]
10002ab0:	1c1c      	adds	r4, r3, #0
10002ab2:	230f      	movs	r3, #15
10002ab4:	4023      	ands	r3, r4
10002ab6:	3b08      	subs	r3, #8
10002ab8:	089b      	lsrs	r3, r3, #2
10002aba:	3306      	adds	r3, #6
10002abc:	009b      	lsls	r3, r3, #2
10002abe:	18d3      	adds	r3, r2, r3
10002ac0:	685b      	ldr	r3, [r3, #4]
10002ac2:	1dfa      	adds	r2, r7, #7
10002ac4:	7812      	ldrb	r2, [r2, #0]
10002ac6:	1c14      	adds	r4, r2, #0
10002ac8:	2203      	movs	r2, #3
10002aca:	4022      	ands	r2, r4
10002acc:	00d2      	lsls	r2, r2, #3
10002ace:	24ff      	movs	r4, #255	; 0xff
10002ad0:	1c25      	adds	r5, r4, #0
10002ad2:	4095      	lsls	r5, r2
10002ad4:	1c2a      	adds	r2, r5, #0
10002ad6:	43d2      	mvns	r2, r2
10002ad8:	401a      	ands	r2, r3
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
10002ada:	683b      	ldr	r3, [r7, #0]
10002adc:	019c      	lsls	r4, r3, #6
10002ade:	23ff      	movs	r3, #255	; 0xff
10002ae0:	401c      	ands	r4, r3
10002ae2:	1dfb      	adds	r3, r7, #7
10002ae4:	781b      	ldrb	r3, [r3, #0]
10002ae6:	1c1d      	adds	r5, r3, #0
10002ae8:	2303      	movs	r3, #3
10002aea:	402b      	ands	r3, r5
10002aec:	00db      	lsls	r3, r3, #3
10002aee:	1c25      	adds	r5, r4, #0
10002af0:	409d      	lsls	r5, r3
10002af2:	1c2b      	adds	r3, r5, #0
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
10002af4:	431a      	orrs	r2, r3
10002af6:	1d83      	adds	r3, r0, #6
10002af8:	009b      	lsls	r3, r3, #2
10002afa:	18cb      	adds	r3, r1, r3
10002afc:	605a      	str	r2, [r3, #4]
10002afe:	e029      	b.n	10002b54 <NVIC_SetPriority+0xd0>
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
10002b00:	4b17      	ldr	r3, [pc, #92]	; (10002b60 <NVIC_SetPriority+0xdc>)
10002b02:	1dfa      	adds	r2, r7, #7
10002b04:	7812      	ldrb	r2, [r2, #0]
10002b06:	b252      	sxtb	r2, r2
10002b08:	0892      	lsrs	r2, r2, #2
10002b0a:	4915      	ldr	r1, [pc, #84]	; (10002b60 <NVIC_SetPriority+0xdc>)
10002b0c:	1df8      	adds	r0, r7, #7
10002b0e:	7800      	ldrb	r0, [r0, #0]
10002b10:	b240      	sxtb	r0, r0
10002b12:	0880      	lsrs	r0, r0, #2
10002b14:	30c0      	adds	r0, #192	; 0xc0
10002b16:	0080      	lsls	r0, r0, #2
10002b18:	5841      	ldr	r1, [r0, r1]
10002b1a:	1df8      	adds	r0, r7, #7
10002b1c:	7800      	ldrb	r0, [r0, #0]
10002b1e:	1c04      	adds	r4, r0, #0
10002b20:	2003      	movs	r0, #3
10002b22:	4020      	ands	r0, r4
10002b24:	00c0      	lsls	r0, r0, #3
10002b26:	24ff      	movs	r4, #255	; 0xff
10002b28:	1c25      	adds	r5, r4, #0
10002b2a:	4085      	lsls	r5, r0
10002b2c:	1c28      	adds	r0, r5, #0
10002b2e:	43c0      	mvns	r0, r0
10002b30:	4008      	ands	r0, r1
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
10002b32:	6839      	ldr	r1, [r7, #0]
10002b34:	018c      	lsls	r4, r1, #6
10002b36:	21ff      	movs	r1, #255	; 0xff
10002b38:	400c      	ands	r4, r1
10002b3a:	1df9      	adds	r1, r7, #7
10002b3c:	7809      	ldrb	r1, [r1, #0]
10002b3e:	1c0d      	adds	r5, r1, #0
10002b40:	2103      	movs	r1, #3
10002b42:	4029      	ands	r1, r5
10002b44:	00c9      	lsls	r1, r1, #3
10002b46:	1c25      	adds	r5, r4, #0
10002b48:	408d      	lsls	r5, r1
10002b4a:	1c29      	adds	r1, r5, #0
{
  if(IRQn < 0) {
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
10002b4c:	4301      	orrs	r1, r0
10002b4e:	32c0      	adds	r2, #192	; 0xc0
10002b50:	0092      	lsls	r2, r2, #2
10002b52:	50d1      	str	r1, [r2, r3]
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
}
10002b54:	46bd      	mov	sp, r7
10002b56:	b002      	add	sp, #8
10002b58:	bdb0      	pop	{r4, r5, r7, pc}
10002b5a:	46c0      	nop			; (mov r8, r8)
10002b5c:	e000ed00 	.word	0xe000ed00
10002b60:	e000e100 	.word	0xe000e100

10002b64 <NVIC002_EnableIRQ>:
 *    NVIC002_EnableIRQ(&NVIC002_Handle0);
 *    return 0;
 *  }
 * @endcode<BR> </p>
 */
__STATIC_INLINE void NVIC002_EnableIRQ (const NVIC002_HandleType *const Handle) {
10002b64:	b580      	push	{r7, lr}
10002b66:	b082      	sub	sp, #8
10002b68:	af00      	add	r7, sp, #0
10002b6a:	6078      	str	r0, [r7, #4]
    NVIC_EnableIRQ((IRQn_Type)(Handle->NodeID));
10002b6c:	687b      	ldr	r3, [r7, #4]
10002b6e:	781b      	ldrb	r3, [r3, #0]
10002b70:	b2db      	uxtb	r3, r3
10002b72:	b25b      	sxtb	r3, r3
10002b74:	1c18      	adds	r0, r3, #0
10002b76:	f7ff ff6f 	bl	10002a58 <NVIC_EnableIRQ>
}
10002b7a:	46bd      	mov	sp, r7
10002b7c:	b002      	add	sp, #8
10002b7e:	bd80      	pop	{r7, pc}

10002b80 <NVIC002_Init>:

/**  Function to initialize the NVIC node parameters based on 
 *  UI configuration.
 */
void NVIC002_Init(void)
{
10002b80:	b580      	push	{r7, lr}
10002b82:	b082      	sub	sp, #8
10002b84:	af00      	add	r7, sp, #0
  uint32_t Count;
  for (Count = 0U; Count<(uint32_t)NVIC002_NUM_INSTANCES; Count++)
10002b86:	2300      	movs	r3, #0
10002b88:	607b      	str	r3, [r7, #4]
10002b8a:	e009      	b.n	10002ba0 <NVIC002_Init+0x20>
  {
	  NVIC002_lInit(NVIC002_HandleArray[Count]);
10002b8c:	4b07      	ldr	r3, [pc, #28]	; (10002bac <NVIC002_Init+0x2c>)
10002b8e:	687a      	ldr	r2, [r7, #4]
10002b90:	0092      	lsls	r2, r2, #2
10002b92:	58d3      	ldr	r3, [r2, r3]
10002b94:	1c18      	adds	r0, r3, #0
10002b96:	f000 f80b 	bl	10002bb0 <NVIC002_lInit>
 *  UI configuration.
 */
void NVIC002_Init(void)
{
  uint32_t Count;
  for (Count = 0U; Count<(uint32_t)NVIC002_NUM_INSTANCES; Count++)
10002b9a:	687b      	ldr	r3, [r7, #4]
10002b9c:	3301      	adds	r3, #1
10002b9e:	607b      	str	r3, [r7, #4]
10002ba0:	687b      	ldr	r3, [r7, #4]
10002ba2:	2b01      	cmp	r3, #1
10002ba4:	d9f2      	bls.n	10002b8c <NVIC002_Init+0xc>
  {
	  NVIC002_lInit(NVIC002_HandleArray[Count]);
  }
}
10002ba6:	46bd      	mov	sp, r7
10002ba8:	b002      	add	sp, #8
10002baa:	bd80      	pop	{r7, pc}
10002bac:	20000b94 	.word	0x20000b94

10002bb0 <NVIC002_lInit>:

static void NVIC002_lInit(const NVIC002_HandleType * Handle)
{
10002bb0:	b580      	push	{r7, lr}
10002bb2:	b082      	sub	sp, #8
10002bb4:	af00      	add	r7, sp, #0
10002bb6:	6078      	str	r0, [r7, #4]
   /* Set Interrupt Priority for NVIC <%=NodeID%> 
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
10002bb8:	687b      	ldr	r3, [r7, #4]
10002bba:	781b      	ldrb	r3, [r3, #0]
10002bbc:	b2da      	uxtb	r2, r3
			             Handle->Priority);
10002bbe:	687b      	ldr	r3, [r7, #4]
10002bc0:	785b      	ldrb	r3, [r3, #1]
static void NVIC002_lInit(const NVIC002_HandleType * Handle)
{
   /* Set Interrupt Priority for NVIC <%=NodeID%> 
      Node App Instance <%=appInst%>  */
	#if (UC_FAMILY == XMC1) 
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
10002bc2:	b252      	sxtb	r2, r2
10002bc4:	1c10      	adds	r0, r2, #0
10002bc6:	1c19      	adds	r1, r3, #0
10002bc8:	f7ff ff5c 	bl	10002a84 <NVIC_SetPriority>
	   NVIC_SetPriority((IRQn_Type)Handle->NodeID, 
			   	   	     NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
			   	   	     Handle->Priority,
			   	   	     Handle->SubPriority));
	#endif
	if(Handle->InterruptEnable == 1)
10002bcc:	687b      	ldr	r3, [r7, #4]
10002bce:	78db      	ldrb	r3, [r3, #3]
10002bd0:	2b01      	cmp	r3, #1
10002bd2:	d103      	bne.n	10002bdc <NVIC002_lInit+0x2c>
	{
	   /* Enable Interrupt */
		NVIC002_EnableIRQ(Handle);
10002bd4:	687b      	ldr	r3, [r7, #4]
10002bd6:	1c18      	adds	r0, r3, #0
10002bd8:	f7ff ffc4 	bl	10002b64 <NVIC002_EnableIRQ>
	}
   
}
10002bdc:	46bd      	mov	sp, r7
10002bde:	b002      	add	sp, #8
10002be0:	bd80      	pop	{r7, pc}
10002be2:	46c0      	nop			; (mov r8, r8)

10002be4 <IO004_Init>:
/** @ingroup IO004_Func
 * @{
 */

void IO004_Init(void)
{
10002be4:	b580      	push	{r7, lr}
10002be6:	af00      	add	r7, sp, #0
   /* <<<DD_IO004_API_1>>> */

	   

  /* Configuration of 1 Port 0 based on User configuration */
  IO004_Handle0.PortRegs->OMR = 0U<< 0;
10002be8:	4b0a      	ldr	r3, [pc, #40]	; (10002c14 <IO004_Init+0x30>)
10002bea:	685b      	ldr	r3, [r3, #4]
10002bec:	2200      	movs	r2, #0
10002bee:	605a      	str	r2, [r3, #4]
  
  IO004_Handle0.PortRegs->IOCR0 |= (0U << 3);   
10002bf0:	4b08      	ldr	r3, [pc, #32]	; (10002c14 <IO004_Init+0x30>)
10002bf2:	685b      	ldr	r3, [r3, #4]
10002bf4:	4a07      	ldr	r2, [pc, #28]	; (10002c14 <IO004_Init+0x30>)
10002bf6:	6852      	ldr	r2, [r2, #4]
10002bf8:	6912      	ldr	r2, [r2, #16]
10002bfa:	611a      	str	r2, [r3, #16]

  /* Configuration of 1 Port 1 based on User configuration */
  IO004_Handle1.PortRegs->OMR = 0U<< 1;
10002bfc:	4b06      	ldr	r3, [pc, #24]	; (10002c18 <IO004_Init+0x34>)
10002bfe:	685b      	ldr	r3, [r3, #4]
10002c00:	2200      	movs	r2, #0
10002c02:	605a      	str	r2, [r3, #4]
  
  IO004_Handle1.PortRegs->IOCR0 |= (0U << 11);
10002c04:	4b04      	ldr	r3, [pc, #16]	; (10002c18 <IO004_Init+0x34>)
10002c06:	685b      	ldr	r3, [r3, #4]
10002c08:	4a03      	ldr	r2, [pc, #12]	; (10002c18 <IO004_Init+0x34>)
10002c0a:	6852      	ldr	r2, [r2, #4]
10002c0c:	6912      	ldr	r2, [r2, #16]
10002c0e:	611a      	str	r2, [r3, #16]
}
10002c10:	46bd      	mov	sp, r7
10002c12:	bd80      	pop	{r7, pc}
10002c14:	10004f40 	.word	0x10004f40
10002c18:	10004f48 	.word	0x10004f48

10002c1c <IO004_DisableOutputDriver>:

void IO004_DisableOutputDriver(const IO004_HandleType* Handle,IO004_InputModeType Mode)
{
10002c1c:	b590      	push	{r4, r7, lr}
10002c1e:	b085      	sub	sp, #20
10002c20:	af00      	add	r7, sp, #0
10002c22:	6078      	str	r0, [r7, #4]
10002c24:	1c0a      	adds	r2, r1, #0
10002c26:	1cfb      	adds	r3, r7, #3
10002c28:	701a      	strb	r2, [r3, #0]
  uint8_t Pin = Handle->PortPin;
10002c2a:	1c3b      	adds	r3, r7, #0
10002c2c:	330f      	adds	r3, #15
10002c2e:	687a      	ldr	r2, [r7, #4]
10002c30:	7852      	ldrb	r2, [r2, #1]
10002c32:	701a      	strb	r2, [r3, #0]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
10002c34:	1c3b      	adds	r3, r7, #0
10002c36:	330f      	adds	r3, #15
10002c38:	781b      	ldrb	r3, [r3, #0]
10002c3a:	2b03      	cmp	r3, #3
10002c3c:	d824      	bhi.n	10002c88 <IO004_DisableOutputDriver+0x6c>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
10002c3e:	687b      	ldr	r3, [r7, #4]
10002c40:	685b      	ldr	r3, [r3, #4]
10002c42:	687a      	ldr	r2, [r7, #4]
10002c44:	6852      	ldr	r2, [r2, #4]
10002c46:	6912      	ldr	r2, [r2, #16]
10002c48:	1c39      	adds	r1, r7, #0
10002c4a:	310f      	adds	r1, #15
10002c4c:	7809      	ldrb	r1, [r1, #0]
10002c4e:	00c9      	lsls	r1, r1, #3
10002c50:	3103      	adds	r1, #3
10002c52:	201f      	movs	r0, #31
10002c54:	1c04      	adds	r4, r0, #0
10002c56:	408c      	lsls	r4, r1
10002c58:	1c21      	adds	r1, r4, #0
10002c5a:	43c9      	mvns	r1, r1
10002c5c:	400a      	ands	r2, r1
10002c5e:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |= (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
10002c60:	687b      	ldr	r3, [r7, #4]
10002c62:	685b      	ldr	r3, [r3, #4]
10002c64:	687a      	ldr	r2, [r7, #4]
10002c66:	6852      	ldr	r2, [r2, #4]
10002c68:	6911      	ldr	r1, [r2, #16]
10002c6a:	1cfa      	adds	r2, r7, #3
10002c6c:	7810      	ldrb	r0, [r2, #0]
10002c6e:	221f      	movs	r2, #31
10002c70:	4010      	ands	r0, r2
10002c72:	1c3a      	adds	r2, r7, #0
10002c74:	320f      	adds	r2, #15
10002c76:	7812      	ldrb	r2, [r2, #0]
10002c78:	00d2      	lsls	r2, r2, #3
10002c7a:	3203      	adds	r2, #3
10002c7c:	1c04      	adds	r4, r0, #0
10002c7e:	4094      	lsls	r4, r2
10002c80:	1c22      	adds	r2, r4, #0
10002c82:	430a      	orrs	r2, r1
10002c84:	611a      	str	r2, [r3, #16]
10002c86:	e0a0      	b.n	10002dca <IO004_DisableOutputDriver+0x1ae>
  } else if ((Pin >= 4U) && (Pin <= 7U))
10002c88:	1c3b      	adds	r3, r7, #0
10002c8a:	330f      	adds	r3, #15
10002c8c:	781b      	ldrb	r3, [r3, #0]
10002c8e:	2b03      	cmp	r3, #3
10002c90:	d930      	bls.n	10002cf4 <IO004_DisableOutputDriver+0xd8>
10002c92:	1c3b      	adds	r3, r7, #0
10002c94:	330f      	adds	r3, #15
10002c96:	781b      	ldrb	r3, [r3, #0]
10002c98:	2b07      	cmp	r3, #7
10002c9a:	d82b      	bhi.n	10002cf4 <IO004_DisableOutputDriver+0xd8>
  {
    Pin = Pin - 4U;
10002c9c:	1c3b      	adds	r3, r7, #0
10002c9e:	330f      	adds	r3, #15
10002ca0:	1c3a      	adds	r2, r7, #0
10002ca2:	320f      	adds	r2, #15
10002ca4:	7812      	ldrb	r2, [r2, #0]
10002ca6:	3a04      	subs	r2, #4
10002ca8:	701a      	strb	r2, [r3, #0]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
10002caa:	687b      	ldr	r3, [r7, #4]
10002cac:	685b      	ldr	r3, [r3, #4]
10002cae:	687a      	ldr	r2, [r7, #4]
10002cb0:	6852      	ldr	r2, [r2, #4]
10002cb2:	6952      	ldr	r2, [r2, #20]
10002cb4:	1c39      	adds	r1, r7, #0
10002cb6:	310f      	adds	r1, #15
10002cb8:	7809      	ldrb	r1, [r1, #0]
10002cba:	00c9      	lsls	r1, r1, #3
10002cbc:	3103      	adds	r1, #3
10002cbe:	201f      	movs	r0, #31
10002cc0:	1c04      	adds	r4, r0, #0
10002cc2:	408c      	lsls	r4, r1
10002cc4:	1c21      	adds	r1, r4, #0
10002cc6:	43c9      	mvns	r1, r1
10002cc8:	400a      	ands	r2, r1
10002cca:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
10002ccc:	687b      	ldr	r3, [r7, #4]
10002cce:	685b      	ldr	r3, [r3, #4]
10002cd0:	687a      	ldr	r2, [r7, #4]
10002cd2:	6852      	ldr	r2, [r2, #4]
10002cd4:	6951      	ldr	r1, [r2, #20]
10002cd6:	1cfa      	adds	r2, r7, #3
10002cd8:	7810      	ldrb	r0, [r2, #0]
10002cda:	221f      	movs	r2, #31
10002cdc:	4010      	ands	r0, r2
10002cde:	1c3a      	adds	r2, r7, #0
10002ce0:	320f      	adds	r2, #15
10002ce2:	7812      	ldrb	r2, [r2, #0]
10002ce4:	00d2      	lsls	r2, r2, #3
10002ce6:	3203      	adds	r2, #3
10002ce8:	1c04      	adds	r4, r0, #0
10002cea:	4094      	lsls	r4, r2
10002cec:	1c22      	adds	r2, r4, #0
10002cee:	430a      	orrs	r2, r1
10002cf0:	615a      	str	r2, [r3, #20]
10002cf2:	e06a      	b.n	10002dca <IO004_DisableOutputDriver+0x1ae>
  } else if ((Pin >= 8U) && (Pin <= 11U))
10002cf4:	1c3b      	adds	r3, r7, #0
10002cf6:	330f      	adds	r3, #15
10002cf8:	781b      	ldrb	r3, [r3, #0]
10002cfa:	2b07      	cmp	r3, #7
10002cfc:	d930      	bls.n	10002d60 <IO004_DisableOutputDriver+0x144>
10002cfe:	1c3b      	adds	r3, r7, #0
10002d00:	330f      	adds	r3, #15
10002d02:	781b      	ldrb	r3, [r3, #0]
10002d04:	2b0b      	cmp	r3, #11
10002d06:	d82b      	bhi.n	10002d60 <IO004_DisableOutputDriver+0x144>
  {
    Pin = Pin - 8U;
10002d08:	1c3b      	adds	r3, r7, #0
10002d0a:	330f      	adds	r3, #15
10002d0c:	1c3a      	adds	r2, r7, #0
10002d0e:	320f      	adds	r2, #15
10002d10:	7812      	ldrb	r2, [r2, #0]
10002d12:	3a08      	subs	r2, #8
10002d14:	701a      	strb	r2, [r3, #0]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
10002d16:	687b      	ldr	r3, [r7, #4]
10002d18:	685b      	ldr	r3, [r3, #4]
10002d1a:	687a      	ldr	r2, [r7, #4]
10002d1c:	6852      	ldr	r2, [r2, #4]
10002d1e:	6992      	ldr	r2, [r2, #24]
10002d20:	1c39      	adds	r1, r7, #0
10002d22:	310f      	adds	r1, #15
10002d24:	7809      	ldrb	r1, [r1, #0]
10002d26:	00c9      	lsls	r1, r1, #3
10002d28:	3103      	adds	r1, #3
10002d2a:	201f      	movs	r0, #31
10002d2c:	1c04      	adds	r4, r0, #0
10002d2e:	408c      	lsls	r4, r1
10002d30:	1c21      	adds	r1, r4, #0
10002d32:	43c9      	mvns	r1, r1
10002d34:	400a      	ands	r2, r1
10002d36:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
10002d38:	687b      	ldr	r3, [r7, #4]
10002d3a:	685b      	ldr	r3, [r3, #4]
10002d3c:	687a      	ldr	r2, [r7, #4]
10002d3e:	6852      	ldr	r2, [r2, #4]
10002d40:	6991      	ldr	r1, [r2, #24]
10002d42:	1cfa      	adds	r2, r7, #3
10002d44:	7810      	ldrb	r0, [r2, #0]
10002d46:	221f      	movs	r2, #31
10002d48:	4010      	ands	r0, r2
10002d4a:	1c3a      	adds	r2, r7, #0
10002d4c:	320f      	adds	r2, #15
10002d4e:	7812      	ldrb	r2, [r2, #0]
10002d50:	00d2      	lsls	r2, r2, #3
10002d52:	3203      	adds	r2, #3
10002d54:	1c04      	adds	r4, r0, #0
10002d56:	4094      	lsls	r4, r2
10002d58:	1c22      	adds	r2, r4, #0
10002d5a:	430a      	orrs	r2, r1
10002d5c:	619a      	str	r2, [r3, #24]
10002d5e:	e034      	b.n	10002dca <IO004_DisableOutputDriver+0x1ae>
  } else if ((Pin >= 12U) && (Pin <= 15U))
10002d60:	1c3b      	adds	r3, r7, #0
10002d62:	330f      	adds	r3, #15
10002d64:	781b      	ldrb	r3, [r3, #0]
10002d66:	2b0b      	cmp	r3, #11
10002d68:	d92f      	bls.n	10002dca <IO004_DisableOutputDriver+0x1ae>
10002d6a:	1c3b      	adds	r3, r7, #0
10002d6c:	330f      	adds	r3, #15
10002d6e:	781b      	ldrb	r3, [r3, #0]
10002d70:	2b0f      	cmp	r3, #15
10002d72:	d82a      	bhi.n	10002dca <IO004_DisableOutputDriver+0x1ae>
  {
    Pin = Pin - 12U;
10002d74:	1c3b      	adds	r3, r7, #0
10002d76:	330f      	adds	r3, #15
10002d78:	1c3a      	adds	r2, r7, #0
10002d7a:	320f      	adds	r2, #15
10002d7c:	7812      	ldrb	r2, [r2, #0]
10002d7e:	3a0c      	subs	r2, #12
10002d80:	701a      	strb	r2, [r3, #0]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
10002d82:	687b      	ldr	r3, [r7, #4]
10002d84:	685b      	ldr	r3, [r3, #4]
10002d86:	687a      	ldr	r2, [r7, #4]
10002d88:	6852      	ldr	r2, [r2, #4]
10002d8a:	69d2      	ldr	r2, [r2, #28]
10002d8c:	1c39      	adds	r1, r7, #0
10002d8e:	310f      	adds	r1, #15
10002d90:	7809      	ldrb	r1, [r1, #0]
10002d92:	00c9      	lsls	r1, r1, #3
10002d94:	3103      	adds	r1, #3
10002d96:	201f      	movs	r0, #31
10002d98:	1c04      	adds	r4, r0, #0
10002d9a:	408c      	lsls	r4, r1
10002d9c:	1c21      	adds	r1, r4, #0
10002d9e:	43c9      	mvns	r1, r1
10002da0:	400a      	ands	r2, r1
10002da2:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
10002da4:	687b      	ldr	r3, [r7, #4]
10002da6:	685b      	ldr	r3, [r3, #4]
10002da8:	687a      	ldr	r2, [r7, #4]
10002daa:	6852      	ldr	r2, [r2, #4]
10002dac:	69d1      	ldr	r1, [r2, #28]
10002dae:	1cfa      	adds	r2, r7, #3
10002db0:	7810      	ldrb	r0, [r2, #0]
10002db2:	221f      	movs	r2, #31
10002db4:	4010      	ands	r0, r2
10002db6:	1c3a      	adds	r2, r7, #0
10002db8:	320f      	adds	r2, #15
10002dba:	7812      	ldrb	r2, [r2, #0]
10002dbc:	00d2      	lsls	r2, r2, #3
10002dbe:	3203      	adds	r2, #3
10002dc0:	1c04      	adds	r4, r0, #0
10002dc2:	4094      	lsls	r4, r2
10002dc4:	1c22      	adds	r2, r4, #0
10002dc6:	430a      	orrs	r2, r1
10002dc8:	61da      	str	r2, [r3, #28]
  else
  {
	  /*Not supposed to be here */
  }

}
10002dca:	46bd      	mov	sp, r7
10002dcc:	b005      	add	sp, #20
10002dce:	bd90      	pop	{r4, r7, pc}

10002dd0 <IO004_EnableOutputDriver>:

void IO004_EnableOutputDriver(const IO004_HandleType* Handle,IO004_OutputModeType Mode)
{
10002dd0:	b590      	push	{r4, r7, lr}
10002dd2:	b085      	sub	sp, #20
10002dd4:	af00      	add	r7, sp, #0
10002dd6:	6078      	str	r0, [r7, #4]
10002dd8:	1c0a      	adds	r2, r1, #0
10002dda:	1cfb      	adds	r3, r7, #3
10002ddc:	701a      	strb	r2, [r3, #0]

  uint8_t Pin = Handle->PortPin;
10002dde:	1c3b      	adds	r3, r7, #0
10002de0:	330f      	adds	r3, #15
10002de2:	687a      	ldr	r2, [r7, #4]
10002de4:	7852      	ldrb	r2, [r2, #1]
10002de6:	701a      	strb	r2, [r3, #0]
  /* <<<DD_IO004_API_2>>> */
  if(Pin < 4U)
10002de8:	1c3b      	adds	r3, r7, #0
10002dea:	330f      	adds	r3, #15
10002dec:	781b      	ldrb	r3, [r3, #0]
10002dee:	2b03      	cmp	r3, #3
10002df0:	d824      	bhi.n	10002e3c <IO004_EnableOutputDriver+0x6c>
  {
    Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U))));
10002df2:	687b      	ldr	r3, [r7, #4]
10002df4:	685b      	ldr	r3, [r3, #4]
10002df6:	687a      	ldr	r2, [r7, #4]
10002df8:	6852      	ldr	r2, [r2, #4]
10002dfa:	6912      	ldr	r2, [r2, #16]
10002dfc:	1c39      	adds	r1, r7, #0
10002dfe:	310f      	adds	r1, #15
10002e00:	7809      	ldrb	r1, [r1, #0]
10002e02:	00c9      	lsls	r1, r1, #3
10002e04:	3103      	adds	r1, #3
10002e06:	201f      	movs	r0, #31
10002e08:	1c04      	adds	r4, r0, #0
10002e0a:	408c      	lsls	r4, r1
10002e0c:	1c21      	adds	r1, r4, #0
10002e0e:	43c9      	mvns	r1, r1
10002e10:	400a      	ands	r2, r1
10002e12:	611a      	str	r2, [r3, #16]
    Handle->PortRegs->IOCR0 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
10002e14:	687b      	ldr	r3, [r7, #4]
10002e16:	685b      	ldr	r3, [r3, #4]
10002e18:	687a      	ldr	r2, [r7, #4]
10002e1a:	6852      	ldr	r2, [r2, #4]
10002e1c:	6911      	ldr	r1, [r2, #16]
10002e1e:	1cfa      	adds	r2, r7, #3
10002e20:	7810      	ldrb	r0, [r2, #0]
10002e22:	221f      	movs	r2, #31
10002e24:	4010      	ands	r0, r2
10002e26:	1c3a      	adds	r2, r7, #0
10002e28:	320f      	adds	r2, #15
10002e2a:	7812      	ldrb	r2, [r2, #0]
10002e2c:	00d2      	lsls	r2, r2, #3
10002e2e:	3203      	adds	r2, #3
10002e30:	1c04      	adds	r4, r0, #0
10002e32:	4094      	lsls	r4, r2
10002e34:	1c22      	adds	r2, r4, #0
10002e36:	430a      	orrs	r2, r1
10002e38:	611a      	str	r2, [r3, #16]
10002e3a:	e0a0      	b.n	10002f7e <IO004_EnableOutputDriver+0x1ae>
  } else if ((Pin >= 4U) && (Pin <= 7U))
10002e3c:	1c3b      	adds	r3, r7, #0
10002e3e:	330f      	adds	r3, #15
10002e40:	781b      	ldrb	r3, [r3, #0]
10002e42:	2b03      	cmp	r3, #3
10002e44:	d930      	bls.n	10002ea8 <IO004_EnableOutputDriver+0xd8>
10002e46:	1c3b      	adds	r3, r7, #0
10002e48:	330f      	adds	r3, #15
10002e4a:	781b      	ldrb	r3, [r3, #0]
10002e4c:	2b07      	cmp	r3, #7
10002e4e:	d82b      	bhi.n	10002ea8 <IO004_EnableOutputDriver+0xd8>
  {
    Pin = Pin - 4U;
10002e50:	1c3b      	adds	r3, r7, #0
10002e52:	330f      	adds	r3, #15
10002e54:	1c3a      	adds	r2, r7, #0
10002e56:	320f      	adds	r2, #15
10002e58:	7812      	ldrb	r2, [r2, #0]
10002e5a:	3a04      	subs	r2, #4
10002e5c:	701a      	strb	r2, [r3, #0]
    Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U))));
10002e5e:	687b      	ldr	r3, [r7, #4]
10002e60:	685b      	ldr	r3, [r3, #4]
10002e62:	687a      	ldr	r2, [r7, #4]
10002e64:	6852      	ldr	r2, [r2, #4]
10002e66:	6952      	ldr	r2, [r2, #20]
10002e68:	1c39      	adds	r1, r7, #0
10002e6a:	310f      	adds	r1, #15
10002e6c:	7809      	ldrb	r1, [r1, #0]
10002e6e:	00c9      	lsls	r1, r1, #3
10002e70:	3103      	adds	r1, #3
10002e72:	201f      	movs	r0, #31
10002e74:	1c04      	adds	r4, r0, #0
10002e76:	408c      	lsls	r4, r1
10002e78:	1c21      	adds	r1, r4, #0
10002e7a:	43c9      	mvns	r1, r1
10002e7c:	400a      	ands	r2, r1
10002e7e:	615a      	str	r2, [r3, #20]
    Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
10002e80:	687b      	ldr	r3, [r7, #4]
10002e82:	685b      	ldr	r3, [r3, #4]
10002e84:	687a      	ldr	r2, [r7, #4]
10002e86:	6852      	ldr	r2, [r2, #4]
10002e88:	6951      	ldr	r1, [r2, #20]
10002e8a:	1cfa      	adds	r2, r7, #3
10002e8c:	7810      	ldrb	r0, [r2, #0]
10002e8e:	221f      	movs	r2, #31
10002e90:	4010      	ands	r0, r2
10002e92:	1c3a      	adds	r2, r7, #0
10002e94:	320f      	adds	r2, #15
10002e96:	7812      	ldrb	r2, [r2, #0]
10002e98:	00d2      	lsls	r2, r2, #3
10002e9a:	3203      	adds	r2, #3
10002e9c:	1c04      	adds	r4, r0, #0
10002e9e:	4094      	lsls	r4, r2
10002ea0:	1c22      	adds	r2, r4, #0
10002ea2:	430a      	orrs	r2, r1
10002ea4:	615a      	str	r2, [r3, #20]
10002ea6:	e06a      	b.n	10002f7e <IO004_EnableOutputDriver+0x1ae>
  } else if ((Pin >= 8U) && (Pin <= 11U))
10002ea8:	1c3b      	adds	r3, r7, #0
10002eaa:	330f      	adds	r3, #15
10002eac:	781b      	ldrb	r3, [r3, #0]
10002eae:	2b07      	cmp	r3, #7
10002eb0:	d930      	bls.n	10002f14 <IO004_EnableOutputDriver+0x144>
10002eb2:	1c3b      	adds	r3, r7, #0
10002eb4:	330f      	adds	r3, #15
10002eb6:	781b      	ldrb	r3, [r3, #0]
10002eb8:	2b0b      	cmp	r3, #11
10002eba:	d82b      	bhi.n	10002f14 <IO004_EnableOutputDriver+0x144>
  {
    Pin = Pin - 8U;
10002ebc:	1c3b      	adds	r3, r7, #0
10002ebe:	330f      	adds	r3, #15
10002ec0:	1c3a      	adds	r2, r7, #0
10002ec2:	320f      	adds	r2, #15
10002ec4:	7812      	ldrb	r2, [r2, #0]
10002ec6:	3a08      	subs	r2, #8
10002ec8:	701a      	strb	r2, [r3, #0]
    Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U))));
10002eca:	687b      	ldr	r3, [r7, #4]
10002ecc:	685b      	ldr	r3, [r3, #4]
10002ece:	687a      	ldr	r2, [r7, #4]
10002ed0:	6852      	ldr	r2, [r2, #4]
10002ed2:	6992      	ldr	r2, [r2, #24]
10002ed4:	1c39      	adds	r1, r7, #0
10002ed6:	310f      	adds	r1, #15
10002ed8:	7809      	ldrb	r1, [r1, #0]
10002eda:	00c9      	lsls	r1, r1, #3
10002edc:	3103      	adds	r1, #3
10002ede:	201f      	movs	r0, #31
10002ee0:	1c04      	adds	r4, r0, #0
10002ee2:	408c      	lsls	r4, r1
10002ee4:	1c21      	adds	r1, r4, #0
10002ee6:	43c9      	mvns	r1, r1
10002ee8:	400a      	ands	r2, r1
10002eea:	619a      	str	r2, [r3, #24]
    Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
10002eec:	687b      	ldr	r3, [r7, #4]
10002eee:	685b      	ldr	r3, [r3, #4]
10002ef0:	687a      	ldr	r2, [r7, #4]
10002ef2:	6852      	ldr	r2, [r2, #4]
10002ef4:	6991      	ldr	r1, [r2, #24]
10002ef6:	1cfa      	adds	r2, r7, #3
10002ef8:	7810      	ldrb	r0, [r2, #0]
10002efa:	221f      	movs	r2, #31
10002efc:	4010      	ands	r0, r2
10002efe:	1c3a      	adds	r2, r7, #0
10002f00:	320f      	adds	r2, #15
10002f02:	7812      	ldrb	r2, [r2, #0]
10002f04:	00d2      	lsls	r2, r2, #3
10002f06:	3203      	adds	r2, #3
10002f08:	1c04      	adds	r4, r0, #0
10002f0a:	4094      	lsls	r4, r2
10002f0c:	1c22      	adds	r2, r4, #0
10002f0e:	430a      	orrs	r2, r1
10002f10:	619a      	str	r2, [r3, #24]
10002f12:	e034      	b.n	10002f7e <IO004_EnableOutputDriver+0x1ae>
  } else if ((Pin >= 12U) && (Pin <= 15U))
10002f14:	1c3b      	adds	r3, r7, #0
10002f16:	330f      	adds	r3, #15
10002f18:	781b      	ldrb	r3, [r3, #0]
10002f1a:	2b0b      	cmp	r3, #11
10002f1c:	d92f      	bls.n	10002f7e <IO004_EnableOutputDriver+0x1ae>
10002f1e:	1c3b      	adds	r3, r7, #0
10002f20:	330f      	adds	r3, #15
10002f22:	781b      	ldrb	r3, [r3, #0]
10002f24:	2b0f      	cmp	r3, #15
10002f26:	d82a      	bhi.n	10002f7e <IO004_EnableOutputDriver+0x1ae>
  {
    Pin = Pin - 12U;
10002f28:	1c3b      	adds	r3, r7, #0
10002f2a:	330f      	adds	r3, #15
10002f2c:	1c3a      	adds	r2, r7, #0
10002f2e:	320f      	adds	r2, #15
10002f30:	7812      	ldrb	r2, [r2, #0]
10002f32:	3a0c      	subs	r2, #12
10002f34:	701a      	strb	r2, [r3, #0]
    Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8U))));
10002f36:	687b      	ldr	r3, [r7, #4]
10002f38:	685b      	ldr	r3, [r3, #4]
10002f3a:	687a      	ldr	r2, [r7, #4]
10002f3c:	6852      	ldr	r2, [r2, #4]
10002f3e:	69d2      	ldr	r2, [r2, #28]
10002f40:	1c39      	adds	r1, r7, #0
10002f42:	310f      	adds	r1, #15
10002f44:	7809      	ldrb	r1, [r1, #0]
10002f46:	00c9      	lsls	r1, r1, #3
10002f48:	3103      	adds	r1, #3
10002f4a:	201f      	movs	r0, #31
10002f4c:	1c04      	adds	r4, r0, #0
10002f4e:	408c      	lsls	r4, r1
10002f50:	1c21      	adds	r1, r4, #0
10002f52:	43c9      	mvns	r1, r1
10002f54:	400a      	ands	r2, r1
10002f56:	61da      	str	r2, [r3, #28]
    Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
10002f58:	687b      	ldr	r3, [r7, #4]
10002f5a:	685b      	ldr	r3, [r3, #4]
10002f5c:	687a      	ldr	r2, [r7, #4]
10002f5e:	6852      	ldr	r2, [r2, #4]
10002f60:	69d1      	ldr	r1, [r2, #28]
10002f62:	1cfa      	adds	r2, r7, #3
10002f64:	7810      	ldrb	r0, [r2, #0]
10002f66:	221f      	movs	r2, #31
10002f68:	4010      	ands	r0, r2
10002f6a:	1c3a      	adds	r2, r7, #0
10002f6c:	320f      	adds	r2, #15
10002f6e:	7812      	ldrb	r2, [r2, #0]
10002f70:	00d2      	lsls	r2, r2, #3
10002f72:	3203      	adds	r2, #3
10002f74:	1c04      	adds	r4, r0, #0
10002f76:	4094      	lsls	r4, r2
10002f78:	1c22      	adds	r2, r4, #0
10002f7a:	430a      	orrs	r2, r1
10002f7c:	61da      	str	r2, [r3, #28]
  }
  else
  {
	  /*Not supposed to be here */
  }
}
10002f7e:	46bd      	mov	sp, r7
10002f80:	b005      	add	sp, #20
10002f82:	bd90      	pop	{r4, r7, pc}

10002f84 <DAVE_Init>:
// @Parameters    None
//
//****************************************************************************

void DAVE_Init(void)
{
10002f84:	b580      	push	{r7, lr}
10002f86:	af00      	add	r7, sp, #0

//****************************************************************************
// @Initialization of APPs Init Functions
//****************************************************************************
	//  MUX configurations
	DAVE_MUX_PreInit(); 
10002f88:	f000 f8be 	bl	10003108 <DAVE_MUX_PreInit>
	//  Initialization of app 'CLK002'		     
	CLK002_Init();
10002f8c:	f000 f8c8 	bl	10003120 <CLK002_Init>
	 
	//  Initialization of app 'UART001'		     
	UART001_Init();
10002f90:	f7fe ff74 	bl	10001e7c <UART001_Init>
	 
	//  Initialization of app 'IO004'		     
	IO004_Init();
10002f94:	f7ff fe26 	bl	10002be4 <IO004_Init>
	 
	//  Initialization of app 'SYSTM001'		     
	SYSTM001_Init();
10002f98:	f7ff fbc4 	bl	10002724 <SYSTM001_Init>
	 
	//  Initialization of app 'NVIC002'		     
	NVIC002_Init();
10002f9c:	f7ff fdf0 	bl	10002b80 <NVIC002_Init>
	
      
	//  MUX configurations
	DAVE_MUX_Init();	
10002fa0:	f000 f802 	bl	10002fa8 <DAVE_MUX_Init>
} //  End of function DAVE_Init
10002fa4:	46bd      	mov	sp, r7
10002fa6:	bd80      	pop	{r7, pc}

10002fa8 <DAVE_MUX_Init>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
           
void DAVE_MUX_Init(void)
{  
10002fa8:	b580      	push	{r7, lr}
10002faa:	b086      	sub	sp, #24
10002fac:	af00      	add	r7, sp, #0
//********* MODULE USIC CONFIGURATIONS *************************	        
        
           
   /* Disable mode before configuring all USIC registers to avoid unintended edges */   
      /* Variable to store the CCR_MODE values for various USIC channels */ 
      uint32_t UsicCcrMode[6] = {0};
10002fae:	1c3b      	adds	r3, r7, #0
10002fb0:	2200      	movs	r2, #0
10002fb2:	601a      	str	r2, [r3, #0]
10002fb4:	3304      	adds	r3, #4
10002fb6:	2200      	movs	r2, #0
10002fb8:	601a      	str	r2, [r3, #0]
10002fba:	3304      	adds	r3, #4
10002fbc:	2200      	movs	r2, #0
10002fbe:	601a      	str	r2, [r3, #0]
10002fc0:	3304      	adds	r3, #4
10002fc2:	2200      	movs	r2, #0
10002fc4:	601a      	str	r2, [r3, #0]
10002fc6:	3304      	adds	r3, #4
10002fc8:	2200      	movs	r2, #0
10002fca:	601a      	str	r2, [r3, #0]
10002fcc:	3304      	adds	r3, #4
10002fce:	2200      	movs	r2, #0
10002fd0:	601a      	str	r2, [r3, #0]
10002fd2:	3304      	adds	r3, #4
           
    UsicCcrMode[0] |= (uint32_t) RD_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos);
10002fd4:	1c3b      	adds	r3, r7, #0
10002fd6:	681a      	ldr	r2, [r3, #0]
10002fd8:	2390      	movs	r3, #144	; 0x90
10002fda:	05db      	lsls	r3, r3, #23
10002fdc:	6c19      	ldr	r1, [r3, #64]	; 0x40
10002fde:	230f      	movs	r3, #15
10002fe0:	400b      	ands	r3, r1
10002fe2:	431a      	orrs	r2, r3
10002fe4:	1c3b      	adds	r3, r7, #0
10002fe6:	601a      	str	r2, [r3, #0]
    WR_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,0);  
10002fe8:	2390      	movs	r3, #144	; 0x90
10002fea:	05db      	lsls	r3, r3, #23
10002fec:	2290      	movs	r2, #144	; 0x90
10002fee:	05d2      	lsls	r2, r2, #23
10002ff0:	6c12      	ldr	r2, [r2, #64]	; 0x40
10002ff2:	210f      	movs	r1, #15
10002ff4:	438a      	bics	r2, r1
10002ff6:	641a      	str	r2, [r3, #64]	; 0x40
                        
      
    						
   /*USIC 0 Channel 0 Mux Related SFR/Bitfields Configurations*/ 						         
 WR_REG(USIC0_CH0->DX0CR, USIC_CH_DX0CR_DSEL_Msk, USIC_CH_DX0CR_DSEL_Pos,6); 
10002ff8:	2390      	movs	r3, #144	; 0x90
10002ffa:	05db      	lsls	r3, r3, #23
10002ffc:	2290      	movs	r2, #144	; 0x90
10002ffe:	05d2      	lsls	r2, r2, #23
10003000:	69d2      	ldr	r2, [r2, #28]
10003002:	2107      	movs	r1, #7
10003004:	438a      	bics	r2, r1
10003006:	2106      	movs	r1, #6
10003008:	430a      	orrs	r2, r1
1000300a:	61da      	str	r2, [r3, #28]
  			  					 				 				 		       				              				  					    					 					   				  					 				 				         
 //Standard transmit buffer event is enabled.                 
 WR_REG(USIC0_CH0->TBCTR, USIC_CH_TBCTR_STBIEN_Msk, USIC_CH_TBCTR_STBIEN_Pos,1);
1000300c:	2390      	movs	r3, #144	; 0x90
1000300e:	05da      	lsls	r2, r3, #23
10003010:	2390      	movs	r3, #144	; 0x90
10003012:	05d9      	lsls	r1, r3, #23
10003014:	2384      	movs	r3, #132	; 0x84
10003016:	005b      	lsls	r3, r3, #1
10003018:	58cb      	ldr	r3, [r1, r3]
1000301a:	2180      	movs	r1, #128	; 0x80
1000301c:	05c9      	lsls	r1, r1, #23
1000301e:	4319      	orrs	r1, r3
10003020:	2384      	movs	r3, #132	; 0x84
10003022:	005b      	lsls	r3, r3, #1
10003024:	50d1      	str	r1, [r2, r3]
    				  					    
 //Standard receive buffer event is enabled.                 
 WR_REG(USIC0_CH0->RBCTR, USIC_CH_RBCTR_SRBIEN_Msk, USIC_CH_RBCTR_SRBIEN_Pos,1);  
10003026:	2390      	movs	r3, #144	; 0x90
10003028:	05da      	lsls	r2, r3, #23
1000302a:	2390      	movs	r3, #144	; 0x90
1000302c:	05d9      	lsls	r1, r3, #23
1000302e:	2386      	movs	r3, #134	; 0x86
10003030:	005b      	lsls	r3, r3, #1
10003032:	58cb      	ldr	r3, [r1, r3]
10003034:	2180      	movs	r1, #128	; 0x80
10003036:	05c9      	lsls	r1, r1, #23
10003038:	4319      	orrs	r1, r3
1000303a:	2386      	movs	r3, #134	; 0x86
1000303c:	005b      	lsls	r3, r3, #1
1000303e:	50d1      	str	r1, [r2, r3]
 					 									 					 					  									      					                
 //Interrupt node 1 is selected for Standard transmit buffer event                
 WR_REG(USIC0_CH0->TBCTR, USIC_CH_TBCTR_STBINP_Msk, USIC_CH_TBCTR_STBINP_Pos,1);
10003040:	2390      	movs	r3, #144	; 0x90
10003042:	05da      	lsls	r2, r3, #23
10003044:	2390      	movs	r3, #144	; 0x90
10003046:	05d9      	lsls	r1, r3, #23
10003048:	2384      	movs	r3, #132	; 0x84
1000304a:	005b      	lsls	r3, r3, #1
1000304c:	58c9      	ldr	r1, [r1, r3]
1000304e:	4b28      	ldr	r3, [pc, #160]	; (100030f0 <DAVE_MUX_Init+0x148>)
10003050:	400b      	ands	r3, r1
10003052:	2180      	movs	r1, #128	; 0x80
10003054:	0249      	lsls	r1, r1, #9
10003056:	4319      	orrs	r1, r3
10003058:	2384      	movs	r3, #132	; 0x84
1000305a:	005b      	lsls	r3, r3, #1
1000305c:	50d1      	str	r1, [r2, r3]
    					  						    					      
                 
   // Data Pointer & Buffer Size for Transmitter Buffer Control  
 WR_REG(USIC0_CH0->TBCTR, USIC_CH_TBCTR_DPTRSIZE_Msk, USIC_CH_TBCTR_DPTRSIZE_Pos,0x01000002);		/*    DPTR = 2,  SIZE = 1 */ 
1000305e:	2390      	movs	r3, #144	; 0x90
10003060:	05da      	lsls	r2, r3, #23
10003062:	2390      	movs	r3, #144	; 0x90
10003064:	05d9      	lsls	r1, r3, #23
10003066:	2384      	movs	r3, #132	; 0x84
10003068:	005b      	lsls	r3, r3, #1
1000306a:	58c9      	ldr	r1, [r1, r3]
1000306c:	4b21      	ldr	r3, [pc, #132]	; (100030f4 <DAVE_MUX_Init+0x14c>)
1000306e:	400b      	ands	r3, r1
10003070:	4921      	ldr	r1, [pc, #132]	; (100030f8 <DAVE_MUX_Init+0x150>)
10003072:	4319      	orrs	r1, r3
10003074:	2384      	movs	r3, #132	; 0x84
10003076:	005b      	lsls	r3, r3, #1
10003078:	50d1      	str	r1, [r2, r3]
         
  // Data Pointer & Buffer Size for Receiver Buffer Control  
 WR_REG(USIC0_CH0->RBCTR, USIC_CH_RBCTR_DPTRSIZE_Msk, USIC_CH_RBCTR_DPTRSIZE_Pos,0x01000000);		/*    DPTR = 0,  SIZE = 1 */ 
1000307a:	2390      	movs	r3, #144	; 0x90
1000307c:	05da      	lsls	r2, r3, #23
1000307e:	2390      	movs	r3, #144	; 0x90
10003080:	05d9      	lsls	r1, r3, #23
10003082:	2386      	movs	r3, #134	; 0x86
10003084:	005b      	lsls	r3, r3, #1
10003086:	58c9      	ldr	r1, [r1, r3]
10003088:	4b1a      	ldr	r3, [pc, #104]	; (100030f4 <DAVE_MUX_Init+0x14c>)
1000308a:	400b      	ands	r3, r1
1000308c:	2180      	movs	r1, #128	; 0x80
1000308e:	0449      	lsls	r1, r1, #17
10003090:	4319      	orrs	r1, r3
10003092:	2386      	movs	r3, #134	; 0x86
10003094:	005b      	lsls	r3, r3, #1
10003096:	50d1      	str	r1, [r2, r3]
   /*USIC 2 Channel 1 Mux Related SFR/Bitfields Configurations*/ 									  					 				 				 		       				              				  					    					 					   				  					 				 				       				  										 									 					 					  									      					              					  						    					      
         
  
  /* Enable mode after configuring all USIC registers to avoid unintended edges */  
            
   WR_REG(USIC0_CH0->CCR, USIC_CH_CCR_MODE_Msk, USIC_CH_CCR_MODE_Pos,UsicCcrMode[0]); 
10003098:	2390      	movs	r3, #144	; 0x90
1000309a:	05db      	lsls	r3, r3, #23
1000309c:	1c3a      	adds	r2, r7, #0
1000309e:	6811      	ldr	r1, [r2, #0]
100030a0:	220f      	movs	r2, #15
100030a2:	4011      	ands	r1, r2
100030a4:	2290      	movs	r2, #144	; 0x90
100030a6:	05d2      	lsls	r2, r2, #23
100030a8:	6c12      	ldr	r2, [r2, #64]	; 0x40
100030aa:	200f      	movs	r0, #15
100030ac:	4382      	bics	r2, r0
100030ae:	430a      	orrs	r2, r1
100030b0:	641a      	str	r2, [r3, #64]	; 0x40
   	 
            	         
                                                 

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */                                      
  WR_REG(PORT1->IOCR0, PORT_IOCR_PC0_OE_Msk, PORT_IOCR_PC0_OE_Pos, PORT_IOCR_OE1);                /*    P1.0 : PORT1_IOCR0_PC0_OE */					   
100030b2:	4b12      	ldr	r3, [pc, #72]	; (100030fc <DAVE_MUX_Init+0x154>)
100030b4:	4a11      	ldr	r2, [pc, #68]	; (100030fc <DAVE_MUX_Init+0x154>)
100030b6:	6912      	ldr	r2, [r2, #16]
100030b8:	2180      	movs	r1, #128	; 0x80
100030ba:	430a      	orrs	r2, r1
100030bc:	611a      	str	r2, [r3, #16]
					                         
  WR_REG(PORT1->IOCR0, PORT_IOCR_PC1_OE_Msk, PORT_IOCR_PC1_OE_Pos, PORT_IOCR_OE1);                /*    P1.1 : PORT1_IOCR0_PC1_OE */					   
100030be:	4b0f      	ldr	r3, [pc, #60]	; (100030fc <DAVE_MUX_Init+0x154>)
100030c0:	4a0e      	ldr	r2, [pc, #56]	; (100030fc <DAVE_MUX_Init+0x154>)
100030c2:	6912      	ldr	r2, [r2, #16]
100030c4:	2180      	movs	r1, #128	; 0x80
100030c6:	0209      	lsls	r1, r1, #8
100030c8:	430a      	orrs	r2, r1
100030ca:	611a      	str	r2, [r3, #16]
					  
           
  WR_REG(PORT2->PDISC, PORT2_PDISC_PDIS1_Msk, PORT2_PDISC_PDIS1_Pos, PORT_PDISC_PDIS0);            /*    P2.1 : PORT2_PDISC_PDIS1 */                       
100030cc:	4b0c      	ldr	r3, [pc, #48]	; (10003100 <DAVE_MUX_Init+0x158>)
100030ce:	4a0c      	ldr	r2, [pc, #48]	; (10003100 <DAVE_MUX_Init+0x158>)
100030d0:	6e12      	ldr	r2, [r2, #96]	; 0x60
100030d2:	2102      	movs	r1, #2
100030d4:	438a      	bics	r2, r1
100030d6:	661a      	str	r2, [r3, #96]	; 0x60
  WR_REG(PORT2->IOCR0, 0xb800U, PORT_IOCR_PC1_PCR_Pos, 0x16U);                /*P2.1 : PORT2_IOCR0_PC1_PCR and PORT2_IOCR0_PC1_OE */					   
100030d8:	4b09      	ldr	r3, [pc, #36]	; (10003100 <DAVE_MUX_Init+0x158>)
100030da:	4a09      	ldr	r2, [pc, #36]	; (10003100 <DAVE_MUX_Init+0x158>)
100030dc:	6911      	ldr	r1, [r2, #16]
100030de:	4a09      	ldr	r2, [pc, #36]	; (10003104 <DAVE_MUX_Init+0x15c>)
100030e0:	400a      	ands	r2, r1
100030e2:	21b0      	movs	r1, #176	; 0xb0
100030e4:	0209      	lsls	r1, r1, #8
100030e6:	430a      	orrs	r2, r1
100030e8:	611a      	str	r2, [r3, #16]
					      
}
100030ea:	46bd      	mov	sp, r7
100030ec:	b006      	add	sp, #24
100030ee:	bd80      	pop	{r7, pc}
100030f0:	fff8ffff 	.word	0xfff8ffff
100030f4:	f8ffffc0 	.word	0xf8ffffc0
100030f8:	01000002 	.word	0x01000002
100030fc:	40040100 	.word	0x40040100
10003100:	40040200 	.word	0x40040200
10003104:	ffff47ff 	.word	0xffff47ff

10003108 <DAVE_MUX_PreInit>:
** Description      : This is the Mux configuration                           **
**                                                                            **
*******************************************************************************/
 
void DAVE_MUX_PreInit(void)
{            
10003108:	b580      	push	{r7, lr}
1000310a:	af00      	add	r7, sp, #0

/*        PORT Macro definitions for IOCR_OE, IOCR_PCR & HWSEL_HW     */               
           
  WR_REG(PORT2->PDISC, PORT2_PDISC_PDIS2_Msk, PORT2_PDISC_PDIS2_Pos, PORT_PDISC_PDIS0);            /*    P2.2 : PORT2_PDISC_PDIS2 */    
1000310c:	4b03      	ldr	r3, [pc, #12]	; (1000311c <DAVE_MUX_PreInit+0x14>)
1000310e:	4a03      	ldr	r2, [pc, #12]	; (1000311c <DAVE_MUX_PreInit+0x14>)
10003110:	6e12      	ldr	r2, [r2, #96]	; 0x60
10003112:	2104      	movs	r1, #4
10003114:	438a      	bics	r2, r1
10003116:	661a      	str	r2, [r3, #96]	; 0x60
}
10003118:	46bd      	mov	sp, r7
1000311a:	bd80      	pop	{r7, pc}
1000311c:	40040200 	.word	0x40040200

10003120 <CLK002_Init>:
  * @note   -
  * @param  None
  * @retval None
  */
void CLK002_Init(void)
{
10003120:	b580      	push	{r7, lr}
10003122:	af00      	add	r7, sp, #0
    /* Open the lock that protects privileged bits. */
    SCU_GENERAL->PASSWD = CLK002_DIRECT_ACCESS_ALLOW;
10003124:	4b0c      	ldr	r3, [pc, #48]	; (10003158 <CLK002_Init+0x38>)
10003126:	22c0      	movs	r2, #192	; 0xc0
10003128:	625a      	str	r2, [r3, #36]	; 0x24

    /* Loop until protection is removed. */
    while(((SCU_GENERAL->PASSWD)&SCU_GENERAL_PASSWD_PROTS_Msk))
1000312a:	46c0      	nop			; (mov r8, r8)
1000312c:	4b0a      	ldr	r3, [pc, #40]	; (10003158 <CLK002_Init+0x38>)
1000312e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
10003130:	2304      	movs	r3, #4
10003132:	4013      	ands	r3, r2
10003134:	d1fa      	bne.n	1000312c <CLK002_Init+0xc>
    {
	    ;
    }

    /* Update PCLK selection mux. */
    SCU_CLK->CLKCR|=(((uint32_t)CLK002_CLKCR_PCLKSEL<<\
10003136:	4b09      	ldr	r3, [pc, #36]	; (1000315c <CLK002_Init+0x3c>)
10003138:	4a08      	ldr	r2, [pc, #32]	; (1000315c <CLK002_Init+0x3c>)
1000313a:	6812      	ldr	r2, [r2, #0]
1000313c:	2180      	movs	r1, #128	; 0x80
1000313e:	0249      	lsls	r1, r1, #9
10003140:	430a      	orrs	r2, r1
10003142:	601a      	str	r2, [r3, #0]
	             (uint32_t)SCU_CLK_CLKCR_PCLKSEL_Pos)&SCU_CLK_CLKCR_PCLKSEL_Msk);

    CLK002_lDivUpdate();
10003144:	f000 f812 	bl	1000316c <CLK002_lDivUpdate>

    /*Close the lock opened above. */
    SCU_GENERAL->PASSWD = CLK002_DIRECT_ACCESS_DISALLOW;
10003148:	4b03      	ldr	r3, [pc, #12]	; (10003158 <CLK002_Init+0x38>)
1000314a:	22c3      	movs	r2, #195	; 0xc3
1000314c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update the clock variable */
    SystemCoreClockUpdate();
1000314e:	f7fe f997 	bl	10001480 <SystemCoreClockUpdate>
}
10003152:	46bd      	mov	sp, r7
10003154:	bd80      	pop	{r7, pc}
10003156:	46c0      	nop			; (mov r8, r8)
10003158:	40010000 	.word	0x40010000
1000315c:	40010300 	.word	0x40010300

10003160 <AllowClkInitByStartup>:
*         proceeds with program  loading. Return 0 to disallow CStart from
*         performing clock tree setup.
*/

uint32_t AllowClkInitByStartup(void)
{
10003160:	b580      	push	{r7, lr}
10003162:	af00      	add	r7, sp, #0
    /* Return FALSE - Do not allow any initialisation by startup code. */
    return ((uint32_t)0);
10003164:	2300      	movs	r3, #0
}
10003166:	1c18      	adds	r0, r3, #0
10003168:	46bd      	mov	sp, r7
1000316a:	bd80      	pop	{r7, pc}

1000316c <CLK002_lDivUpdate>:
  * @note   -
  * @param  None
  * @retval None
  */
static void CLK002_lDivUpdate(void)
{
1000316c:	b580      	push	{r7, lr}
1000316e:	b084      	sub	sp, #16
10003170:	af00      	add	r7, sp, #0
 /*  Find out current and target value of idiv */
 uint32_t lCurrIdiv= (uint32_t) 0;      /* Current idiv. */
10003172:	2300      	movs	r3, #0
10003174:	60fb      	str	r3, [r7, #12]
 uint32_t lTargetidiv= (uint32_t) 0;    /* Target idiv. */
10003176:	2300      	movs	r3, #0
10003178:	60bb      	str	r3, [r7, #8]
 uint32_t lCLKCR;
 lCurrIdiv = (((SCU_CLK->CLKCR)&SCU_CLK_CLKCR_IDIV_Msk)>>SCU_CLK_CLKCR_IDIV_Pos);
1000317a:	4b18      	ldr	r3, [pc, #96]	; (100031dc <CLK002_lDivUpdate+0x70>)
1000317c:	681a      	ldr	r2, [r3, #0]
1000317e:	23ff      	movs	r3, #255	; 0xff
10003180:	021b      	lsls	r3, r3, #8
10003182:	4013      	ands	r3, r2
10003184:	0a1b      	lsrs	r3, r3, #8
10003186:	60fb      	str	r3, [r7, #12]
 lTargetidiv = CLK002_CLKCR_IDIV;
10003188:	2304      	movs	r3, #4
1000318a:	60bb      	str	r3, [r7, #8]

 /* Update FDIV here, unconditionally. */

  lCLKCR = SCU_CLK->CLKCR;
1000318c:	4b13      	ldr	r3, [pc, #76]	; (100031dc <CLK002_lDivUpdate+0x70>)
1000318e:	681b      	ldr	r3, [r3, #0]
10003190:	607b      	str	r3, [r7, #4]
  WR_REG(lCLKCR, SCU_CLK_CLKCR_FDIV_Msk, SCU_CLK_CLKCR_FDIV_Pos,CLK002_CLKCR_FDIV);
10003192:	687b      	ldr	r3, [r7, #4]
10003194:	22ff      	movs	r2, #255	; 0xff
10003196:	4393      	bics	r3, r2
10003198:	607b      	str	r3, [r7, #4]
  SCU_CLK->CLKCR = lCLKCR;
1000319a:	4b10      	ldr	r3, [pc, #64]	; (100031dc <CLK002_lDivUpdate+0x70>)
1000319c:	687a      	ldr	r2, [r7, #4]
1000319e:	601a      	str	r2, [r3, #0]

     /* Delay, till frequency stable, appox. 15us. */


  WR_REG(SCU_CLK->CLKCR, SCU_CLK_CLKCR_CNTADJ_Msk, SCU_CLK_CLKCR_CNTADJ_Pos,CLK002_DELAYCNT);
100031a0:	4b0e      	ldr	r3, [pc, #56]	; (100031dc <CLK002_lDivUpdate+0x70>)
100031a2:	4a0e      	ldr	r2, [pc, #56]	; (100031dc <CLK002_lDivUpdate+0x70>)
100031a4:	6812      	ldr	r2, [r2, #0]
100031a6:	490e      	ldr	r1, [pc, #56]	; (100031e0 <CLK002_lDivUpdate+0x74>)
100031a8:	430a      	orrs	r2, r1
100031aa:	601a      	str	r2, [r3, #0]
  while (SCU_CLK->CLKCR&(SCU_CLK_CLKCR_VDDC2LOW_Msk))
100031ac:	46c0      	nop			; (mov r8, r8)
100031ae:	4b0b      	ldr	r3, [pc, #44]	; (100031dc <CLK002_lDivUpdate+0x70>)
100031b0:	681a      	ldr	r2, [r3, #0]
100031b2:	2380      	movs	r3, #128	; 0x80
100031b4:	05db      	lsls	r3, r3, #23
100031b6:	4013      	ands	r3, r2
100031b8:	d1f9      	bne.n	100031ae <CLK002_lDivUpdate+0x42>
    ;
  }


    /* Find out current value of direction in which idiv has to update. */
 if (lCurrIdiv==lTargetidiv)
100031ba:	68fa      	ldr	r2, [r7, #12]
100031bc:	68bb      	ldr	r3, [r7, #8]
100031be:	429a      	cmp	r2, r3
100031c0:	d008      	beq.n	100031d4 <CLK002_lDivUpdate+0x68>
  {
   /*No change in IDIV. */
  }
 else if(lCurrIdiv < lTargetidiv)
100031c2:	68fa      	ldr	r2, [r7, #12]
100031c4:	68bb      	ldr	r3, [r7, #8]
100031c6:	429a      	cmp	r2, r3
100031c8:	d202      	bcs.n	100031d0 <CLK002_lDivUpdate+0x64>
  {
    CLK002_lFrequencyDownScaling();
100031ca:	f000 f869 	bl	100032a0 <CLK002_lFrequencyDownScaling>
100031ce:	e001      	b.n	100031d4 <CLK002_lDivUpdate+0x68>
  }
  else
   {
     CLK002_lFrequencyUpScaling();
100031d0:	f000 f808 	bl	100031e4 <CLK002_lFrequencyUpScaling>
   }

}
100031d4:	46bd      	mov	sp, r7
100031d6:	b004      	add	sp, #16
100031d8:	bd80      	pop	{r7, pc}
100031da:	46c0      	nop			; (mov r8, r8)
100031dc:	40010300 	.word	0x40010300
100031e0:	3ff00000 	.word	0x3ff00000

100031e4 <CLK002_lFrequencyUpScaling>:
  * @note   -
  * @param  None
  * @retval None
  */
static void     CLK002_lFrequencyUpScaling()
{
100031e4:	b580      	push	{r7, lr}
100031e6:	b084      	sub	sp, #16
100031e8:	af00      	add	r7, sp, #0
  uint32_t CurrIdiv;
  uint32_t TargetIdiv;
  uint32_t lCLKCR;
  CurrIdiv = (((SCU_CLK->CLKCR)&SCU_CLK_CLKCR_IDIV_Msk)>>SCU_CLK_CLKCR_IDIV_Pos);
100031ea:	4b2a      	ldr	r3, [pc, #168]	; (10003294 <CLK002_lFrequencyUpScaling+0xb0>)
100031ec:	681a      	ldr	r2, [r3, #0]
100031ee:	23ff      	movs	r3, #255	; 0xff
100031f0:	021b      	lsls	r3, r3, #8
100031f2:	4013      	ands	r3, r2
100031f4:	0a1b      	lsrs	r3, r3, #8
100031f6:	60fb      	str	r3, [r7, #12]
  TargetIdiv = CLK002_CLKCR_IDIV;
100031f8:	2304      	movs	r3, #4
100031fa:	60bb      	str	r3, [r7, #8]
  while(1)
  {
    if(CurrIdiv > (TargetIdiv * 4UL))
100031fc:	68bb      	ldr	r3, [r7, #8]
100031fe:	009a      	lsls	r2, r3, #2
10003200:	68fb      	ldr	r3, [r7, #12]
10003202:	429a      	cmp	r2, r3
10003204:	d224      	bcs.n	10003250 <CLK002_lFrequencyUpScaling+0x6c>
    {
        CurrIdiv = (CurrIdiv & 0xFFFFFFFCU) + 4U;
10003206:	68fb      	ldr	r3, [r7, #12]
10003208:	2203      	movs	r2, #3
1000320a:	4393      	bics	r3, r2
1000320c:	3304      	adds	r3, #4
1000320e:	60fb      	str	r3, [r7, #12]
        CurrIdiv  = CurrIdiv >> 2;   /* Divide by 4. */
10003210:	68fb      	ldr	r3, [r7, #12]
10003212:	089b      	lsrs	r3, r3, #2
10003214:	60fb      	str	r3, [r7, #12]
        /* Program interim value of IDIV. */

        lCLKCR = SCU_CLK->CLKCR;
10003216:	4b1f      	ldr	r3, [pc, #124]	; (10003294 <CLK002_lFrequencyUpScaling+0xb0>)
10003218:	681b      	ldr	r3, [r3, #0]
1000321a:	607b      	str	r3, [r7, #4]
        WR_REG(lCLKCR, SCU_CLK_CLKCR_IDIV_Msk, SCU_CLK_CLKCR_IDIV_Pos,CurrIdiv);
1000321c:	68fb      	ldr	r3, [r7, #12]
1000321e:	021b      	lsls	r3, r3, #8
10003220:	041b      	lsls	r3, r3, #16
10003222:	0c1a      	lsrs	r2, r3, #16
10003224:	6879      	ldr	r1, [r7, #4]
10003226:	4b1c      	ldr	r3, [pc, #112]	; (10003298 <CLK002_lFrequencyUpScaling+0xb4>)
10003228:	400b      	ands	r3, r1
1000322a:	4313      	orrs	r3, r2
1000322c:	607b      	str	r3, [r7, #4]
        SCU_CLK->CLKCR = lCLKCR;
1000322e:	4b19      	ldr	r3, [pc, #100]	; (10003294 <CLK002_lFrequencyUpScaling+0xb0>)
10003230:	687a      	ldr	r2, [r7, #4]
10003232:	601a      	str	r2, [r3, #0]

        /* Wait till frequency stable. */
        WR_REG(SCU_CLK->CLKCR, SCU_CLK_CLKCR_CNTADJ_Msk, SCU_CLK_CLKCR_CNTADJ_Pos,CLK002_DELAYCNT);
10003234:	4b17      	ldr	r3, [pc, #92]	; (10003294 <CLK002_lFrequencyUpScaling+0xb0>)
10003236:	4a17      	ldr	r2, [pc, #92]	; (10003294 <CLK002_lFrequencyUpScaling+0xb0>)
10003238:	6812      	ldr	r2, [r2, #0]
1000323a:	4918      	ldr	r1, [pc, #96]	; (1000329c <CLK002_lFrequencyUpScaling+0xb8>)
1000323c:	430a      	orrs	r2, r1
1000323e:	601a      	str	r2, [r3, #0]
        while (SCU_CLK->CLKCR&(SCU_CLK_CLKCR_VDDC2LOW_Msk))
10003240:	46c0      	nop			; (mov r8, r8)
10003242:	4b14      	ldr	r3, [pc, #80]	; (10003294 <CLK002_lFrequencyUpScaling+0xb0>)
10003244:	681a      	ldr	r2, [r3, #0]
10003246:	2380      	movs	r3, #128	; 0x80
10003248:	05db      	lsls	r3, r3, #23
1000324a:	4013      	ands	r3, r2
1000324c:	d1f9      	bne.n	10003242 <CLK002_lFrequencyUpScaling+0x5e>
1000324e:	e01c      	b.n	1000328a <CLK002_lFrequencyUpScaling+0xa6>
        }
    }
    else
    {
        /* Program TargetIDiv into IDIV bitfield of CLKCR. */
        lCLKCR = SCU_CLK->CLKCR;
10003250:	4b10      	ldr	r3, [pc, #64]	; (10003294 <CLK002_lFrequencyUpScaling+0xb0>)
10003252:	681b      	ldr	r3, [r3, #0]
10003254:	607b      	str	r3, [r7, #4]
        WR_REG(lCLKCR, SCU_CLK_CLKCR_IDIV_Msk, SCU_CLK_CLKCR_IDIV_Pos,TargetIdiv);
10003256:	68bb      	ldr	r3, [r7, #8]
10003258:	021b      	lsls	r3, r3, #8
1000325a:	041b      	lsls	r3, r3, #16
1000325c:	0c1a      	lsrs	r2, r3, #16
1000325e:	6879      	ldr	r1, [r7, #4]
10003260:	4b0d      	ldr	r3, [pc, #52]	; (10003298 <CLK002_lFrequencyUpScaling+0xb4>)
10003262:	400b      	ands	r3, r1
10003264:	4313      	orrs	r3, r2
10003266:	607b      	str	r3, [r7, #4]
        SCU_CLK->CLKCR = lCLKCR;
10003268:	4b0a      	ldr	r3, [pc, #40]	; (10003294 <CLK002_lFrequencyUpScaling+0xb0>)
1000326a:	687a      	ldr	r2, [r7, #4]
1000326c:	601a      	str	r2, [r3, #0]
        /* Wait till frequency stable. */
        WR_REG(SCU_CLK->CLKCR, SCU_CLK_CLKCR_CNTADJ_Msk, SCU_CLK_CLKCR_CNTADJ_Pos,CLK002_DELAYCNT);
1000326e:	4b09      	ldr	r3, [pc, #36]	; (10003294 <CLK002_lFrequencyUpScaling+0xb0>)
10003270:	4a08      	ldr	r2, [pc, #32]	; (10003294 <CLK002_lFrequencyUpScaling+0xb0>)
10003272:	6812      	ldr	r2, [r2, #0]
10003274:	4909      	ldr	r1, [pc, #36]	; (1000329c <CLK002_lFrequencyUpScaling+0xb8>)
10003276:	430a      	orrs	r2, r1
10003278:	601a      	str	r2, [r3, #0]
        while (SCU_CLK->CLKCR&(SCU_CLK_CLKCR_VDDC2LOW_Msk))
1000327a:	46c0      	nop			; (mov r8, r8)
1000327c:	4b05      	ldr	r3, [pc, #20]	; (10003294 <CLK002_lFrequencyUpScaling+0xb0>)
1000327e:	681a      	ldr	r2, [r3, #0]
10003280:	2380      	movs	r3, #128	; 0x80
10003282:	05db      	lsls	r3, r3, #23
10003284:	4013      	ands	r3, r2
10003286:	d1f9      	bne.n	1000327c <CLK002_lFrequencyUpScaling+0x98>
        {
            ;
        }
        break;
10003288:	e000      	b.n	1000328c <CLK002_lFrequencyUpScaling+0xa8>
    }

  }
1000328a:	e7b7      	b.n	100031fc <CLK002_lFrequencyUpScaling+0x18>

}
1000328c:	46bd      	mov	sp, r7
1000328e:	b004      	add	sp, #16
10003290:	bd80      	pop	{r7, pc}
10003292:	46c0      	nop			; (mov r8, r8)
10003294:	40010300 	.word	0x40010300
10003298:	ffff00ff 	.word	0xffff00ff
1000329c:	3ff00000 	.word	0x3ff00000

100032a0 <CLK002_lFrequencyDownScaling>:
  * @note   -
  * @param  None
  * @retval None
  */
static void     CLK002_lFrequencyDownScaling()
{
100032a0:	b580      	push	{r7, lr}
100032a2:	b084      	sub	sp, #16
100032a4:	af00      	add	r7, sp, #0
    uint32_t CurrIdiv;
    uint32_t TargetIdiv;
    uint32_t lCLKCR;
    CurrIdiv = (((SCU_CLK->CLKCR)&SCU_CLK_CLKCR_IDIV_Msk)>>SCU_CLK_CLKCR_IDIV_Pos);
100032a6:	4b27      	ldr	r3, [pc, #156]	; (10003344 <CLK002_lFrequencyDownScaling+0xa4>)
100032a8:	681a      	ldr	r2, [r3, #0]
100032aa:	23ff      	movs	r3, #255	; 0xff
100032ac:	021b      	lsls	r3, r3, #8
100032ae:	4013      	ands	r3, r2
100032b0:	0a1b      	lsrs	r3, r3, #8
100032b2:	60fb      	str	r3, [r7, #12]
    TargetIdiv = CLK002_CLKCR_IDIV;
100032b4:	2304      	movs	r3, #4
100032b6:	60bb      	str	r3, [r7, #8]
    while(1)
    {
        if((CurrIdiv * 4UL) < TargetIdiv )
100032b8:	68fb      	ldr	r3, [r7, #12]
100032ba:	009a      	lsls	r2, r3, #2
100032bc:	68bb      	ldr	r3, [r7, #8]
100032be:	429a      	cmp	r2, r3
100032c0:	d21f      	bcs.n	10003302 <CLK002_lFrequencyDownScaling+0x62>
        {
            CurrIdiv  = CurrIdiv << 2;   /* Multiply by 4. */
100032c2:	68fb      	ldr	r3, [r7, #12]
100032c4:	009b      	lsls	r3, r3, #2
100032c6:	60fb      	str	r3, [r7, #12]
            /* Program interim value of IDIV */
            lCLKCR = SCU_CLK->CLKCR;
100032c8:	4b1e      	ldr	r3, [pc, #120]	; (10003344 <CLK002_lFrequencyDownScaling+0xa4>)
100032ca:	681b      	ldr	r3, [r3, #0]
100032cc:	607b      	str	r3, [r7, #4]
            WR_REG(lCLKCR, SCU_CLK_CLKCR_IDIV_Msk, SCU_CLK_CLKCR_IDIV_Pos,CurrIdiv);
100032ce:	68fb      	ldr	r3, [r7, #12]
100032d0:	021b      	lsls	r3, r3, #8
100032d2:	041b      	lsls	r3, r3, #16
100032d4:	0c1a      	lsrs	r2, r3, #16
100032d6:	6879      	ldr	r1, [r7, #4]
100032d8:	4b1b      	ldr	r3, [pc, #108]	; (10003348 <CLK002_lFrequencyDownScaling+0xa8>)
100032da:	400b      	ands	r3, r1
100032dc:	4313      	orrs	r3, r2
100032de:	607b      	str	r3, [r7, #4]
            SCU_CLK->CLKCR = lCLKCR;
100032e0:	4b18      	ldr	r3, [pc, #96]	; (10003344 <CLK002_lFrequencyDownScaling+0xa4>)
100032e2:	687a      	ldr	r2, [r7, #4]
100032e4:	601a      	str	r2, [r3, #0]
            /* Wait till frequency stable. */
            WR_REG(SCU_CLK->CLKCR, SCU_CLK_CLKCR_CNTADJ_Msk, SCU_CLK_CLKCR_CNTADJ_Pos,CLK002_DELAYCNT);
100032e6:	4b17      	ldr	r3, [pc, #92]	; (10003344 <CLK002_lFrequencyDownScaling+0xa4>)
100032e8:	4a16      	ldr	r2, [pc, #88]	; (10003344 <CLK002_lFrequencyDownScaling+0xa4>)
100032ea:	6812      	ldr	r2, [r2, #0]
100032ec:	4917      	ldr	r1, [pc, #92]	; (1000334c <CLK002_lFrequencyDownScaling+0xac>)
100032ee:	430a      	orrs	r2, r1
100032f0:	601a      	str	r2, [r3, #0]
            while (SCU_CLK->CLKCR&(SCU_CLK_CLKCR_VDDC2LOW_Msk))
100032f2:	46c0      	nop			; (mov r8, r8)
100032f4:	4b13      	ldr	r3, [pc, #76]	; (10003344 <CLK002_lFrequencyDownScaling+0xa4>)
100032f6:	681a      	ldr	r2, [r3, #0]
100032f8:	2380      	movs	r3, #128	; 0x80
100032fa:	05db      	lsls	r3, r3, #23
100032fc:	4013      	ands	r3, r2
100032fe:	d1f9      	bne.n	100032f4 <CLK002_lFrequencyDownScaling+0x54>
10003300:	e01c      	b.n	1000333c <CLK002_lFrequencyDownScaling+0x9c>
            }
        }
        else
        {
            /* Program TargetIDiv into IDIV bitfield of CLKCR */
            lCLKCR = SCU_CLK->CLKCR;
10003302:	4b10      	ldr	r3, [pc, #64]	; (10003344 <CLK002_lFrequencyDownScaling+0xa4>)
10003304:	681b      	ldr	r3, [r3, #0]
10003306:	607b      	str	r3, [r7, #4]
            WR_REG(lCLKCR, SCU_CLK_CLKCR_IDIV_Msk, SCU_CLK_CLKCR_IDIV_Pos,TargetIdiv);
10003308:	68bb      	ldr	r3, [r7, #8]
1000330a:	021b      	lsls	r3, r3, #8
1000330c:	041b      	lsls	r3, r3, #16
1000330e:	0c1a      	lsrs	r2, r3, #16
10003310:	6879      	ldr	r1, [r7, #4]
10003312:	4b0d      	ldr	r3, [pc, #52]	; (10003348 <CLK002_lFrequencyDownScaling+0xa8>)
10003314:	400b      	ands	r3, r1
10003316:	4313      	orrs	r3, r2
10003318:	607b      	str	r3, [r7, #4]
            SCU_CLK->CLKCR = lCLKCR;
1000331a:	4b0a      	ldr	r3, [pc, #40]	; (10003344 <CLK002_lFrequencyDownScaling+0xa4>)
1000331c:	687a      	ldr	r2, [r7, #4]
1000331e:	601a      	str	r2, [r3, #0]
            /* Wait till frequency stable. */
           
            WR_REG(SCU_CLK->CLKCR, SCU_CLK_CLKCR_CNTADJ_Msk, SCU_CLK_CLKCR_CNTADJ_Pos,CLK002_DELAYCNT);
10003320:	4b08      	ldr	r3, [pc, #32]	; (10003344 <CLK002_lFrequencyDownScaling+0xa4>)
10003322:	4a08      	ldr	r2, [pc, #32]	; (10003344 <CLK002_lFrequencyDownScaling+0xa4>)
10003324:	6812      	ldr	r2, [r2, #0]
10003326:	4909      	ldr	r1, [pc, #36]	; (1000334c <CLK002_lFrequencyDownScaling+0xac>)
10003328:	430a      	orrs	r2, r1
1000332a:	601a      	str	r2, [r3, #0]
            while (SCU_CLK->CLKCR&(SCU_CLK_CLKCR_VDDC2LOW_Msk))
1000332c:	46c0      	nop			; (mov r8, r8)
1000332e:	4b05      	ldr	r3, [pc, #20]	; (10003344 <CLK002_lFrequencyDownScaling+0xa4>)
10003330:	681a      	ldr	r2, [r3, #0]
10003332:	2380      	movs	r3, #128	; 0x80
10003334:	05db      	lsls	r3, r3, #23
10003336:	4013      	ands	r3, r2
10003338:	d1f9      	bne.n	1000332e <CLK002_lFrequencyDownScaling+0x8e>
            {
                ;
            }
             break;
1000333a:	e000      	b.n	1000333e <CLK002_lFrequencyDownScaling+0x9e>
        }

	  }
1000333c:	e7bc      	b.n	100032b8 <CLK002_lFrequencyDownScaling+0x18>
}
1000333e:	46bd      	mov	sp, r7
10003340:	b004      	add	sp, #16
10003342:	bd80      	pop	{r7, pc}
10003344:	40010300 	.word	0x40010300
10003348:	ffff00ff 	.word	0xffff00ff
1000334c:	3ff00000 	.word	0x3ff00000

10003350 <__aeabi_uidiv>:
10003350:	2900      	cmp	r1, #0
10003352:	d034      	beq.n	100033be <.udivsi3_skip_div0_test+0x6a>

10003354 <.udivsi3_skip_div0_test>:
10003354:	2301      	movs	r3, #1
10003356:	2200      	movs	r2, #0
10003358:	b410      	push	{r4}
1000335a:	4288      	cmp	r0, r1
1000335c:	d32c      	bcc.n	100033b8 <.udivsi3_skip_div0_test+0x64>
1000335e:	2401      	movs	r4, #1
10003360:	0724      	lsls	r4, r4, #28
10003362:	42a1      	cmp	r1, r4
10003364:	d204      	bcs.n	10003370 <.udivsi3_skip_div0_test+0x1c>
10003366:	4281      	cmp	r1, r0
10003368:	d202      	bcs.n	10003370 <.udivsi3_skip_div0_test+0x1c>
1000336a:	0109      	lsls	r1, r1, #4
1000336c:	011b      	lsls	r3, r3, #4
1000336e:	e7f8      	b.n	10003362 <.udivsi3_skip_div0_test+0xe>
10003370:	00e4      	lsls	r4, r4, #3
10003372:	42a1      	cmp	r1, r4
10003374:	d204      	bcs.n	10003380 <.udivsi3_skip_div0_test+0x2c>
10003376:	4281      	cmp	r1, r0
10003378:	d202      	bcs.n	10003380 <.udivsi3_skip_div0_test+0x2c>
1000337a:	0049      	lsls	r1, r1, #1
1000337c:	005b      	lsls	r3, r3, #1
1000337e:	e7f8      	b.n	10003372 <.udivsi3_skip_div0_test+0x1e>
10003380:	4288      	cmp	r0, r1
10003382:	d301      	bcc.n	10003388 <.udivsi3_skip_div0_test+0x34>
10003384:	1a40      	subs	r0, r0, r1
10003386:	431a      	orrs	r2, r3
10003388:	084c      	lsrs	r4, r1, #1
1000338a:	42a0      	cmp	r0, r4
1000338c:	d302      	bcc.n	10003394 <.udivsi3_skip_div0_test+0x40>
1000338e:	1b00      	subs	r0, r0, r4
10003390:	085c      	lsrs	r4, r3, #1
10003392:	4322      	orrs	r2, r4
10003394:	088c      	lsrs	r4, r1, #2
10003396:	42a0      	cmp	r0, r4
10003398:	d302      	bcc.n	100033a0 <.udivsi3_skip_div0_test+0x4c>
1000339a:	1b00      	subs	r0, r0, r4
1000339c:	089c      	lsrs	r4, r3, #2
1000339e:	4322      	orrs	r2, r4
100033a0:	08cc      	lsrs	r4, r1, #3
100033a2:	42a0      	cmp	r0, r4
100033a4:	d302      	bcc.n	100033ac <.udivsi3_skip_div0_test+0x58>
100033a6:	1b00      	subs	r0, r0, r4
100033a8:	08dc      	lsrs	r4, r3, #3
100033aa:	4322      	orrs	r2, r4
100033ac:	2800      	cmp	r0, #0
100033ae:	d003      	beq.n	100033b8 <.udivsi3_skip_div0_test+0x64>
100033b0:	091b      	lsrs	r3, r3, #4
100033b2:	d001      	beq.n	100033b8 <.udivsi3_skip_div0_test+0x64>
100033b4:	0909      	lsrs	r1, r1, #4
100033b6:	e7e3      	b.n	10003380 <.udivsi3_skip_div0_test+0x2c>
100033b8:	1c10      	adds	r0, r2, #0
100033ba:	bc10      	pop	{r4}
100033bc:	4770      	bx	lr
100033be:	2800      	cmp	r0, #0
100033c0:	d001      	beq.n	100033c6 <.udivsi3_skip_div0_test+0x72>
100033c2:	2000      	movs	r0, #0
100033c4:	43c0      	mvns	r0, r0
100033c6:	b407      	push	{r0, r1, r2}
100033c8:	4802      	ldr	r0, [pc, #8]	; (100033d4 <.udivsi3_skip_div0_test+0x80>)
100033ca:	a102      	add	r1, pc, #8	; (adr r1, 100033d4 <.udivsi3_skip_div0_test+0x80>)
100033cc:	1840      	adds	r0, r0, r1
100033ce:	9002      	str	r0, [sp, #8]
100033d0:	bd03      	pop	{r0, r1, pc}
100033d2:	46c0      	nop			; (mov r8, r8)
100033d4:	00000019 	.word	0x00000019

100033d8 <__aeabi_uidivmod>:
100033d8:	2900      	cmp	r1, #0
100033da:	d0f0      	beq.n	100033be <.udivsi3_skip_div0_test+0x6a>
100033dc:	b503      	push	{r0, r1, lr}
100033de:	f7ff ffb9 	bl	10003354 <.udivsi3_skip_div0_test>
100033e2:	bc0e      	pop	{r1, r2, r3}
100033e4:	4342      	muls	r2, r0
100033e6:	1a89      	subs	r1, r1, r2
100033e8:	4718      	bx	r3
100033ea:	46c0      	nop			; (mov r8, r8)

100033ec <__aeabi_idiv0>:
100033ec:	4770      	bx	lr
100033ee:	46c0      	nop			; (mov r8, r8)

100033f0 <__aeabi_cfrcmple>:
100033f0:	4684      	mov	ip, r0
100033f2:	1c08      	adds	r0, r1, #0
100033f4:	4661      	mov	r1, ip
100033f6:	e7ff      	b.n	100033f8 <__aeabi_cfcmpeq>

100033f8 <__aeabi_cfcmpeq>:
100033f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
100033fa:	f000 f9ff 	bl	100037fc <__lesf2>
100033fe:	2800      	cmp	r0, #0
10003400:	d401      	bmi.n	10003406 <__aeabi_cfcmpeq+0xe>
10003402:	2100      	movs	r1, #0
10003404:	42c8      	cmn	r0, r1
10003406:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

10003408 <__aeabi_fcmpeq>:
10003408:	b510      	push	{r4, lr}
1000340a:	f000 f987 	bl	1000371c <__eqsf2>
1000340e:	4240      	negs	r0, r0
10003410:	3001      	adds	r0, #1
10003412:	bd10      	pop	{r4, pc}

10003414 <__aeabi_fcmplt>:
10003414:	b510      	push	{r4, lr}
10003416:	f000 f9f1 	bl	100037fc <__lesf2>
1000341a:	2800      	cmp	r0, #0
1000341c:	db01      	blt.n	10003422 <__aeabi_fcmplt+0xe>
1000341e:	2000      	movs	r0, #0
10003420:	bd10      	pop	{r4, pc}
10003422:	2001      	movs	r0, #1
10003424:	bd10      	pop	{r4, pc}
10003426:	46c0      	nop			; (mov r8, r8)

10003428 <__aeabi_fcmple>:
10003428:	b510      	push	{r4, lr}
1000342a:	f000 f9e7 	bl	100037fc <__lesf2>
1000342e:	2800      	cmp	r0, #0
10003430:	dd01      	ble.n	10003436 <__aeabi_fcmple+0xe>
10003432:	2000      	movs	r0, #0
10003434:	bd10      	pop	{r4, pc}
10003436:	2001      	movs	r0, #1
10003438:	bd10      	pop	{r4, pc}
1000343a:	46c0      	nop			; (mov r8, r8)

1000343c <__aeabi_fcmpgt>:
1000343c:	b510      	push	{r4, lr}
1000343e:	f000 f995 	bl	1000376c <__gesf2>
10003442:	2800      	cmp	r0, #0
10003444:	dc01      	bgt.n	1000344a <__aeabi_fcmpgt+0xe>
10003446:	2000      	movs	r0, #0
10003448:	bd10      	pop	{r4, pc}
1000344a:	2001      	movs	r0, #1
1000344c:	bd10      	pop	{r4, pc}
1000344e:	46c0      	nop			; (mov r8, r8)

10003450 <__aeabi_fcmpge>:
10003450:	b510      	push	{r4, lr}
10003452:	f000 f98b 	bl	1000376c <__gesf2>
10003456:	2800      	cmp	r0, #0
10003458:	da01      	bge.n	1000345e <__aeabi_fcmpge+0xe>
1000345a:	2000      	movs	r0, #0
1000345c:	bd10      	pop	{r4, pc}
1000345e:	2001      	movs	r0, #1
10003460:	bd10      	pop	{r4, pc}
10003462:	46c0      	nop			; (mov r8, r8)
10003464:	0000      	movs	r0, r0
	...

10003468 <__aeabi_d2uiz>:
10003468:	b538      	push	{r3, r4, r5, lr}
1000346a:	4b0e      	ldr	r3, [pc, #56]	; (100034a4 <__aeabi_d2uiz+0x3c>)
1000346c:	4a0c      	ldr	r2, [pc, #48]	; (100034a0 <__aeabi_d2uiz+0x38>)
1000346e:	1c04      	adds	r4, r0, #0
10003470:	1c0d      	adds	r5, r1, #0
10003472:	f001 fac7 	bl	10004a04 <__aeabi_dcmpge>
10003476:	2800      	cmp	r0, #0
10003478:	d104      	bne.n	10003484 <__aeabi_d2uiz+0x1c>
1000347a:	1c20      	adds	r0, r4, #0
1000347c:	1c29      	adds	r1, r5, #0
1000347e:	f001 fa27 	bl	100048d0 <__aeabi_d2iz>
10003482:	bd38      	pop	{r3, r4, r5, pc}
10003484:	4b07      	ldr	r3, [pc, #28]	; (100034a4 <__aeabi_d2uiz+0x3c>)
10003486:	4a06      	ldr	r2, [pc, #24]	; (100034a0 <__aeabi_d2uiz+0x38>)
10003488:	1c20      	adds	r0, r4, #0
1000348a:	1c29      	adds	r1, r5, #0
1000348c:	f000 fe9e 	bl	100041cc <__aeabi_dsub>
10003490:	f001 fa1e 	bl	100048d0 <__aeabi_d2iz>
10003494:	2380      	movs	r3, #128	; 0x80
10003496:	0619      	lsls	r1, r3, #24
10003498:	1840      	adds	r0, r0, r1
1000349a:	e7f2      	b.n	10003482 <__aeabi_d2uiz+0x1a>
1000349c:	46c0      	nop			; (mov r8, r8)
1000349e:	46c0      	nop			; (mov r8, r8)
100034a0:	00000000 	.word	0x00000000
100034a4:	41e00000 	.word	0x41e00000

100034a8 <__aeabi_fdiv>:
100034a8:	b5f0      	push	{r4, r5, r6, r7, lr}
100034aa:	465f      	mov	r7, fp
100034ac:	4656      	mov	r6, sl
100034ae:	464d      	mov	r5, r9
100034b0:	4644      	mov	r4, r8
100034b2:	b4f0      	push	{r4, r5, r6, r7}
100034b4:	0245      	lsls	r5, r0, #9
100034b6:	0044      	lsls	r4, r0, #1
100034b8:	b083      	sub	sp, #12
100034ba:	1c0e      	adds	r6, r1, #0
100034bc:	0a6d      	lsrs	r5, r5, #9
100034be:	0e24      	lsrs	r4, r4, #24
100034c0:	0fc7      	lsrs	r7, r0, #31
100034c2:	2c00      	cmp	r4, #0
100034c4:	d107      	bne.n	100034d6 <__aeabi_fdiv+0x2e>
100034c6:	2d00      	cmp	r5, #0
100034c8:	d000      	beq.n	100034cc <__aeabi_fdiv+0x24>
100034ca:	e091      	b.n	100035f0 <__aeabi_fdiv+0x148>
100034cc:	2104      	movs	r1, #4
100034ce:	2201      	movs	r2, #1
100034d0:	4688      	mov	r8, r1
100034d2:	4692      	mov	sl, r2
100034d4:	e009      	b.n	100034ea <__aeabi_fdiv+0x42>
100034d6:	2cff      	cmp	r4, #255	; 0xff
100034d8:	d055      	beq.n	10003586 <__aeabi_fdiv+0xde>
100034da:	2380      	movs	r3, #128	; 0x80
100034dc:	0418      	lsls	r0, r3, #16
100034de:	2100      	movs	r1, #0
100034e0:	4305      	orrs	r5, r0
100034e2:	00ed      	lsls	r5, r5, #3
100034e4:	3c7f      	subs	r4, #127	; 0x7f
100034e6:	4688      	mov	r8, r1
100034e8:	468a      	mov	sl, r1
100034ea:	1c33      	adds	r3, r6, #0
100034ec:	0058      	lsls	r0, r3, #1
100034ee:	0276      	lsls	r6, r6, #9
100034f0:	0fd9      	lsrs	r1, r3, #31
100034f2:	0a76      	lsrs	r6, r6, #9
100034f4:	0e00      	lsrs	r0, r0, #24
100034f6:	468b      	mov	fp, r1
100034f8:	d14c      	bne.n	10003594 <__aeabi_fdiv+0xec>
100034fa:	2201      	movs	r2, #1
100034fc:	4694      	mov	ip, r2
100034fe:	2e00      	cmp	r6, #0
10003500:	d000      	beq.n	10003504 <__aeabi_fdiv+0x5c>
10003502:	e081      	b.n	10003608 <__aeabi_fdiv+0x160>
10003504:	465b      	mov	r3, fp
10003506:	407b      	eors	r3, r7
10003508:	4662      	mov	r2, ip
1000350a:	4641      	mov	r1, r8
1000350c:	9301      	str	r3, [sp, #4]
1000350e:	430a      	orrs	r2, r1
10003510:	2a0f      	cmp	r2, #15
10003512:	d950      	bls.n	100035b6 <__aeabi_fdiv+0x10e>
10003514:	1a20      	subs	r0, r4, r0
10003516:	0169      	lsls	r1, r5, #5
10003518:	4681      	mov	r9, r0
1000351a:	0175      	lsls	r5, r6, #5
1000351c:	42a9      	cmp	r1, r5
1000351e:	d300      	bcc.n	10003522 <__aeabi_fdiv+0x7a>
10003520:	e0b3      	b.n	1000368a <__aeabi_fdiv+0x1e2>
10003522:	2201      	movs	r2, #1
10003524:	4253      	negs	r3, r2
10003526:	4499      	add	r9, r3
10003528:	241b      	movs	r4, #27
1000352a:	2600      	movs	r6, #0
1000352c:	2701      	movs	r7, #1
1000352e:	1e62      	subs	r2, r4, #1
10003530:	1c38      	adds	r0, r7, #0
10003532:	4010      	ands	r0, r2
10003534:	004b      	lsls	r3, r1, #1
10003536:	0076      	lsls	r6, r6, #1
10003538:	2900      	cmp	r1, #0
1000353a:	da00      	bge.n	1000353e <__aeabi_fdiv+0x96>
1000353c:	e0a9      	b.n	10003692 <__aeabi_fdiv+0x1ea>
1000353e:	429d      	cmp	r5, r3
10003540:	d800      	bhi.n	10003544 <__aeabi_fdiv+0x9c>
10003542:	e0a6      	b.n	10003692 <__aeabi_fdiv+0x1ea>
10003544:	3c01      	subs	r4, #1
10003546:	2c00      	cmp	r4, #0
10003548:	dc00      	bgt.n	1000354c <__aeabi_fdiv+0xa4>
1000354a:	e0ab      	b.n	100036a4 <__aeabi_fdiv+0x1fc>
1000354c:	2800      	cmp	r0, #0
1000354e:	d00c      	beq.n	1000356a <__aeabi_fdiv+0xc2>
10003550:	1c19      	adds	r1, r3, #0
10003552:	0076      	lsls	r6, r6, #1
10003554:	005b      	lsls	r3, r3, #1
10003556:	2900      	cmp	r1, #0
10003558:	db01      	blt.n	1000355e <__aeabi_fdiv+0xb6>
1000355a:	429d      	cmp	r5, r3
1000355c:	d801      	bhi.n	10003562 <__aeabi_fdiv+0xba>
1000355e:	1b5b      	subs	r3, r3, r5
10003560:	433e      	orrs	r6, r7
10003562:	3c01      	subs	r4, #1
10003564:	2c00      	cmp	r4, #0
10003566:	dc00      	bgt.n	1000356a <__aeabi_fdiv+0xc2>
10003568:	e09c      	b.n	100036a4 <__aeabi_fdiv+0x1fc>
1000356a:	0059      	lsls	r1, r3, #1
1000356c:	0072      	lsls	r2, r6, #1
1000356e:	2b00      	cmp	r3, #0
10003570:	db01      	blt.n	10003576 <__aeabi_fdiv+0xce>
10003572:	428d      	cmp	r5, r1
10003574:	d801      	bhi.n	1000357a <__aeabi_fdiv+0xd2>
10003576:	1b49      	subs	r1, r1, r5
10003578:	433a      	orrs	r2, r7
1000357a:	3c01      	subs	r4, #1
1000357c:	004b      	lsls	r3, r1, #1
1000357e:	0056      	lsls	r6, r2, #1
10003580:	2900      	cmp	r1, #0
10003582:	daea      	bge.n	1000355a <__aeabi_fdiv+0xb2>
10003584:	e7eb      	b.n	1000355e <__aeabi_fdiv+0xb6>
10003586:	2d00      	cmp	r5, #0
10003588:	d12d      	bne.n	100035e6 <__aeabi_fdiv+0x13e>
1000358a:	2008      	movs	r0, #8
1000358c:	2102      	movs	r1, #2
1000358e:	4680      	mov	r8, r0
10003590:	468a      	mov	sl, r1
10003592:	e7aa      	b.n	100034ea <__aeabi_fdiv+0x42>
10003594:	28ff      	cmp	r0, #255	; 0xff
10003596:	d020      	beq.n	100035da <__aeabi_fdiv+0x132>
10003598:	2280      	movs	r2, #128	; 0x80
1000359a:	0413      	lsls	r3, r2, #16
1000359c:	2100      	movs	r1, #0
1000359e:	431e      	orrs	r6, r3
100035a0:	468c      	mov	ip, r1
100035a2:	465b      	mov	r3, fp
100035a4:	407b      	eors	r3, r7
100035a6:	4662      	mov	r2, ip
100035a8:	4641      	mov	r1, r8
100035aa:	00f6      	lsls	r6, r6, #3
100035ac:	387f      	subs	r0, #127	; 0x7f
100035ae:	9301      	str	r3, [sp, #4]
100035b0:	430a      	orrs	r2, r1
100035b2:	2a0f      	cmp	r2, #15
100035b4:	d8ae      	bhi.n	10003514 <__aeabi_fdiv+0x6c>
100035b6:	4956      	ldr	r1, [pc, #344]	; (10003710 <__aeabi_fdiv+0x268>)
100035b8:	0092      	lsls	r2, r2, #2
100035ba:	588a      	ldr	r2, [r1, r2]
100035bc:	4697      	mov	pc, r2
100035be:	9b01      	ldr	r3, [sp, #4]
100035c0:	26ff      	movs	r6, #255	; 0xff
100035c2:	2500      	movs	r5, #0
100035c4:	05f0      	lsls	r0, r6, #23
100035c6:	4328      	orrs	r0, r5
100035c8:	07de      	lsls	r6, r3, #31
100035ca:	4330      	orrs	r0, r6
100035cc:	b003      	add	sp, #12
100035ce:	bc3c      	pop	{r2, r3, r4, r5}
100035d0:	4690      	mov	r8, r2
100035d2:	4699      	mov	r9, r3
100035d4:	46a2      	mov	sl, r4
100035d6:	46ab      	mov	fp, r5
100035d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
100035da:	1c33      	adds	r3, r6, #0
100035dc:	1e5a      	subs	r2, r3, #1
100035de:	4193      	sbcs	r3, r2
100035e0:	3302      	adds	r3, #2
100035e2:	469c      	mov	ip, r3
100035e4:	e78e      	b.n	10003504 <__aeabi_fdiv+0x5c>
100035e6:	220c      	movs	r2, #12
100035e8:	2303      	movs	r3, #3
100035ea:	4690      	mov	r8, r2
100035ec:	469a      	mov	sl, r3
100035ee:	e77c      	b.n	100034ea <__aeabi_fdiv+0x42>
100035f0:	1c28      	adds	r0, r5, #0
100035f2:	f001 fa11 	bl	10004a18 <__clzsi2>
100035f6:	2276      	movs	r2, #118	; 0x76
100035f8:	1f44      	subs	r4, r0, #5
100035fa:	4253      	negs	r3, r2
100035fc:	40a5      	lsls	r5, r4
100035fe:	1a1c      	subs	r4, r3, r0
10003600:	2000      	movs	r0, #0
10003602:	4680      	mov	r8, r0
10003604:	4682      	mov	sl, r0
10003606:	e770      	b.n	100034ea <__aeabi_fdiv+0x42>
10003608:	1c30      	adds	r0, r6, #0
1000360a:	f001 fa05 	bl	10004a18 <__clzsi2>
1000360e:	2376      	movs	r3, #118	; 0x76
10003610:	1f41      	subs	r1, r0, #5
10003612:	408e      	lsls	r6, r1
10003614:	425a      	negs	r2, r3
10003616:	2100      	movs	r1, #0
10003618:	1a10      	subs	r0, r2, r0
1000361a:	468c      	mov	ip, r1
1000361c:	e772      	b.n	10003504 <__aeabi_fdiv+0x5c>
1000361e:	2300      	movs	r3, #0
10003620:	4d3c      	ldr	r5, [pc, #240]	; (10003714 <__aeabi_fdiv+0x26c>)
10003622:	26ff      	movs	r6, #255	; 0xff
10003624:	e7ce      	b.n	100035c4 <__aeabi_fdiv+0x11c>
10003626:	465f      	mov	r7, fp
10003628:	1c35      	adds	r5, r6, #0
1000362a:	9701      	str	r7, [sp, #4]
1000362c:	4663      	mov	r3, ip
1000362e:	2b02      	cmp	r3, #2
10003630:	d0c5      	beq.n	100035be <__aeabi_fdiv+0x116>
10003632:	2b03      	cmp	r3, #3
10003634:	d063      	beq.n	100036fe <__aeabi_fdiv+0x256>
10003636:	2b01      	cmp	r3, #1
10003638:	d043      	beq.n	100036c2 <__aeabi_fdiv+0x21a>
1000363a:	4649      	mov	r1, r9
1000363c:	317f      	adds	r1, #127	; 0x7f
1000363e:	2900      	cmp	r1, #0
10003640:	dd35      	ble.n	100036ae <__aeabi_fdiv+0x206>
10003642:	270f      	movs	r7, #15
10003644:	402f      	ands	r7, r5
10003646:	2f04      	cmp	r7, #4
10003648:	d000      	beq.n	1000364c <__aeabi_fdiv+0x1a4>
1000364a:	3504      	adds	r5, #4
1000364c:	012b      	lsls	r3, r5, #4
1000364e:	d503      	bpl.n	10003658 <__aeabi_fdiv+0x1b0>
10003650:	4a31      	ldr	r2, [pc, #196]	; (10003718 <__aeabi_fdiv+0x270>)
10003652:	4649      	mov	r1, r9
10003654:	4015      	ands	r5, r2
10003656:	3180      	adds	r1, #128	; 0x80
10003658:	29fe      	cmp	r1, #254	; 0xfe
1000365a:	dcb0      	bgt.n	100035be <__aeabi_fdiv+0x116>
1000365c:	01a8      	lsls	r0, r5, #6
1000365e:	0a45      	lsrs	r5, r0, #9
10003660:	b2ce      	uxtb	r6, r1
10003662:	9b01      	ldr	r3, [sp, #4]
10003664:	e7ae      	b.n	100035c4 <__aeabi_fdiv+0x11c>
10003666:	2600      	movs	r6, #0
10003668:	2500      	movs	r5, #0
1000366a:	e7ab      	b.n	100035c4 <__aeabi_fdiv+0x11c>
1000366c:	2080      	movs	r0, #128	; 0x80
1000366e:	03c1      	lsls	r1, r0, #15
10003670:	420d      	tst	r5, r1
10003672:	d011      	beq.n	10003698 <__aeabi_fdiv+0x1f0>
10003674:	420e      	tst	r6, r1
10003676:	d10f      	bne.n	10003698 <__aeabi_fdiv+0x1f0>
10003678:	430e      	orrs	r6, r1
1000367a:	0273      	lsls	r3, r6, #9
1000367c:	0a5d      	lsrs	r5, r3, #9
1000367e:	26ff      	movs	r6, #255	; 0xff
10003680:	465b      	mov	r3, fp
10003682:	e79f      	b.n	100035c4 <__aeabi_fdiv+0x11c>
10003684:	9701      	str	r7, [sp, #4]
10003686:	4653      	mov	r3, sl
10003688:	e7d1      	b.n	1000362e <__aeabi_fdiv+0x186>
1000368a:	1b49      	subs	r1, r1, r5
1000368c:	241a      	movs	r4, #26
1000368e:	2601      	movs	r6, #1
10003690:	e74c      	b.n	1000352c <__aeabi_fdiv+0x84>
10003692:	1b5b      	subs	r3, r3, r5
10003694:	433e      	orrs	r6, r7
10003696:	e755      	b.n	10003544 <__aeabi_fdiv+0x9c>
10003698:	430d      	orrs	r5, r1
1000369a:	026a      	lsls	r2, r5, #9
1000369c:	0a55      	lsrs	r5, r2, #9
1000369e:	1c3b      	adds	r3, r7, #0
100036a0:	26ff      	movs	r6, #255	; 0xff
100036a2:	e78f      	b.n	100035c4 <__aeabi_fdiv+0x11c>
100036a4:	1c1d      	adds	r5, r3, #0
100036a6:	1e6b      	subs	r3, r5, #1
100036a8:	419d      	sbcs	r5, r3
100036aa:	4335      	orrs	r5, r6
100036ac:	e7c5      	b.n	1000363a <__aeabi_fdiv+0x192>
100036ae:	247e      	movs	r4, #126	; 0x7e
100036b0:	4267      	negs	r7, r4
100036b2:	464a      	mov	r2, r9
100036b4:	1ab9      	subs	r1, r7, r2
100036b6:	291b      	cmp	r1, #27
100036b8:	dd08      	ble.n	100036cc <__aeabi_fdiv+0x224>
100036ba:	9b01      	ldr	r3, [sp, #4]
100036bc:	2600      	movs	r6, #0
100036be:	2500      	movs	r5, #0
100036c0:	e780      	b.n	100035c4 <__aeabi_fdiv+0x11c>
100036c2:	9d01      	ldr	r5, [sp, #4]
100036c4:	2600      	movs	r6, #0
100036c6:	402b      	ands	r3, r5
100036c8:	2500      	movs	r5, #0
100036ca:	e77b      	b.n	100035c4 <__aeabi_fdiv+0x11c>
100036cc:	464e      	mov	r6, r9
100036ce:	369e      	adds	r6, #158	; 0x9e
100036d0:	1c28      	adds	r0, r5, #0
100036d2:	40b5      	lsls	r5, r6
100036d4:	1c2b      	adds	r3, r5, #0
100036d6:	1e5d      	subs	r5, r3, #1
100036d8:	41ab      	sbcs	r3, r5
100036da:	40c8      	lsrs	r0, r1
100036dc:	4303      	orrs	r3, r0
100036de:	250f      	movs	r5, #15
100036e0:	401d      	ands	r5, r3
100036e2:	2d04      	cmp	r5, #4
100036e4:	d000      	beq.n	100036e8 <__aeabi_fdiv+0x240>
100036e6:	3304      	adds	r3, #4
100036e8:	015a      	lsls	r2, r3, #5
100036ea:	d503      	bpl.n	100036f4 <__aeabi_fdiv+0x24c>
100036ec:	9b01      	ldr	r3, [sp, #4]
100036ee:	2601      	movs	r6, #1
100036f0:	2500      	movs	r5, #0
100036f2:	e767      	b.n	100035c4 <__aeabi_fdiv+0x11c>
100036f4:	019c      	lsls	r4, r3, #6
100036f6:	0a65      	lsrs	r5, r4, #9
100036f8:	9b01      	ldr	r3, [sp, #4]
100036fa:	2600      	movs	r6, #0
100036fc:	e762      	b.n	100035c4 <__aeabi_fdiv+0x11c>
100036fe:	2780      	movs	r7, #128	; 0x80
10003700:	03fc      	lsls	r4, r7, #15
10003702:	4325      	orrs	r5, r4
10003704:	026e      	lsls	r6, r5, #9
10003706:	0a75      	lsrs	r5, r6, #9
10003708:	9b01      	ldr	r3, [sp, #4]
1000370a:	26ff      	movs	r6, #255	; 0xff
1000370c:	e75a      	b.n	100035c4 <__aeabi_fdiv+0x11c>
1000370e:	46c0      	nop			; (mov r8, r8)
10003710:	10004f50 	.word	0x10004f50
10003714:	007fffff 	.word	0x007fffff
10003718:	f7ffffff 	.word	0xf7ffffff

1000371c <__eqsf2>:
1000371c:	0243      	lsls	r3, r0, #9
1000371e:	0042      	lsls	r2, r0, #1
10003720:	b570      	push	{r4, r5, r6, lr}
10003722:	0a5c      	lsrs	r4, r3, #9
10003724:	0fc6      	lsrs	r6, r0, #31
10003726:	0e13      	lsrs	r3, r2, #24
10003728:	0248      	lsls	r0, r1, #9
1000372a:	004a      	lsls	r2, r1, #1
1000372c:	0a45      	lsrs	r5, r0, #9
1000372e:	0e12      	lsrs	r2, r2, #24
10003730:	0fc9      	lsrs	r1, r1, #31
10003732:	2bff      	cmp	r3, #255	; 0xff
10003734:	d005      	beq.n	10003742 <__eqsf2+0x26>
10003736:	2aff      	cmp	r2, #255	; 0xff
10003738:	d008      	beq.n	1000374c <__eqsf2+0x30>
1000373a:	2001      	movs	r0, #1
1000373c:	4293      	cmp	r3, r2
1000373e:	d00b      	beq.n	10003758 <__eqsf2+0x3c>
10003740:	bd70      	pop	{r4, r5, r6, pc}
10003742:	2001      	movs	r0, #1
10003744:	2c00      	cmp	r4, #0
10003746:	d1fb      	bne.n	10003740 <__eqsf2+0x24>
10003748:	2aff      	cmp	r2, #255	; 0xff
1000374a:	d1f6      	bne.n	1000373a <__eqsf2+0x1e>
1000374c:	2001      	movs	r0, #1
1000374e:	2d00      	cmp	r5, #0
10003750:	d1f6      	bne.n	10003740 <__eqsf2+0x24>
10003752:	2001      	movs	r0, #1
10003754:	4293      	cmp	r3, r2
10003756:	d1f3      	bne.n	10003740 <__eqsf2+0x24>
10003758:	42ac      	cmp	r4, r5
1000375a:	d1f1      	bne.n	10003740 <__eqsf2+0x24>
1000375c:	428e      	cmp	r6, r1
1000375e:	d003      	beq.n	10003768 <__eqsf2+0x4c>
10003760:	2b00      	cmp	r3, #0
10003762:	d1ed      	bne.n	10003740 <__eqsf2+0x24>
10003764:	2c00      	cmp	r4, #0
10003766:	d1eb      	bne.n	10003740 <__eqsf2+0x24>
10003768:	2000      	movs	r0, #0
1000376a:	e7e9      	b.n	10003740 <__eqsf2+0x24>

1000376c <__gesf2>:
1000376c:	b5f0      	push	{r4, r5, r6, r7, lr}
1000376e:	0243      	lsls	r3, r0, #9
10003770:	0042      	lsls	r2, r0, #1
10003772:	004f      	lsls	r7, r1, #1
10003774:	0fc6      	lsrs	r6, r0, #31
10003776:	0248      	lsls	r0, r1, #9
10003778:	0a5c      	lsrs	r4, r3, #9
1000377a:	0a45      	lsrs	r5, r0, #9
1000377c:	0e13      	lsrs	r3, r2, #24
1000377e:	0fc9      	lsrs	r1, r1, #31
10003780:	0e3a      	lsrs	r2, r7, #24
10003782:	2bff      	cmp	r3, #255	; 0xff
10003784:	d026      	beq.n	100037d4 <__gesf2+0x68>
10003786:	2aff      	cmp	r2, #255	; 0xff
10003788:	d029      	beq.n	100037de <__gesf2+0x72>
1000378a:	2b00      	cmp	r3, #0
1000378c:	d10c      	bne.n	100037a8 <__gesf2+0x3c>
1000378e:	4260      	negs	r0, r4
10003790:	4160      	adcs	r0, r4
10003792:	4684      	mov	ip, r0
10003794:	2a00      	cmp	r2, #0
10003796:	d00a      	beq.n	100037ae <__gesf2+0x42>
10003798:	2800      	cmp	r0, #0
1000379a:	d116      	bne.n	100037ca <__gesf2+0x5e>
1000379c:	428e      	cmp	r6, r1
1000379e:	d021      	beq.n	100037e4 <__gesf2+0x78>
100037a0:	2e00      	cmp	r6, #0
100037a2:	d114      	bne.n	100037ce <__gesf2+0x62>
100037a4:	2001      	movs	r0, #1
100037a6:	e014      	b.n	100037d2 <__gesf2+0x66>
100037a8:	2a00      	cmp	r2, #0
100037aa:	d1f7      	bne.n	1000379c <__gesf2+0x30>
100037ac:	4694      	mov	ip, r2
100037ae:	426f      	negs	r7, r5
100037b0:	416f      	adcs	r7, r5
100037b2:	4660      	mov	r0, ip
100037b4:	2800      	cmp	r0, #0
100037b6:	d105      	bne.n	100037c4 <__gesf2+0x58>
100037b8:	2f00      	cmp	r7, #0
100037ba:	d0ef      	beq.n	1000379c <__gesf2+0x30>
100037bc:	2001      	movs	r0, #1
100037be:	2e00      	cmp	r6, #0
100037c0:	d007      	beq.n	100037d2 <__gesf2+0x66>
100037c2:	e004      	b.n	100037ce <__gesf2+0x62>
100037c4:	2000      	movs	r0, #0
100037c6:	2f00      	cmp	r7, #0
100037c8:	d103      	bne.n	100037d2 <__gesf2+0x66>
100037ca:	2900      	cmp	r1, #0
100037cc:	d1ea      	bne.n	100037a4 <__gesf2+0x38>
100037ce:	2101      	movs	r1, #1
100037d0:	4248      	negs	r0, r1
100037d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
100037d4:	2c00      	cmp	r4, #0
100037d6:	d0d6      	beq.n	10003786 <__gesf2+0x1a>
100037d8:	2202      	movs	r2, #2
100037da:	4250      	negs	r0, r2
100037dc:	e7f9      	b.n	100037d2 <__gesf2+0x66>
100037de:	2d00      	cmp	r5, #0
100037e0:	d0d3      	beq.n	1000378a <__gesf2+0x1e>
100037e2:	e7f9      	b.n	100037d8 <__gesf2+0x6c>
100037e4:	4293      	cmp	r3, r2
100037e6:	dcdb      	bgt.n	100037a0 <__gesf2+0x34>
100037e8:	db04      	blt.n	100037f4 <__gesf2+0x88>
100037ea:	42ac      	cmp	r4, r5
100037ec:	d8d8      	bhi.n	100037a0 <__gesf2+0x34>
100037ee:	2000      	movs	r0, #0
100037f0:	42ac      	cmp	r4, r5
100037f2:	d2ee      	bcs.n	100037d2 <__gesf2+0x66>
100037f4:	2e00      	cmp	r6, #0
100037f6:	d0ea      	beq.n	100037ce <__gesf2+0x62>
100037f8:	2001      	movs	r0, #1
100037fa:	e7ea      	b.n	100037d2 <__gesf2+0x66>

100037fc <__lesf2>:
100037fc:	b5f0      	push	{r4, r5, r6, r7, lr}
100037fe:	0243      	lsls	r3, r0, #9
10003800:	0042      	lsls	r2, r0, #1
10003802:	004f      	lsls	r7, r1, #1
10003804:	0fc6      	lsrs	r6, r0, #31
10003806:	0248      	lsls	r0, r1, #9
10003808:	0a5c      	lsrs	r4, r3, #9
1000380a:	0a45      	lsrs	r5, r0, #9
1000380c:	0e13      	lsrs	r3, r2, #24
1000380e:	0fc9      	lsrs	r1, r1, #31
10003810:	0e3a      	lsrs	r2, r7, #24
10003812:	2bff      	cmp	r3, #255	; 0xff
10003814:	d026      	beq.n	10003864 <__lesf2+0x68>
10003816:	2aff      	cmp	r2, #255	; 0xff
10003818:	d028      	beq.n	1000386c <__lesf2+0x70>
1000381a:	2b00      	cmp	r3, #0
1000381c:	d00f      	beq.n	1000383e <__lesf2+0x42>
1000381e:	2a00      	cmp	r2, #0
10003820:	d114      	bne.n	1000384c <__lesf2+0x50>
10003822:	4694      	mov	ip, r2
10003824:	426f      	negs	r7, r5
10003826:	416f      	adcs	r7, r5
10003828:	4660      	mov	r0, ip
1000382a:	2800      	cmp	r0, #0
1000382c:	d014      	beq.n	10003858 <__lesf2+0x5c>
1000382e:	2000      	movs	r0, #0
10003830:	2f00      	cmp	r7, #0
10003832:	d103      	bne.n	1000383c <__lesf2+0x40>
10003834:	2900      	cmp	r1, #0
10003836:	d10d      	bne.n	10003854 <__lesf2+0x58>
10003838:	2101      	movs	r1, #1
1000383a:	4248      	negs	r0, r1
1000383c:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000383e:	4260      	negs	r0, r4
10003840:	4160      	adcs	r0, r4
10003842:	4684      	mov	ip, r0
10003844:	2a00      	cmp	r2, #0
10003846:	d0ed      	beq.n	10003824 <__lesf2+0x28>
10003848:	2800      	cmp	r0, #0
1000384a:	d1f3      	bne.n	10003834 <__lesf2+0x38>
1000384c:	428e      	cmp	r6, r1
1000384e:	d011      	beq.n	10003874 <__lesf2+0x78>
10003850:	2e00      	cmp	r6, #0
10003852:	d1f1      	bne.n	10003838 <__lesf2+0x3c>
10003854:	2001      	movs	r0, #1
10003856:	e7f1      	b.n	1000383c <__lesf2+0x40>
10003858:	2f00      	cmp	r7, #0
1000385a:	d0f7      	beq.n	1000384c <__lesf2+0x50>
1000385c:	2001      	movs	r0, #1
1000385e:	2e00      	cmp	r6, #0
10003860:	d0ec      	beq.n	1000383c <__lesf2+0x40>
10003862:	e7e9      	b.n	10003838 <__lesf2+0x3c>
10003864:	2002      	movs	r0, #2
10003866:	2c00      	cmp	r4, #0
10003868:	d1e8      	bne.n	1000383c <__lesf2+0x40>
1000386a:	e7d4      	b.n	10003816 <__lesf2+0x1a>
1000386c:	2002      	movs	r0, #2
1000386e:	2d00      	cmp	r5, #0
10003870:	d1e4      	bne.n	1000383c <__lesf2+0x40>
10003872:	e7d2      	b.n	1000381a <__lesf2+0x1e>
10003874:	4293      	cmp	r3, r2
10003876:	dceb      	bgt.n	10003850 <__lesf2+0x54>
10003878:	db04      	blt.n	10003884 <__lesf2+0x88>
1000387a:	42ac      	cmp	r4, r5
1000387c:	d8e8      	bhi.n	10003850 <__lesf2+0x54>
1000387e:	2000      	movs	r0, #0
10003880:	42ac      	cmp	r4, r5
10003882:	d2db      	bcs.n	1000383c <__lesf2+0x40>
10003884:	2e00      	cmp	r6, #0
10003886:	d0d7      	beq.n	10003838 <__lesf2+0x3c>
10003888:	2001      	movs	r0, #1
1000388a:	e7d7      	b.n	1000383c <__lesf2+0x40>

1000388c <__aeabi_fsub>:
1000388c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000388e:	0243      	lsls	r3, r0, #9
10003890:	0045      	lsls	r5, r0, #1
10003892:	024f      	lsls	r7, r1, #9
10003894:	004c      	lsls	r4, r1, #1
10003896:	0fc2      	lsrs	r2, r0, #31
10003898:	0998      	lsrs	r0, r3, #6
1000389a:	4684      	mov	ip, r0
1000389c:	0e2d      	lsrs	r5, r5, #24
1000389e:	0e20      	lsrs	r0, r4, #24
100038a0:	0fc9      	lsrs	r1, r1, #31
100038a2:	09bf      	lsrs	r7, r7, #6
100038a4:	28ff      	cmp	r0, #255	; 0xff
100038a6:	d054      	beq.n	10003952 <__aeabi_fsub+0xc6>
100038a8:	2601      	movs	r6, #1
100038aa:	4071      	eors	r1, r6
100038ac:	428a      	cmp	r2, r1
100038ae:	d03b      	beq.n	10003928 <__aeabi_fsub+0x9c>
100038b0:	1a2c      	subs	r4, r5, r0
100038b2:	2c00      	cmp	r4, #0
100038b4:	dc00      	bgt.n	100038b8 <__aeabi_fsub+0x2c>
100038b6:	e089      	b.n	100039cc <__aeabi_fsub+0x140>
100038b8:	2800      	cmp	r0, #0
100038ba:	d125      	bne.n	10003908 <__aeabi_fsub+0x7c>
100038bc:	2f00      	cmp	r7, #0
100038be:	d14b      	bne.n	10003958 <__aeabi_fsub+0xcc>
100038c0:	1c6e      	adds	r6, r5, #1
100038c2:	1c2c      	adds	r4, r5, #0
100038c4:	4663      	mov	r3, ip
100038c6:	1c15      	adds	r5, r2, #0
100038c8:	220f      	movs	r2, #15
100038ca:	401a      	ands	r2, r3
100038cc:	2a04      	cmp	r2, #4
100038ce:	d000      	beq.n	100038d2 <__aeabi_fsub+0x46>
100038d0:	3304      	adds	r3, #4
100038d2:	2780      	movs	r7, #128	; 0x80
100038d4:	04f9      	lsls	r1, r7, #19
100038d6:	2201      	movs	r2, #1
100038d8:	4019      	ands	r1, r3
100038da:	402a      	ands	r2, r5
100038dc:	2900      	cmp	r1, #0
100038de:	d006      	beq.n	100038ee <__aeabi_fsub+0x62>
100038e0:	2eff      	cmp	r6, #255	; 0xff
100038e2:	d100      	bne.n	100038e6 <__aeabi_fsub+0x5a>
100038e4:	e081      	b.n	100039ea <__aeabi_fsub+0x15e>
100038e6:	4db1      	ldr	r5, [pc, #708]	; (10003bac <__aeabi_fsub+0x320>)
100038e8:	1c34      	adds	r4, r6, #0
100038ea:	402b      	ands	r3, r5
100038ec:	3601      	adds	r6, #1
100038ee:	b2f6      	uxtb	r6, r6
100038f0:	08dd      	lsrs	r5, r3, #3
100038f2:	2e01      	cmp	r6, #1
100038f4:	dd62      	ble.n	100039bc <__aeabi_fsub+0x130>
100038f6:	026b      	lsls	r3, r5, #9
100038f8:	0a5d      	lsrs	r5, r3, #9
100038fa:	b2e4      	uxtb	r4, r4
100038fc:	05e4      	lsls	r4, r4, #23
100038fe:	4325      	orrs	r5, r4
10003900:	1c28      	adds	r0, r5, #0
10003902:	07d2      	lsls	r2, r2, #31
10003904:	4310      	orrs	r0, r2
10003906:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10003908:	2dff      	cmp	r5, #255	; 0xff
1000390a:	d051      	beq.n	100039b0 <__aeabi_fsub+0x124>
1000390c:	2180      	movs	r1, #128	; 0x80
1000390e:	04cb      	lsls	r3, r1, #19
10003910:	431f      	orrs	r7, r3
10003912:	2601      	movs	r6, #1
10003914:	2c1b      	cmp	r4, #27
10003916:	dd70      	ble.n	100039fa <__aeabi_fsub+0x16e>
10003918:	4667      	mov	r7, ip
1000391a:	1c2c      	adds	r4, r5, #0
1000391c:	1bbb      	subs	r3, r7, r6
1000391e:	1c15      	adds	r5, r2, #0
10003920:	0158      	lsls	r0, r3, #5
10003922:	d422      	bmi.n	1000396a <__aeabi_fsub+0xde>
10003924:	1c66      	adds	r6, r4, #1
10003926:	e7cf      	b.n	100038c8 <__aeabi_fsub+0x3c>
10003928:	1a2e      	subs	r6, r5, r0
1000392a:	2e00      	cmp	r6, #0
1000392c:	dd76      	ble.n	10003a1c <__aeabi_fsub+0x190>
1000392e:	2800      	cmp	r0, #0
10003930:	d032      	beq.n	10003998 <__aeabi_fsub+0x10c>
10003932:	2dff      	cmp	r5, #255	; 0xff
10003934:	d03c      	beq.n	100039b0 <__aeabi_fsub+0x124>
10003936:	2480      	movs	r4, #128	; 0x80
10003938:	04e1      	lsls	r1, r4, #19
1000393a:	430f      	orrs	r7, r1
1000393c:	2301      	movs	r3, #1
1000393e:	2e1b      	cmp	r6, #27
10003940:	dc00      	bgt.n	10003944 <__aeabi_fsub+0xb8>
10003942:	e0d1      	b.n	10003ae8 <__aeabi_fsub+0x25c>
10003944:	4463      	add	r3, ip
10003946:	1c2c      	adds	r4, r5, #0
10003948:	0158      	lsls	r0, r3, #5
1000394a:	d47a      	bmi.n	10003a42 <__aeabi_fsub+0x1b6>
1000394c:	1c66      	adds	r6, r4, #1
1000394e:	1c15      	adds	r5, r2, #0
10003950:	e7ba      	b.n	100038c8 <__aeabi_fsub+0x3c>
10003952:	2f00      	cmp	r7, #0
10003954:	d1aa      	bne.n	100038ac <__aeabi_fsub+0x20>
10003956:	e7a7      	b.n	100038a8 <__aeabi_fsub+0x1c>
10003958:	3c01      	subs	r4, #1
1000395a:	2c00      	cmp	r4, #0
1000395c:	d16d      	bne.n	10003a3a <__aeabi_fsub+0x1ae>
1000395e:	4663      	mov	r3, ip
10003960:	1c2c      	adds	r4, r5, #0
10003962:	1bdb      	subs	r3, r3, r7
10003964:	1c15      	adds	r5, r2, #0
10003966:	0158      	lsls	r0, r3, #5
10003968:	d5dc      	bpl.n	10003924 <__aeabi_fsub+0x98>
1000396a:	019a      	lsls	r2, r3, #6
1000396c:	0996      	lsrs	r6, r2, #6
1000396e:	1c30      	adds	r0, r6, #0
10003970:	f001 f852 	bl	10004a18 <__clzsi2>
10003974:	3805      	subs	r0, #5
10003976:	4086      	lsls	r6, r0
10003978:	4284      	cmp	r4, r0
1000397a:	dc39      	bgt.n	100039f0 <__aeabi_fsub+0x164>
1000397c:	1b00      	subs	r0, r0, r4
1000397e:	231f      	movs	r3, #31
10003980:	1a1a      	subs	r2, r3, r0
10003982:	1c33      	adds	r3, r6, #0
10003984:	1c31      	adds	r1, r6, #0
10003986:	1c44      	adds	r4, r0, #1
10003988:	4093      	lsls	r3, r2
1000398a:	40e1      	lsrs	r1, r4
1000398c:	1e5e      	subs	r6, r3, #1
1000398e:	41b3      	sbcs	r3, r6
10003990:	430b      	orrs	r3, r1
10003992:	2601      	movs	r6, #1
10003994:	2400      	movs	r4, #0
10003996:	e797      	b.n	100038c8 <__aeabi_fsub+0x3c>
10003998:	2f00      	cmp	r7, #0
1000399a:	d100      	bne.n	1000399e <__aeabi_fsub+0x112>
1000399c:	e790      	b.n	100038c0 <__aeabi_fsub+0x34>
1000399e:	3e01      	subs	r6, #1
100039a0:	2e00      	cmp	r6, #0
100039a2:	d103      	bne.n	100039ac <__aeabi_fsub+0x120>
100039a4:	4664      	mov	r4, ip
100039a6:	193b      	adds	r3, r7, r4
100039a8:	1c2c      	adds	r4, r5, #0
100039aa:	e7cd      	b.n	10003948 <__aeabi_fsub+0xbc>
100039ac:	2dff      	cmp	r5, #255	; 0xff
100039ae:	d1c5      	bne.n	1000393c <__aeabi_fsub+0xb0>
100039b0:	1c15      	adds	r5, r2, #0
100039b2:	2280      	movs	r2, #128	; 0x80
100039b4:	4663      	mov	r3, ip
100039b6:	0056      	lsls	r6, r2, #1
100039b8:	24ff      	movs	r4, #255	; 0xff
100039ba:	e785      	b.n	100038c8 <__aeabi_fsub+0x3c>
100039bc:	2d00      	cmp	r5, #0
100039be:	d09c      	beq.n	100038fa <__aeabi_fsub+0x6e>
100039c0:	2c00      	cmp	r4, #0
100039c2:	d028      	beq.n	10003a16 <__aeabi_fsub+0x18a>
100039c4:	2080      	movs	r0, #128	; 0x80
100039c6:	03c7      	lsls	r7, r0, #15
100039c8:	433d      	orrs	r5, r7
100039ca:	e794      	b.n	100038f6 <__aeabi_fsub+0x6a>
100039cc:	2c00      	cmp	r4, #0
100039ce:	d145      	bne.n	10003a5c <__aeabi_fsub+0x1d0>
100039d0:	1c6b      	adds	r3, r5, #1
100039d2:	b2d8      	uxtb	r0, r3
100039d4:	2801      	cmp	r0, #1
100039d6:	dc00      	bgt.n	100039da <__aeabi_fsub+0x14e>
100039d8:	e090      	b.n	10003afc <__aeabi_fsub+0x270>
100039da:	4664      	mov	r4, ip
100039dc:	1be6      	subs	r6, r4, r7
100039de:	0173      	lsls	r3, r6, #5
100039e0:	d557      	bpl.n	10003a92 <__aeabi_fsub+0x206>
100039e2:	1b3e      	subs	r6, r7, r4
100039e4:	1c2c      	adds	r4, r5, #0
100039e6:	1c0d      	adds	r5, r1, #0
100039e8:	e7c1      	b.n	1000396e <__aeabi_fsub+0xe2>
100039ea:	24ff      	movs	r4, #255	; 0xff
100039ec:	2500      	movs	r5, #0
100039ee:	e785      	b.n	100038fc <__aeabi_fsub+0x70>
100039f0:	4b6e      	ldr	r3, [pc, #440]	; (10003bac <__aeabi_fsub+0x320>)
100039f2:	1a24      	subs	r4, r4, r0
100039f4:	4033      	ands	r3, r6
100039f6:	1c66      	adds	r6, r4, #1
100039f8:	e766      	b.n	100038c8 <__aeabi_fsub+0x3c>
100039fa:	1c38      	adds	r0, r7, #0
100039fc:	2120      	movs	r1, #32
100039fe:	40e0      	lsrs	r0, r4
10003a00:	1b0c      	subs	r4, r1, r4
10003a02:	40a7      	lsls	r7, r4
10003a04:	1c3e      	adds	r6, r7, #0
10003a06:	1e77      	subs	r7, r6, #1
10003a08:	41be      	sbcs	r6, r7
10003a0a:	4306      	orrs	r6, r0
10003a0c:	4667      	mov	r7, ip
10003a0e:	1c2c      	adds	r4, r5, #0
10003a10:	1bbb      	subs	r3, r7, r6
10003a12:	1c15      	adds	r5, r2, #0
10003a14:	e784      	b.n	10003920 <__aeabi_fsub+0x94>
10003a16:	0269      	lsls	r1, r5, #9
10003a18:	0a4d      	lsrs	r5, r1, #9
10003a1a:	e76f      	b.n	100038fc <__aeabi_fsub+0x70>
10003a1c:	2e00      	cmp	r6, #0
10003a1e:	d179      	bne.n	10003b14 <__aeabi_fsub+0x288>
10003a20:	1c6c      	adds	r4, r5, #1
10003a22:	b2e0      	uxtb	r0, r4
10003a24:	2801      	cmp	r0, #1
10003a26:	dd4b      	ble.n	10003ac0 <__aeabi_fsub+0x234>
10003a28:	2cff      	cmp	r4, #255	; 0xff
10003a2a:	d100      	bne.n	10003a2e <__aeabi_fsub+0x1a2>
10003a2c:	e098      	b.n	10003b60 <__aeabi_fsub+0x2d4>
10003a2e:	4661      	mov	r1, ip
10003a30:	187f      	adds	r7, r7, r1
10003a32:	1cae      	adds	r6, r5, #2
10003a34:	087b      	lsrs	r3, r7, #1
10003a36:	1c15      	adds	r5, r2, #0
10003a38:	e746      	b.n	100038c8 <__aeabi_fsub+0x3c>
10003a3a:	2dff      	cmp	r5, #255	; 0xff
10003a3c:	d000      	beq.n	10003a40 <__aeabi_fsub+0x1b4>
10003a3e:	e768      	b.n	10003912 <__aeabi_fsub+0x86>
10003a40:	e7b6      	b.n	100039b0 <__aeabi_fsub+0x124>
10003a42:	1c67      	adds	r7, r4, #1
10003a44:	2fff      	cmp	r7, #255	; 0xff
10003a46:	d036      	beq.n	10003ab6 <__aeabi_fsub+0x22a>
10003a48:	4858      	ldr	r0, [pc, #352]	; (10003bac <__aeabi_fsub+0x320>)
10003a4a:	2101      	movs	r1, #1
10003a4c:	4019      	ands	r1, r3
10003a4e:	4003      	ands	r3, r0
10003a50:	085b      	lsrs	r3, r3, #1
10003a52:	1ca6      	adds	r6, r4, #2
10003a54:	430b      	orrs	r3, r1
10003a56:	1c3c      	adds	r4, r7, #0
10003a58:	1c15      	adds	r5, r2, #0
10003a5a:	e735      	b.n	100038c8 <__aeabi_fsub+0x3c>
10003a5c:	4266      	negs	r6, r4
10003a5e:	2d00      	cmp	r5, #0
10003a60:	d01e      	beq.n	10003aa0 <__aeabi_fsub+0x214>
10003a62:	28ff      	cmp	r0, #255	; 0xff
10003a64:	d06f      	beq.n	10003b46 <__aeabi_fsub+0x2ba>
10003a66:	2580      	movs	r5, #128	; 0x80
10003a68:	4662      	mov	r2, ip
10003a6a:	04eb      	lsls	r3, r5, #19
10003a6c:	431a      	orrs	r2, r3
10003a6e:	4694      	mov	ip, r2
10003a70:	2501      	movs	r5, #1
10003a72:	2e1b      	cmp	r6, #27
10003a74:	dc09      	bgt.n	10003a8a <__aeabi_fsub+0x1fe>
10003a76:	4662      	mov	r2, ip
10003a78:	2320      	movs	r3, #32
10003a7a:	40f2      	lsrs	r2, r6
10003a7c:	4664      	mov	r4, ip
10003a7e:	1b9e      	subs	r6, r3, r6
10003a80:	40b4      	lsls	r4, r6
10003a82:	1c25      	adds	r5, r4, #0
10003a84:	1e6c      	subs	r4, r5, #1
10003a86:	41a5      	sbcs	r5, r4
10003a88:	4315      	orrs	r5, r2
10003a8a:	1b7b      	subs	r3, r7, r5
10003a8c:	1c04      	adds	r4, r0, #0
10003a8e:	1c0d      	adds	r5, r1, #0
10003a90:	e769      	b.n	10003966 <__aeabi_fsub+0xda>
10003a92:	2e00      	cmp	r6, #0
10003a94:	d10c      	bne.n	10003ab0 <__aeabi_fsub+0x224>
10003a96:	2200      	movs	r2, #0
10003a98:	2601      	movs	r6, #1
10003a9a:	2304      	movs	r3, #4
10003a9c:	2400      	movs	r4, #0
10003a9e:	e726      	b.n	100038ee <__aeabi_fsub+0x62>
10003aa0:	4664      	mov	r4, ip
10003aa2:	2c00      	cmp	r4, #0
10003aa4:	d155      	bne.n	10003b52 <__aeabi_fsub+0x2c6>
10003aa6:	1c46      	adds	r6, r0, #1
10003aa8:	1c3b      	adds	r3, r7, #0
10003aaa:	1c04      	adds	r4, r0, #0
10003aac:	1c0d      	adds	r5, r1, #0
10003aae:	e70b      	b.n	100038c8 <__aeabi_fsub+0x3c>
10003ab0:	1c2c      	adds	r4, r5, #0
10003ab2:	1c15      	adds	r5, r2, #0
10003ab4:	e75b      	b.n	1000396e <__aeabi_fsub+0xe2>
10003ab6:	2380      	movs	r3, #128	; 0x80
10003ab8:	005e      	lsls	r6, r3, #1
10003aba:	24ff      	movs	r4, #255	; 0xff
10003abc:	2304      	movs	r3, #4
10003abe:	e716      	b.n	100038ee <__aeabi_fsub+0x62>
10003ac0:	2d00      	cmp	r5, #0
10003ac2:	d000      	beq.n	10003ac6 <__aeabi_fsub+0x23a>
10003ac4:	e08d      	b.n	10003be2 <__aeabi_fsub+0x356>
10003ac6:	4665      	mov	r5, ip
10003ac8:	2d00      	cmp	r5, #0
10003aca:	d100      	bne.n	10003ace <__aeabi_fsub+0x242>
10003acc:	e0ad      	b.n	10003c2a <__aeabi_fsub+0x39e>
10003ace:	2f00      	cmp	r7, #0
10003ad0:	d100      	bne.n	10003ad4 <__aeabi_fsub+0x248>
10003ad2:	e081      	b.n	10003bd8 <__aeabi_fsub+0x34c>
10003ad4:	197b      	adds	r3, r7, r5
10003ad6:	015c      	lsls	r4, r3, #5
10003ad8:	d400      	bmi.n	10003adc <__aeabi_fsub+0x250>
10003ada:	e07e      	b.n	10003bda <__aeabi_fsub+0x34e>
10003adc:	4f33      	ldr	r7, [pc, #204]	; (10003bac <__aeabi_fsub+0x320>)
10003ade:	1c15      	adds	r5, r2, #0
10003ae0:	403b      	ands	r3, r7
10003ae2:	2602      	movs	r6, #2
10003ae4:	2401      	movs	r4, #1
10003ae6:	e6ef      	b.n	100038c8 <__aeabi_fsub+0x3c>
10003ae8:	1c38      	adds	r0, r7, #0
10003aea:	2320      	movs	r3, #32
10003aec:	40f0      	lsrs	r0, r6
10003aee:	1b9e      	subs	r6, r3, r6
10003af0:	40b7      	lsls	r7, r6
10003af2:	1c3b      	adds	r3, r7, #0
10003af4:	1e5f      	subs	r7, r3, #1
10003af6:	41bb      	sbcs	r3, r7
10003af8:	4303      	orrs	r3, r0
10003afa:	e723      	b.n	10003944 <__aeabi_fsub+0xb8>
10003afc:	2d00      	cmp	r5, #0
10003afe:	d115      	bne.n	10003b2c <__aeabi_fsub+0x2a0>
10003b00:	4665      	mov	r5, ip
10003b02:	2d00      	cmp	r5, #0
10003b04:	d147      	bne.n	10003b96 <__aeabi_fsub+0x30a>
10003b06:	2f00      	cmp	r7, #0
10003b08:	d0c5      	beq.n	10003a96 <__aeabi_fsub+0x20a>
10003b0a:	1c3b      	adds	r3, r7, #0
10003b0c:	1c0d      	adds	r5, r1, #0
10003b0e:	2601      	movs	r6, #1
10003b10:	2400      	movs	r4, #0
10003b12:	e6d9      	b.n	100038c8 <__aeabi_fsub+0x3c>
10003b14:	4276      	negs	r6, r6
10003b16:	2d00      	cmp	r5, #0
10003b18:	d126      	bne.n	10003b68 <__aeabi_fsub+0x2dc>
10003b1a:	4665      	mov	r5, ip
10003b1c:	2d00      	cmp	r5, #0
10003b1e:	d000      	beq.n	10003b22 <__aeabi_fsub+0x296>
10003b20:	e07d      	b.n	10003c1e <__aeabi_fsub+0x392>
10003b22:	1c46      	adds	r6, r0, #1
10003b24:	1c3b      	adds	r3, r7, #0
10003b26:	1c04      	adds	r4, r0, #0
10003b28:	1c15      	adds	r5, r2, #0
10003b2a:	e6cd      	b.n	100038c8 <__aeabi_fsub+0x3c>
10003b2c:	4665      	mov	r5, ip
10003b2e:	2d00      	cmp	r5, #0
10003b30:	d140      	bne.n	10003bb4 <__aeabi_fsub+0x328>
10003b32:	2f00      	cmp	r7, #0
10003b34:	d107      	bne.n	10003b46 <__aeabi_fsub+0x2ba>
10003b36:	2180      	movs	r1, #128	; 0x80
10003b38:	2200      	movs	r2, #0
10003b3a:	004e      	lsls	r6, r1, #1
10003b3c:	4b1c      	ldr	r3, [pc, #112]	; (10003bb0 <__aeabi_fsub+0x324>)
10003b3e:	24ff      	movs	r4, #255	; 0xff
10003b40:	e6d5      	b.n	100038ee <__aeabi_fsub+0x62>
10003b42:	28ff      	cmp	r0, #255	; 0xff
10003b44:	d194      	bne.n	10003a70 <__aeabi_fsub+0x1e4>
10003b46:	2080      	movs	r0, #128	; 0x80
10003b48:	1c3b      	adds	r3, r7, #0
10003b4a:	1c0d      	adds	r5, r1, #0
10003b4c:	0046      	lsls	r6, r0, #1
10003b4e:	24ff      	movs	r4, #255	; 0xff
10003b50:	e6ba      	b.n	100038c8 <__aeabi_fsub+0x3c>
10003b52:	3e01      	subs	r6, #1
10003b54:	2e00      	cmp	r6, #0
10003b56:	d1f4      	bne.n	10003b42 <__aeabi_fsub+0x2b6>
10003b58:	1b3b      	subs	r3, r7, r4
10003b5a:	1c0d      	adds	r5, r1, #0
10003b5c:	1c04      	adds	r4, r0, #0
10003b5e:	e702      	b.n	10003966 <__aeabi_fsub+0xda>
10003b60:	2580      	movs	r5, #128	; 0x80
10003b62:	006e      	lsls	r6, r5, #1
10003b64:	2304      	movs	r3, #4
10003b66:	e6c2      	b.n	100038ee <__aeabi_fsub+0x62>
10003b68:	28ff      	cmp	r0, #255	; 0xff
10003b6a:	d052      	beq.n	10003c12 <__aeabi_fsub+0x386>
10003b6c:	2480      	movs	r4, #128	; 0x80
10003b6e:	4661      	mov	r1, ip
10003b70:	04e3      	lsls	r3, r4, #19
10003b72:	4319      	orrs	r1, r3
10003b74:	468c      	mov	ip, r1
10003b76:	2301      	movs	r3, #1
10003b78:	2e1b      	cmp	r6, #27
10003b7a:	dc09      	bgt.n	10003b90 <__aeabi_fsub+0x304>
10003b7c:	2120      	movs	r1, #32
10003b7e:	4664      	mov	r4, ip
10003b80:	40f4      	lsrs	r4, r6
10003b82:	4665      	mov	r5, ip
10003b84:	1b8e      	subs	r6, r1, r6
10003b86:	40b5      	lsls	r5, r6
10003b88:	1c2b      	adds	r3, r5, #0
10003b8a:	1e59      	subs	r1, r3, #1
10003b8c:	418b      	sbcs	r3, r1
10003b8e:	4323      	orrs	r3, r4
10003b90:	19db      	adds	r3, r3, r7
10003b92:	1c04      	adds	r4, r0, #0
10003b94:	e6d8      	b.n	10003948 <__aeabi_fsub+0xbc>
10003b96:	2f00      	cmp	r7, #0
10003b98:	d01e      	beq.n	10003bd8 <__aeabi_fsub+0x34c>
10003b9a:	1beb      	subs	r3, r5, r7
10003b9c:	0158      	lsls	r0, r3, #5
10003b9e:	d54b      	bpl.n	10003c38 <__aeabi_fsub+0x3ac>
10003ba0:	1b7b      	subs	r3, r7, r5
10003ba2:	2601      	movs	r6, #1
10003ba4:	1c0d      	adds	r5, r1, #0
10003ba6:	2400      	movs	r4, #0
10003ba8:	e68e      	b.n	100038c8 <__aeabi_fsub+0x3c>
10003baa:	46c0      	nop			; (mov r8, r8)
10003bac:	fbffffff 	.word	0xfbffffff
10003bb0:	03fffffc 	.word	0x03fffffc
10003bb4:	2f00      	cmp	r7, #0
10003bb6:	d100      	bne.n	10003bba <__aeabi_fsub+0x32e>
10003bb8:	e6fa      	b.n	100039b0 <__aeabi_fsub+0x124>
10003bba:	2080      	movs	r0, #128	; 0x80
10003bbc:	08eb      	lsrs	r3, r5, #3
10003bbe:	03c4      	lsls	r4, r0, #15
10003bc0:	4223      	tst	r3, r4
10003bc2:	d037      	beq.n	10003c34 <__aeabi_fsub+0x3a8>
10003bc4:	08ff      	lsrs	r7, r7, #3
10003bc6:	4227      	tst	r7, r4
10003bc8:	d134      	bne.n	10003c34 <__aeabi_fsub+0x3a8>
10003bca:	1c3b      	adds	r3, r7, #0
10003bcc:	1c0d      	adds	r5, r1, #0
10003bce:	2280      	movs	r2, #128	; 0x80
10003bd0:	00db      	lsls	r3, r3, #3
10003bd2:	0056      	lsls	r6, r2, #1
10003bd4:	24ff      	movs	r4, #255	; 0xff
10003bd6:	e677      	b.n	100038c8 <__aeabi_fsub+0x3c>
10003bd8:	4663      	mov	r3, ip
10003bda:	1c15      	adds	r5, r2, #0
10003bdc:	2601      	movs	r6, #1
10003bde:	2400      	movs	r4, #0
10003be0:	e672      	b.n	100038c8 <__aeabi_fsub+0x3c>
10003be2:	4664      	mov	r4, ip
10003be4:	2c00      	cmp	r4, #0
10003be6:	d014      	beq.n	10003c12 <__aeabi_fsub+0x386>
10003be8:	2f00      	cmp	r7, #0
10003bea:	d100      	bne.n	10003bee <__aeabi_fsub+0x362>
10003bec:	e6e0      	b.n	100039b0 <__aeabi_fsub+0x124>
10003bee:	2380      	movs	r3, #128	; 0x80
10003bf0:	08e6      	lsrs	r6, r4, #3
10003bf2:	03d8      	lsls	r0, r3, #15
10003bf4:	1c31      	adds	r1, r6, #0
10003bf6:	4206      	tst	r6, r0
10003bf8:	d003      	beq.n	10003c02 <__aeabi_fsub+0x376>
10003bfa:	08f9      	lsrs	r1, r7, #3
10003bfc:	4201      	tst	r1, r0
10003bfe:	d000      	beq.n	10003c02 <__aeabi_fsub+0x376>
10003c00:	1c31      	adds	r1, r6, #0
10003c02:	1c15      	adds	r5, r2, #0
10003c04:	2280      	movs	r2, #128	; 0x80
10003c06:	00cb      	lsls	r3, r1, #3
10003c08:	0056      	lsls	r6, r2, #1
10003c0a:	24ff      	movs	r4, #255	; 0xff
10003c0c:	e65c      	b.n	100038c8 <__aeabi_fsub+0x3c>
10003c0e:	28ff      	cmp	r0, #255	; 0xff
10003c10:	d1b1      	bne.n	10003b76 <__aeabi_fsub+0x2ea>
10003c12:	2080      	movs	r0, #128	; 0x80
10003c14:	1c3b      	adds	r3, r7, #0
10003c16:	1c15      	adds	r5, r2, #0
10003c18:	0046      	lsls	r6, r0, #1
10003c1a:	24ff      	movs	r4, #255	; 0xff
10003c1c:	e654      	b.n	100038c8 <__aeabi_fsub+0x3c>
10003c1e:	3e01      	subs	r6, #1
10003c20:	2e00      	cmp	r6, #0
10003c22:	d1f4      	bne.n	10003c0e <__aeabi_fsub+0x382>
10003c24:	197b      	adds	r3, r7, r5
10003c26:	1c04      	adds	r4, r0, #0
10003c28:	e68e      	b.n	10003948 <__aeabi_fsub+0xbc>
10003c2a:	1c3b      	adds	r3, r7, #0
10003c2c:	1c15      	adds	r5, r2, #0
10003c2e:	2601      	movs	r6, #1
10003c30:	2400      	movs	r4, #0
10003c32:	e649      	b.n	100038c8 <__aeabi_fsub+0x3c>
10003c34:	1c15      	adds	r5, r2, #0
10003c36:	e7ca      	b.n	10003bce <__aeabi_fsub+0x342>
10003c38:	2b00      	cmp	r3, #0
10003c3a:	d100      	bne.n	10003c3e <__aeabi_fsub+0x3b2>
10003c3c:	e72b      	b.n	10003a96 <__aeabi_fsub+0x20a>
10003c3e:	e7cc      	b.n	10003bda <__aeabi_fsub+0x34e>

10003c40 <__aeabi_ui2f>:
10003c40:	b510      	push	{r4, lr}
10003c42:	1e04      	subs	r4, r0, #0
10003c44:	d034      	beq.n	10003cb0 <__aeabi_ui2f+0x70>
10003c46:	f000 fee7 	bl	10004a18 <__clzsi2>
10003c4a:	239e      	movs	r3, #158	; 0x9e
10003c4c:	1a1b      	subs	r3, r3, r0
10003c4e:	2b96      	cmp	r3, #150	; 0x96
10003c50:	dc07      	bgt.n	10003c62 <__aeabi_ui2f+0x22>
10003c52:	3808      	subs	r0, #8
10003c54:	4084      	lsls	r4, r0
10003c56:	0264      	lsls	r4, r4, #9
10003c58:	0a61      	lsrs	r1, r4, #9
10003c5a:	b2db      	uxtb	r3, r3
10003c5c:	05d8      	lsls	r0, r3, #23
10003c5e:	4308      	orrs	r0, r1
10003c60:	bd10      	pop	{r4, pc}
10003c62:	2b99      	cmp	r3, #153	; 0x99
10003c64:	dd0a      	ble.n	10003c7c <__aeabi_ui2f+0x3c>
10003c66:	1c02      	adds	r2, r0, #0
10003c68:	321b      	adds	r2, #27
10003c6a:	1c21      	adds	r1, r4, #0
10003c6c:	4091      	lsls	r1, r2
10003c6e:	1c0a      	adds	r2, r1, #0
10003c70:	1e51      	subs	r1, r2, #1
10003c72:	418a      	sbcs	r2, r1
10003c74:	2105      	movs	r1, #5
10003c76:	1a09      	subs	r1, r1, r0
10003c78:	40cc      	lsrs	r4, r1
10003c7a:	4314      	orrs	r4, r2
10003c7c:	2805      	cmp	r0, #5
10003c7e:	dc1a      	bgt.n	10003cb6 <__aeabi_ui2f+0x76>
10003c80:	4a18      	ldr	r2, [pc, #96]	; (10003ce4 <__aeabi_ui2f+0xa4>)
10003c82:	210f      	movs	r1, #15
10003c84:	4022      	ands	r2, r4
10003c86:	400c      	ands	r4, r1
10003c88:	2c04      	cmp	r4, #4
10003c8a:	d000      	beq.n	10003c8e <__aeabi_ui2f+0x4e>
10003c8c:	3204      	adds	r2, #4
10003c8e:	0151      	lsls	r1, r2, #5
10003c90:	d505      	bpl.n	10003c9e <__aeabi_ui2f+0x5e>
10003c92:	249f      	movs	r4, #159	; 0x9f
10003c94:	1a23      	subs	r3, r4, r0
10003c96:	2bff      	cmp	r3, #255	; 0xff
10003c98:	d021      	beq.n	10003cde <__aeabi_ui2f+0x9e>
10003c9a:	4812      	ldr	r0, [pc, #72]	; (10003ce4 <__aeabi_ui2f+0xa4>)
10003c9c:	4002      	ands	r2, r0
10003c9e:	1c59      	adds	r1, r3, #1
10003ca0:	b2cc      	uxtb	r4, r1
10003ca2:	08d2      	lsrs	r2, r2, #3
10003ca4:	2c01      	cmp	r4, #1
10003ca6:	dd09      	ble.n	10003cbc <__aeabi_ui2f+0x7c>
10003ca8:	0250      	lsls	r0, r2, #9
10003caa:	0a41      	lsrs	r1, r0, #9
10003cac:	b2db      	uxtb	r3, r3
10003cae:	e7d5      	b.n	10003c5c <__aeabi_ui2f+0x1c>
10003cb0:	2300      	movs	r3, #0
10003cb2:	2100      	movs	r1, #0
10003cb4:	e7d2      	b.n	10003c5c <__aeabi_ui2f+0x1c>
10003cb6:	1f42      	subs	r2, r0, #5
10003cb8:	4094      	lsls	r4, r2
10003cba:	e7e1      	b.n	10003c80 <__aeabi_ui2f+0x40>
10003cbc:	2a00      	cmp	r2, #0
10003cbe:	d00b      	beq.n	10003cd8 <__aeabi_ui2f+0x98>
10003cc0:	2b00      	cmp	r3, #0
10003cc2:	d006      	beq.n	10003cd2 <__aeabi_ui2f+0x92>
10003cc4:	2180      	movs	r1, #128	; 0x80
10003cc6:	03cc      	lsls	r4, r1, #15
10003cc8:	4322      	orrs	r2, r4
10003cca:	0252      	lsls	r2, r2, #9
10003ccc:	0a51      	lsrs	r1, r2, #9
10003cce:	b2db      	uxtb	r3, r3
10003cd0:	e7c4      	b.n	10003c5c <__aeabi_ui2f+0x1c>
10003cd2:	0250      	lsls	r0, r2, #9
10003cd4:	0a41      	lsrs	r1, r0, #9
10003cd6:	e7c1      	b.n	10003c5c <__aeabi_ui2f+0x1c>
10003cd8:	b2db      	uxtb	r3, r3
10003cda:	2100      	movs	r1, #0
10003cdc:	e7be      	b.n	10003c5c <__aeabi_ui2f+0x1c>
10003cde:	23ff      	movs	r3, #255	; 0xff
10003ce0:	2100      	movs	r1, #0
10003ce2:	e7bb      	b.n	10003c5c <__aeabi_ui2f+0x1c>
10003ce4:	fbffffff 	.word	0xfbffffff

10003ce8 <__aeabi_dmul>:
10003ce8:	b5f0      	push	{r4, r5, r6, r7, lr}
10003cea:	4656      	mov	r6, sl
10003cec:	4644      	mov	r4, r8
10003cee:	465f      	mov	r7, fp
10003cf0:	464d      	mov	r5, r9
10003cf2:	b4f0      	push	{r4, r5, r6, r7}
10003cf4:	004f      	lsls	r7, r1, #1
10003cf6:	1c1d      	adds	r5, r3, #0
10003cf8:	030b      	lsls	r3, r1, #12
10003cfa:	1c14      	adds	r4, r2, #0
10003cfc:	0b1a      	lsrs	r2, r3, #12
10003cfe:	0d7b      	lsrs	r3, r7, #21
10003d00:	b087      	sub	sp, #28
10003d02:	1c06      	adds	r6, r0, #0
10003d04:	4692      	mov	sl, r2
10003d06:	4698      	mov	r8, r3
10003d08:	0fcf      	lsrs	r7, r1, #31
10003d0a:	2b00      	cmp	r3, #0
10003d0c:	d121      	bne.n	10003d52 <__aeabi_dmul+0x6a>
10003d0e:	4302      	orrs	r2, r0
10003d10:	d100      	bne.n	10003d14 <__aeabi_dmul+0x2c>
10003d12:	e149      	b.n	10003fa8 <__aeabi_dmul+0x2c0>
10003d14:	4653      	mov	r3, sl
10003d16:	2b00      	cmp	r3, #0
10003d18:	d100      	bne.n	10003d1c <__aeabi_dmul+0x34>
10003d1a:	e1e4      	b.n	100040e6 <__aeabi_dmul+0x3fe>
10003d1c:	4650      	mov	r0, sl
10003d1e:	f000 fe7b 	bl	10004a18 <__clzsi2>
10003d22:	1e03      	subs	r3, r0, #0
10003d24:	2b27      	cmp	r3, #39	; 0x27
10003d26:	dd00      	ble.n	10003d2a <__aeabi_dmul+0x42>
10003d28:	e1d8      	b.n	100040dc <__aeabi_dmul+0x3f4>
10003d2a:	3b08      	subs	r3, #8
10003d2c:	4651      	mov	r1, sl
10003d2e:	4099      	lsls	r1, r3
10003d30:	2228      	movs	r2, #40	; 0x28
10003d32:	4688      	mov	r8, r1
10003d34:	1a11      	subs	r1, r2, r0
10003d36:	1c32      	adds	r2, r6, #0
10003d38:	40ca      	lsrs	r2, r1
10003d3a:	4641      	mov	r1, r8
10003d3c:	430a      	orrs	r2, r1
10003d3e:	4692      	mov	sl, r2
10003d40:	409e      	lsls	r6, r3
10003d42:	4bd8      	ldr	r3, [pc, #864]	; (100040a4 <__aeabi_dmul+0x3bc>)
10003d44:	2200      	movs	r2, #0
10003d46:	1a18      	subs	r0, r3, r0
10003d48:	2100      	movs	r1, #0
10003d4a:	4680      	mov	r8, r0
10003d4c:	4691      	mov	r9, r2
10003d4e:	9103      	str	r1, [sp, #12]
10003d50:	e011      	b.n	10003d76 <__aeabi_dmul+0x8e>
10003d52:	48d5      	ldr	r0, [pc, #852]	; (100040a8 <__aeabi_dmul+0x3c0>)
10003d54:	4283      	cmp	r3, r0
10003d56:	d03e      	beq.n	10003dd6 <__aeabi_dmul+0xee>
10003d58:	2180      	movs	r1, #128	; 0x80
10003d5a:	4653      	mov	r3, sl
10003d5c:	034a      	lsls	r2, r1, #13
10003d5e:	431a      	orrs	r2, r3
10003d60:	00d0      	lsls	r0, r2, #3
10003d62:	0f71      	lsrs	r1, r6, #29
10003d64:	4308      	orrs	r0, r1
10003d66:	4ad1      	ldr	r2, [pc, #836]	; (100040ac <__aeabi_dmul+0x3c4>)
10003d68:	4682      	mov	sl, r0
10003d6a:	2300      	movs	r3, #0
10003d6c:	2000      	movs	r0, #0
10003d6e:	00f6      	lsls	r6, r6, #3
10003d70:	4490      	add	r8, r2
10003d72:	4699      	mov	r9, r3
10003d74:	9003      	str	r0, [sp, #12]
10003d76:	1c29      	adds	r1, r5, #0
10003d78:	1c20      	adds	r0, r4, #0
10003d7a:	1c25      	adds	r5, r4, #0
10003d7c:	004a      	lsls	r2, r1, #1
10003d7e:	030c      	lsls	r4, r1, #12
10003d80:	0fcb      	lsrs	r3, r1, #31
10003d82:	0b24      	lsrs	r4, r4, #12
10003d84:	0d52      	lsrs	r2, r2, #21
10003d86:	469b      	mov	fp, r3
10003d88:	d131      	bne.n	10003dee <__aeabi_dmul+0x106>
10003d8a:	1c21      	adds	r1, r4, #0
10003d8c:	4301      	orrs	r1, r0
10003d8e:	d100      	bne.n	10003d92 <__aeabi_dmul+0xaa>
10003d90:	e112      	b.n	10003fb8 <__aeabi_dmul+0x2d0>
10003d92:	2c00      	cmp	r4, #0
10003d94:	d100      	bne.n	10003d98 <__aeabi_dmul+0xb0>
10003d96:	e19d      	b.n	100040d4 <__aeabi_dmul+0x3ec>
10003d98:	1c20      	adds	r0, r4, #0
10003d9a:	f000 fe3d 	bl	10004a18 <__clzsi2>
10003d9e:	2827      	cmp	r0, #39	; 0x27
10003da0:	dd00      	ble.n	10003da4 <__aeabi_dmul+0xbc>
10003da2:	e191      	b.n	100040c8 <__aeabi_dmul+0x3e0>
10003da4:	1c03      	adds	r3, r0, #0
10003da6:	2228      	movs	r2, #40	; 0x28
10003da8:	3b08      	subs	r3, #8
10003daa:	1c29      	adds	r1, r5, #0
10003dac:	1a12      	subs	r2, r2, r0
10003dae:	409c      	lsls	r4, r3
10003db0:	40d1      	lsrs	r1, r2
10003db2:	430c      	orrs	r4, r1
10003db4:	409d      	lsls	r5, r3
10003db6:	4bbb      	ldr	r3, [pc, #748]	; (100040a4 <__aeabi_dmul+0x3bc>)
10003db8:	4659      	mov	r1, fp
10003dba:	1a1a      	subs	r2, r3, r0
10003dbc:	4079      	eors	r1, r7
10003dbe:	2000      	movs	r0, #0
10003dc0:	464b      	mov	r3, r9
10003dc2:	9101      	str	r1, [sp, #4]
10003dc4:	4303      	orrs	r3, r0
10003dc6:	2b0f      	cmp	r3, #15
10003dc8:	d826      	bhi.n	10003e18 <__aeabi_dmul+0x130>
10003dca:	0099      	lsls	r1, r3, #2
10003dcc:	4bb8      	ldr	r3, [pc, #736]	; (100040b0 <__aeabi_dmul+0x3c8>)
10003dce:	468c      	mov	ip, r1
10003dd0:	4463      	add	r3, ip
10003dd2:	6819      	ldr	r1, [r3, #0]
10003dd4:	468f      	mov	pc, r1
10003dd6:	1c11      	adds	r1, r2, #0
10003dd8:	4331      	orrs	r1, r6
10003dda:	d000      	beq.n	10003dde <__aeabi_dmul+0xf6>
10003ddc:	e0df      	b.n	10003f9e <__aeabi_dmul+0x2b6>
10003dde:	2608      	movs	r6, #8
10003de0:	2000      	movs	r0, #0
10003de2:	2102      	movs	r1, #2
10003de4:	46b1      	mov	r9, r6
10003de6:	4682      	mov	sl, r0
10003de8:	2600      	movs	r6, #0
10003dea:	9103      	str	r1, [sp, #12]
10003dec:	e7c3      	b.n	10003d76 <__aeabi_dmul+0x8e>
10003dee:	48ae      	ldr	r0, [pc, #696]	; (100040a8 <__aeabi_dmul+0x3c0>)
10003df0:	4282      	cmp	r2, r0
10003df2:	d100      	bne.n	10003df6 <__aeabi_dmul+0x10e>
10003df4:	e0c9      	b.n	10003f8a <__aeabi_dmul+0x2a2>
10003df6:	2180      	movs	r1, #128	; 0x80
10003df8:	034b      	lsls	r3, r1, #13
10003dfa:	431c      	orrs	r4, r3
10003dfc:	49ab      	ldr	r1, [pc, #684]	; (100040ac <__aeabi_dmul+0x3c4>)
10003dfe:	0f68      	lsrs	r0, r5, #29
10003e00:	00e4      	lsls	r4, r4, #3
10003e02:	4304      	orrs	r4, r0
10003e04:	00ed      	lsls	r5, r5, #3
10003e06:	1852      	adds	r2, r2, r1
10003e08:	2000      	movs	r0, #0
10003e0a:	4659      	mov	r1, fp
10003e0c:	4079      	eors	r1, r7
10003e0e:	464b      	mov	r3, r9
10003e10:	9101      	str	r1, [sp, #4]
10003e12:	4303      	orrs	r3, r0
10003e14:	2b0f      	cmp	r3, #15
10003e16:	d9d8      	bls.n	10003dca <__aeabi_dmul+0xe2>
10003e18:	4442      	add	r2, r8
10003e1a:	0433      	lsls	r3, r6, #16
10003e1c:	0429      	lsls	r1, r5, #16
10003e1e:	9204      	str	r2, [sp, #16]
10003e20:	0c1a      	lsrs	r2, r3, #16
10003e22:	0c0f      	lsrs	r7, r1, #16
10003e24:	1c10      	adds	r0, r2, #0
10003e26:	4378      	muls	r0, r7
10003e28:	0c36      	lsrs	r6, r6, #16
10003e2a:	1c33      	adds	r3, r6, #0
10003e2c:	4680      	mov	r8, r0
10003e2e:	0c2d      	lsrs	r5, r5, #16
10003e30:	437b      	muls	r3, r7
10003e32:	1c30      	adds	r0, r6, #0
10003e34:	4368      	muls	r0, r5
10003e36:	1c11      	adds	r1, r2, #0
10003e38:	4369      	muls	r1, r5
10003e3a:	469c      	mov	ip, r3
10003e3c:	4643      	mov	r3, r8
10003e3e:	4683      	mov	fp, r0
10003e40:	0c18      	lsrs	r0, r3, #16
10003e42:	1808      	adds	r0, r1, r0
10003e44:	4460      	add	r0, ip
10003e46:	4584      	cmp	ip, r0
10003e48:	d900      	bls.n	10003e4c <__aeabi_dmul+0x164>
10003e4a:	e11f      	b.n	1000408c <__aeabi_dmul+0x3a4>
10003e4c:	0c01      	lsrs	r1, r0, #16
10003e4e:	4643      	mov	r3, r8
10003e50:	9103      	str	r1, [sp, #12]
10003e52:	0419      	lsls	r1, r3, #16
10003e54:	0c0b      	lsrs	r3, r1, #16
10003e56:	0400      	lsls	r0, r0, #16
10003e58:	18c0      	adds	r0, r0, r3
10003e5a:	0421      	lsls	r1, r4, #16
10003e5c:	0c24      	lsrs	r4, r4, #16
10003e5e:	9005      	str	r0, [sp, #20]
10003e60:	1c10      	adds	r0, r2, #0
10003e62:	4362      	muls	r2, r4
10003e64:	0c09      	lsrs	r1, r1, #16
10003e66:	9202      	str	r2, [sp, #8]
10003e68:	4348      	muls	r0, r1
10003e6a:	1c32      	adds	r2, r6, #0
10003e6c:	4366      	muls	r6, r4
10003e6e:	434a      	muls	r2, r1
10003e70:	9b02      	ldr	r3, [sp, #8]
10003e72:	46b1      	mov	r9, r6
10003e74:	0c06      	lsrs	r6, r0, #16
10003e76:	4690      	mov	r8, r2
10003e78:	46b4      	mov	ip, r6
10003e7a:	1c1a      	adds	r2, r3, #0
10003e7c:	4462      	add	r2, ip
10003e7e:	4442      	add	r2, r8
10003e80:	4590      	cmp	r8, r2
10003e82:	d902      	bls.n	10003e8a <__aeabi_dmul+0x1a2>
10003e84:	2680      	movs	r6, #128	; 0x80
10003e86:	0273      	lsls	r3, r6, #9
10003e88:	4499      	add	r9, r3
10003e8a:	0c16      	lsrs	r6, r2, #16
10003e8c:	46b0      	mov	r8, r6
10003e8e:	44c1      	add	r9, r8
10003e90:	0400      	lsls	r0, r0, #16
10003e92:	464b      	mov	r3, r9
10003e94:	0c06      	lsrs	r6, r0, #16
10003e96:	0412      	lsls	r2, r2, #16
10003e98:	9302      	str	r3, [sp, #8]
10003e9a:	1993      	adds	r3, r2, r6
10003e9c:	4656      	mov	r6, sl
10003e9e:	0432      	lsls	r2, r6, #16
10003ea0:	0c10      	lsrs	r0, r2, #16
10003ea2:	1c02      	adds	r2, r0, #0
10003ea4:	436a      	muls	r2, r5
10003ea6:	469c      	mov	ip, r3
10003ea8:	1c03      	adds	r3, r0, #0
10003eaa:	437b      	muls	r3, r7
10003eac:	4691      	mov	r9, r2
10003eae:	0c32      	lsrs	r2, r6, #16
10003eb0:	4357      	muls	r7, r2
10003eb2:	4698      	mov	r8, r3
10003eb4:	0c1b      	lsrs	r3, r3, #16
10003eb6:	469a      	mov	sl, r3
10003eb8:	44d1      	add	r9, sl
10003eba:	44b9      	add	r9, r7
10003ebc:	4355      	muls	r5, r2
10003ebe:	454f      	cmp	r7, r9
10003ec0:	d902      	bls.n	10003ec8 <__aeabi_dmul+0x1e0>
10003ec2:	2780      	movs	r7, #128	; 0x80
10003ec4:	027e      	lsls	r6, r7, #9
10003ec6:	19ad      	adds	r5, r5, r6
10003ec8:	464b      	mov	r3, r9
10003eca:	0c1f      	lsrs	r7, r3, #16
10003ecc:	4646      	mov	r6, r8
10003ece:	19ed      	adds	r5, r5, r7
10003ed0:	041f      	lsls	r7, r3, #16
10003ed2:	0433      	lsls	r3, r6, #16
10003ed4:	0c1e      	lsrs	r6, r3, #16
10003ed6:	1c03      	adds	r3, r0, #0
10003ed8:	434b      	muls	r3, r1
10003eda:	4360      	muls	r0, r4
10003edc:	4351      	muls	r1, r2
10003ede:	4354      	muls	r4, r2
10003ee0:	0c1a      	lsrs	r2, r3, #16
10003ee2:	1880      	adds	r0, r0, r2
10003ee4:	46b0      	mov	r8, r6
10003ee6:	1840      	adds	r0, r0, r1
10003ee8:	4447      	add	r7, r8
10003eea:	469a      	mov	sl, r3
10003eec:	4281      	cmp	r1, r0
10003eee:	d902      	bls.n	10003ef6 <__aeabi_dmul+0x20e>
10003ef0:	2180      	movs	r1, #128	; 0x80
10003ef2:	024e      	lsls	r6, r1, #9
10003ef4:	19a4      	adds	r4, r4, r6
10003ef6:	9b03      	ldr	r3, [sp, #12]
10003ef8:	1c1a      	adds	r2, r3, #0
10003efa:	4462      	add	r2, ip
10003efc:	445a      	add	r2, fp
10003efe:	4562      	cmp	r2, ip
10003f00:	4189      	sbcs	r1, r1
10003f02:	424e      	negs	r6, r1
10003f04:	4651      	mov	r1, sl
10003f06:	46b3      	mov	fp, r6
10003f08:	0403      	lsls	r3, r0, #16
10003f0a:	040e      	lsls	r6, r1, #16
10003f0c:	469c      	mov	ip, r3
10003f0e:	9902      	ldr	r1, [sp, #8]
10003f10:	0c33      	lsrs	r3, r6, #16
10003f12:	4463      	add	r3, ip
10003f14:	18ce      	adds	r6, r1, r3
10003f16:	46b0      	mov	r8, r6
10003f18:	46c2      	mov	sl, r8
10003f1a:	44da      	add	sl, fp
10003f1c:	19d2      	adds	r2, r2, r7
10003f1e:	42ba      	cmp	r2, r7
10003f20:	41bf      	sbcs	r7, r7
10003f22:	4651      	mov	r1, sl
10003f24:	427b      	negs	r3, r7
10003f26:	186f      	adds	r7, r5, r1
10003f28:	18f9      	adds	r1, r7, r3
10003f2a:	4699      	mov	r9, r3
10003f2c:	45da      	cmp	sl, fp
10003f2e:	419b      	sbcs	r3, r3
10003f30:	425e      	negs	r6, r3
10003f32:	9b02      	ldr	r3, [sp, #8]
10003f34:	46b3      	mov	fp, r6
10003f36:	4598      	cmp	r8, r3
10003f38:	41b6      	sbcs	r6, r6
10003f3a:	4276      	negs	r6, r6
10003f3c:	465b      	mov	r3, fp
10003f3e:	431e      	orrs	r6, r3
10003f40:	0c00      	lsrs	r0, r0, #16
10003f42:	4549      	cmp	r1, r9
10003f44:	419b      	sbcs	r3, r3
10003f46:	42af      	cmp	r7, r5
10003f48:	41ad      	sbcs	r5, r5
10003f4a:	1836      	adds	r6, r6, r0
10003f4c:	426f      	negs	r7, r5
10003f4e:	4258      	negs	r0, r3
10003f50:	4338      	orrs	r0, r7
10003f52:	1836      	adds	r6, r6, r0
10003f54:	9805      	ldr	r0, [sp, #20]
10003f56:	1934      	adds	r4, r6, r4
10003f58:	0256      	lsls	r6, r2, #9
10003f5a:	4306      	orrs	r6, r0
10003f5c:	0dcb      	lsrs	r3, r1, #23
10003f5e:	0264      	lsls	r4, r4, #9
10003f60:	1e70      	subs	r0, r6, #1
10003f62:	4186      	sbcs	r6, r0
10003f64:	0dd2      	lsrs	r2, r2, #23
10003f66:	4316      	orrs	r6, r2
10003f68:	0249      	lsls	r1, r1, #9
10003f6a:	431c      	orrs	r4, r3
10003f6c:	430e      	orrs	r6, r1
10003f6e:	01e0      	lsls	r0, r4, #7
10003f70:	d52f      	bpl.n	10003fd2 <__aeabi_dmul+0x2ea>
10003f72:	2701      	movs	r7, #1
10003f74:	9d04      	ldr	r5, [sp, #16]
10003f76:	4037      	ands	r7, r6
10003f78:	0873      	lsrs	r3, r6, #1
10003f7a:	1c3e      	adds	r6, r7, #0
10003f7c:	07e0      	lsls	r0, r4, #31
10003f7e:	3501      	adds	r5, #1
10003f80:	431e      	orrs	r6, r3
10003f82:	9504      	str	r5, [sp, #16]
10003f84:	4306      	orrs	r6, r0
10003f86:	0864      	lsrs	r4, r4, #1
10003f88:	e023      	b.n	10003fd2 <__aeabi_dmul+0x2ea>
10003f8a:	1c23      	adds	r3, r4, #0
10003f8c:	432b      	orrs	r3, r5
10003f8e:	2003      	movs	r0, #3
10003f90:	2b00      	cmp	r3, #0
10003f92:	d000      	beq.n	10003f96 <__aeabi_dmul+0x2ae>
10003f94:	e739      	b.n	10003e0a <__aeabi_dmul+0x122>
10003f96:	2400      	movs	r4, #0
10003f98:	2500      	movs	r5, #0
10003f9a:	2002      	movs	r0, #2
10003f9c:	e735      	b.n	10003e0a <__aeabi_dmul+0x122>
10003f9e:	220c      	movs	r2, #12
10003fa0:	2303      	movs	r3, #3
10003fa2:	4691      	mov	r9, r2
10003fa4:	9303      	str	r3, [sp, #12]
10003fa6:	e6e6      	b.n	10003d76 <__aeabi_dmul+0x8e>
10003fa8:	2604      	movs	r6, #4
10003faa:	2300      	movs	r3, #0
10003fac:	2001      	movs	r0, #1
10003fae:	46b1      	mov	r9, r6
10003fb0:	469a      	mov	sl, r3
10003fb2:	2600      	movs	r6, #0
10003fb4:	9003      	str	r0, [sp, #12]
10003fb6:	e6de      	b.n	10003d76 <__aeabi_dmul+0x8e>
10003fb8:	2400      	movs	r4, #0
10003fba:	2500      	movs	r5, #0
10003fbc:	2001      	movs	r0, #1
10003fbe:	e724      	b.n	10003e0a <__aeabi_dmul+0x122>
10003fc0:	9803      	ldr	r0, [sp, #12]
10003fc2:	4654      	mov	r4, sl
10003fc4:	2802      	cmp	r0, #2
10003fc6:	d044      	beq.n	10004052 <__aeabi_dmul+0x36a>
10003fc8:	2803      	cmp	r0, #3
10003fca:	d100      	bne.n	10003fce <__aeabi_dmul+0x2e6>
10003fcc:	e0ea      	b.n	100041a4 <__aeabi_dmul+0x4bc>
10003fce:	2801      	cmp	r0, #1
10003fd0:	d060      	beq.n	10004094 <__aeabi_dmul+0x3ac>
10003fd2:	9a04      	ldr	r2, [sp, #16]
10003fd4:	4937      	ldr	r1, [pc, #220]	; (100040b4 <__aeabi_dmul+0x3cc>)
10003fd6:	1850      	adds	r0, r2, r1
10003fd8:	2800      	cmp	r0, #0
10003fda:	dc00      	bgt.n	10003fde <__aeabi_dmul+0x2f6>
10003fdc:	e095      	b.n	1000410a <__aeabi_dmul+0x422>
10003fde:	270f      	movs	r7, #15
10003fe0:	4037      	ands	r7, r6
10003fe2:	2f04      	cmp	r7, #4
10003fe4:	d005      	beq.n	10003ff2 <__aeabi_dmul+0x30a>
10003fe6:	1d31      	adds	r1, r6, #4
10003fe8:	42b1      	cmp	r1, r6
10003fea:	41b6      	sbcs	r6, r6
10003fec:	4275      	negs	r5, r6
10003fee:	1964      	adds	r4, r4, r5
10003ff0:	1c0e      	adds	r6, r1, #0
10003ff2:	01e1      	lsls	r1, r4, #7
10003ff4:	d505      	bpl.n	10004002 <__aeabi_dmul+0x31a>
10003ff6:	4830      	ldr	r0, [pc, #192]	; (100040b8 <__aeabi_dmul+0x3d0>)
10003ff8:	9a04      	ldr	r2, [sp, #16]
10003ffa:	2380      	movs	r3, #128	; 0x80
10003ffc:	00df      	lsls	r7, r3, #3
10003ffe:	4004      	ands	r4, r0
10004000:	19d0      	adds	r0, r2, r7
10004002:	492e      	ldr	r1, [pc, #184]	; (100040bc <__aeabi_dmul+0x3d4>)
10004004:	4288      	cmp	r0, r1
10004006:	dc24      	bgt.n	10004052 <__aeabi_dmul+0x36a>
10004008:	9b01      	ldr	r3, [sp, #4]
1000400a:	0765      	lsls	r5, r4, #29
1000400c:	08f6      	lsrs	r6, r6, #3
1000400e:	0264      	lsls	r4, r4, #9
10004010:	0542      	lsls	r2, r0, #21
10004012:	2701      	movs	r7, #1
10004014:	432e      	orrs	r6, r5
10004016:	0b24      	lsrs	r4, r4, #12
10004018:	0d52      	lsrs	r2, r2, #21
1000401a:	401f      	ands	r7, r3
1000401c:	2000      	movs	r0, #0
1000401e:	2100      	movs	r1, #0
10004020:	0d09      	lsrs	r1, r1, #20
10004022:	050d      	lsls	r5, r1, #20
10004024:	4325      	orrs	r5, r4
10004026:	4c26      	ldr	r4, [pc, #152]	; (100040c0 <__aeabi_dmul+0x3d8>)
10004028:	0512      	lsls	r2, r2, #20
1000402a:	402c      	ands	r4, r5
1000402c:	4314      	orrs	r4, r2
1000402e:	0063      	lsls	r3, r4, #1
10004030:	1c30      	adds	r0, r6, #0
10004032:	085e      	lsrs	r6, r3, #1
10004034:	07ff      	lsls	r7, r7, #31
10004036:	1c31      	adds	r1, r6, #0
10004038:	4339      	orrs	r1, r7
1000403a:	b007      	add	sp, #28
1000403c:	bc3c      	pop	{r2, r3, r4, r5}
1000403e:	4690      	mov	r8, r2
10004040:	4699      	mov	r9, r3
10004042:	46a2      	mov	sl, r4
10004044:	46ab      	mov	fp, r5
10004046:	bdf0      	pop	{r4, r5, r6, r7, pc}
10004048:	465a      	mov	r2, fp
1000404a:	1c2e      	adds	r6, r5, #0
1000404c:	9201      	str	r2, [sp, #4]
1000404e:	2802      	cmp	r0, #2
10004050:	d1ba      	bne.n	10003fc8 <__aeabi_dmul+0x2e0>
10004052:	9e01      	ldr	r6, [sp, #4]
10004054:	2701      	movs	r7, #1
10004056:	4037      	ands	r7, r6
10004058:	4a13      	ldr	r2, [pc, #76]	; (100040a8 <__aeabi_dmul+0x3c0>)
1000405a:	2400      	movs	r4, #0
1000405c:	2600      	movs	r6, #0
1000405e:	e7dd      	b.n	1000401c <__aeabi_dmul+0x334>
10004060:	4654      	mov	r4, sl
10004062:	9701      	str	r7, [sp, #4]
10004064:	9803      	ldr	r0, [sp, #12]
10004066:	e7ad      	b.n	10003fc4 <__aeabi_dmul+0x2dc>
10004068:	2601      	movs	r6, #1
1000406a:	2700      	movs	r7, #0
1000406c:	4c15      	ldr	r4, [pc, #84]	; (100040c4 <__aeabi_dmul+0x3dc>)
1000406e:	4276      	negs	r6, r6
10004070:	4a0d      	ldr	r2, [pc, #52]	; (100040a8 <__aeabi_dmul+0x3c0>)
10004072:	e7d3      	b.n	1000401c <__aeabi_dmul+0x334>
10004074:	1c2e      	adds	r6, r5, #0
10004076:	e7a5      	b.n	10003fc4 <__aeabi_dmul+0x2dc>
10004078:	2280      	movs	r2, #128	; 0x80
1000407a:	0313      	lsls	r3, r2, #12
1000407c:	4651      	mov	r1, sl
1000407e:	4219      	tst	r1, r3
10004080:	d135      	bne.n	100040ee <__aeabi_dmul+0x406>
10004082:	430b      	orrs	r3, r1
10004084:	031d      	lsls	r5, r3, #12
10004086:	0b2c      	lsrs	r4, r5, #12
10004088:	4a07      	ldr	r2, [pc, #28]	; (100040a8 <__aeabi_dmul+0x3c0>)
1000408a:	e7c7      	b.n	1000401c <__aeabi_dmul+0x334>
1000408c:	2180      	movs	r1, #128	; 0x80
1000408e:	024b      	lsls	r3, r1, #9
10004090:	449b      	add	fp, r3
10004092:	e6db      	b.n	10003e4c <__aeabi_dmul+0x164>
10004094:	9b01      	ldr	r3, [sp, #4]
10004096:	2200      	movs	r2, #0
10004098:	4018      	ands	r0, r3
1000409a:	b2c7      	uxtb	r7, r0
1000409c:	2400      	movs	r4, #0
1000409e:	2600      	movs	r6, #0
100040a0:	e7bc      	b.n	1000401c <__aeabi_dmul+0x334>
100040a2:	46c0      	nop			; (mov r8, r8)
100040a4:	fffffc0d 	.word	0xfffffc0d
100040a8:	000007ff 	.word	0x000007ff
100040ac:	fffffc01 	.word	0xfffffc01
100040b0:	10004f90 	.word	0x10004f90
100040b4:	000003ff 	.word	0x000003ff
100040b8:	feffffff 	.word	0xfeffffff
100040bc:	000007fe 	.word	0x000007fe
100040c0:	800fffff 	.word	0x800fffff
100040c4:	000fffff 	.word	0x000fffff
100040c8:	1c04      	adds	r4, r0, #0
100040ca:	3c28      	subs	r4, #40	; 0x28
100040cc:	40a5      	lsls	r5, r4
100040ce:	1c2c      	adds	r4, r5, #0
100040d0:	2500      	movs	r5, #0
100040d2:	e670      	b.n	10003db6 <__aeabi_dmul+0xce>
100040d4:	f000 fca0 	bl	10004a18 <__clzsi2>
100040d8:	3020      	adds	r0, #32
100040da:	e660      	b.n	10003d9e <__aeabi_dmul+0xb6>
100040dc:	3b28      	subs	r3, #40	; 0x28
100040de:	409e      	lsls	r6, r3
100040e0:	46b2      	mov	sl, r6
100040e2:	2600      	movs	r6, #0
100040e4:	e62d      	b.n	10003d42 <__aeabi_dmul+0x5a>
100040e6:	f000 fc97 	bl	10004a18 <__clzsi2>
100040ea:	3020      	adds	r0, #32
100040ec:	e619      	b.n	10003d22 <__aeabi_dmul+0x3a>
100040ee:	421c      	tst	r4, r3
100040f0:	d106      	bne.n	10004100 <__aeabi_dmul+0x418>
100040f2:	431c      	orrs	r4, r3
100040f4:	0326      	lsls	r6, r4, #12
100040f6:	0b34      	lsrs	r4, r6, #12
100040f8:	465f      	mov	r7, fp
100040fa:	1c2e      	adds	r6, r5, #0
100040fc:	4a2e      	ldr	r2, [pc, #184]	; (100041b8 <__aeabi_dmul+0x4d0>)
100040fe:	e78d      	b.n	1000401c <__aeabi_dmul+0x334>
10004100:	430b      	orrs	r3, r1
10004102:	0318      	lsls	r0, r3, #12
10004104:	0b04      	lsrs	r4, r0, #12
10004106:	4a2c      	ldr	r2, [pc, #176]	; (100041b8 <__aeabi_dmul+0x4d0>)
10004108:	e788      	b.n	1000401c <__aeabi_dmul+0x334>
1000410a:	4f2c      	ldr	r7, [pc, #176]	; (100041bc <__aeabi_dmul+0x4d4>)
1000410c:	9d04      	ldr	r5, [sp, #16]
1000410e:	1b7b      	subs	r3, r7, r5
10004110:	2b38      	cmp	r3, #56	; 0x38
10004112:	dd06      	ble.n	10004122 <__aeabi_dmul+0x43a>
10004114:	9e01      	ldr	r6, [sp, #4]
10004116:	2701      	movs	r7, #1
10004118:	4037      	ands	r7, r6
1000411a:	2200      	movs	r2, #0
1000411c:	2400      	movs	r4, #0
1000411e:	2600      	movs	r6, #0
10004120:	e77c      	b.n	1000401c <__aeabi_dmul+0x334>
10004122:	2b1f      	cmp	r3, #31
10004124:	dc21      	bgt.n	1000416a <__aeabi_dmul+0x482>
10004126:	9a04      	ldr	r2, [sp, #16]
10004128:	4f25      	ldr	r7, [pc, #148]	; (100041c0 <__aeabi_dmul+0x4d8>)
1000412a:	1c35      	adds	r5, r6, #0
1000412c:	19d1      	adds	r1, r2, r7
1000412e:	1c20      	adds	r0, r4, #0
10004130:	408e      	lsls	r6, r1
10004132:	40dd      	lsrs	r5, r3
10004134:	4088      	lsls	r0, r1
10004136:	1c32      	adds	r2, r6, #0
10004138:	4328      	orrs	r0, r5
1000413a:	1e56      	subs	r6, r2, #1
1000413c:	41b2      	sbcs	r2, r6
1000413e:	1c06      	adds	r6, r0, #0
10004140:	4316      	orrs	r6, r2
10004142:	40dc      	lsrs	r4, r3
10004144:	230f      	movs	r3, #15
10004146:	4033      	ands	r3, r6
10004148:	2b04      	cmp	r3, #4
1000414a:	d005      	beq.n	10004158 <__aeabi_dmul+0x470>
1000414c:	1d37      	adds	r7, r6, #4
1000414e:	42b7      	cmp	r7, r6
10004150:	41b6      	sbcs	r6, r6
10004152:	4271      	negs	r1, r6
10004154:	1864      	adds	r4, r4, r1
10004156:	1c3e      	adds	r6, r7, #0
10004158:	0225      	lsls	r5, r4, #8
1000415a:	d517      	bpl.n	1000418c <__aeabi_dmul+0x4a4>
1000415c:	9b01      	ldr	r3, [sp, #4]
1000415e:	2701      	movs	r7, #1
10004160:	401f      	ands	r7, r3
10004162:	2201      	movs	r2, #1
10004164:	2400      	movs	r4, #0
10004166:	2600      	movs	r6, #0
10004168:	e758      	b.n	1000401c <__aeabi_dmul+0x334>
1000416a:	4816      	ldr	r0, [pc, #88]	; (100041c4 <__aeabi_dmul+0x4dc>)
1000416c:	9a04      	ldr	r2, [sp, #16]
1000416e:	1c21      	adds	r1, r4, #0
10004170:	1a87      	subs	r7, r0, r2
10004172:	40f9      	lsrs	r1, r7
10004174:	1c0d      	adds	r5, r1, #0
10004176:	2b20      	cmp	r3, #32
10004178:	d012      	beq.n	100041a0 <__aeabi_dmul+0x4b8>
1000417a:	4b13      	ldr	r3, [pc, #76]	; (100041c8 <__aeabi_dmul+0x4e0>)
1000417c:	18d0      	adds	r0, r2, r3
1000417e:	4084      	lsls	r4, r0
10004180:	4326      	orrs	r6, r4
10004182:	1e72      	subs	r2, r6, #1
10004184:	4196      	sbcs	r6, r2
10004186:	432e      	orrs	r6, r5
10004188:	2400      	movs	r4, #0
1000418a:	e7db      	b.n	10004144 <__aeabi_dmul+0x45c>
1000418c:	9a01      	ldr	r2, [sp, #4]
1000418e:	0765      	lsls	r5, r4, #29
10004190:	08f6      	lsrs	r6, r6, #3
10004192:	0260      	lsls	r0, r4, #9
10004194:	2701      	movs	r7, #1
10004196:	4017      	ands	r7, r2
10004198:	432e      	orrs	r6, r5
1000419a:	0b04      	lsrs	r4, r0, #12
1000419c:	2200      	movs	r2, #0
1000419e:	e73d      	b.n	1000401c <__aeabi_dmul+0x334>
100041a0:	2400      	movs	r4, #0
100041a2:	e7ed      	b.n	10004180 <__aeabi_dmul+0x498>
100041a4:	2180      	movs	r1, #128	; 0x80
100041a6:	030f      	lsls	r7, r1, #12
100041a8:	433c      	orrs	r4, r7
100041aa:	9801      	ldr	r0, [sp, #4]
100041ac:	0324      	lsls	r4, r4, #12
100041ae:	2701      	movs	r7, #1
100041b0:	0b24      	lsrs	r4, r4, #12
100041b2:	4007      	ands	r7, r0
100041b4:	4a00      	ldr	r2, [pc, #0]	; (100041b8 <__aeabi_dmul+0x4d0>)
100041b6:	e731      	b.n	1000401c <__aeabi_dmul+0x334>
100041b8:	000007ff 	.word	0x000007ff
100041bc:	fffffc02 	.word	0xfffffc02
100041c0:	0000041e 	.word	0x0000041e
100041c4:	fffffbe2 	.word	0xfffffbe2
100041c8:	0000043e 	.word	0x0000043e

100041cc <__aeabi_dsub>:
100041cc:	b5f0      	push	{r4, r5, r6, r7, lr}
100041ce:	4657      	mov	r7, sl
100041d0:	464e      	mov	r6, r9
100041d2:	4645      	mov	r5, r8
100041d4:	b4e0      	push	{r5, r6, r7}
100041d6:	1c07      	adds	r7, r0, #0
100041d8:	030d      	lsls	r5, r1, #12
100041da:	004e      	lsls	r6, r1, #1
100041dc:	0a68      	lsrs	r0, r5, #9
100041de:	0fcc      	lsrs	r4, r1, #31
100041e0:	0f79      	lsrs	r1, r7, #29
100041e2:	4308      	orrs	r0, r1
100041e4:	4684      	mov	ip, r0
100041e6:	1c11      	adds	r1, r2, #0
100041e8:	0318      	lsls	r0, r3, #12
100041ea:	005a      	lsls	r2, r3, #1
100041ec:	00fd      	lsls	r5, r7, #3
100041ee:	0a40      	lsrs	r0, r0, #9
100041f0:	0fdf      	lsrs	r7, r3, #31
100041f2:	0f4b      	lsrs	r3, r1, #29
100041f4:	4318      	orrs	r0, r3
100041f6:	4bca      	ldr	r3, [pc, #808]	; (10004520 <__aeabi_dsub+0x354>)
100041f8:	00c9      	lsls	r1, r1, #3
100041fa:	0d76      	lsrs	r6, r6, #21
100041fc:	0d52      	lsrs	r2, r2, #21
100041fe:	468a      	mov	sl, r1
10004200:	429a      	cmp	r2, r3
10004202:	d100      	bne.n	10004206 <__aeabi_dsub+0x3a>
10004204:	e0e0      	b.n	100043c8 <__aeabi_dsub+0x1fc>
10004206:	2301      	movs	r3, #1
10004208:	405f      	eors	r7, r3
1000420a:	46b9      	mov	r9, r7
1000420c:	42bc      	cmp	r4, r7
1000420e:	d100      	bne.n	10004212 <__aeabi_dsub+0x46>
10004210:	e0a8      	b.n	10004364 <__aeabi_dsub+0x198>
10004212:	1ab7      	subs	r7, r6, r2
10004214:	2f00      	cmp	r7, #0
10004216:	dc00      	bgt.n	1000421a <__aeabi_dsub+0x4e>
10004218:	e110      	b.n	1000443c <__aeabi_dsub+0x270>
1000421a:	2a00      	cmp	r2, #0
1000421c:	d112      	bne.n	10004244 <__aeabi_dsub+0x78>
1000421e:	4652      	mov	r2, sl
10004220:	4302      	orrs	r2, r0
10004222:	d100      	bne.n	10004226 <__aeabi_dsub+0x5a>
10004224:	e0d4      	b.n	100043d0 <__aeabi_dsub+0x204>
10004226:	3f01      	subs	r7, #1
10004228:	2f00      	cmp	r7, #0
1000422a:	d000      	beq.n	1000422e <__aeabi_dsub+0x62>
1000422c:	e160      	b.n	100044f0 <__aeabi_dsub+0x324>
1000422e:	4651      	mov	r1, sl
10004230:	1a6f      	subs	r7, r5, r1
10004232:	42bd      	cmp	r5, r7
10004234:	41ad      	sbcs	r5, r5
10004236:	4662      	mov	r2, ip
10004238:	426b      	negs	r3, r5
1000423a:	1a10      	subs	r0, r2, r0
1000423c:	1c3d      	adds	r5, r7, #0
1000423e:	1ac3      	subs	r3, r0, r3
10004240:	1c37      	adds	r7, r6, #0
10004242:	e024      	b.n	1000428e <__aeabi_dsub+0xc2>
10004244:	4ab6      	ldr	r2, [pc, #728]	; (10004520 <__aeabi_dsub+0x354>)
10004246:	4296      	cmp	r6, r2
10004248:	d100      	bne.n	1000424c <__aeabi_dsub+0x80>
1000424a:	e0e3      	b.n	10004414 <__aeabi_dsub+0x248>
1000424c:	2180      	movs	r1, #128	; 0x80
1000424e:	040b      	lsls	r3, r1, #16
10004250:	4318      	orrs	r0, r3
10004252:	2f38      	cmp	r7, #56	; 0x38
10004254:	dd00      	ble.n	10004258 <__aeabi_dsub+0x8c>
10004256:	e123      	b.n	100044a0 <__aeabi_dsub+0x2d4>
10004258:	2f1f      	cmp	r7, #31
1000425a:	dd00      	ble.n	1000425e <__aeabi_dsub+0x92>
1000425c:	e166      	b.n	1000452c <__aeabi_dsub+0x360>
1000425e:	2120      	movs	r1, #32
10004260:	1bc9      	subs	r1, r1, r7
10004262:	1c02      	adds	r2, r0, #0
10004264:	4653      	mov	r3, sl
10004266:	408a      	lsls	r2, r1
10004268:	40fb      	lsrs	r3, r7
1000426a:	431a      	orrs	r2, r3
1000426c:	4653      	mov	r3, sl
1000426e:	408b      	lsls	r3, r1
10004270:	1c19      	adds	r1, r3, #0
10004272:	1e4b      	subs	r3, r1, #1
10004274:	4199      	sbcs	r1, r3
10004276:	1c03      	adds	r3, r0, #0
10004278:	430a      	orrs	r2, r1
1000427a:	40fb      	lsrs	r3, r7
1000427c:	1aaa      	subs	r2, r5, r2
1000427e:	4667      	mov	r7, ip
10004280:	4295      	cmp	r5, r2
10004282:	41ad      	sbcs	r5, r5
10004284:	1af8      	subs	r0, r7, r3
10004286:	426b      	negs	r3, r5
10004288:	1ac3      	subs	r3, r0, r3
1000428a:	1c15      	adds	r5, r2, #0
1000428c:	1c37      	adds	r7, r6, #0
1000428e:	021a      	lsls	r2, r3, #8
10004290:	d400      	bmi.n	10004294 <__aeabi_dsub+0xc8>
10004292:	e0c7      	b.n	10004424 <__aeabi_dsub+0x258>
10004294:	025e      	lsls	r6, r3, #9
10004296:	0a71      	lsrs	r1, r6, #9
10004298:	4688      	mov	r8, r1
1000429a:	4642      	mov	r2, r8
1000429c:	2a00      	cmp	r2, #0
1000429e:	d100      	bne.n	100042a2 <__aeabi_dsub+0xd6>
100042a0:	e0f0      	b.n	10004484 <__aeabi_dsub+0x2b8>
100042a2:	4640      	mov	r0, r8
100042a4:	f000 fbb8 	bl	10004a18 <__clzsi2>
100042a8:	1c02      	adds	r2, r0, #0
100042aa:	3a08      	subs	r2, #8
100042ac:	2a1f      	cmp	r2, #31
100042ae:	dd00      	ble.n	100042b2 <__aeabi_dsub+0xe6>
100042b0:	e0f1      	b.n	10004496 <__aeabi_dsub+0x2ca>
100042b2:	2328      	movs	r3, #40	; 0x28
100042b4:	1a18      	subs	r0, r3, r0
100042b6:	1c2e      	adds	r6, r5, #0
100042b8:	4641      	mov	r1, r8
100042ba:	40c6      	lsrs	r6, r0
100042bc:	4091      	lsls	r1, r2
100042be:	1c33      	adds	r3, r6, #0
100042c0:	430b      	orrs	r3, r1
100042c2:	4095      	lsls	r5, r2
100042c4:	4297      	cmp	r7, r2
100042c6:	dd00      	ble.n	100042ca <__aeabi_dsub+0xfe>
100042c8:	e0a9      	b.n	1000441e <__aeabi_dsub+0x252>
100042ca:	1bd0      	subs	r0, r2, r7
100042cc:	1c41      	adds	r1, r0, #1
100042ce:	291f      	cmp	r1, #31
100042d0:	dd00      	ble.n	100042d4 <__aeabi_dsub+0x108>
100042d2:	e112      	b.n	100044fa <__aeabi_dsub+0x32e>
100042d4:	271f      	movs	r7, #31
100042d6:	1a3a      	subs	r2, r7, r0
100042d8:	1c2e      	adds	r6, r5, #0
100042da:	1c18      	adds	r0, r3, #0
100042dc:	40ce      	lsrs	r6, r1
100042de:	4090      	lsls	r0, r2
100042e0:	4095      	lsls	r5, r2
100042e2:	4330      	orrs	r0, r6
100042e4:	1e6a      	subs	r2, r5, #1
100042e6:	4195      	sbcs	r5, r2
100042e8:	40cb      	lsrs	r3, r1
100042ea:	4305      	orrs	r5, r0
100042ec:	2101      	movs	r1, #1
100042ee:	2700      	movs	r7, #0
100042f0:	260f      	movs	r6, #15
100042f2:	402e      	ands	r6, r5
100042f4:	2e04      	cmp	r6, #4
100042f6:	d100      	bne.n	100042fa <__aeabi_dsub+0x12e>
100042f8:	e072      	b.n	100043e0 <__aeabi_dsub+0x214>
100042fa:	1d2e      	adds	r6, r5, #4
100042fc:	42ae      	cmp	r6, r5
100042fe:	41ad      	sbcs	r5, r5
10004300:	4268      	negs	r0, r5
10004302:	2280      	movs	r2, #128	; 0x80
10004304:	181b      	adds	r3, r3, r0
10004306:	2501      	movs	r5, #1
10004308:	0410      	lsls	r0, r2, #16
1000430a:	4018      	ands	r0, r3
1000430c:	402c      	ands	r4, r5
1000430e:	2800      	cmp	r0, #0
10004310:	d007      	beq.n	10004322 <__aeabi_dsub+0x156>
10004312:	4f83      	ldr	r7, [pc, #524]	; (10004520 <__aeabi_dsub+0x354>)
10004314:	42b9      	cmp	r1, r7
10004316:	d100      	bne.n	1000431a <__aeabi_dsub+0x14e>
10004318:	e0b0      	b.n	1000447c <__aeabi_dsub+0x2b0>
1000431a:	4a82      	ldr	r2, [pc, #520]	; (10004524 <__aeabi_dsub+0x358>)
1000431c:	1c0f      	adds	r7, r1, #0
1000431e:	4013      	ands	r3, r2
10004320:	3101      	adds	r1, #1
10004322:	08f2      	lsrs	r2, r6, #3
10004324:	0549      	lsls	r1, r1, #21
10004326:	075e      	lsls	r6, r3, #29
10004328:	4332      	orrs	r2, r6
1000432a:	08db      	lsrs	r3, r3, #3
1000432c:	0d48      	lsrs	r0, r1, #21
1000432e:	2801      	cmp	r0, #1
10004330:	dc00      	bgt.n	10004334 <__aeabi_dsub+0x168>
10004332:	e079      	b.n	10004428 <__aeabi_dsub+0x25c>
10004334:	031b      	lsls	r3, r3, #12
10004336:	0578      	lsls	r0, r7, #21
10004338:	0b1e      	lsrs	r6, r3, #12
1000433a:	0d47      	lsrs	r7, r0, #21
1000433c:	2000      	movs	r0, #0
1000433e:	2100      	movs	r1, #0
10004340:	0d09      	lsrs	r1, r1, #20
10004342:	057d      	lsls	r5, r7, #21
10004344:	050b      	lsls	r3, r1, #20
10004346:	4f78      	ldr	r7, [pc, #480]	; (10004528 <__aeabi_dsub+0x35c>)
10004348:	431e      	orrs	r6, r3
1000434a:	1c10      	adds	r0, r2, #0
1000434c:	4037      	ands	r7, r6
1000434e:	086a      	lsrs	r2, r5, #1
10004350:	4317      	orrs	r7, r2
10004352:	007e      	lsls	r6, r7, #1
10004354:	0871      	lsrs	r1, r6, #1
10004356:	07e4      	lsls	r4, r4, #31
10004358:	4321      	orrs	r1, r4
1000435a:	bc1c      	pop	{r2, r3, r4}
1000435c:	4690      	mov	r8, r2
1000435e:	4699      	mov	r9, r3
10004360:	46a2      	mov	sl, r4
10004362:	bdf0      	pop	{r4, r5, r6, r7, pc}
10004364:	1ab3      	subs	r3, r6, r2
10004366:	2b00      	cmp	r3, #0
10004368:	dc00      	bgt.n	1000436c <__aeabi_dsub+0x1a0>
1000436a:	e0a6      	b.n	100044ba <__aeabi_dsub+0x2ee>
1000436c:	2a00      	cmp	r2, #0
1000436e:	d03e      	beq.n	100043ee <__aeabi_dsub+0x222>
10004370:	4a6b      	ldr	r2, [pc, #428]	; (10004520 <__aeabi_dsub+0x354>)
10004372:	4296      	cmp	r6, r2
10004374:	d04e      	beq.n	10004414 <__aeabi_dsub+0x248>
10004376:	2180      	movs	r1, #128	; 0x80
10004378:	040f      	lsls	r7, r1, #16
1000437a:	4338      	orrs	r0, r7
1000437c:	2b38      	cmp	r3, #56	; 0x38
1000437e:	dc00      	bgt.n	10004382 <__aeabi_dsub+0x1b6>
10004380:	e118      	b.n	100045b4 <__aeabi_dsub+0x3e8>
10004382:	4653      	mov	r3, sl
10004384:	4318      	orrs	r0, r3
10004386:	2700      	movs	r7, #0
10004388:	2200      	movs	r2, #0
1000438a:	2800      	cmp	r0, #0
1000438c:	d000      	beq.n	10004390 <__aeabi_dsub+0x1c4>
1000438e:	2201      	movs	r2, #1
10004390:	1952      	adds	r2, r2, r5
10004392:	42aa      	cmp	r2, r5
10004394:	41ad      	sbcs	r5, r5
10004396:	4467      	add	r7, ip
10004398:	426b      	negs	r3, r5
1000439a:	18fb      	adds	r3, r7, r3
1000439c:	1c15      	adds	r5, r2, #0
1000439e:	1c37      	adds	r7, r6, #0
100043a0:	021e      	lsls	r6, r3, #8
100043a2:	d53f      	bpl.n	10004424 <__aeabi_dsub+0x258>
100043a4:	485e      	ldr	r0, [pc, #376]	; (10004520 <__aeabi_dsub+0x354>)
100043a6:	1c7e      	adds	r6, r7, #1
100043a8:	4286      	cmp	r6, r0
100043aa:	d100      	bne.n	100043ae <__aeabi_dsub+0x1e2>
100043ac:	e17b      	b.n	100046a6 <__aeabi_dsub+0x4da>
100043ae:	495d      	ldr	r1, [pc, #372]	; (10004524 <__aeabi_dsub+0x358>)
100043b0:	2201      	movs	r2, #1
100043b2:	402a      	ands	r2, r5
100043b4:	400b      	ands	r3, r1
100043b6:	0868      	lsrs	r0, r5, #1
100043b8:	1c15      	adds	r5, r2, #0
100043ba:	07d9      	lsls	r1, r3, #31
100043bc:	4305      	orrs	r5, r0
100043be:	430d      	orrs	r5, r1
100043c0:	085b      	lsrs	r3, r3, #1
100043c2:	1cb9      	adds	r1, r7, #2
100043c4:	1c37      	adds	r7, r6, #0
100043c6:	e793      	b.n	100042f0 <__aeabi_dsub+0x124>
100043c8:	4301      	orrs	r1, r0
100043ca:	d100      	bne.n	100043ce <__aeabi_dsub+0x202>
100043cc:	e71b      	b.n	10004206 <__aeabi_dsub+0x3a>
100043ce:	e71c      	b.n	1000420a <__aeabi_dsub+0x3e>
100043d0:	1c71      	adds	r1, r6, #1
100043d2:	1c37      	adds	r7, r6, #0
100043d4:	260f      	movs	r6, #15
100043d6:	4663      	mov	r3, ip
100043d8:	402e      	ands	r6, r5
100043da:	2e04      	cmp	r6, #4
100043dc:	d000      	beq.n	100043e0 <__aeabi_dsub+0x214>
100043de:	e78c      	b.n	100042fa <__aeabi_dsub+0x12e>
100043e0:	2280      	movs	r2, #128	; 0x80
100043e2:	2601      	movs	r6, #1
100043e4:	0410      	lsls	r0, r2, #16
100043e6:	4034      	ands	r4, r6
100043e8:	4018      	ands	r0, r3
100043ea:	1c2e      	adds	r6, r5, #0
100043ec:	e78f      	b.n	1000430e <__aeabi_dsub+0x142>
100043ee:	4652      	mov	r2, sl
100043f0:	4302      	orrs	r2, r0
100043f2:	d0ed      	beq.n	100043d0 <__aeabi_dsub+0x204>
100043f4:	3b01      	subs	r3, #1
100043f6:	2b00      	cmp	r3, #0
100043f8:	d109      	bne.n	1000440e <__aeabi_dsub+0x242>
100043fa:	4657      	mov	r7, sl
100043fc:	1979      	adds	r1, r7, r5
100043fe:	42a9      	cmp	r1, r5
10004400:	4192      	sbcs	r2, r2
10004402:	4255      	negs	r5, r2
10004404:	4460      	add	r0, ip
10004406:	1943      	adds	r3, r0, r5
10004408:	1c37      	adds	r7, r6, #0
1000440a:	1c0d      	adds	r5, r1, #0
1000440c:	e7c8      	b.n	100043a0 <__aeabi_dsub+0x1d4>
1000440e:	4944      	ldr	r1, [pc, #272]	; (10004520 <__aeabi_dsub+0x354>)
10004410:	428e      	cmp	r6, r1
10004412:	d1b3      	bne.n	1000437c <__aeabi_dsub+0x1b0>
10004414:	2080      	movs	r0, #128	; 0x80
10004416:	4663      	mov	r3, ip
10004418:	0101      	lsls	r1, r0, #4
1000441a:	1c37      	adds	r7, r6, #0
1000441c:	e768      	b.n	100042f0 <__aeabi_dsub+0x124>
1000441e:	1abf      	subs	r7, r7, r2
10004420:	4a40      	ldr	r2, [pc, #256]	; (10004524 <__aeabi_dsub+0x358>)
10004422:	4013      	ands	r3, r2
10004424:	1c79      	adds	r1, r7, #1
10004426:	e763      	b.n	100042f0 <__aeabi_dsub+0x124>
10004428:	1c15      	adds	r5, r2, #0
1000442a:	431d      	orrs	r5, r3
1000442c:	d100      	bne.n	10004430 <__aeabi_dsub+0x264>
1000442e:	e221      	b.n	10004874 <__aeabi_dsub+0x6a8>
10004430:	2f00      	cmp	r7, #0
10004432:	d03e      	beq.n	100044b2 <__aeabi_dsub+0x2e6>
10004434:	2680      	movs	r6, #128	; 0x80
10004436:	0331      	lsls	r1, r6, #12
10004438:	430b      	orrs	r3, r1
1000443a:	e77b      	b.n	10004334 <__aeabi_dsub+0x168>
1000443c:	2f00      	cmp	r7, #0
1000443e:	d000      	beq.n	10004442 <__aeabi_dsub+0x276>
10004440:	e086      	b.n	10004550 <__aeabi_dsub+0x384>
10004442:	1c72      	adds	r2, r6, #1
10004444:	0551      	lsls	r1, r2, #21
10004446:	0d4b      	lsrs	r3, r1, #21
10004448:	2b01      	cmp	r3, #1
1000444a:	dc00      	bgt.n	1000444e <__aeabi_dsub+0x282>
1000444c:	e0f0      	b.n	10004630 <__aeabi_dsub+0x464>
1000444e:	4657      	mov	r7, sl
10004450:	1bea      	subs	r2, r5, r7
10004452:	4295      	cmp	r5, r2
10004454:	419b      	sbcs	r3, r3
10004456:	4667      	mov	r7, ip
10004458:	1a39      	subs	r1, r7, r0
1000445a:	425b      	negs	r3, r3
1000445c:	1ac9      	subs	r1, r1, r3
1000445e:	4688      	mov	r8, r1
10004460:	020b      	lsls	r3, r1, #8
10004462:	d400      	bmi.n	10004466 <__aeabi_dsub+0x29a>
10004464:	e09d      	b.n	100045a2 <__aeabi_dsub+0x3d6>
10004466:	4654      	mov	r4, sl
10004468:	1b65      	subs	r5, r4, r5
1000446a:	45aa      	cmp	sl, r5
1000446c:	4192      	sbcs	r2, r2
1000446e:	1bc0      	subs	r0, r0, r7
10004470:	4257      	negs	r7, r2
10004472:	1bc3      	subs	r3, r0, r7
10004474:	4698      	mov	r8, r3
10004476:	1c37      	adds	r7, r6, #0
10004478:	464c      	mov	r4, r9
1000447a:	e70e      	b.n	1000429a <__aeabi_dsub+0xce>
1000447c:	1c0f      	adds	r7, r1, #0
1000447e:	2600      	movs	r6, #0
10004480:	2200      	movs	r2, #0
10004482:	e75b      	b.n	1000433c <__aeabi_dsub+0x170>
10004484:	1c28      	adds	r0, r5, #0
10004486:	f000 fac7 	bl	10004a18 <__clzsi2>
1000448a:	3020      	adds	r0, #32
1000448c:	1c02      	adds	r2, r0, #0
1000448e:	3a08      	subs	r2, #8
10004490:	2a1f      	cmp	r2, #31
10004492:	dc00      	bgt.n	10004496 <__aeabi_dsub+0x2ca>
10004494:	e70d      	b.n	100042b2 <__aeabi_dsub+0xe6>
10004496:	3828      	subs	r0, #40	; 0x28
10004498:	4085      	lsls	r5, r0
1000449a:	1c2b      	adds	r3, r5, #0
1000449c:	2500      	movs	r5, #0
1000449e:	e711      	b.n	100042c4 <__aeabi_dsub+0xf8>
100044a0:	4657      	mov	r7, sl
100044a2:	4338      	orrs	r0, r7
100044a4:	2300      	movs	r3, #0
100044a6:	2200      	movs	r2, #0
100044a8:	2800      	cmp	r0, #0
100044aa:	d100      	bne.n	100044ae <__aeabi_dsub+0x2e2>
100044ac:	e6e6      	b.n	1000427c <__aeabi_dsub+0xb0>
100044ae:	2201      	movs	r2, #1
100044b0:	e6e4      	b.n	1000427c <__aeabi_dsub+0xb0>
100044b2:	031d      	lsls	r5, r3, #12
100044b4:	0b2e      	lsrs	r6, r5, #12
100044b6:	2700      	movs	r7, #0
100044b8:	e740      	b.n	1000433c <__aeabi_dsub+0x170>
100044ba:	2b00      	cmp	r3, #0
100044bc:	d000      	beq.n	100044c0 <__aeabi_dsub+0x2f4>
100044be:	e0d9      	b.n	10004674 <__aeabi_dsub+0x4a8>
100044c0:	1c77      	adds	r7, r6, #1
100044c2:	0579      	lsls	r1, r7, #21
100044c4:	0d4a      	lsrs	r2, r1, #21
100044c6:	2a01      	cmp	r2, #1
100044c8:	dc00      	bgt.n	100044cc <__aeabi_dsub+0x300>
100044ca:	e095      	b.n	100045f8 <__aeabi_dsub+0x42c>
100044cc:	4b14      	ldr	r3, [pc, #80]	; (10004520 <__aeabi_dsub+0x354>)
100044ce:	429f      	cmp	r7, r3
100044d0:	d100      	bne.n	100044d4 <__aeabi_dsub+0x308>
100044d2:	e0fe      	b.n	100046d2 <__aeabi_dsub+0x506>
100044d4:	4651      	mov	r1, sl
100044d6:	1949      	adds	r1, r1, r5
100044d8:	42a9      	cmp	r1, r5
100044da:	41ad      	sbcs	r5, r5
100044dc:	4662      	mov	r2, ip
100044de:	426b      	negs	r3, r5
100044e0:	1880      	adds	r0, r0, r2
100044e2:	18c2      	adds	r2, r0, r3
100044e4:	0849      	lsrs	r1, r1, #1
100044e6:	07d5      	lsls	r5, r2, #31
100044e8:	430d      	orrs	r5, r1
100044ea:	0853      	lsrs	r3, r2, #1
100044ec:	1cb1      	adds	r1, r6, #2
100044ee:	e6ff      	b.n	100042f0 <__aeabi_dsub+0x124>
100044f0:	490b      	ldr	r1, [pc, #44]	; (10004520 <__aeabi_dsub+0x354>)
100044f2:	428e      	cmp	r6, r1
100044f4:	d000      	beq.n	100044f8 <__aeabi_dsub+0x32c>
100044f6:	e6ac      	b.n	10004252 <__aeabi_dsub+0x86>
100044f8:	e78c      	b.n	10004414 <__aeabi_dsub+0x248>
100044fa:	1c06      	adds	r6, r0, #0
100044fc:	3e1f      	subs	r6, #31
100044fe:	1c1f      	adds	r7, r3, #0
10004500:	40f7      	lsrs	r7, r6
10004502:	1c3e      	adds	r6, r7, #0
10004504:	2920      	cmp	r1, #32
10004506:	d073      	beq.n	100045f0 <__aeabi_dsub+0x424>
10004508:	223f      	movs	r2, #63	; 0x3f
1000450a:	1a10      	subs	r0, r2, r0
1000450c:	4083      	lsls	r3, r0
1000450e:	431d      	orrs	r5, r3
10004510:	1e6b      	subs	r3, r5, #1
10004512:	419d      	sbcs	r5, r3
10004514:	4335      	orrs	r5, r6
10004516:	2101      	movs	r1, #1
10004518:	2300      	movs	r3, #0
1000451a:	2700      	movs	r7, #0
1000451c:	e6e8      	b.n	100042f0 <__aeabi_dsub+0x124>
1000451e:	46c0      	nop			; (mov r8, r8)
10004520:	000007ff 	.word	0x000007ff
10004524:	ff7fffff 	.word	0xff7fffff
10004528:	800fffff 	.word	0x800fffff
1000452c:	1c3b      	adds	r3, r7, #0
1000452e:	3b20      	subs	r3, #32
10004530:	1c01      	adds	r1, r0, #0
10004532:	40d9      	lsrs	r1, r3
10004534:	1c0b      	adds	r3, r1, #0
10004536:	2f20      	cmp	r7, #32
10004538:	d05c      	beq.n	100045f4 <__aeabi_dsub+0x428>
1000453a:	2240      	movs	r2, #64	; 0x40
1000453c:	1bd7      	subs	r7, r2, r7
1000453e:	40b8      	lsls	r0, r7
10004540:	1c02      	adds	r2, r0, #0
10004542:	4650      	mov	r0, sl
10004544:	4302      	orrs	r2, r0
10004546:	1e51      	subs	r1, r2, #1
10004548:	418a      	sbcs	r2, r1
1000454a:	431a      	orrs	r2, r3
1000454c:	2300      	movs	r3, #0
1000454e:	e695      	b.n	1000427c <__aeabi_dsub+0xb0>
10004550:	427f      	negs	r7, r7
10004552:	2e00      	cmp	r6, #0
10004554:	d040      	beq.n	100045d8 <__aeabi_dsub+0x40c>
10004556:	4cca      	ldr	r4, [pc, #808]	; (10004880 <__aeabi_dsub+0x6b4>)
10004558:	42a2      	cmp	r2, r4
1000455a:	d100      	bne.n	1000455e <__aeabi_dsub+0x392>
1000455c:	e11f      	b.n	1000479e <__aeabi_dsub+0x5d2>
1000455e:	2180      	movs	r1, #128	; 0x80
10004560:	4666      	mov	r6, ip
10004562:	040b      	lsls	r3, r1, #16
10004564:	431e      	orrs	r6, r3
10004566:	46b4      	mov	ip, r6
10004568:	2f38      	cmp	r7, #56	; 0x38
1000456a:	dd00      	ble.n	1000456e <__aeabi_dsub+0x3a2>
1000456c:	e0a9      	b.n	100046c2 <__aeabi_dsub+0x4f6>
1000456e:	2f1f      	cmp	r7, #31
10004570:	dd00      	ble.n	10004574 <__aeabi_dsub+0x3a8>
10004572:	e13d      	b.n	100047f0 <__aeabi_dsub+0x624>
10004574:	2320      	movs	r3, #32
10004576:	1bde      	subs	r6, r3, r7
10004578:	1c29      	adds	r1, r5, #0
1000457a:	4664      	mov	r4, ip
1000457c:	40b4      	lsls	r4, r6
1000457e:	40f9      	lsrs	r1, r7
10004580:	40b5      	lsls	r5, r6
10004582:	1e6b      	subs	r3, r5, #1
10004584:	419d      	sbcs	r5, r3
10004586:	4321      	orrs	r1, r4
10004588:	4663      	mov	r3, ip
1000458a:	430d      	orrs	r5, r1
1000458c:	40fb      	lsrs	r3, r7
1000458e:	4657      	mov	r7, sl
10004590:	1b7d      	subs	r5, r7, r5
10004592:	1ac0      	subs	r0, r0, r3
10004594:	45aa      	cmp	sl, r5
10004596:	419b      	sbcs	r3, r3
10004598:	425f      	negs	r7, r3
1000459a:	1bc3      	subs	r3, r0, r7
1000459c:	464c      	mov	r4, r9
1000459e:	1c17      	adds	r7, r2, #0
100045a0:	e675      	b.n	1000428e <__aeabi_dsub+0xc2>
100045a2:	1c0d      	adds	r5, r1, #0
100045a4:	4315      	orrs	r5, r2
100045a6:	d120      	bne.n	100045ea <__aeabi_dsub+0x41e>
100045a8:	2400      	movs	r4, #0
100045aa:	2101      	movs	r1, #1
100045ac:	2300      	movs	r3, #0
100045ae:	2604      	movs	r6, #4
100045b0:	2700      	movs	r7, #0
100045b2:	e6b6      	b.n	10004322 <__aeabi_dsub+0x156>
100045b4:	2b1f      	cmp	r3, #31
100045b6:	dc4a      	bgt.n	1000464e <__aeabi_dsub+0x482>
100045b8:	2120      	movs	r1, #32
100045ba:	1ac9      	subs	r1, r1, r3
100045bc:	1c07      	adds	r7, r0, #0
100045be:	4652      	mov	r2, sl
100045c0:	408f      	lsls	r7, r1
100045c2:	40da      	lsrs	r2, r3
100045c4:	433a      	orrs	r2, r7
100045c6:	4657      	mov	r7, sl
100045c8:	408f      	lsls	r7, r1
100045ca:	1c39      	adds	r1, r7, #0
100045cc:	1e4f      	subs	r7, r1, #1
100045ce:	41b9      	sbcs	r1, r7
100045d0:	40d8      	lsrs	r0, r3
100045d2:	430a      	orrs	r2, r1
100045d4:	1c07      	adds	r7, r0, #0
100045d6:	e6db      	b.n	10004390 <__aeabi_dsub+0x1c4>
100045d8:	4664      	mov	r4, ip
100045da:	432c      	orrs	r4, r5
100045dc:	d169      	bne.n	100046b2 <__aeabi_dsub+0x4e6>
100045de:	1c51      	adds	r1, r2, #1
100045e0:	1c03      	adds	r3, r0, #0
100045e2:	4655      	mov	r5, sl
100045e4:	1c17      	adds	r7, r2, #0
100045e6:	464c      	mov	r4, r9
100045e8:	e682      	b.n	100042f0 <__aeabi_dsub+0x124>
100045ea:	1c15      	adds	r5, r2, #0
100045ec:	1c37      	adds	r7, r6, #0
100045ee:	e654      	b.n	1000429a <__aeabi_dsub+0xce>
100045f0:	2300      	movs	r3, #0
100045f2:	e78c      	b.n	1000450e <__aeabi_dsub+0x342>
100045f4:	2200      	movs	r2, #0
100045f6:	e7a4      	b.n	10004542 <__aeabi_dsub+0x376>
100045f8:	4667      	mov	r7, ip
100045fa:	432f      	orrs	r7, r5
100045fc:	2e00      	cmp	r6, #0
100045fe:	d000      	beq.n	10004602 <__aeabi_dsub+0x436>
10004600:	e0d4      	b.n	100047ac <__aeabi_dsub+0x5e0>
10004602:	2f00      	cmp	r7, #0
10004604:	d100      	bne.n	10004608 <__aeabi_dsub+0x43c>
10004606:	e126      	b.n	10004856 <__aeabi_dsub+0x68a>
10004608:	4653      	mov	r3, sl
1000460a:	4303      	orrs	r3, r0
1000460c:	d100      	bne.n	10004610 <__aeabi_dsub+0x444>
1000460e:	e0e4      	b.n	100047da <__aeabi_dsub+0x60e>
10004610:	4651      	mov	r1, sl
10004612:	194f      	adds	r7, r1, r5
10004614:	42af      	cmp	r7, r5
10004616:	41ad      	sbcs	r5, r5
10004618:	4460      	add	r0, ip
1000461a:	426e      	negs	r6, r5
1000461c:	1983      	adds	r3, r0, r6
1000461e:	021e      	lsls	r6, r3, #8
10004620:	d400      	bmi.n	10004624 <__aeabi_dsub+0x458>
10004622:	e14e      	b.n	100048c2 <__aeabi_dsub+0x6f6>
10004624:	4897      	ldr	r0, [pc, #604]	; (10004884 <__aeabi_dsub+0x6b8>)
10004626:	1c3d      	adds	r5, r7, #0
10004628:	4003      	ands	r3, r0
1000462a:	2102      	movs	r1, #2
1000462c:	2701      	movs	r7, #1
1000462e:	e65f      	b.n	100042f0 <__aeabi_dsub+0x124>
10004630:	4661      	mov	r1, ip
10004632:	4329      	orrs	r1, r5
10004634:	2e00      	cmp	r6, #0
10004636:	d129      	bne.n	1000468c <__aeabi_dsub+0x4c0>
10004638:	2900      	cmp	r1, #0
1000463a:	d176      	bne.n	1000472a <__aeabi_dsub+0x55e>
1000463c:	4651      	mov	r1, sl
1000463e:	4301      	orrs	r1, r0
10004640:	d0b2      	beq.n	100045a8 <__aeabi_dsub+0x3dc>
10004642:	1c03      	adds	r3, r0, #0
10004644:	4655      	mov	r5, sl
10004646:	464c      	mov	r4, r9
10004648:	2101      	movs	r1, #1
1000464a:	2700      	movs	r7, #0
1000464c:	e650      	b.n	100042f0 <__aeabi_dsub+0x124>
1000464e:	1c1f      	adds	r7, r3, #0
10004650:	3f20      	subs	r7, #32
10004652:	1c01      	adds	r1, r0, #0
10004654:	40f9      	lsrs	r1, r7
10004656:	1c0f      	adds	r7, r1, #0
10004658:	2b20      	cmp	r3, #32
1000465a:	d100      	bne.n	1000465e <__aeabi_dsub+0x492>
1000465c:	e0c6      	b.n	100047ec <__aeabi_dsub+0x620>
1000465e:	2240      	movs	r2, #64	; 0x40
10004660:	1ad3      	subs	r3, r2, r3
10004662:	4098      	lsls	r0, r3
10004664:	1c02      	adds	r2, r0, #0
10004666:	4650      	mov	r0, sl
10004668:	4302      	orrs	r2, r0
1000466a:	1e53      	subs	r3, r2, #1
1000466c:	419a      	sbcs	r2, r3
1000466e:	433a      	orrs	r2, r7
10004670:	2700      	movs	r7, #0
10004672:	e68d      	b.n	10004390 <__aeabi_dsub+0x1c4>
10004674:	425b      	negs	r3, r3
10004676:	2e00      	cmp	r6, #0
10004678:	d130      	bne.n	100046dc <__aeabi_dsub+0x510>
1000467a:	4667      	mov	r7, ip
1000467c:	432f      	orrs	r7, r5
1000467e:	d000      	beq.n	10004682 <__aeabi_dsub+0x4b6>
10004680:	e0c8      	b.n	10004814 <__aeabi_dsub+0x648>
10004682:	1c51      	adds	r1, r2, #1
10004684:	1c03      	adds	r3, r0, #0
10004686:	4655      	mov	r5, sl
10004688:	1c17      	adds	r7, r2, #0
1000468a:	e631      	b.n	100042f0 <__aeabi_dsub+0x124>
1000468c:	2900      	cmp	r1, #0
1000468e:	d165      	bne.n	1000475c <__aeabi_dsub+0x590>
10004690:	4657      	mov	r7, sl
10004692:	4307      	orrs	r7, r0
10004694:	d100      	bne.n	10004698 <__aeabi_dsub+0x4cc>
10004696:	e0c8      	b.n	1000482a <__aeabi_dsub+0x65e>
10004698:	1c03      	adds	r3, r0, #0
1000469a:	2080      	movs	r0, #128	; 0x80
1000469c:	4655      	mov	r5, sl
1000469e:	464c      	mov	r4, r9
100046a0:	0101      	lsls	r1, r0, #4
100046a2:	4f77      	ldr	r7, [pc, #476]	; (10004880 <__aeabi_dsub+0x6b4>)
100046a4:	e624      	b.n	100042f0 <__aeabi_dsub+0x124>
100046a6:	2380      	movs	r3, #128	; 0x80
100046a8:	1c37      	adds	r7, r6, #0
100046aa:	0119      	lsls	r1, r3, #4
100046ac:	2604      	movs	r6, #4
100046ae:	2300      	movs	r3, #0
100046b0:	e637      	b.n	10004322 <__aeabi_dsub+0x156>
100046b2:	3f01      	subs	r7, #1
100046b4:	2f00      	cmp	r7, #0
100046b6:	d16e      	bne.n	10004796 <__aeabi_dsub+0x5ca>
100046b8:	4654      	mov	r4, sl
100046ba:	4661      	mov	r1, ip
100046bc:	1b65      	subs	r5, r4, r5
100046be:	1a40      	subs	r0, r0, r1
100046c0:	e768      	b.n	10004594 <__aeabi_dsub+0x3c8>
100046c2:	4667      	mov	r7, ip
100046c4:	433d      	orrs	r5, r7
100046c6:	2300      	movs	r3, #0
100046c8:	2d00      	cmp	r5, #0
100046ca:	d100      	bne.n	100046ce <__aeabi_dsub+0x502>
100046cc:	e75f      	b.n	1000458e <__aeabi_dsub+0x3c2>
100046ce:	2501      	movs	r5, #1
100046d0:	e75d      	b.n	1000458e <__aeabi_dsub+0x3c2>
100046d2:	2680      	movs	r6, #128	; 0x80
100046d4:	0131      	lsls	r1, r6, #4
100046d6:	2300      	movs	r3, #0
100046d8:	2604      	movs	r6, #4
100046da:	e622      	b.n	10004322 <__aeabi_dsub+0x156>
100046dc:	4968      	ldr	r1, [pc, #416]	; (10004880 <__aeabi_dsub+0x6b4>)
100046de:	428a      	cmp	r2, r1
100046e0:	d100      	bne.n	100046e4 <__aeabi_dsub+0x518>
100046e2:	e0c1      	b.n	10004868 <__aeabi_dsub+0x69c>
100046e4:	2780      	movs	r7, #128	; 0x80
100046e6:	4666      	mov	r6, ip
100046e8:	0439      	lsls	r1, r7, #16
100046ea:	430e      	orrs	r6, r1
100046ec:	46b4      	mov	ip, r6
100046ee:	2b38      	cmp	r3, #56	; 0x38
100046f0:	dd00      	ble.n	100046f4 <__aeabi_dsub+0x528>
100046f2:	e0a2      	b.n	1000483a <__aeabi_dsub+0x66e>
100046f4:	2b1f      	cmp	r3, #31
100046f6:	dd00      	ble.n	100046fa <__aeabi_dsub+0x52e>
100046f8:	e0d0      	b.n	1000489c <__aeabi_dsub+0x6d0>
100046fa:	2120      	movs	r1, #32
100046fc:	1ac9      	subs	r1, r1, r3
100046fe:	1c2e      	adds	r6, r5, #0
10004700:	4667      	mov	r7, ip
10004702:	408f      	lsls	r7, r1
10004704:	408d      	lsls	r5, r1
10004706:	40de      	lsrs	r6, r3
10004708:	433e      	orrs	r6, r7
1000470a:	1c29      	adds	r1, r5, #0
1000470c:	4667      	mov	r7, ip
1000470e:	1e4d      	subs	r5, r1, #1
10004710:	41a9      	sbcs	r1, r5
10004712:	40df      	lsrs	r7, r3
10004714:	1c35      	adds	r5, r6, #0
10004716:	430d      	orrs	r5, r1
10004718:	1c3e      	adds	r6, r7, #0
1000471a:	4455      	add	r5, sl
1000471c:	4555      	cmp	r5, sl
1000471e:	419b      	sbcs	r3, r3
10004720:	1830      	adds	r0, r6, r0
10004722:	425e      	negs	r6, r3
10004724:	1983      	adds	r3, r0, r6
10004726:	1c17      	adds	r7, r2, #0
10004728:	e63a      	b.n	100043a0 <__aeabi_dsub+0x1d4>
1000472a:	4656      	mov	r6, sl
1000472c:	4306      	orrs	r6, r0
1000472e:	d054      	beq.n	100047da <__aeabi_dsub+0x60e>
10004730:	4657      	mov	r7, sl
10004732:	1bea      	subs	r2, r5, r7
10004734:	4663      	mov	r3, ip
10004736:	4295      	cmp	r5, r2
10004738:	41b6      	sbcs	r6, r6
1000473a:	1a19      	subs	r1, r3, r0
1000473c:	4273      	negs	r3, r6
1000473e:	1acb      	subs	r3, r1, r3
10004740:	021e      	lsls	r6, r3, #8
10004742:	d400      	bmi.n	10004746 <__aeabi_dsub+0x57a>
10004744:	e0a2      	b.n	1000488c <__aeabi_dsub+0x6c0>
10004746:	1b7d      	subs	r5, r7, r5
10004748:	4664      	mov	r4, ip
1000474a:	45aa      	cmp	sl, r5
1000474c:	41bf      	sbcs	r7, r7
1000474e:	1b00      	subs	r0, r0, r4
10004750:	427a      	negs	r2, r7
10004752:	1a83      	subs	r3, r0, r2
10004754:	464c      	mov	r4, r9
10004756:	2101      	movs	r1, #1
10004758:	2700      	movs	r7, #0
1000475a:	e5c9      	b.n	100042f0 <__aeabi_dsub+0x124>
1000475c:	4656      	mov	r6, sl
1000475e:	4306      	orrs	r6, r0
10004760:	d03f      	beq.n	100047e2 <__aeabi_dsub+0x616>
10004762:	4662      	mov	r2, ip
10004764:	2180      	movs	r1, #128	; 0x80
10004766:	0757      	lsls	r7, r2, #29
10004768:	08ed      	lsrs	r5, r5, #3
1000476a:	08d3      	lsrs	r3, r2, #3
1000476c:	030a      	lsls	r2, r1, #12
1000476e:	433d      	orrs	r5, r7
10004770:	4213      	tst	r3, r2
10004772:	d008      	beq.n	10004786 <__aeabi_dsub+0x5ba>
10004774:	08c6      	lsrs	r6, r0, #3
10004776:	4216      	tst	r6, r2
10004778:	d105      	bne.n	10004786 <__aeabi_dsub+0x5ba>
1000477a:	4655      	mov	r5, sl
1000477c:	08ec      	lsrs	r4, r5, #3
1000477e:	0745      	lsls	r5, r0, #29
10004780:	4325      	orrs	r5, r4
10004782:	1c33      	adds	r3, r6, #0
10004784:	464c      	mov	r4, r9
10004786:	0f68      	lsrs	r0, r5, #29
10004788:	00db      	lsls	r3, r3, #3
1000478a:	2680      	movs	r6, #128	; 0x80
1000478c:	4303      	orrs	r3, r0
1000478e:	00ed      	lsls	r5, r5, #3
10004790:	0131      	lsls	r1, r6, #4
10004792:	4f3b      	ldr	r7, [pc, #236]	; (10004880 <__aeabi_dsub+0x6b4>)
10004794:	e5ac      	b.n	100042f0 <__aeabi_dsub+0x124>
10004796:	493a      	ldr	r1, [pc, #232]	; (10004880 <__aeabi_dsub+0x6b4>)
10004798:	428a      	cmp	r2, r1
1000479a:	d000      	beq.n	1000479e <__aeabi_dsub+0x5d2>
1000479c:	e6e4      	b.n	10004568 <__aeabi_dsub+0x39c>
1000479e:	2680      	movs	r6, #128	; 0x80
100047a0:	1c03      	adds	r3, r0, #0
100047a2:	4655      	mov	r5, sl
100047a4:	464c      	mov	r4, r9
100047a6:	0131      	lsls	r1, r6, #4
100047a8:	1c17      	adds	r7, r2, #0
100047aa:	e5a1      	b.n	100042f0 <__aeabi_dsub+0x124>
100047ac:	2f00      	cmp	r7, #0
100047ae:	d04c      	beq.n	1000484a <__aeabi_dsub+0x67e>
100047b0:	4653      	mov	r3, sl
100047b2:	4303      	orrs	r3, r0
100047b4:	d015      	beq.n	100047e2 <__aeabi_dsub+0x616>
100047b6:	4662      	mov	r2, ip
100047b8:	2680      	movs	r6, #128	; 0x80
100047ba:	08ed      	lsrs	r5, r5, #3
100047bc:	0751      	lsls	r1, r2, #29
100047be:	08d3      	lsrs	r3, r2, #3
100047c0:	0337      	lsls	r7, r6, #12
100047c2:	430d      	orrs	r5, r1
100047c4:	423b      	tst	r3, r7
100047c6:	d0de      	beq.n	10004786 <__aeabi_dsub+0x5ba>
100047c8:	08c2      	lsrs	r2, r0, #3
100047ca:	423a      	tst	r2, r7
100047cc:	d1db      	bne.n	10004786 <__aeabi_dsub+0x5ba>
100047ce:	4655      	mov	r5, sl
100047d0:	08e9      	lsrs	r1, r5, #3
100047d2:	0745      	lsls	r5, r0, #29
100047d4:	1c13      	adds	r3, r2, #0
100047d6:	430d      	orrs	r5, r1
100047d8:	e7d5      	b.n	10004786 <__aeabi_dsub+0x5ba>
100047da:	4663      	mov	r3, ip
100047dc:	2101      	movs	r1, #1
100047de:	2700      	movs	r7, #0
100047e0:	e586      	b.n	100042f0 <__aeabi_dsub+0x124>
100047e2:	2780      	movs	r7, #128	; 0x80
100047e4:	0139      	lsls	r1, r7, #4
100047e6:	4663      	mov	r3, ip
100047e8:	4f25      	ldr	r7, [pc, #148]	; (10004880 <__aeabi_dsub+0x6b4>)
100047ea:	e581      	b.n	100042f0 <__aeabi_dsub+0x124>
100047ec:	2200      	movs	r2, #0
100047ee:	e73a      	b.n	10004666 <__aeabi_dsub+0x49a>
100047f0:	1c3c      	adds	r4, r7, #0
100047f2:	3c20      	subs	r4, #32
100047f4:	4666      	mov	r6, ip
100047f6:	40e6      	lsrs	r6, r4
100047f8:	1c33      	adds	r3, r6, #0
100047fa:	2f20      	cmp	r7, #32
100047fc:	d05f      	beq.n	100048be <__aeabi_dsub+0x6f2>
100047fe:	2440      	movs	r4, #64	; 0x40
10004800:	1be7      	subs	r7, r4, r7
10004802:	4666      	mov	r6, ip
10004804:	40be      	lsls	r6, r7
10004806:	1c31      	adds	r1, r6, #0
10004808:	430d      	orrs	r5, r1
1000480a:	1e69      	subs	r1, r5, #1
1000480c:	418d      	sbcs	r5, r1
1000480e:	431d      	orrs	r5, r3
10004810:	2300      	movs	r3, #0
10004812:	e6bc      	b.n	1000458e <__aeabi_dsub+0x3c2>
10004814:	3b01      	subs	r3, #1
10004816:	2b00      	cmp	r3, #0
10004818:	d122      	bne.n	10004860 <__aeabi_dsub+0x694>
1000481a:	4455      	add	r5, sl
1000481c:	4555      	cmp	r5, sl
1000481e:	41bf      	sbcs	r7, r7
10004820:	427b      	negs	r3, r7
10004822:	4460      	add	r0, ip
10004824:	18c3      	adds	r3, r0, r3
10004826:	1c17      	adds	r7, r2, #0
10004828:	e5ba      	b.n	100043a0 <__aeabi_dsub+0x1d4>
1000482a:	2180      	movs	r1, #128	; 0x80
1000482c:	2204      	movs	r2, #4
1000482e:	2400      	movs	r4, #0
10004830:	0109      	lsls	r1, r1, #4
10004832:	4b15      	ldr	r3, [pc, #84]	; (10004888 <__aeabi_dsub+0x6bc>)
10004834:	4256      	negs	r6, r2
10004836:	4f12      	ldr	r7, [pc, #72]	; (10004880 <__aeabi_dsub+0x6b4>)
10004838:	e573      	b.n	10004322 <__aeabi_dsub+0x156>
1000483a:	4663      	mov	r3, ip
1000483c:	431d      	orrs	r5, r3
1000483e:	2600      	movs	r6, #0
10004840:	2d00      	cmp	r5, #0
10004842:	d100      	bne.n	10004846 <__aeabi_dsub+0x67a>
10004844:	e769      	b.n	1000471a <__aeabi_dsub+0x54e>
10004846:	2501      	movs	r5, #1
10004848:	e767      	b.n	1000471a <__aeabi_dsub+0x54e>
1000484a:	2280      	movs	r2, #128	; 0x80
1000484c:	1c03      	adds	r3, r0, #0
1000484e:	4655      	mov	r5, sl
10004850:	0111      	lsls	r1, r2, #4
10004852:	4f0b      	ldr	r7, [pc, #44]	; (10004880 <__aeabi_dsub+0x6b4>)
10004854:	e54c      	b.n	100042f0 <__aeabi_dsub+0x124>
10004856:	1c03      	adds	r3, r0, #0
10004858:	4655      	mov	r5, sl
1000485a:	2101      	movs	r1, #1
1000485c:	2700      	movs	r7, #0
1000485e:	e547      	b.n	100042f0 <__aeabi_dsub+0x124>
10004860:	4907      	ldr	r1, [pc, #28]	; (10004880 <__aeabi_dsub+0x6b4>)
10004862:	428a      	cmp	r2, r1
10004864:	d000      	beq.n	10004868 <__aeabi_dsub+0x69c>
10004866:	e742      	b.n	100046ee <__aeabi_dsub+0x522>
10004868:	2180      	movs	r1, #128	; 0x80
1000486a:	1c03      	adds	r3, r0, #0
1000486c:	4655      	mov	r5, sl
1000486e:	0109      	lsls	r1, r1, #4
10004870:	1c17      	adds	r7, r2, #0
10004872:	e53d      	b.n	100042f0 <__aeabi_dsub+0x124>
10004874:	057f      	lsls	r7, r7, #21
10004876:	0d7f      	lsrs	r7, r7, #21
10004878:	2600      	movs	r6, #0
1000487a:	2200      	movs	r2, #0
1000487c:	e55e      	b.n	1000433c <__aeabi_dsub+0x170>
1000487e:	46c0      	nop			; (mov r8, r8)
10004880:	000007ff 	.word	0x000007ff
10004884:	ff7fffff 	.word	0xff7fffff
10004888:	007fffff 	.word	0x007fffff
1000488c:	1c1d      	adds	r5, r3, #0
1000488e:	4315      	orrs	r5, r2
10004890:	d100      	bne.n	10004894 <__aeabi_dsub+0x6c8>
10004892:	e689      	b.n	100045a8 <__aeabi_dsub+0x3dc>
10004894:	1c15      	adds	r5, r2, #0
10004896:	2101      	movs	r1, #1
10004898:	2700      	movs	r7, #0
1000489a:	e529      	b.n	100042f0 <__aeabi_dsub+0x124>
1000489c:	1c1f      	adds	r7, r3, #0
1000489e:	3f20      	subs	r7, #32
100048a0:	4661      	mov	r1, ip
100048a2:	40f9      	lsrs	r1, r7
100048a4:	2b20      	cmp	r3, #32
100048a6:	d010      	beq.n	100048ca <__aeabi_dsub+0x6fe>
100048a8:	2640      	movs	r6, #64	; 0x40
100048aa:	1af3      	subs	r3, r6, r3
100048ac:	4667      	mov	r7, ip
100048ae:	409f      	lsls	r7, r3
100048b0:	1c3b      	adds	r3, r7, #0
100048b2:	431d      	orrs	r5, r3
100048b4:	1e6b      	subs	r3, r5, #1
100048b6:	419d      	sbcs	r5, r3
100048b8:	430d      	orrs	r5, r1
100048ba:	2600      	movs	r6, #0
100048bc:	e72d      	b.n	1000471a <__aeabi_dsub+0x54e>
100048be:	2100      	movs	r1, #0
100048c0:	e7a2      	b.n	10004808 <__aeabi_dsub+0x63c>
100048c2:	1c3d      	adds	r5, r7, #0
100048c4:	2101      	movs	r1, #1
100048c6:	2700      	movs	r7, #0
100048c8:	e512      	b.n	100042f0 <__aeabi_dsub+0x124>
100048ca:	2300      	movs	r3, #0
100048cc:	e7f1      	b.n	100048b2 <__aeabi_dsub+0x6e6>
100048ce:	46c0      	nop			; (mov r8, r8)

100048d0 <__aeabi_d2iz>:
100048d0:	4a13      	ldr	r2, [pc, #76]	; (10004920 <__aeabi_d2iz+0x50>)
100048d2:	030b      	lsls	r3, r1, #12
100048d4:	b530      	push	{r4, r5, lr}
100048d6:	1c05      	adds	r5, r0, #0
100048d8:	0048      	lsls	r0, r1, #1
100048da:	0b1c      	lsrs	r4, r3, #12
100048dc:	0fc9      	lsrs	r1, r1, #31
100048de:	0d43      	lsrs	r3, r0, #21
100048e0:	2000      	movs	r0, #0
100048e2:	4293      	cmp	r3, r2
100048e4:	dd11      	ble.n	1000490a <__aeabi_d2iz+0x3a>
100048e6:	480f      	ldr	r0, [pc, #60]	; (10004924 <__aeabi_d2iz+0x54>)
100048e8:	4283      	cmp	r3, r0
100048ea:	dc0f      	bgt.n	1000490c <__aeabi_d2iz+0x3c>
100048ec:	2280      	movs	r2, #128	; 0x80
100048ee:	0350      	lsls	r0, r2, #13
100048f0:	4a0d      	ldr	r2, [pc, #52]	; (10004928 <__aeabi_d2iz+0x58>)
100048f2:	4304      	orrs	r4, r0
100048f4:	1ad0      	subs	r0, r2, r3
100048f6:	281f      	cmp	r0, #31
100048f8:	dd0b      	ble.n	10004912 <__aeabi_d2iz+0x42>
100048fa:	4d0c      	ldr	r5, [pc, #48]	; (1000492c <__aeabi_d2iz+0x5c>)
100048fc:	1aeb      	subs	r3, r5, r3
100048fe:	40dc      	lsrs	r4, r3
10004900:	1c22      	adds	r2, r4, #0
10004902:	4250      	negs	r0, r2
10004904:	2900      	cmp	r1, #0
10004906:	d100      	bne.n	1000490a <__aeabi_d2iz+0x3a>
10004908:	1c10      	adds	r0, r2, #0
1000490a:	bd30      	pop	{r4, r5, pc}
1000490c:	4c08      	ldr	r4, [pc, #32]	; (10004930 <__aeabi_d2iz+0x60>)
1000490e:	1908      	adds	r0, r1, r4
10004910:	e7fb      	b.n	1000490a <__aeabi_d2iz+0x3a>
10004912:	40c5      	lsrs	r5, r0
10004914:	4807      	ldr	r0, [pc, #28]	; (10004934 <__aeabi_d2iz+0x64>)
10004916:	1c2a      	adds	r2, r5, #0
10004918:	181d      	adds	r5, r3, r0
1000491a:	40ac      	lsls	r4, r5
1000491c:	4322      	orrs	r2, r4
1000491e:	e7f0      	b.n	10004902 <__aeabi_d2iz+0x32>
10004920:	000003fe 	.word	0x000003fe
10004924:	0000041d 	.word	0x0000041d
10004928:	00000433 	.word	0x00000433
1000492c:	00000413 	.word	0x00000413
10004930:	7fffffff 	.word	0x7fffffff
10004934:	fffffbed 	.word	0xfffffbed

10004938 <__aeabi_ui2d>:
10004938:	b570      	push	{r4, r5, r6, lr}
1000493a:	1e04      	subs	r4, r0, #0
1000493c:	d026      	beq.n	1000498c <__aeabi_ui2d+0x54>
1000493e:	f000 f86b 	bl	10004a18 <__clzsi2>
10004942:	4914      	ldr	r1, [pc, #80]	; (10004994 <__aeabi_ui2d+0x5c>)
10004944:	1a0a      	subs	r2, r1, r0
10004946:	280a      	cmp	r0, #10
10004948:	dd13      	ble.n	10004972 <__aeabi_ui2d+0x3a>
1000494a:	380b      	subs	r0, #11
1000494c:	4084      	lsls	r4, r0
1000494e:	0556      	lsls	r6, r2, #21
10004950:	0324      	lsls	r4, r4, #12
10004952:	0d72      	lsrs	r2, r6, #21
10004954:	0b25      	lsrs	r5, r4, #12
10004956:	2600      	movs	r6, #0
10004958:	2000      	movs	r0, #0
1000495a:	2100      	movs	r1, #0
1000495c:	1c30      	adds	r0, r6, #0
1000495e:	0d0e      	lsrs	r6, r1, #20
10004960:	0533      	lsls	r3, r6, #20
10004962:	4c0d      	ldr	r4, [pc, #52]	; (10004998 <__aeabi_ui2d+0x60>)
10004964:	432b      	orrs	r3, r5
10004966:	0511      	lsls	r1, r2, #20
10004968:	401c      	ands	r4, r3
1000496a:	430c      	orrs	r4, r1
1000496c:	0065      	lsls	r5, r4, #1
1000496e:	0869      	lsrs	r1, r5, #1
10004970:	bd70      	pop	{r4, r5, r6, pc}
10004972:	230b      	movs	r3, #11
10004974:	1c05      	adds	r5, r0, #0
10004976:	1a18      	subs	r0, r3, r0
10004978:	3515      	adds	r5, #21
1000497a:	1c21      	adds	r1, r4, #0
1000497c:	40c4      	lsrs	r4, r0
1000497e:	40a9      	lsls	r1, r5
10004980:	0552      	lsls	r2, r2, #21
10004982:	0325      	lsls	r5, r4, #12
10004984:	1c0e      	adds	r6, r1, #0
10004986:	0b2d      	lsrs	r5, r5, #12
10004988:	0d52      	lsrs	r2, r2, #21
1000498a:	e7e5      	b.n	10004958 <__aeabi_ui2d+0x20>
1000498c:	2200      	movs	r2, #0
1000498e:	2500      	movs	r5, #0
10004990:	2600      	movs	r6, #0
10004992:	e7e1      	b.n	10004958 <__aeabi_ui2d+0x20>
10004994:	0000041e 	.word	0x0000041e
10004998:	800fffff 	.word	0x800fffff

1000499c <__aeabi_cdrcmple>:
1000499c:	4684      	mov	ip, r0
1000499e:	1c10      	adds	r0, r2, #0
100049a0:	4662      	mov	r2, ip
100049a2:	468c      	mov	ip, r1
100049a4:	1c19      	adds	r1, r3, #0
100049a6:	4663      	mov	r3, ip
100049a8:	e000      	b.n	100049ac <__aeabi_cdcmpeq>
100049aa:	46c0      	nop			; (mov r8, r8)

100049ac <__aeabi_cdcmpeq>:
100049ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
100049ae:	f000 f903 	bl	10004bb8 <__ledf2>
100049b2:	2800      	cmp	r0, #0
100049b4:	d401      	bmi.n	100049ba <__aeabi_cdcmpeq+0xe>
100049b6:	2100      	movs	r1, #0
100049b8:	42c8      	cmn	r0, r1
100049ba:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

100049bc <__aeabi_dcmpeq>:
100049bc:	b510      	push	{r4, lr}
100049be:	f000 f849 	bl	10004a54 <__eqdf2>
100049c2:	4240      	negs	r0, r0
100049c4:	3001      	adds	r0, #1
100049c6:	bd10      	pop	{r4, pc}

100049c8 <__aeabi_dcmplt>:
100049c8:	b510      	push	{r4, lr}
100049ca:	f000 f8f5 	bl	10004bb8 <__ledf2>
100049ce:	2800      	cmp	r0, #0
100049d0:	db01      	blt.n	100049d6 <__aeabi_dcmplt+0xe>
100049d2:	2000      	movs	r0, #0
100049d4:	bd10      	pop	{r4, pc}
100049d6:	2001      	movs	r0, #1
100049d8:	bd10      	pop	{r4, pc}
100049da:	46c0      	nop			; (mov r8, r8)

100049dc <__aeabi_dcmple>:
100049dc:	b510      	push	{r4, lr}
100049de:	f000 f8eb 	bl	10004bb8 <__ledf2>
100049e2:	2800      	cmp	r0, #0
100049e4:	dd01      	ble.n	100049ea <__aeabi_dcmple+0xe>
100049e6:	2000      	movs	r0, #0
100049e8:	bd10      	pop	{r4, pc}
100049ea:	2001      	movs	r0, #1
100049ec:	bd10      	pop	{r4, pc}
100049ee:	46c0      	nop			; (mov r8, r8)

100049f0 <__aeabi_dcmpgt>:
100049f0:	b510      	push	{r4, lr}
100049f2:	f000 f86d 	bl	10004ad0 <__gedf2>
100049f6:	2800      	cmp	r0, #0
100049f8:	dc01      	bgt.n	100049fe <__aeabi_dcmpgt+0xe>
100049fa:	2000      	movs	r0, #0
100049fc:	bd10      	pop	{r4, pc}
100049fe:	2001      	movs	r0, #1
10004a00:	bd10      	pop	{r4, pc}
10004a02:	46c0      	nop			; (mov r8, r8)

10004a04 <__aeabi_dcmpge>:
10004a04:	b510      	push	{r4, lr}
10004a06:	f000 f863 	bl	10004ad0 <__gedf2>
10004a0a:	2800      	cmp	r0, #0
10004a0c:	da01      	bge.n	10004a12 <__aeabi_dcmpge+0xe>
10004a0e:	2000      	movs	r0, #0
10004a10:	bd10      	pop	{r4, pc}
10004a12:	2001      	movs	r0, #1
10004a14:	bd10      	pop	{r4, pc}
10004a16:	46c0      	nop			; (mov r8, r8)

10004a18 <__clzsi2>:
10004a18:	211c      	movs	r1, #28
10004a1a:	2301      	movs	r3, #1
10004a1c:	041b      	lsls	r3, r3, #16
10004a1e:	4298      	cmp	r0, r3
10004a20:	d301      	bcc.n	10004a26 <__clzsi2+0xe>
10004a22:	0c00      	lsrs	r0, r0, #16
10004a24:	3910      	subs	r1, #16
10004a26:	0a1b      	lsrs	r3, r3, #8
10004a28:	4298      	cmp	r0, r3
10004a2a:	d301      	bcc.n	10004a30 <__clzsi2+0x18>
10004a2c:	0a00      	lsrs	r0, r0, #8
10004a2e:	3908      	subs	r1, #8
10004a30:	091b      	lsrs	r3, r3, #4
10004a32:	4298      	cmp	r0, r3
10004a34:	d301      	bcc.n	10004a3a <__clzsi2+0x22>
10004a36:	0900      	lsrs	r0, r0, #4
10004a38:	3904      	subs	r1, #4
10004a3a:	a202      	add	r2, pc, #8	; (adr r2, 10004a44 <__clzsi2+0x2c>)
10004a3c:	5c10      	ldrb	r0, [r2, r0]
10004a3e:	1840      	adds	r0, r0, r1
10004a40:	4770      	bx	lr
10004a42:	46c0      	nop			; (mov r8, r8)
10004a44:	02020304 	.word	0x02020304
10004a48:	01010101 	.word	0x01010101
	...

10004a54 <__eqdf2>:
10004a54:	b5f0      	push	{r4, r5, r6, r7, lr}
10004a56:	4694      	mov	ip, r2
10004a58:	4647      	mov	r7, r8
10004a5a:	031a      	lsls	r2, r3, #12
10004a5c:	1c06      	adds	r6, r0, #0
10004a5e:	0058      	lsls	r0, r3, #1
10004a60:	b480      	push	{r7}
10004a62:	0b17      	lsrs	r7, r2, #12
10004a64:	0d42      	lsrs	r2, r0, #21
10004a66:	4819      	ldr	r0, [pc, #100]	; (10004acc <__eqdf2+0x78>)
10004a68:	030d      	lsls	r5, r1, #12
10004a6a:	004c      	lsls	r4, r1, #1
10004a6c:	0fdb      	lsrs	r3, r3, #31
10004a6e:	0b2d      	lsrs	r5, r5, #12
10004a70:	0d64      	lsrs	r4, r4, #21
10004a72:	0fc9      	lsrs	r1, r1, #31
10004a74:	4698      	mov	r8, r3
10004a76:	4284      	cmp	r4, r0
10004a78:	d008      	beq.n	10004a8c <__eqdf2+0x38>
10004a7a:	4814      	ldr	r0, [pc, #80]	; (10004acc <__eqdf2+0x78>)
10004a7c:	4282      	cmp	r2, r0
10004a7e:	d00d      	beq.n	10004a9c <__eqdf2+0x48>
10004a80:	2001      	movs	r0, #1
10004a82:	4294      	cmp	r4, r2
10004a84:	d012      	beq.n	10004aac <__eqdf2+0x58>
10004a86:	bc04      	pop	{r2}
10004a88:	4690      	mov	r8, r2
10004a8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
10004a8c:	1c2b      	adds	r3, r5, #0
10004a8e:	4333      	orrs	r3, r6
10004a90:	2001      	movs	r0, #1
10004a92:	2b00      	cmp	r3, #0
10004a94:	d1f7      	bne.n	10004a86 <__eqdf2+0x32>
10004a96:	480d      	ldr	r0, [pc, #52]	; (10004acc <__eqdf2+0x78>)
10004a98:	4282      	cmp	r2, r0
10004a9a:	d1f1      	bne.n	10004a80 <__eqdf2+0x2c>
10004a9c:	4663      	mov	r3, ip
10004a9e:	433b      	orrs	r3, r7
10004aa0:	2001      	movs	r0, #1
10004aa2:	2b00      	cmp	r3, #0
10004aa4:	d1ef      	bne.n	10004a86 <__eqdf2+0x32>
10004aa6:	2001      	movs	r0, #1
10004aa8:	4294      	cmp	r4, r2
10004aaa:	d1ec      	bne.n	10004a86 <__eqdf2+0x32>
10004aac:	42bd      	cmp	r5, r7
10004aae:	d1ea      	bne.n	10004a86 <__eqdf2+0x32>
10004ab0:	4566      	cmp	r6, ip
10004ab2:	d1e8      	bne.n	10004a86 <__eqdf2+0x32>
10004ab4:	4541      	cmp	r1, r8
10004ab6:	d006      	beq.n	10004ac6 <__eqdf2+0x72>
10004ab8:	2c00      	cmp	r4, #0
10004aba:	d1e4      	bne.n	10004a86 <__eqdf2+0x32>
10004abc:	1c28      	adds	r0, r5, #0
10004abe:	4330      	orrs	r0, r6
10004ac0:	1e45      	subs	r5, r0, #1
10004ac2:	41a8      	sbcs	r0, r5
10004ac4:	e7df      	b.n	10004a86 <__eqdf2+0x32>
10004ac6:	2000      	movs	r0, #0
10004ac8:	e7dd      	b.n	10004a86 <__eqdf2+0x32>
10004aca:	46c0      	nop			; (mov r8, r8)
10004acc:	000007ff 	.word	0x000007ff

10004ad0 <__gedf2>:
10004ad0:	b5f0      	push	{r4, r5, r6, r7, lr}
10004ad2:	4657      	mov	r7, sl
10004ad4:	464e      	mov	r6, r9
10004ad6:	4645      	mov	r5, r8
10004ad8:	b4e0      	push	{r5, r6, r7}
10004ada:	1c04      	adds	r4, r0, #0
10004adc:	004e      	lsls	r6, r1, #1
10004ade:	0308      	lsls	r0, r1, #12
10004ae0:	0fc9      	lsrs	r1, r1, #31
10004ae2:	468a      	mov	sl, r1
10004ae4:	1c17      	adds	r7, r2, #0
10004ae6:	0059      	lsls	r1, r3, #1
10004ae8:	031a      	lsls	r2, r3, #12
10004aea:	0b05      	lsrs	r5, r0, #12
10004aec:	0d70      	lsrs	r0, r6, #21
10004aee:	0b16      	lsrs	r6, r2, #12
10004af0:	0d4a      	lsrs	r2, r1, #21
10004af2:	4930      	ldr	r1, [pc, #192]	; (10004bb4 <__gedf2+0xe4>)
10004af4:	0fdb      	lsrs	r3, r3, #31
10004af6:	469c      	mov	ip, r3
10004af8:	4288      	cmp	r0, r1
10004afa:	d032      	beq.n	10004b62 <__gedf2+0x92>
10004afc:	492d      	ldr	r1, [pc, #180]	; (10004bb4 <__gedf2+0xe4>)
10004afe:	428a      	cmp	r2, r1
10004b00:	d035      	beq.n	10004b6e <__gedf2+0x9e>
10004b02:	2800      	cmp	r0, #0
10004b04:	d10f      	bne.n	10004b26 <__gedf2+0x56>
10004b06:	1c29      	adds	r1, r5, #0
10004b08:	4321      	orrs	r1, r4
10004b0a:	424b      	negs	r3, r1
10004b0c:	414b      	adcs	r3, r1
10004b0e:	4698      	mov	r8, r3
10004b10:	2a00      	cmp	r2, #0
10004b12:	d00b      	beq.n	10004b2c <__gedf2+0x5c>
10004b14:	2b00      	cmp	r3, #0
10004b16:	d11a      	bne.n	10004b4e <__gedf2+0x7e>
10004b18:	45e2      	cmp	sl, ip
10004b1a:	d02c      	beq.n	10004b76 <__gedf2+0xa6>
10004b1c:	4655      	mov	r5, sl
10004b1e:	2d00      	cmp	r5, #0
10004b20:	d118      	bne.n	10004b54 <__gedf2+0x84>
10004b22:	2001      	movs	r0, #1
10004b24:	e018      	b.n	10004b58 <__gedf2+0x88>
10004b26:	2a00      	cmp	r2, #0
10004b28:	d1f6      	bne.n	10004b18 <__gedf2+0x48>
10004b2a:	4690      	mov	r8, r2
10004b2c:	1c31      	adds	r1, r6, #0
10004b2e:	4339      	orrs	r1, r7
10004b30:	424b      	negs	r3, r1
10004b32:	414b      	adcs	r3, r1
10004b34:	4641      	mov	r1, r8
10004b36:	2900      	cmp	r1, #0
10004b38:	d106      	bne.n	10004b48 <__gedf2+0x78>
10004b3a:	2b00      	cmp	r3, #0
10004b3c:	d0ec      	beq.n	10004b18 <__gedf2+0x48>
10004b3e:	4656      	mov	r6, sl
10004b40:	2001      	movs	r0, #1
10004b42:	2e00      	cmp	r6, #0
10004b44:	d008      	beq.n	10004b58 <__gedf2+0x88>
10004b46:	e005      	b.n	10004b54 <__gedf2+0x84>
10004b48:	2000      	movs	r0, #0
10004b4a:	2b00      	cmp	r3, #0
10004b4c:	d104      	bne.n	10004b58 <__gedf2+0x88>
10004b4e:	4667      	mov	r7, ip
10004b50:	2f00      	cmp	r7, #0
10004b52:	d1e6      	bne.n	10004b22 <__gedf2+0x52>
10004b54:	2301      	movs	r3, #1
10004b56:	4258      	negs	r0, r3
10004b58:	bc1c      	pop	{r2, r3, r4}
10004b5a:	4690      	mov	r8, r2
10004b5c:	4699      	mov	r9, r3
10004b5e:	46a2      	mov	sl, r4
10004b60:	bdf0      	pop	{r4, r5, r6, r7, pc}
10004b62:	1c2b      	adds	r3, r5, #0
10004b64:	4323      	orrs	r3, r4
10004b66:	d0c9      	beq.n	10004afc <__gedf2+0x2c>
10004b68:	2102      	movs	r1, #2
10004b6a:	4248      	negs	r0, r1
10004b6c:	e7f4      	b.n	10004b58 <__gedf2+0x88>
10004b6e:	1c33      	adds	r3, r6, #0
10004b70:	433b      	orrs	r3, r7
10004b72:	d0c6      	beq.n	10004b02 <__gedf2+0x32>
10004b74:	e7f8      	b.n	10004b68 <__gedf2+0x98>
10004b76:	4290      	cmp	r0, r2
10004b78:	dc05      	bgt.n	10004b86 <__gedf2+0xb6>
10004b7a:	da09      	bge.n	10004b90 <__gedf2+0xc0>
10004b7c:	4652      	mov	r2, sl
10004b7e:	2a00      	cmp	r2, #0
10004b80:	d0e8      	beq.n	10004b54 <__gedf2+0x84>
10004b82:	2001      	movs	r0, #1
10004b84:	e7e8      	b.n	10004b58 <__gedf2+0x88>
10004b86:	4654      	mov	r4, sl
10004b88:	2c00      	cmp	r4, #0
10004b8a:	d1e3      	bne.n	10004b54 <__gedf2+0x84>
10004b8c:	2001      	movs	r0, #1
10004b8e:	e7e3      	b.n	10004b58 <__gedf2+0x88>
10004b90:	42b5      	cmp	r5, r6
10004b92:	d8c3      	bhi.n	10004b1c <__gedf2+0x4c>
10004b94:	d007      	beq.n	10004ba6 <__gedf2+0xd6>
10004b96:	2000      	movs	r0, #0
10004b98:	42b5      	cmp	r5, r6
10004b9a:	d2dd      	bcs.n	10004b58 <__gedf2+0x88>
10004b9c:	4650      	mov	r0, sl
10004b9e:	2800      	cmp	r0, #0
10004ba0:	d0d8      	beq.n	10004b54 <__gedf2+0x84>
10004ba2:	2001      	movs	r0, #1
10004ba4:	e7d8      	b.n	10004b58 <__gedf2+0x88>
10004ba6:	42bc      	cmp	r4, r7
10004ba8:	d8b8      	bhi.n	10004b1c <__gedf2+0x4c>
10004baa:	2000      	movs	r0, #0
10004bac:	42bc      	cmp	r4, r7
10004bae:	d3f5      	bcc.n	10004b9c <__gedf2+0xcc>
10004bb0:	e7d2      	b.n	10004b58 <__gedf2+0x88>
10004bb2:	46c0      	nop			; (mov r8, r8)
10004bb4:	000007ff 	.word	0x000007ff

10004bb8 <__ledf2>:
10004bb8:	b5f0      	push	{r4, r5, r6, r7, lr}
10004bba:	4644      	mov	r4, r8
10004bbc:	465f      	mov	r7, fp
10004bbe:	4656      	mov	r6, sl
10004bc0:	464d      	mov	r5, r9
10004bc2:	b4f0      	push	{r4, r5, r6, r7}
10004bc4:	4694      	mov	ip, r2
10004bc6:	1c06      	adds	r6, r0, #0
10004bc8:	031a      	lsls	r2, r3, #12
10004bca:	0058      	lsls	r0, r3, #1
10004bcc:	0b17      	lsrs	r7, r2, #12
10004bce:	0d42      	lsrs	r2, r0, #21
10004bd0:	482e      	ldr	r0, [pc, #184]	; (10004c8c <__ledf2+0xd4>)
10004bd2:	030d      	lsls	r5, r1, #12
10004bd4:	004c      	lsls	r4, r1, #1
10004bd6:	0fdb      	lsrs	r3, r3, #31
10004bd8:	0b2d      	lsrs	r5, r5, #12
10004bda:	0d64      	lsrs	r4, r4, #21
10004bdc:	0fc9      	lsrs	r1, r1, #31
10004bde:	4698      	mov	r8, r3
10004be0:	4284      	cmp	r4, r0
10004be2:	d033      	beq.n	10004c4c <__ledf2+0x94>
10004be4:	4829      	ldr	r0, [pc, #164]	; (10004c8c <__ledf2+0xd4>)
10004be6:	4282      	cmp	r2, r0
10004be8:	d036      	beq.n	10004c58 <__ledf2+0xa0>
10004bea:	2c00      	cmp	r4, #0
10004bec:	d019      	beq.n	10004c22 <__ledf2+0x6a>
10004bee:	2a00      	cmp	r2, #0
10004bf0:	d120      	bne.n	10004c34 <__ledf2+0x7c>
10004bf2:	4693      	mov	fp, r2
10004bf4:	4663      	mov	r3, ip
10004bf6:	433b      	orrs	r3, r7
10004bf8:	4258      	negs	r0, r3
10004bfa:	4158      	adcs	r0, r3
10004bfc:	465b      	mov	r3, fp
10004bfe:	4682      	mov	sl, r0
10004c00:	2b00      	cmp	r3, #0
10004c02:	d01d      	beq.n	10004c40 <__ledf2+0x88>
10004c04:	4651      	mov	r1, sl
10004c06:	2000      	movs	r0, #0
10004c08:	2900      	cmp	r1, #0
10004c0a:	d104      	bne.n	10004c16 <__ledf2+0x5e>
10004c0c:	4642      	mov	r2, r8
10004c0e:	2a00      	cmp	r2, #0
10004c10:	d114      	bne.n	10004c3c <__ledf2+0x84>
10004c12:	2401      	movs	r4, #1
10004c14:	4260      	negs	r0, r4
10004c16:	bc3c      	pop	{r2, r3, r4, r5}
10004c18:	4690      	mov	r8, r2
10004c1a:	4699      	mov	r9, r3
10004c1c:	46a2      	mov	sl, r4
10004c1e:	46ab      	mov	fp, r5
10004c20:	bdf0      	pop	{r4, r5, r6, r7, pc}
10004c22:	1c2b      	adds	r3, r5, #0
10004c24:	4333      	orrs	r3, r6
10004c26:	4258      	negs	r0, r3
10004c28:	4143      	adcs	r3, r0
10004c2a:	469b      	mov	fp, r3
10004c2c:	2a00      	cmp	r2, #0
10004c2e:	d0e1      	beq.n	10004bf4 <__ledf2+0x3c>
10004c30:	2b00      	cmp	r3, #0
10004c32:	d1eb      	bne.n	10004c0c <__ledf2+0x54>
10004c34:	4541      	cmp	r1, r8
10004c36:	d015      	beq.n	10004c64 <__ledf2+0xac>
10004c38:	2900      	cmp	r1, #0
10004c3a:	d1ea      	bne.n	10004c12 <__ledf2+0x5a>
10004c3c:	2001      	movs	r0, #1
10004c3e:	e7ea      	b.n	10004c16 <__ledf2+0x5e>
10004c40:	2800      	cmp	r0, #0
10004c42:	d0f7      	beq.n	10004c34 <__ledf2+0x7c>
10004c44:	2001      	movs	r0, #1
10004c46:	2900      	cmp	r1, #0
10004c48:	d0e5      	beq.n	10004c16 <__ledf2+0x5e>
10004c4a:	e7e2      	b.n	10004c12 <__ledf2+0x5a>
10004c4c:	1c2b      	adds	r3, r5, #0
10004c4e:	4333      	orrs	r3, r6
10004c50:	2002      	movs	r0, #2
10004c52:	2b00      	cmp	r3, #0
10004c54:	d1df      	bne.n	10004c16 <__ledf2+0x5e>
10004c56:	e7c5      	b.n	10004be4 <__ledf2+0x2c>
10004c58:	4663      	mov	r3, ip
10004c5a:	433b      	orrs	r3, r7
10004c5c:	2002      	movs	r0, #2
10004c5e:	2b00      	cmp	r3, #0
10004c60:	d1d9      	bne.n	10004c16 <__ledf2+0x5e>
10004c62:	e7c2      	b.n	10004bea <__ledf2+0x32>
10004c64:	4294      	cmp	r4, r2
10004c66:	dce7      	bgt.n	10004c38 <__ledf2+0x80>
10004c68:	db05      	blt.n	10004c76 <__ledf2+0xbe>
10004c6a:	42bd      	cmp	r5, r7
10004c6c:	d8e4      	bhi.n	10004c38 <__ledf2+0x80>
10004c6e:	d006      	beq.n	10004c7e <__ledf2+0xc6>
10004c70:	2000      	movs	r0, #0
10004c72:	42bd      	cmp	r5, r7
10004c74:	d2cf      	bcs.n	10004c16 <__ledf2+0x5e>
10004c76:	2900      	cmp	r1, #0
10004c78:	d0cb      	beq.n	10004c12 <__ledf2+0x5a>
10004c7a:	2001      	movs	r0, #1
10004c7c:	e7cb      	b.n	10004c16 <__ledf2+0x5e>
10004c7e:	4566      	cmp	r6, ip
10004c80:	d8da      	bhi.n	10004c38 <__ledf2+0x80>
10004c82:	2000      	movs	r0, #0
10004c84:	4566      	cmp	r6, ip
10004c86:	d3f6      	bcc.n	10004c76 <__ledf2+0xbe>
10004c88:	e7c5      	b.n	10004c16 <__ledf2+0x5e>
10004c8a:	46c0      	nop			; (mov r8, r8)
10004c8c:	000007ff 	.word	0x000007ff

Disassembly of section .VENEER_Code:

2000000c <HardFault_Veneer>:

/* ==================VENEERS VENEERS VENEERS VENEERS VENEERS=============== */
    .section ".XmcVeneerCode","ax",%progbits
.globl HardFault_Veneer
HardFault_Veneer:
    LDR R0, =HardFault_Handler
2000000c:	482c      	ldr	r0, [pc, #176]	; (200000c0 <CCU40_3_Veneer+0x20>)
    MOV PC,R0
2000000e:	4687      	mov	pc, r0
	...

2000002c <SVC_Veneer>:
    .long 0
    
/* ======================================================================== */
.globl SVC_Veneer
SVC_Veneer:
    LDR R0, =SVC_Handler
2000002c:	4825      	ldr	r0, [pc, #148]	; (200000c4 <CCU40_3_Veneer+0x24>)
    MOV PC,R0
2000002e:	4687      	mov	pc, r0
	...

20000038 <PendSV_Veneer>:
    .long 0
    .long 0
/* ======================================================================== */
.globl PendSV_Veneer
PendSV_Veneer:
    LDR R0, =PendSV_Handler
20000038:	4823      	ldr	r0, [pc, #140]	; (200000c8 <CCU40_3_Veneer+0x28>)
    MOV PC,R0
2000003a:	4687      	mov	pc, r0

2000003c <SysTick_Veneer>:
/* ======================================================================== */
.globl SysTick_Veneer 
SysTick_Veneer:
    LDR R0, =SysTick_Handler
2000003c:	4823      	ldr	r0, [pc, #140]	; (200000cc <CCU40_3_Veneer+0x2c>)
    MOV PC,R0
2000003e:	4687      	mov	pc, r0

20000040 <SCU_0_Veneer>:
/* ======================================================================== */
.globl SCU_0_Veneer 
SCU_0_Veneer:
    LDR R0, =SCU_0_IRQHandler
20000040:	4823      	ldr	r0, [pc, #140]	; (200000d0 <CCU40_3_Veneer+0x30>)
    MOV PC,R0
20000042:	4687      	mov	pc, r0

20000044 <SCU_1_Veneer>:
/* ======================================================================== */
.globl SCU_1_Veneer 
SCU_1_Veneer:
    LDR R0, =SCU_1_IRQHandler
20000044:	4823      	ldr	r0, [pc, #140]	; (200000d4 <CCU40_3_Veneer+0x34>)
    MOV PC,R0
20000046:	4687      	mov	pc, r0

20000048 <SCU_2_Veneer>:
/* ======================================================================== */
.globl SCU_2_Veneer
SCU_2_Veneer:
    LDR R0, =SCU_2_IRQHandler
20000048:	4823      	ldr	r0, [pc, #140]	; (200000d8 <CCU40_3_Veneer+0x38>)
    MOV PC,R0
2000004a:	4687      	mov	pc, r0

2000004c <SCU_3_Veneer>:
/* ======================================================================== */
.globl SCU_3_Veneer 
SCU_3_Veneer:
    LDR R0, =ERU0_0_IRQHandler
2000004c:	4823      	ldr	r0, [pc, #140]	; (200000dc <CCU40_3_Veneer+0x3c>)
    MOV PC,R0
2000004e:	4687      	mov	pc, r0

20000050 <SCU_4_Veneer>:
/* ======================================================================== */
.globl SCU_4_Veneer 
SCU_4_Veneer:
    LDR R0, =ERU0_1_IRQHandler
20000050:	4823      	ldr	r0, [pc, #140]	; (200000e0 <CCU40_3_Veneer+0x40>)
    MOV PC,R0
20000052:	4687      	mov	pc, r0

20000054 <SCU_5_Veneer>:
/* ======================================================================== */
.globl SCU_5_Veneer 
SCU_5_Veneer:
    LDR R0, =ERU0_2_IRQHandler
20000054:	4823      	ldr	r0, [pc, #140]	; (200000e4 <CCU40_3_Veneer+0x44>)
    MOV PC,R0
20000056:	4687      	mov	pc, r0

20000058 <SCU_6_Veneer>:
/* ======================================================================== */
.globl SCU_6_Veneer 
SCU_6_Veneer:
    LDR R0, =ERU0_3_IRQHandler
20000058:	4823      	ldr	r0, [pc, #140]	; (200000e8 <CCU40_3_Veneer+0x48>)
    MOV PC,R0
2000005a:	4687      	mov	pc, r0
	...

20000064 <USIC0_0_Veneer>:
    .long 0
    .long 0
/* ======================================================================== */
.globl USIC0_0_Veneer
USIC0_0_Veneer:
    LDR R0, =USIC0_0_IRQHandler
20000064:	4821      	ldr	r0, [pc, #132]	; (200000ec <CCU40_3_Veneer+0x4c>)
    MOV PC,R0
20000066:	4687      	mov	pc, r0

20000068 <USIC0_1_Veneer>:
/* ======================================================================== */
.globl USIC0_1_Veneer
USIC0_1_Veneer:
    LDR R0, =USIC0_1_IRQHandler
20000068:	4821      	ldr	r0, [pc, #132]	; (200000f0 <CCU40_3_Veneer+0x50>)
    MOV PC,R0
2000006a:	4687      	mov	pc, r0

2000006c <USIC0_2_Veneer>:
/* ======================================================================== */
.globl USIC0_2_Veneer
USIC0_2_Veneer:
    LDR R0, =USIC0_2_IRQHandler
2000006c:	4821      	ldr	r0, [pc, #132]	; (200000f4 <CCU40_3_Veneer+0x54>)
    MOV PC,R0
2000006e:	4687      	mov	pc, r0

20000070 <USIC0_3_Veneer>:
/* ======================================================================== */
.globl USIC0_3_Veneer
USIC0_3_Veneer:
    LDR R0, =USIC0_3_IRQHandler
20000070:	4821      	ldr	r0, [pc, #132]	; (200000f8 <CCU40_3_Veneer+0x58>)
    MOV PC,R0
20000072:	4687      	mov	pc, r0

20000074 <USIC0_4_Veneer>:
/* ======================================================================== */
.globl USIC0_4_Veneer
USIC0_4_Veneer:
    LDR R0, =USIC0_4_IRQHandler
20000074:	4821      	ldr	r0, [pc, #132]	; (200000fc <CCU40_3_Veneer+0x5c>)
    MOV PC,R0
20000076:	4687      	mov	pc, r0

20000078 <USIC0_5_Veneer>:
/* ======================================================================== */
.globl USIC0_5_Veneer
USIC0_5_Veneer:
    LDR R0, =USIC0_5_IRQHandler
20000078:	4821      	ldr	r0, [pc, #132]	; (20000100 <CCU40_3_Veneer+0x60>)
    MOV PC,R0
2000007a:	4687      	mov	pc, r0

2000007c <VADC0_C0_0_Veneer>:
/* ======================================================================== */
.globl VADC0_C0_0_Veneer 
VADC0_C0_0_Veneer:
    LDR R0, =VADC0_C0_0_IRQHandler
2000007c:	4821      	ldr	r0, [pc, #132]	; (20000104 <CCU40_3_Veneer+0x64>)
    MOV PC,R0
2000007e:	4687      	mov	pc, r0

20000080 <VADC0_C0_1_Veneer>:
/* ======================================================================== */
.globl VADC0_C0_1_Veneer
VADC0_C0_1_Veneer:
    LDR R0, =VADC0_C0_1_IRQHandler
20000080:	4821      	ldr	r0, [pc, #132]	; (20000108 <CCU40_3_Veneer+0x68>)
    MOV PC,R0
20000082:	4687      	mov	pc, r0
	...

20000094 <CCU40_0_Veneer>:
    .long 0
    .long 0
/* ======================================================================== */
.globl CCU40_0_Veneer
CCU40_0_Veneer:
    LDR R0, =CCU40_0_IRQHandler
20000094:	481d      	ldr	r0, [pc, #116]	; (2000010c <CCU40_3_Veneer+0x6c>)
    MOV PC,R0
20000096:	4687      	mov	pc, r0

20000098 <CCU40_1_Veneer>:
/* ======================================================================== */
.globl CCU40_1_Veneer
CCU40_1_Veneer:
    LDR R0, =CCU40_1_IRQHandler
20000098:	481d      	ldr	r0, [pc, #116]	; (20000110 <CCU40_3_Veneer+0x70>)
    MOV PC,R0
2000009a:	4687      	mov	pc, r0

2000009c <CCU40_2_Veneer>:
/* ======================================================================== */
.globl CCU40_2_Veneer
CCU40_2_Veneer:
    LDR R0, =CCU40_2_IRQHandler
2000009c:	481d      	ldr	r0, [pc, #116]	; (20000114 <CCU40_3_Veneer+0x74>)
    MOV PC,R0
2000009e:	4687      	mov	pc, r0

200000a0 <CCU40_3_Veneer>:
/* ======================================================================== */
.globl CCU40_3_Veneer
CCU40_3_Veneer:
    LDR R0, =CCU40_3_IRQHandler
200000a0:	481d      	ldr	r0, [pc, #116]	; (20000118 <CCU40_3_Veneer+0x78>)
    MOV PC,R0
200000a2:	4687      	mov	pc, r0
	...

/* ==================VENEERS VENEERS VENEERS VENEERS VENEERS=============== */
    .section ".XmcVeneerCode","ax",%progbits
.globl HardFault_Veneer
HardFault_Veneer:
    LDR R0, =HardFault_Handler
200000c0:	10001447 	.word	0x10001447
    .long 0
    
/* ======================================================================== */
.globl SVC_Veneer
SVC_Veneer:
    LDR R0, =SVC_Handler
200000c4:	10001449 	.word	0x10001449
    .long 0
    .long 0
/* ======================================================================== */
.globl PendSV_Veneer
PendSV_Veneer:
    LDR R0, =PendSV_Handler
200000c8:	1000144b 	.word	0x1000144b
    MOV PC,R0
/* ======================================================================== */
.globl SysTick_Veneer 
SysTick_Veneer:
    LDR R0, =SysTick_Handler
200000cc:	100026dd 	.word	0x100026dd
    MOV PC,R0
/* ======================================================================== */
.globl SCU_0_Veneer 
SCU_0_Veneer:
    LDR R0, =SCU_0_IRQHandler
200000d0:	1000144f 	.word	0x1000144f
    MOV PC,R0
/* ======================================================================== */
.globl SCU_1_Veneer 
SCU_1_Veneer:
    LDR R0, =SCU_1_IRQHandler
200000d4:	10001451 	.word	0x10001451
    MOV PC,R0
/* ======================================================================== */
.globl SCU_2_Veneer
SCU_2_Veneer:
    LDR R0, =SCU_2_IRQHandler
200000d8:	10001453 	.word	0x10001453
    MOV PC,R0
/* ======================================================================== */
.globl SCU_3_Veneer 
SCU_3_Veneer:
    LDR R0, =ERU0_0_IRQHandler
200000dc:	10001455 	.word	0x10001455
    MOV PC,R0
/* ======================================================================== */
.globl SCU_4_Veneer 
SCU_4_Veneer:
    LDR R0, =ERU0_1_IRQHandler
200000e0:	10001457 	.word	0x10001457
    MOV PC,R0
/* ======================================================================== */
.globl SCU_5_Veneer 
SCU_5_Veneer:
    LDR R0, =ERU0_2_IRQHandler
200000e4:	10001459 	.word	0x10001459
    MOV PC,R0
/* ======================================================================== */
.globl SCU_6_Veneer 
SCU_6_Veneer:
    LDR R0, =ERU0_3_IRQHandler
200000e8:	1000145b 	.word	0x1000145b
    .long 0
    .long 0
/* ======================================================================== */
.globl USIC0_0_Veneer
USIC0_0_Veneer:
    LDR R0, =USIC0_0_IRQHandler
200000ec:	100011a1 	.word	0x100011a1
    MOV PC,R0
/* ======================================================================== */
.globl USIC0_1_Veneer
USIC0_1_Veneer:
    LDR R0, =USIC0_1_IRQHandler
200000f0:	10001241 	.word	0x10001241
    MOV PC,R0
/* ======================================================================== */
.globl USIC0_2_Veneer
USIC0_2_Veneer:
    LDR R0, =USIC0_2_IRQHandler
200000f4:	1000146d 	.word	0x1000146d
    MOV PC,R0
/* ======================================================================== */
.globl USIC0_3_Veneer
USIC0_3_Veneer:
    LDR R0, =USIC0_3_IRQHandler
200000f8:	1000146f 	.word	0x1000146f
    MOV PC,R0
/* ======================================================================== */
.globl USIC0_4_Veneer
USIC0_4_Veneer:
    LDR R0, =USIC0_4_IRQHandler
200000fc:	10001471 	.word	0x10001471
    MOV PC,R0
/* ======================================================================== */
.globl USIC0_5_Veneer
USIC0_5_Veneer:
    LDR R0, =USIC0_5_IRQHandler
20000100:	10001473 	.word	0x10001473
    MOV PC,R0
/* ======================================================================== */
.globl VADC0_C0_0_Veneer 
VADC0_C0_0_Veneer:
    LDR R0, =VADC0_C0_0_IRQHandler
20000104:	1000145d 	.word	0x1000145d
    MOV PC,R0
/* ======================================================================== */
.globl VADC0_C0_1_Veneer
VADC0_C0_1_Veneer:
    LDR R0, =VADC0_C0_1_IRQHandler
20000108:	1000145f 	.word	0x1000145f
    .long 0
    .long 0
/* ======================================================================== */
.globl CCU40_0_Veneer
CCU40_0_Veneer:
    LDR R0, =CCU40_0_IRQHandler
2000010c:	10001461 	.word	0x10001461
    MOV PC,R0
/* ======================================================================== */
.globl CCU40_1_Veneer
CCU40_1_Veneer:
    LDR R0, =CCU40_1_IRQHandler
20000110:	10001463 	.word	0x10001463
    MOV PC,R0
/* ======================================================================== */
.globl CCU40_2_Veneer
CCU40_2_Veneer:
    LDR R0, =CCU40_2_IRQHandler
20000114:	10001465 	.word	0x10001465
    MOV PC,R0
/* ======================================================================== */
.globl CCU40_3_Veneer
CCU40_3_Veneer:
    LDR R0, =CCU40_3_IRQHandler
20000118:	10001467 	.word	0x10001467
