

================================================================
== Vivado HLS Report for 'QIO_accel'
================================================================
* Date:           Thu Jan 28 09:59:30 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        QIO
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.621 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    18871|   230711| 0.189 ms | 2.307 ms |  18871|  230711|   none  |
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+----------+----------+-------+--------+---------+
        |                               |                    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
        +-------------------------------+--------------------+---------+---------+----------+----------+-------+--------+---------+
        |grp_QIO_accel_hw_int_s_fu_206  |QIO_accel_hw_int_s  |    14639|   226479| 0.146 ms | 2.265 ms |  14639|  226479|   none  |
        +-------------------------------+--------------------+---------+---------+----------+----------+-------+--------+---------+

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- axis2type_loop1                  |       64|       64|         1|          1|          1|    64|    yes   |
        |- axis2type_loop2_axis2type_loop3  |     4096|     4096|         1|          1|          1|  4096|    yes   |
        |- type2axis_loop1                  |       65|       65|         3|          1|          1|    64|    yes   |
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    181|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        3|     27|   11320|  16322|    0|
|Memory           |       10|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    224|    -|
|Register         |        -|      -|      56|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       13|     27|   11376|  16727|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        4|     12|      10|     31|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------------+---------+-------+-------+-------+-----+
    |            Instance           |          Module          | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +-------------------------------+--------------------------+---------+-------+-------+-------+-----+
    |QIO_accel_AXILiteS_s_axi_U     |QIO_accel_AXILiteS_s_axi  |        0|      0|     36|     40|    0|
    |grp_QIO_accel_hw_int_s_fu_206  |QIO_accel_hw_int_s        |        3|     27|  11284|  16282|    0|
    +-------------------------------+--------------------------+---------+-------+-------+-------+-----+
    |Total                          |                          |        3|     27|  11320|  16322|    0|
    +-------------------------------+--------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |coef_list_U  |QIO_accel_coef_list   |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |init_val_U   |QIO_int_s_currentbkb  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |final_val_U  |QIO_int_s_currentbkb  |        1|  0|   0|    0|    64|   32|     1|         2048|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                      |       10|  0|   0|    0|  4224|   96|     3|       135168|
    +-------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln59_fu_245_p2         |     +    |      0|  0|  17|          13|           1|
    |add_ln65_fu_300_p2         |     +    |      0|  0|  19|          14|          14|
    |i_4_fu_251_p2              |     +    |      0|  0|  15|           7|           1|
    |i_5_fu_323_p2              |     +    |      0|  0|  15|           7|           1|
    |i_fu_228_p2                |     +    |      0|  0|  15|           7|           1|
    |j_fu_311_p2                |     +    |      0|  0|  15|           7|           1|
    |ap_block_state2            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state8_io         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_io         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln53_fu_222_p2        |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln59_fu_239_p2        |   icmp   |      0|  0|  13|          13|          14|
    |icmp_ln61_fu_257_p2        |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln77_fu_317_p2        |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln81_fu_329_p2        |   icmp   |      0|  0|  11|           7|           6|
    |ap_block_pp2_stage0_11001  |    or    |      0|  0|   2|           1|           1|
    |select_ln65_1_fu_271_p3    |  select  |      0|  0|   7|           1|           7|
    |select_ln65_fu_263_p3      |  select  |      0|  0|   7|           1|           1|
    |ap_enable_pp2              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp2_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 181|         106|          79|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  44|          9|    1|          9|
    |ap_enable_reg_pp2_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2  |   9|          2|    1|          2|
    |coef_list_address0       |  15|          3|   12|         36|
    |coef_list_ce0            |  15|          3|    1|          3|
    |final_val_address0       |  15|          3|    6|         18|
    |final_val_ce0            |  15|          3|    1|          3|
    |final_val_we0            |   9|          2|    1|          2|
    |i1_0_i_reg_173           |   9|          2|    7|         14|
    |i_0_i1_reg_195           |   9|          2|    7|         14|
    |i_0_i_reg_151            |   9|          2|    7|         14|
    |indvar_flatten_reg_162   |   9|          2|   13|         26|
    |init_val_address0        |  15|          3|    6|         18|
    |init_val_ce0             |  15|          3|    1|          3|
    |input_r_TDATA_blk_n      |   9|          2|    1|          2|
    |j_0_i_reg_184            |   9|          2|    7|         14|
    |output_r_TDATA_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 224|         47|   74|        182|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   8|   0|    8|          0|
    |ap_enable_reg_pp2_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                     |   1|   0|    1|          0|
    |grp_QIO_accel_hw_int_s_fu_206_ap_start_reg  |   1|   0|    1|          0|
    |i1_0_i_reg_173                              |   7|   0|    7|          0|
    |i_0_i1_reg_195                              |   7|   0|    7|          0|
    |i_0_i_reg_151                               |   7|   0|    7|          0|
    |icmp_ln77_reg_366                           |   1|   0|    1|          0|
    |icmp_ln77_reg_366_pp2_iter1_reg             |   1|   0|    1|          0|
    |icmp_ln81_reg_375                           |   1|   0|    1|          0|
    |indvar_flatten_reg_162                      |  13|   0|   13|          0|
    |j_0_i_reg_184                               |   7|   0|    7|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |  56|   0|   56|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |    AXILiteS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |   QIO_accel   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   QIO_accel   | return value |
|interrupt               | out |    1| ap_ctrl_hs |   QIO_accel   | return value |
|input_r_TDATA           |  in |   32|    axis    |  input_data_V |    pointer   |
|input_r_TVALID          |  in |    1|    axis    |  input_last_V |    pointer   |
|input_r_TREADY          | out |    1|    axis    |  input_last_V |    pointer   |
|input_r_TLAST           |  in |    1|    axis    |  input_last_V |    pointer   |
|output_r_TDATA          | out |   32|    axis    | output_data_V |    pointer   |
|output_r_TVALID         | out |    1|    axis    | output_last_V |    pointer   |
|output_r_TREADY         |  in |    1|    axis    | output_last_V |    pointer   |
|output_r_TLAST          | out |    1|    axis    | output_last_V |    pointer   |
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 4 }
  Pipeline-2 : II = 1, D = 3, States = { 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 4 
5 --> 6 
6 --> 7 
7 --> 10 8 
8 --> 9 
9 --> 7 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_data_V), !map !105"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_last_V), !map !111"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_data_V), !map !115"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_last_V), !map !121"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @QIO_accel_str) nounwind"   --->   Operation 15 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (3.25ns)   --->   "%coef_list = alloca [4096 x float], align 4" [QIO/QIO_accel.cpp:60]   --->   Operation 16 'alloca' 'coef_list' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%init_val = alloca [64 x i32], align 16" [QIO/QIO_accel.cpp:62]   --->   Operation 17 'alloca' 'init_val' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%final_val = alloca [64 x i32], align 16"   --->   Operation 18 'alloca' 'final_val' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %output_data_V, i1* %output_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [QIO/QIO_accel.cpp:56]   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %input_data_V, i1* %input_last_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [QIO/QIO_accel.cpp:57]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [QIO/QIO_accel.cpp:58]   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.76ns)   --->   "br label %1" [QIO/QIO.h:53->QIO/QIO_accel.cpp:64]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_0_i = phi i7 [ 0, %0 ], [ %i, %axis2type_loop1 ]"   --->   Operation 23 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.48ns)   --->   "%icmp_ln53 = icmp eq i7 %i_0_i, -64" [QIO/QIO.h:53->QIO/QIO_accel.cpp:64]   --->   Operation 24 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.87ns)   --->   "%i = add i7 %i_0_i, 1" [QIO/QIO.h:53->QIO/QIO_accel.cpp:64]   --->   Operation 26 'add' 'i' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln53, label %.preheader.i.preheader.preheader, label %axis2type_loop1" [QIO/QIO.h:53->QIO/QIO_accel.cpp:64]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str11) nounwind" [QIO/QIO.h:53->QIO/QIO_accel.cpp:64]   --->   Operation 28 'specloopname' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str11)" [QIO/QIO.h:53->QIO/QIO_accel.cpp:64]   --->   Operation 29 'specregionbegin' 'tmp' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [QIO/QIO.h:54->QIO/QIO_accel.cpp:64]   --->   Operation 30 'specpipeline' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i7 %i_0_i to i64" [QIO/QIO.h:55->QIO/QIO_accel.cpp:64]   --->   Operation 31 'zext' 'zext_ln55' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty_35 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %input_data_V, i1* %input_last_V)" [QIO/QIO_accel.cpp:55]   --->   Operation 32 'read' 'empty_35' <Predicate = (!icmp_ln53)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%input_data_V_val = extractvalue { i32, i1 } %empty_35, 0" [QIO/QIO_accel.cpp:55]   --->   Operation 33 'extractvalue' 'input_data_V_val' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%init_val_addr = getelementptr inbounds [64 x i32]* %init_val, i64 0, i64 %zext_ln55" [QIO/QIO.h:56->QIO/QIO_accel.cpp:64]   --->   Operation 34 'getelementptr' 'init_val_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (3.25ns)   --->   "store i32 %input_data_V_val, i32* %init_val_addr, align 4" [QIO/QIO.h:56->QIO/QIO_accel.cpp:64]   --->   Operation 35 'store' <Predicate = (!icmp_ln53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str11, i32 %tmp)" [QIO/QIO.h:57->QIO/QIO_accel.cpp:64]   --->   Operation 36 'specregionend' 'empty_36' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br label %1" [QIO/QIO.h:53->QIO/QIO_accel.cpp:64]   --->   Operation 37 'br' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 38 [1/1] (1.76ns)   --->   "br label %.preheader.i.preheader" [QIO/QIO.h:59->QIO/QIO_accel.cpp:64]   --->   Operation 38 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 7.79>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 [ %add_ln59, %axis2type_loop3 ], [ 0, %.preheader.i.preheader.preheader ]" [QIO/QIO.h:59->QIO/QIO_accel.cpp:64]   --->   Operation 39 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%i1_0_i = phi i7 [ %select_ln65_1, %axis2type_loop3 ], [ 0, %.preheader.i.preheader.preheader ]" [QIO/QIO.h:65->QIO/QIO_accel.cpp:64]   --->   Operation 40 'phi' 'i1_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%j_0_i = phi i7 [ %j, %axis2type_loop3 ], [ 0, %.preheader.i.preheader.preheader ]"   --->   Operation 41 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (2.09ns)   --->   "%icmp_ln59 = icmp eq i13 %indvar_flatten, -4096" [QIO/QIO.h:59->QIO/QIO_accel.cpp:64]   --->   Operation 42 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (1.67ns)   --->   "%add_ln59 = add i13 %indvar_flatten, 1" [QIO/QIO.h:59->QIO/QIO_accel.cpp:64]   --->   Operation 43 'add' 'add_ln59' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln59, label %"axis2type<int>.exit", label %axis2type_loop3" [QIO/QIO.h:59->QIO/QIO_accel.cpp:64]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.87ns)   --->   "%i_4 = add i7 %i1_0_i, 1" [QIO/QIO.h:59->QIO/QIO_accel.cpp:64]   --->   Operation 45 'add' 'i_4' <Predicate = (!icmp_ln59)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @axis2type_loop2_axis)"   --->   Operation 46 'specloopname' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4096, i64 4096, i64 4096)"   --->   Operation 47 'speclooptripcount' 'empty_37' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.48ns)   --->   "%icmp_ln61 = icmp eq i7 %j_0_i, -64" [QIO/QIO.h:61->QIO/QIO_accel.cpp:64]   --->   Operation 48 'icmp' 'icmp_ln61' <Predicate = (!icmp_ln59)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.99ns)   --->   "%select_ln65 = select i1 %icmp_ln61, i7 0, i7 %j_0_i" [QIO/QIO.h:65->QIO/QIO_accel.cpp:64]   --->   Operation 49 'select' 'select_ln65' <Predicate = (!icmp_ln59)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.99ns)   --->   "%select_ln65_1 = select i1 %icmp_ln61, i7 %i_4, i7 %i1_0_i" [QIO/QIO.h:65->QIO/QIO_accel.cpp:64]   --->   Operation 50 'select' 'select_ln65_1' <Predicate = (!icmp_ln59)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_s = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %select_ln65_1, i6 0)" [QIO/QIO.h:65->QIO/QIO_accel.cpp:64]   --->   Operation 51 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i13 %tmp_s to i14" [QIO/QIO.h:61->QIO/QIO_accel.cpp:64]   --->   Operation 52 'zext' 'zext_ln61' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str13) nounwind" [QIO/QIO.h:61->QIO/QIO_accel.cpp:64]   --->   Operation 53 'specloopname' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str13)" [QIO/QIO.h:61->QIO/QIO_accel.cpp:64]   --->   Operation 54 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [QIO/QIO.h:62->QIO/QIO_accel.cpp:64]   --->   Operation 55 'specpipeline' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%empty_38 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %input_data_V, i1* %input_last_V)" [QIO/QIO_accel.cpp:55]   --->   Operation 56 'read' 'empty_38' <Predicate = (!icmp_ln59)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%input_data_V_val4 = extractvalue { i32, i1 } %empty_38, 0" [QIO/QIO_accel.cpp:55]   --->   Operation 57 'extractvalue' 'input_data_V_val4' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln65 = bitcast i32 %input_data_V_val4 to float" [QIO/QIO.h:65->QIO/QIO_accel.cpp:64]   --->   Operation 58 'bitcast' 'bitcast_ln65' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i7 %select_ln65 to i14" [QIO/QIO.h:65->QIO/QIO_accel.cpp:64]   --->   Operation 59 'zext' 'zext_ln65' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.67ns)   --->   "%add_ln65 = add i14 %zext_ln65, %zext_ln61" [QIO/QIO.h:65->QIO/QIO_accel.cpp:64]   --->   Operation 60 'add' 'add_ln65' <Predicate = (!icmp_ln59)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i14 %add_ln65 to i64" [QIO/QIO.h:65->QIO/QIO_accel.cpp:64]   --->   Operation 61 'zext' 'zext_ln65_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%coef_list_addr = getelementptr [4096 x float]* %coef_list, i64 0, i64 %zext_ln65_1" [QIO/QIO.h:65->QIO/QIO_accel.cpp:64]   --->   Operation 62 'getelementptr' 'coef_list_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (3.25ns)   --->   "store float %bitcast_ln65, float* %coef_list_addr, align 4" [QIO/QIO.h:65->QIO/QIO_accel.cpp:64]   --->   Operation 63 'store' <Predicate = (!icmp_ln59)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str13, i32 %tmp_3)" [QIO/QIO.h:66->QIO/QIO_accel.cpp:64]   --->   Operation 64 'specregionend' 'empty_39' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.87ns)   --->   "%j = add i7 %select_ln65, 1" [QIO/QIO.h:61->QIO/QIO_accel.cpp:64]   --->   Operation 65 'add' 'j' <Predicate = (!icmp_ln59)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "br label %.preheader.i.preheader"   --->   Operation 66 'br' <Predicate = (!icmp_ln59)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 67 [2/2] (0.00ns)   --->   "call fastcc void @"QIO_accel_hw<int>"([64 x i32]* %init_val, [4096 x float]* %coef_list, [64 x i32]* %final_val)" [QIO/QIO_accel.cpp:65]   --->   Operation 67 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.76>
ST_6 : Operation 68 [1/2] (0.00ns)   --->   "call fastcc void @"QIO_accel_hw<int>"([64 x i32]* %init_val, [4096 x float]* %coef_list, [64 x i32]* %final_val)" [QIO/QIO_accel.cpp:65]   --->   Operation 68 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 69 [1/1] (1.76ns)   --->   "br label %2" [QIO/QIO.h:77->QIO/QIO_accel.cpp:66]   --->   Operation 69 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%i_0_i1 = phi i7 [ 0, %"axis2type<int>.exit" ], [ %i_5, %type2axis_loop1 ]"   --->   Operation 70 'phi' 'i_0_i1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (1.48ns)   --->   "%icmp_ln77 = icmp eq i7 %i_0_i1, -64" [QIO/QIO.h:77->QIO/QIO_accel.cpp:66]   --->   Operation 71 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 72 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (1.87ns)   --->   "%i_5 = add i7 %i_0_i1, 1" [QIO/QIO.h:77->QIO/QIO_accel.cpp:66]   --->   Operation 73 'add' 'i_5' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %icmp_ln77, label %"type2axis<int>.exit", label %type2axis_loop1" [QIO/QIO.h:77->QIO/QIO_accel.cpp:66]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (1.48ns)   --->   "%icmp_ln81 = icmp eq i7 %i_0_i1, 63" [QIO/QIO.h:81->QIO/QIO_accel.cpp:66]   --->   Operation 75 'icmp' 'icmp_ln81' <Predicate = (!icmp_ln77)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i7 %i_0_i1 to i64" [QIO/QIO.h:84->QIO/QIO_accel.cpp:66]   --->   Operation 76 'zext' 'zext_ln84' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%final_val_addr = getelementptr inbounds [64 x i32]* %final_val, i64 0, i64 %zext_ln84" [QIO/QIO.h:85->QIO/QIO_accel.cpp:66]   --->   Operation 77 'getelementptr' 'final_val_addr' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_7 : Operation 78 [2/2] (3.25ns)   --->   "%final_val_load = load i32* %final_val_addr, align 4" [QIO/QIO.h:85->QIO/QIO_accel.cpp:66]   --->   Operation 78 'load' 'final_val_load' <Predicate = (!icmp_ln77)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 79 [1/2] (3.25ns)   --->   "%final_val_load = load i32* %final_val_addr, align 4" [QIO/QIO.h:85->QIO/QIO_accel.cpp:66]   --->   Operation 79 'load' 'final_val_load' <Predicate = (!icmp_ln77)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 80 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %output_data_V, i1* %output_last_V, i32 %final_val_load, i1 %icmp_ln81)" [QIO/QIO_accel.cpp:55]   --->   Operation 80 'write' <Predicate = (!icmp_ln77)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str4) nounwind" [QIO/QIO.h:77->QIO/QIO_accel.cpp:66]   --->   Operation 81 'specloopname' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str4)" [QIO/QIO.h:77->QIO/QIO_accel.cpp:66]   --->   Operation 82 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [QIO/QIO.h:78->QIO/QIO_accel.cpp:66]   --->   Operation 83 'specpipeline' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_9 : Operation 84 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %output_data_V, i1* %output_last_V, i32 %final_val_load, i1 %icmp_ln81)" [QIO/QIO_accel.cpp:55]   --->   Operation 84 'write' <Predicate = (!icmp_ln77)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str4, i32 %tmp_2)" [QIO/QIO.h:87->QIO/QIO_accel.cpp:66]   --->   Operation 85 'specregionend' 'empty_41' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "br label %2" [QIO/QIO.h:77->QIO/QIO_accel.cpp:66]   --->   Operation 86 'br' <Predicate = (!icmp_ln77)> <Delay = 0.00>

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "ret void" [QIO/QIO_accel.cpp:67]   --->   Operation 87 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ guard_variable_for_v]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ lfsr33_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 00000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000]
spectopmodule_ln0  (spectopmodule    ) [ 00000000000]
coef_list          (alloca           ) [ 00111110000]
init_val           (alloca           ) [ 00111110000]
final_val          (alloca           ) [ 00111111110]
specinterface_ln56 (specinterface    ) [ 00000000000]
specinterface_ln57 (specinterface    ) [ 00000000000]
specinterface_ln58 (specinterface    ) [ 00000000000]
br_ln53            (br               ) [ 01100000000]
i_0_i              (phi              ) [ 00100000000]
icmp_ln53          (icmp             ) [ 00100000000]
empty              (speclooptripcount) [ 00000000000]
i                  (add              ) [ 01100000000]
br_ln53            (br               ) [ 00000000000]
specloopname_ln53  (specloopname     ) [ 00000000000]
tmp                (specregionbegin  ) [ 00000000000]
specpipeline_ln54  (specpipeline     ) [ 00000000000]
zext_ln55          (zext             ) [ 00000000000]
empty_35           (read             ) [ 00000000000]
input_data_V_val   (extractvalue     ) [ 00000000000]
init_val_addr      (getelementptr    ) [ 00000000000]
store_ln56         (store            ) [ 00000000000]
empty_36           (specregionend    ) [ 00000000000]
br_ln53            (br               ) [ 01100000000]
br_ln59            (br               ) [ 00011000000]
indvar_flatten     (phi              ) [ 00001000000]
i1_0_i             (phi              ) [ 00001000000]
j_0_i              (phi              ) [ 00001000000]
icmp_ln59          (icmp             ) [ 00001000000]
add_ln59           (add              ) [ 00011000000]
br_ln59            (br               ) [ 00000000000]
i_4                (add              ) [ 00000000000]
specloopname_ln0   (specloopname     ) [ 00000000000]
empty_37           (speclooptripcount) [ 00000000000]
icmp_ln61          (icmp             ) [ 00000000000]
select_ln65        (select           ) [ 00000000000]
select_ln65_1      (select           ) [ 00011000000]
tmp_s              (bitconcatenate   ) [ 00000000000]
zext_ln61          (zext             ) [ 00000000000]
specloopname_ln61  (specloopname     ) [ 00000000000]
tmp_3              (specregionbegin  ) [ 00000000000]
specpipeline_ln62  (specpipeline     ) [ 00000000000]
empty_38           (read             ) [ 00000000000]
input_data_V_val4  (extractvalue     ) [ 00000000000]
bitcast_ln65       (bitcast          ) [ 00000000000]
zext_ln65          (zext             ) [ 00000000000]
add_ln65           (add              ) [ 00000000000]
zext_ln65_1        (zext             ) [ 00000000000]
coef_list_addr     (getelementptr    ) [ 00000000000]
store_ln65         (store            ) [ 00000000000]
empty_39           (specregionend    ) [ 00000000000]
j                  (add              ) [ 00011000000]
br_ln0             (br               ) [ 00011000000]
call_ln65          (call             ) [ 00000000000]
br_ln77            (br               ) [ 00000011110]
i_0_i1             (phi              ) [ 00000001000]
icmp_ln77          (icmp             ) [ 00000001110]
empty_40           (speclooptripcount) [ 00000000000]
i_5                (add              ) [ 00000011110]
br_ln77            (br               ) [ 00000000000]
icmp_ln81          (icmp             ) [ 00000001110]
zext_ln84          (zext             ) [ 00000000000]
final_val_addr     (getelementptr    ) [ 00000001100]
final_val_load     (load             ) [ 00000001010]
specloopname_ln77  (specloopname     ) [ 00000000000]
tmp_2              (specregionbegin  ) [ 00000000000]
specpipeline_ln78  (specpipeline     ) [ 00000000000]
write_ln55         (write            ) [ 00000000000]
empty_41           (specregionend    ) [ 00000000000]
br_ln77            (br               ) [ 00000011110]
ret_ln67           (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="guard_variable_for_v">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="guard_variable_for_v"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="lfsr33_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lfsr33_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="QIO_accel_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="axis2type_loop2_axis"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i7.i6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="QIO_accel_hw<int>"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="coef_list_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="coef_list/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="init_val_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="init_val/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="final_val_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="final_val/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="33" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_35/2 empty_38/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="0" index="3" bw="32" slack="0"/>
<pin id="109" dir="0" index="4" bw="1" slack="1"/>
<pin id="110" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln55/8 "/>
</bind>
</comp>

<comp id="114" class="1004" name="init_val_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="7" slack="0"/>
<pin id="118" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_val_addr/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln56_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="6" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="coef_list_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="14" slack="0"/>
<pin id="130" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coef_list_addr/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln65_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="12" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="final_val_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="7" slack="0"/>
<pin id="142" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="final_val_addr/7 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="final_val_load/7 "/>
</bind>
</comp>

<comp id="151" class="1005" name="i_0_i_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="7" slack="1"/>
<pin id="153" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="i_0_i_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="7" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="162" class="1005" name="indvar_flatten_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="13" slack="1"/>
<pin id="164" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="indvar_flatten_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="13" slack="0"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="1" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="173" class="1005" name="i1_0_i_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="7" slack="1"/>
<pin id="175" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i1_0_i (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="i1_0_i_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="0"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="1" slack="1"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0_i/4 "/>
</bind>
</comp>

<comp id="184" class="1005" name="j_0_i_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="7" slack="1"/>
<pin id="186" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="j_0_i_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="7" slack="0"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="1" slack="1"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/4 "/>
</bind>
</comp>

<comp id="195" class="1005" name="i_0_i1_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="7" slack="1"/>
<pin id="197" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i1 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="i_0_i1_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="7" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i1/7 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_QIO_accel_hw_int_s_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="210" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="211" dir="0" index="4" bw="1" slack="0"/>
<pin id="212" dir="0" index="5" bw="33" slack="0"/>
<pin id="213" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln65/5 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="33" slack="0"/>
<pin id="219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="input_data_V_val/2 input_data_V_val4/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="icmp_ln53_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="0"/>
<pin id="224" dir="0" index="1" bw="7" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="i_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="7" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln55_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="7" slack="0"/>
<pin id="236" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="icmp_ln59_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="13" slack="0"/>
<pin id="241" dir="0" index="1" bw="13" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="add_ln59_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="13" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="i_4_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="7" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln61_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="7" slack="0"/>
<pin id="259" dir="0" index="1" bw="7" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="select_ln65_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="7" slack="0"/>
<pin id="266" dir="0" index="2" bw="7" slack="0"/>
<pin id="267" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="select_ln65_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="7" slack="0"/>
<pin id="274" dir="0" index="2" bw="7" slack="0"/>
<pin id="275" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_1/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_s_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="13" slack="0"/>
<pin id="281" dir="0" index="1" bw="7" slack="0"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln61_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="13" slack="0"/>
<pin id="289" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="bitcast_ln65_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln65/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln65_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="0"/>
<pin id="298" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="add_ln65_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="7" slack="0"/>
<pin id="302" dir="0" index="1" bw="13" slack="0"/>
<pin id="303" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln65_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="14" slack="0"/>
<pin id="308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65_1/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="j_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="7" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln77_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="7" slack="0"/>
<pin id="319" dir="0" index="1" bw="7" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/7 "/>
</bind>
</comp>

<comp id="323" class="1004" name="i_5_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="7" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/7 "/>
</bind>
</comp>

<comp id="329" class="1004" name="icmp_ln81_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="7" slack="0"/>
<pin id="331" dir="0" index="1" bw="7" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81/7 "/>
</bind>
</comp>

<comp id="335" class="1004" name="zext_ln84_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="7" slack="0"/>
<pin id="337" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/7 "/>
</bind>
</comp>

<comp id="343" class="1005" name="i_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="7" slack="0"/>
<pin id="345" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="351" class="1005" name="add_ln59_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="13" slack="0"/>
<pin id="353" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln59 "/>
</bind>
</comp>

<comp id="356" class="1005" name="select_ln65_1_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="7" slack="0"/>
<pin id="358" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln65_1 "/>
</bind>
</comp>

<comp id="361" class="1005" name="j_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="7" slack="0"/>
<pin id="363" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="366" class="1005" name="icmp_ln77_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="1"/>
<pin id="368" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln77 "/>
</bind>
</comp>

<comp id="370" class="1005" name="i_5_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="7" slack="0"/>
<pin id="372" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="375" class="1005" name="icmp_ln81_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="1"/>
<pin id="377" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln81 "/>
</bind>
</comp>

<comp id="380" class="1005" name="final_val_addr_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="6" slack="1"/>
<pin id="382" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="final_val_addr "/>
</bind>
</comp>

<comp id="385" class="1005" name="final_val_load_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="final_val_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="54" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="111"><net_src comp="80" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="119"><net_src comp="56" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="114" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="56" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="126" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="56" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="144" pin="3"/><net_sink comp="104" pin=3"/></net>

<net id="150"><net_src comp="138" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="34" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="60" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="176"><net_src comp="34" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="187"><net_src comp="34" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="198"><net_src comp="34" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="214"><net_src comp="76" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="8" pin="0"/><net_sink comp="206" pin=4"/></net>

<net id="216"><net_src comp="10" pin="0"/><net_sink comp="206" pin=5"/></net>

<net id="220"><net_src comp="96" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="226"><net_src comp="155" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="36" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="155" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="42" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="155" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="243"><net_src comp="166" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="62" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="166" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="64" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="177" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="42" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="188" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="36" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="257" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="34" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="188" pin="4"/><net_sink comp="263" pin=2"/></net>

<net id="276"><net_src comp="257" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="251" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="177" pin="4"/><net_sink comp="271" pin=2"/></net>

<net id="284"><net_src comp="70" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="271" pin="3"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="72" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="290"><net_src comp="279" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="217" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="299"><net_src comp="263" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="296" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="287" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="300" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="315"><net_src comp="263" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="42" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="199" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="36" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="199" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="42" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="199" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="78" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="199" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="346"><net_src comp="228" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="354"><net_src comp="245" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="359"><net_src comp="271" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="364"><net_src comp="311" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="369"><net_src comp="317" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="323" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="378"><net_src comp="329" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="104" pin=4"/></net>

<net id="383"><net_src comp="138" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="388"><net_src comp="144" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="104" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_data_V | {9 }
	Port: output_last_V | {9 }
	Port: lfsr33_V | {5 6 }
 - Input state : 
	Port: QIO_accel : input_data_V | {2 4 }
	Port: QIO_accel : input_last_V | {2 4 }
	Port: QIO_accel : guard_variable_for_v | {5 6 }
	Port: QIO_accel : lfsr33_V | {5 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln53 : 1
		i : 1
		br_ln53 : 2
		zext_ln55 : 1
		init_val_addr : 2
		store_ln56 : 3
		empty_36 : 1
	State 3
	State 4
		icmp_ln59 : 1
		add_ln59 : 1
		br_ln59 : 2
		i_4 : 1
		icmp_ln61 : 1
		select_ln65 : 2
		select_ln65_1 : 2
		tmp_s : 3
		zext_ln61 : 4
		bitcast_ln65 : 1
		zext_ln65 : 3
		add_ln65 : 5
		zext_ln65_1 : 6
		coef_list_addr : 7
		store_ln65 : 8
		empty_39 : 1
		j : 3
	State 5
	State 6
	State 7
		icmp_ln77 : 1
		i_5 : 1
		br_ln77 : 2
		icmp_ln81 : 1
		zext_ln84 : 1
		final_val_addr : 2
		final_val_load : 3
	State 8
		write_ln55 : 1
	State 9
		empty_41 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_QIO_accel_hw_int_s_fu_206 |    3    |    27   | 39.6042 |  11382  |  14574  |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |            i_fu_228           |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        add_ln59_fu_245        |    0    |    0    |    0    |    0    |    17   |    0    |
|    add   |           i_4_fu_251          |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        add_ln65_fu_300        |    0    |    0    |    0    |    0    |    17   |    0    |
|          |            j_fu_311           |    0    |    0    |    0    |    0    |    15   |    0    |
|          |           i_5_fu_323          |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |        icmp_ln53_fu_222       |    0    |    0    |    0    |    0    |    11   |    0    |
|          |        icmp_ln59_fu_239       |    0    |    0    |    0    |    0    |    13   |    0    |
|   icmp   |        icmp_ln61_fu_257       |    0    |    0    |    0    |    0    |    11   |    0    |
|          |        icmp_ln77_fu_317       |    0    |    0    |    0    |    0    |    11   |    0    |
|          |        icmp_ln81_fu_329       |    0    |    0    |    0    |    0    |    11   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|  select  |       select_ln65_fu_263      |    0    |    0    |    0    |    0    |    7    |    0    |
|          |      select_ln65_1_fu_271     |    0    |    0    |    0    |    0    |    7    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|   read   |         grp_read_fu_96        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|   write  |        grp_write_fu_104       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|extractvalue|           grp_fu_217          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |        zext_ln55_fu_234       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln61_fu_287       |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln65_fu_296       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln65_1_fu_306      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln84_fu_335       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|bitconcatenate|          tmp_s_fu_279         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                               |    3    |    27   | 39.6042 |  11382  |  14739  |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|coef_list|    8   |    0   |    0   |    0   |
|final_val|    1   |    0   |    0   |    0   |
| init_val|    1   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |   10   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln59_reg_351   |   13   |
|final_val_addr_reg_380|    6   |
|final_val_load_reg_385|   32   |
|    i1_0_i_reg_173    |    7   |
|    i_0_i1_reg_195    |    7   |
|     i_0_i_reg_151    |    7   |
|      i_5_reg_370     |    7   |
|       i_reg_343      |    7   |
|   icmp_ln77_reg_366  |    1   |
|   icmp_ln81_reg_375  |    1   |
|indvar_flatten_reg_162|   13   |
|     j_0_i_reg_184    |    7   |
|       j_reg_361      |    7   |
| select_ln65_1_reg_356|    7   |
+----------------------+--------+
|         Total        |   122  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_104 |  p3  |   2  |  32  |   64   ||    9    |
| grp_access_fu_144 |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   76   ||  3.538  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    3   |   27   |   39   |  11382 |  14739 |    0   |
|   Memory  |   10   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   122  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   13   |   27   |   43   |  11504 |  14757 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
