<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-imx › clk-imx1.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clk-imx1.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  Copyright (C) 2008 Sascha Hauer &lt;s.hauer@pengutronix.de&gt;, Pengutronix</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along</span>
<span class="cm"> * with this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> * 51 Franklin St, Fifth Floor, Boston, MA 02110-1301, USA.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/clkdev.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>
<span class="cp">#include &lt;mach/common.h&gt;</span>
<span class="cp">#include &quot;clk.h&quot;</span>

<span class="cm">/* CCM register addresses */</span>
<span class="cp">#define IO_ADDR_CCM(off)	(MX1_IO_ADDRESS(MX1_CCM_BASE_ADDR + (off)))</span>

<span class="cp">#define CCM_CSCR	IO_ADDR_CCM(0x0)</span>
<span class="cp">#define CCM_MPCTL0	IO_ADDR_CCM(0x4)</span>
<span class="cp">#define CCM_SPCTL0	IO_ADDR_CCM(0xc)</span>
<span class="cp">#define CCM_PCDR	IO_ADDR_CCM(0x20)</span>

<span class="cm">/* SCM register addresses */</span>
<span class="cp">#define IO_ADDR_SCM(off)	(MX1_IO_ADDRESS(MX1_SCM_BASE_ADDR + (off)))</span>

<span class="cp">#define SCM_GCCR	IO_ADDR_SCM(0xc)</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">prem_sel_clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;clk32_premult&quot;</span><span class="p">,</span> <span class="s">&quot;clk16m&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">clko_sel_clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;per1&quot;</span><span class="p">,</span> <span class="s">&quot;hclk&quot;</span><span class="p">,</span> <span class="s">&quot;clk48m&quot;</span><span class="p">,</span> <span class="s">&quot;clk16m&quot;</span><span class="p">,</span> <span class="s">&quot;prem&quot;</span><span class="p">,</span>
				<span class="s">&quot;fclk&quot;</span><span class="p">,</span> <span class="p">};</span>
<span class="k">enum</span> <span class="n">imx1_clks</span> <span class="p">{</span>
	<span class="n">dummy</span><span class="p">,</span> <span class="n">clk32</span><span class="p">,</span> <span class="n">clk16m_ext</span><span class="p">,</span> <span class="n">clk16m</span><span class="p">,</span> <span class="n">clk32_premult</span><span class="p">,</span> <span class="n">prem</span><span class="p">,</span> <span class="n">mpll</span><span class="p">,</span> <span class="n">spll</span><span class="p">,</span> <span class="n">mcu</span><span class="p">,</span>
	<span class="n">fclk</span><span class="p">,</span> <span class="n">hclk</span><span class="p">,</span> <span class="n">clk48m</span><span class="p">,</span> <span class="n">per1</span><span class="p">,</span> <span class="n">per2</span><span class="p">,</span> <span class="n">per3</span><span class="p">,</span> <span class="n">clko</span><span class="p">,</span> <span class="n">dma_gate</span><span class="p">,</span> <span class="n">csi_gate</span><span class="p">,</span>
	<span class="n">mma_gate</span><span class="p">,</span> <span class="n">usbd_gate</span><span class="p">,</span> <span class="n">clk_max</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">[</span><span class="n">clk_max</span><span class="p">];</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">mx1_clocks_init</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">fref</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">clk</span><span class="p">[</span><span class="n">dummy</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_fixed</span><span class="p">(</span><span class="s">&quot;dummy&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">clk32</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_fixed</span><span class="p">(</span><span class="s">&quot;clk32&quot;</span><span class="p">,</span> <span class="n">fref</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">clk16m_ext</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_fixed</span><span class="p">(</span><span class="s">&quot;clk16m_ext&quot;</span><span class="p">,</span> <span class="mi">16000000</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">clk16m</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;clk16m&quot;</span><span class="p">,</span> <span class="s">&quot;clk16m_ext&quot;</span><span class="p">,</span> <span class="n">CCM_CSCR</span><span class="p">,</span> <span class="mi">17</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">clk32_premult</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_fixed_factor</span><span class="p">(</span><span class="s">&quot;clk32_premult&quot;</span><span class="p">,</span> <span class="s">&quot;clk32&quot;</span><span class="p">,</span> <span class="mi">512</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">prem</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;prem&quot;</span><span class="p">,</span> <span class="n">CCM_CSCR</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">prem_sel_clks</span><span class="p">,</span>
			<span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">prem_sel_clks</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">mpll</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_pllv1</span><span class="p">(</span><span class="s">&quot;mpll&quot;</span><span class="p">,</span> <span class="s">&quot;clk32_premult&quot;</span><span class="p">,</span> <span class="n">CCM_MPCTL0</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">spll</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_pllv1</span><span class="p">(</span><span class="s">&quot;spll&quot;</span><span class="p">,</span> <span class="s">&quot;prem&quot;</span><span class="p">,</span> <span class="n">CCM_SPCTL0</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">mcu</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;mcu&quot;</span><span class="p">,</span> <span class="s">&quot;clk32_premult&quot;</span><span class="p">,</span> <span class="n">CCM_CSCR</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">fclk</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;fclk&quot;</span><span class="p">,</span> <span class="s">&quot;mpll&quot;</span><span class="p">,</span> <span class="n">CCM_CSCR</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">hclk</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;hclk&quot;</span><span class="p">,</span> <span class="s">&quot;spll&quot;</span><span class="p">,</span> <span class="n">CCM_CSCR</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">clk48m</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;clk48m&quot;</span><span class="p">,</span> <span class="s">&quot;spll&quot;</span><span class="p">,</span> <span class="n">CCM_CSCR</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per1</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;per1&quot;</span><span class="p">,</span> <span class="s">&quot;spll&quot;</span><span class="p">,</span> <span class="n">CCM_PCDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per2</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;per2&quot;</span><span class="p">,</span> <span class="s">&quot;spll&quot;</span><span class="p">,</span> <span class="n">CCM_PCDR</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">per3</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_divider</span><span class="p">(</span><span class="s">&quot;per3&quot;</span><span class="p">,</span> <span class="s">&quot;spll&quot;</span><span class="p">,</span> <span class="n">CCM_PCDR</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">7</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">clko</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_mux</span><span class="p">(</span><span class="s">&quot;clko&quot;</span><span class="p">,</span> <span class="n">CCM_CSCR</span><span class="p">,</span> <span class="mi">29</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">clko_sel_clks</span><span class="p">,</span>
			<span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clko_sel_clks</span><span class="p">));</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">dma_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;dma_gate&quot;</span><span class="p">,</span> <span class="s">&quot;hclk&quot;</span><span class="p">,</span> <span class="n">SCM_GCCR</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">csi_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;csi_gate&quot;</span><span class="p">,</span> <span class="s">&quot;hclk&quot;</span><span class="p">,</span> <span class="n">SCM_GCCR</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">mma_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;mma_gate&quot;</span><span class="p">,</span> <span class="s">&quot;hclk&quot;</span><span class="p">,</span> <span class="n">SCM_GCCR</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">clk</span><span class="p">[</span><span class="n">usbd_gate</span><span class="p">]</span> <span class="o">=</span> <span class="n">imx_clk_gate</span><span class="p">(</span><span class="s">&quot;usbd_gate&quot;</span><span class="p">,</span> <span class="s">&quot;clk48m&quot;</span><span class="p">,</span> <span class="n">SCM_GCCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">i</span><span class="p">]))</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;imx1 clk %d: register failed with %ld</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">i</span><span class="p">,</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">i</span><span class="p">]));</span>

	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">dma_gate</span><span class="p">],</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;imx-dma&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">csi_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;mx1-camera.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">mma_gate</span><span class="p">],</span> <span class="s">&quot;mma&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">usbd_gate</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx_udc.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">per1</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx-gpt.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">hclk</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx-gpt.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">per1</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx1-uart.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">hclk</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx1-uart.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">per1</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx1-uart.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">hclk</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx1-uart.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">per1</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx1-uart.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">hclk</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx1-uart.2&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">hclk</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx-i2c.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">per2</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx1-cspi.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">dummy</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx1-cspi.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">per2</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx1-cspi.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">dummy</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx1-cspi.1&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">per2</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;imx-mmc.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">per2</span><span class="p">],</span> <span class="s">&quot;per&quot;</span><span class="p">,</span> <span class="s">&quot;imx-fb.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">dummy</span><span class="p">],</span> <span class="s">&quot;ipg&quot;</span><span class="p">,</span> <span class="s">&quot;imx-fb.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">dummy</span><span class="p">],</span> <span class="s">&quot;ahb&quot;</span><span class="p">,</span> <span class="s">&quot;imx-fb.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">hclk</span><span class="p">],</span> <span class="s">&quot;mshc&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">per3</span><span class="p">],</span> <span class="s">&quot;ssi&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">clk32</span><span class="p">],</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;mxc_rtc.0&quot;</span><span class="p">);</span>
	<span class="n">clk_register_clkdev</span><span class="p">(</span><span class="n">clk</span><span class="p">[</span><span class="n">clko</span><span class="p">],</span> <span class="s">&quot;clko&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="n">mxc_timer_init</span><span class="p">(</span><span class="n">MX1_IO_ADDRESS</span><span class="p">(</span><span class="n">MX1_TIM1_BASE_ADDR</span><span class="p">),</span> <span class="n">MX1_TIM1_INT</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
