`timescale 1ns / 1ps

module rca_4bit_str(
    input  [3:0] a, b,
    input  Cin,
    output [3:0] s,
    output c4
);
    wire c1, c2, c3;

    FA f1 (.a(a[0]), .b(b[0]), .c(Cin), .sum(s[0]), .carry(c1));
    FA f2 (.a(a[1]), .b(b[1]), .c(c1),  .sum(s[1]), .carry(c2));
    FA f3 (.a(a[2]), .b(b[2]), .c(c2),  .sum(s[2]), .carry(c3));
    FA f4 (.a(a[3]), .b(b[3]), .c(c3),  .sum(s[3]), .carry(c4));

endmodule
