#include <typedefs.h>

#ifdef DBAND
/* Dual BAND use this */
uint16 wl_srom_map_a8d6[220] = {
/* BCM43222MP P300 hardware SN32/1250603 */
/* PA values MUST be calibrated and refilled for the actual EEPROM/SROM-less design*/
/* 2.4GHz PA does not need to be recalibrated on per board basis */
/* MAC address are zero'ed */
/* CRC here is not recalculated, do not program this to EEPROM/SROM, this is for EEPROM/SROM-less use only */
/*  srom[000]: */ 0x2001, 0x0000, 0x04d2, 0x14e4, 0x4350, 0x8000, 0x0002, 0x0000,
/*  srom[008]: */ 0x1730, 0x1800, 0x0000, 0x0000, 0xffff, 0xffff, 0xffff, 0xffff,
/*  srom[016]: */ 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/*  srom[024]: */ 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/*  srom[032]: */ 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/*  srom[040]: */ 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/*  srom[048]: */ 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/*  srom[056]: */ 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/*  srom[064]: */ 0x5372, 0x1300, 0x0200, 0x0000, 0x0402, 0x0000, 0x0000, 0x0000,
/*  srom[072]: */ 0x0000, 0x0000, 0x0000, 0xffff, 0xffff, 0xffff, 0x0303, 0x0202,
/*  srom[080]: */ 0xffff, 0x0033, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0x0315,
/*  srom[088]: */ 0x0315, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/*  srom[096]: */ 0x2044, 0xfe92, 0x148e, 0xfb11, 0x3e42, 0x3838, 0xfe9a, 0x14f7,
/*  srom[104]: */ 0xfae3, 0xfe87, 0x1637, 0xfa8e, 0xfea0, 0x14d5, 0xfaec, 0x0000,
/*  srom[112]: */ 0x2044, 0xfeb1, 0x14c0, 0xfb10, 0x3e42, 0x3838, 0xfe95, 0x156d,
/*  srom[120]: */ 0xfac5, 0xfe9a, 0x1591, 0xfabc, 0xfea5, 0x14f6, 0xfaeb, 0x0000,
/*  srom[128]: */ 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/*  srom[136]: */ 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/*  srom[144]: */ 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/*  srom[152]: */ 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/*  srom[160]: */ 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000,
/*  srom[168]: */ 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000,
/*  srom[176]: */ 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000,
/*  srom[184]: */ 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000,
/*  srom[192]: */ 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000,
/*  srom[200]: */ 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0xffff, 0xffff, 0xffff,
/*  srom[208]: */ 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/*  srom[216]: */ 0xffff, 0xffff, 0xffff, 0x8008,
};

#else
/* Single BAND use this */
uint16 wl_srom_map_a8d6[220] = {
/* BCM43222MPF P117 hardware SN235 */
/* PA values MUST be calibrated and refilled for the actual EEPROM/SROM-less design*/
/* 2.4GHz PA does not need to be recalibrated on per board basis */
/* MAC address are zero'ed */
/* CRC here is not recalculated, do not program this to EEPROM/SROM, this is for EEPROM/SROM-less use only */
/*  srom[000]: */ 0x2001, 0x0000, 0x04d3, 0x14e4, 0x4351, 0x8000, 0x0002, 0x0000,
/*  srom[008]: */ 0x1730, 0x1800, 0x0000, 0x0000, 0xffff, 0xffff, 0xffff, 0xffff,
/*  srom[016]: */ 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/*  srom[024]: */ 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/*  srom[032]: */ 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/*  srom[040]: */ 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/*  srom[048]: */ 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/*  srom[056]: */ 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/*  srom[064]: */ 0x5372, 0x1117, 0x0200, 0x0000, 0x0402, 0x0000, 0x0000, 0x0000,
/*  srom[072]: */ 0x0000, 0x0000, 0x0000, 0xffff, 0xffff, 0xffff, 0x0303, 0x0202,
/*  srom[080]: */ 0xffff, 0x0033, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0x0315,
/*  srom[088]: */ 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/*  srom[096]: */ 0x204c, 0xfeb0, 0x1558, 0xfad3, 0xffff, 0xffff, 0xffff, 0xffff,
/*  srom[104]: */ 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/*  srom[112]: */ 0x204c, 0xfedb, 0x14bd, 0xfb0f, 0xffff, 0xffff, 0xffff, 0xffff,
/*  srom[120]: */ 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/*  srom[128]: */ 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/*  srom[136]: */ 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/*  srom[144]: */ 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/*  srom[152]: */ 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/*  srom[160]: */ 0x0000, 0x2222, 0x2222, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000,
/*  srom[168]: */ 0x0000, 0x2222, 0x2222, 0x2222, 0x2222, 0x2222, 0x2222, 0x2222,
/*  srom[176]: */ 0x2222, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000,
/*  srom[184]: */ 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000,
/*  srom[192]: */ 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000,
/*  srom[200]: */ 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0xffff, 0xffff, 0xffff,
/*  srom[208]: */ 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff, 0xffff,
/*  srom[216]: */ 0xffff, 0xffff, 0xffff, 0x2208,
};
#endif
