library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity rca_structural is
	port(
		A, B: in std_logic_vector (3 downto 0);
		S: out std_logic_vector (4 downto 0)
	);
end rca_structural;