

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_2'
================================================================
* Date:           Tue Feb 11 01:38:47 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.339 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.33>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%idx_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %idx"   --->   Operation 4 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%weights_23_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_23_val"   --->   Operation 5 'read' 'weights_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weights_22_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_22_val"   --->   Operation 6 'read' 'weights_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weights_21_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_21_val"   --->   Operation 7 'read' 'weights_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weights_20_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_20_val"   --->   Operation 8 'read' 'weights_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weights_19_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_19_val"   --->   Operation 9 'read' 'weights_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weights_18_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_18_val"   --->   Operation 10 'read' 'weights_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weights_17_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_17_val"   --->   Operation 11 'read' 'weights_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weights_16_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_16_val"   --->   Operation 12 'read' 'weights_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_47_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_47_val"   --->   Operation 13 'read' 'data_47_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_46_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_46_val"   --->   Operation 14 'read' 'data_46_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_45_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_45_val"   --->   Operation 15 'read' 'data_45_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_44_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_44_val"   --->   Operation 16 'read' 'data_44_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_43_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_43_val"   --->   Operation 17 'read' 'data_43_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_42_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_42_val"   --->   Operation 18 'read' 'data_42_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_41_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_41_val"   --->   Operation 19 'read' 'data_41_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_40_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_40_val"   --->   Operation 20 'read' 'data_40_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_39_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_39_val"   --->   Operation 21 'read' 'data_39_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_38_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_38_val"   --->   Operation 22 'read' 'data_38_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_37_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_37_val"   --->   Operation 23 'read' 'data_37_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_36_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_36_val"   --->   Operation 24 'read' 'data_36_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_35_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_35_val"   --->   Operation 25 'read' 'data_35_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_34_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_34_val"   --->   Operation 26 'read' 'data_34_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_33_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_33_val"   --->   Operation 27 'read' 'data_33_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_32_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_32_val"   --->   Operation 28 'read' 'data_32_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.58ns)   --->   "%a = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i6, i6 32, i13 %data_32_val_read, i6 33, i13 %data_33_val_read, i6 34, i13 %data_34_val_read, i6 35, i13 %data_35_val_read, i6 36, i13 %data_36_val_read, i6 37, i13 %data_37_val_read, i6 38, i13 %data_38_val_read, i6 39, i13 %data_39_val_read, i6 40, i13 %data_40_val_read, i6 41, i13 %data_41_val_read, i6 42, i13 %data_42_val_read, i6 43, i13 %data_43_val_read, i6 44, i13 %data_44_val_read, i13 0, i6 %idx_read"   --->   Operation 29 'sparsemux' 'a' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i13 %a" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 30 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln73_12 = sext i13 %weights_16_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 31 'sext' 'sext_ln73_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.89ns)   --->   "%mul_ln73 = mul i26 %sext_ln73, i26 %sext_ln73_12" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 32 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 33 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 34 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_3466 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 35 'bitselect' 'tmp_3466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_3467 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 36 'bitselect' 'tmp_3467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i26 %mul_ln73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 37 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.70ns)   --->   "%icmp_ln42 = icmp_ne  i8 %trunc_ln42, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_56)   --->   "%tmp_3468 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'bitselect' 'tmp_3468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%or_ln42 = or i1 %tmp_3466, i1 %icmp_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%and_ln42 = and i1 %or_ln42, i1 %tmp_3467" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%zext_ln42 = zext i1 %and_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42 = add i13 %trunc_ln, i13 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'add' 'add_ln42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_3469 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'bitselect' 'tmp_3469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_56)   --->   "%xor_ln42 = xor i1 %tmp_3469, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_56 = and i1 %tmp_3468, i1 %xor_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'and' 'and_ln42_56' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.57ns)   --->   "%icmp_ln42_32 = icmp_eq  i3 %tmp_8, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'icmp' 'icmp_ln42_32' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.70ns)   --->   "%icmp_ln42_33 = icmp_eq  i4 %tmp_s, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'icmp' 'icmp_ln42_33' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.70ns)   --->   "%icmp_ln42_34 = icmp_eq  i4 %tmp_s, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'icmp' 'icmp_ln42_34' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_59)   --->   "%select_ln42 = select i1 %and_ln42_56, i1 %icmp_ln42_33, i1 %icmp_ln42_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_60)   --->   "%tmp_3470 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'bitselect' 'tmp_3470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_60)   --->   "%xor_ln42_63 = xor i1 %tmp_3470, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'xor' 'xor_ln42_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_60)   --->   "%and_ln42_57 = and i1 %icmp_ln42_32, i1 %xor_ln42_63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'and' 'and_ln42_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_60)   --->   "%select_ln42_32 = select i1 %and_ln42_56, i1 %and_ln42_57, i1 %icmp_ln42_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'select' 'select_ln42_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_59)   --->   "%xor_ln42_32 = xor i1 %select_ln42, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'xor' 'xor_ln42_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_59)   --->   "%or_ln42_24 = or i1 %tmp_3469, i1 %xor_ln42_32" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'or' 'or_ln42_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_59)   --->   "%xor_ln42_33 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'xor' 'xor_ln42_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_59 = and i1 %or_ln42_24, i1 %xor_ln42_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'and' 'and_ln42_59' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_60 = and i1 %tmp_3469, i1 %select_ln42_32" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'and' 'and_ln42_60' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln73_13 = sext i13 %weights_17_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'sext' 'sext_ln73_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.89ns)   --->   "%mul_ln73_8 = mul i26 %sext_ln73, i26 %sext_ln73_13" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'mul' 'mul_ln73_8' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_3471 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_8, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'bitselect' 'tmp_3471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_8)   --->   "%trunc_ln42_8 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_8, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'partselect' 'trunc_ln42_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_8)   --->   "%tmp_3472 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_8, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'bitselect' 'tmp_3472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_8)   --->   "%tmp_3473 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_8, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'bitselect' 'tmp_3473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln42_15 = trunc i26 %mul_ln73_8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'trunc' 'trunc_ln42_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.70ns)   --->   "%icmp_ln42_35 = icmp_ne  i8 %trunc_ln42_15, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'icmp' 'icmp_ln42_35' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_63)   --->   "%tmp_3474 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_8, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'bitselect' 'tmp_3474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_8)   --->   "%or_ln42_26 = or i1 %tmp_3472, i1 %icmp_ln42_35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'or' 'or_ln42_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_8)   --->   "%and_ln42_62 = and i1 %or_ln42_26, i1 %tmp_3473" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 72 'and' 'and_ln42_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_8)   --->   "%zext_ln42_8 = zext i1 %and_ln42_62" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'zext' 'zext_ln42_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_8 = add i13 %trunc_ln42_8, i13 %zext_ln42_8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'add' 'add_ln42_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_3475 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_8, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'bitselect' 'tmp_3475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_63)   --->   "%xor_ln42_35 = xor i1 %tmp_3475, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'xor' 'xor_ln42_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_63 = and i1 %tmp_3474, i1 %xor_ln42_35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 77 'and' 'and_ln42_63' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_1315 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_8, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 78 'partselect' 'tmp_1315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.57ns)   --->   "%icmp_ln42_36 = icmp_eq  i3 %tmp_1315, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 79 'icmp' 'icmp_ln42_36' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_1316 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_8, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 80 'partselect' 'tmp_1316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.70ns)   --->   "%icmp_ln42_37 = icmp_eq  i4 %tmp_1316, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'icmp' 'icmp_ln42_37' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.70ns)   --->   "%icmp_ln42_38 = icmp_eq  i4 %tmp_1316, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 82 'icmp' 'icmp_ln42_38' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_66)   --->   "%select_ln42_35 = select i1 %and_ln42_63, i1 %icmp_ln42_37, i1 %icmp_ln42_38" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 83 'select' 'select_ln42_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_67)   --->   "%tmp_3476 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_8, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 84 'bitselect' 'tmp_3476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_67)   --->   "%xor_ln42_64 = xor i1 %tmp_3476, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'xor' 'xor_ln42_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_67)   --->   "%and_ln42_64 = and i1 %icmp_ln42_36, i1 %xor_ln42_64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 86 'and' 'and_ln42_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_67)   --->   "%select_ln42_36 = select i1 %and_ln42_63, i1 %and_ln42_64, i1 %icmp_ln42_37" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'select' 'select_ln42_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_66)   --->   "%xor_ln42_36 = xor i1 %select_ln42_35, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'xor' 'xor_ln42_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_66)   --->   "%or_ln42_27 = or i1 %tmp_3475, i1 %xor_ln42_36" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'or' 'or_ln42_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_66)   --->   "%xor_ln42_37 = xor i1 %tmp_3471, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'xor' 'xor_ln42_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_66 = and i1 %or_ln42_27, i1 %xor_ln42_37" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'and' 'and_ln42_66' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_67 = and i1 %tmp_3475, i1 %select_ln42_36" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'and' 'and_ln42_67' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.58ns)   --->   "%a_4 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i6, i6 32, i13 %data_33_val_read, i6 33, i13 %data_34_val_read, i6 34, i13 %data_35_val_read, i6 35, i13 %data_36_val_read, i6 36, i13 %data_37_val_read, i6 37, i13 %data_38_val_read, i6 38, i13 %data_39_val_read, i6 39, i13 %data_40_val_read, i6 40, i13 %data_41_val_read, i6 41, i13 %data_42_val_read, i6 42, i13 %data_43_val_read, i6 43, i13 %data_44_val_read, i6 44, i13 %data_45_val_read, i13 0, i6 %idx_read"   --->   Operation 93 'sparsemux' 'a_4' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln73_14 = sext i13 %a_4" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'sext' 'sext_ln73_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln73_15 = sext i13 %weights_18_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 95 'sext' 'sext_ln73_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (1.89ns)   --->   "%mul_ln73_9 = mul i26 %sext_ln73_14, i26 %sext_ln73_15" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'mul' 'mul_ln73_9' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_3477 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_9, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 97 'bitselect' 'tmp_3477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_9)   --->   "%trunc_ln42_9 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_9, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 98 'partselect' 'trunc_ln42_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_9)   --->   "%tmp_3478 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_9, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 99 'bitselect' 'tmp_3478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_9)   --->   "%tmp_3479 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_9, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 100 'bitselect' 'tmp_3479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln42_16 = trunc i26 %mul_ln73_9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 101 'trunc' 'trunc_ln42_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.70ns)   --->   "%icmp_ln42_39 = icmp_ne  i8 %trunc_ln42_16, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 102 'icmp' 'icmp_ln42_39' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_70)   --->   "%tmp_3480 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 103 'bitselect' 'tmp_3480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_9)   --->   "%or_ln42_29 = or i1 %tmp_3478, i1 %icmp_ln42_39" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 104 'or' 'or_ln42_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_9)   --->   "%and_ln42_69 = and i1 %or_ln42_29, i1 %tmp_3479" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 105 'and' 'and_ln42_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_9)   --->   "%zext_ln42_9 = zext i1 %and_ln42_69" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 106 'zext' 'zext_ln42_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_9 = add i13 %trunc_ln42_9, i13 %zext_ln42_9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 107 'add' 'add_ln42_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_3481 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_9, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 108 'bitselect' 'tmp_3481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_70)   --->   "%xor_ln42_39 = xor i1 %tmp_3481, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'xor' 'xor_ln42_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_70 = and i1 %tmp_3480, i1 %xor_ln42_39" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 110 'and' 'and_ln42_70' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_1317 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_9, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 111 'partselect' 'tmp_1317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.57ns)   --->   "%icmp_ln42_40 = icmp_eq  i3 %tmp_1317, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 112 'icmp' 'icmp_ln42_40' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_1318 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_9, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 113 'partselect' 'tmp_1318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.70ns)   --->   "%icmp_ln42_41 = icmp_eq  i4 %tmp_1318, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 114 'icmp' 'icmp_ln42_41' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.70ns)   --->   "%icmp_ln42_42 = icmp_eq  i4 %tmp_1318, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 115 'icmp' 'icmp_ln42_42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_73)   --->   "%select_ln42_39 = select i1 %and_ln42_70, i1 %icmp_ln42_41, i1 %icmp_ln42_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 116 'select' 'select_ln42_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_74)   --->   "%tmp_3482 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_9, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 117 'bitselect' 'tmp_3482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_74)   --->   "%xor_ln42_65 = xor i1 %tmp_3482, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 118 'xor' 'xor_ln42_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_74)   --->   "%and_ln42_71 = and i1 %icmp_ln42_40, i1 %xor_ln42_65" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 119 'and' 'and_ln42_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_74)   --->   "%select_ln42_40 = select i1 %and_ln42_70, i1 %and_ln42_71, i1 %icmp_ln42_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 120 'select' 'select_ln42_40' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_73)   --->   "%xor_ln42_40 = xor i1 %select_ln42_39, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 121 'xor' 'xor_ln42_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_73)   --->   "%or_ln42_30 = or i1 %tmp_3481, i1 %xor_ln42_40" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 122 'or' 'or_ln42_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_73)   --->   "%xor_ln42_41 = xor i1 %tmp_3477, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 123 'xor' 'xor_ln42_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_73 = and i1 %or_ln42_30, i1 %xor_ln42_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'and' 'and_ln42_73' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_74 = and i1 %tmp_3481, i1 %select_ln42_40" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 125 'and' 'and_ln42_74' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln73_16 = sext i13 %weights_19_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 126 'sext' 'sext_ln73_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (1.89ns)   --->   "%mul_ln73_10 = mul i26 %sext_ln73_14, i26 %sext_ln73_16" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 127 'mul' 'mul_ln73_10' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_3483 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 128 'bitselect' 'tmp_3483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_10)   --->   "%trunc_ln42_s = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_10, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 129 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_10)   --->   "%tmp_3484 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_10, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 130 'bitselect' 'tmp_3484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_10)   --->   "%tmp_3485 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_10, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 131 'bitselect' 'tmp_3485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln42_17 = trunc i26 %mul_ln73_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 132 'trunc' 'trunc_ln42_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.70ns)   --->   "%icmp_ln42_43 = icmp_ne  i8 %trunc_ln42_17, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 133 'icmp' 'icmp_ln42_43' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_77)   --->   "%tmp_3486 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_10, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 134 'bitselect' 'tmp_3486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_10)   --->   "%or_ln42_32 = or i1 %tmp_3484, i1 %icmp_ln42_43" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 135 'or' 'or_ln42_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_10)   --->   "%and_ln42_76 = and i1 %or_ln42_32, i1 %tmp_3485" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 136 'and' 'and_ln42_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_10)   --->   "%zext_ln42_10 = zext i1 %and_ln42_76" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 137 'zext' 'zext_ln42_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_10 = add i13 %trunc_ln42_s, i13 %zext_ln42_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'add' 'add_ln42_10' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_3487 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_10, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'bitselect' 'tmp_3487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_77)   --->   "%xor_ln42_43 = xor i1 %tmp_3487, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'xor' 'xor_ln42_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_77 = and i1 %tmp_3486, i1 %xor_ln42_43" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 141 'and' 'and_ln42_77' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_1319 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_10, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'partselect' 'tmp_1319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.57ns)   --->   "%icmp_ln42_44 = icmp_eq  i3 %tmp_1319, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'icmp' 'icmp_ln42_44' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_1320 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_10, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'partselect' 'tmp_1320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.70ns)   --->   "%icmp_ln42_45 = icmp_eq  i4 %tmp_1320, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'icmp' 'icmp_ln42_45' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.70ns)   --->   "%icmp_ln42_46 = icmp_eq  i4 %tmp_1320, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'icmp' 'icmp_ln42_46' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_80)   --->   "%select_ln42_43 = select i1 %and_ln42_77, i1 %icmp_ln42_45, i1 %icmp_ln42_46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'select' 'select_ln42_43' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_81)   --->   "%tmp_3488 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_10, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'bitselect' 'tmp_3488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_81)   --->   "%xor_ln42_66 = xor i1 %tmp_3488, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'xor' 'xor_ln42_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_81)   --->   "%and_ln42_78 = and i1 %icmp_ln42_44, i1 %xor_ln42_66" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'and' 'and_ln42_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_81)   --->   "%select_ln42_44 = select i1 %and_ln42_77, i1 %and_ln42_78, i1 %icmp_ln42_45" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'select' 'select_ln42_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_80)   --->   "%xor_ln42_44 = xor i1 %select_ln42_43, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'xor' 'xor_ln42_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_80)   --->   "%or_ln42_33 = or i1 %tmp_3487, i1 %xor_ln42_44" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 153 'or' 'or_ln42_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_80)   --->   "%xor_ln42_45 = xor i1 %tmp_3483, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'xor' 'xor_ln42_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_80 = and i1 %or_ln42_33, i1 %xor_ln42_45" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'and' 'and_ln42_80' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_81 = and i1 %tmp_3487, i1 %select_ln42_44" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'and' 'and_ln42_81' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.58ns)   --->   "%a_5 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i6, i6 32, i13 %data_34_val_read, i6 33, i13 %data_35_val_read, i6 34, i13 %data_36_val_read, i6 35, i13 %data_37_val_read, i6 36, i13 %data_38_val_read, i6 37, i13 %data_39_val_read, i6 38, i13 %data_40_val_read, i6 39, i13 %data_41_val_read, i6 40, i13 %data_42_val_read, i6 41, i13 %data_43_val_read, i6 42, i13 %data_44_val_read, i6 43, i13 %data_45_val_read, i6 44, i13 %data_46_val_read, i13 0, i6 %idx_read"   --->   Operation 157 'sparsemux' 'a_5' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln73_17 = sext i13 %a_5" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'sext' 'sext_ln73_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln73_18 = sext i13 %weights_20_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 159 'sext' 'sext_ln73_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (1.89ns)   --->   "%mul_ln73_11 = mul i26 %sext_ln73_17, i26 %sext_ln73_18" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 160 'mul' 'mul_ln73_11' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_3489 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_11, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 161 'bitselect' 'tmp_3489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_11)   --->   "%trunc_ln42_1 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_11, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 162 'partselect' 'trunc_ln42_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_11)   --->   "%tmp_3490 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_11, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 163 'bitselect' 'tmp_3490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_11)   --->   "%tmp_3491 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_11, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'bitselect' 'tmp_3491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln42_18 = trunc i26 %mul_ln73_11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 165 'trunc' 'trunc_ln42_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.70ns)   --->   "%icmp_ln42_47 = icmp_ne  i8 %trunc_ln42_18, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 166 'icmp' 'icmp_ln42_47' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_84)   --->   "%tmp_3492 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_11, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'bitselect' 'tmp_3492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_11)   --->   "%or_ln42_35 = or i1 %tmp_3490, i1 %icmp_ln42_47" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'or' 'or_ln42_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_11)   --->   "%and_ln42_83 = and i1 %or_ln42_35, i1 %tmp_3491" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'and' 'and_ln42_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_11)   --->   "%zext_ln42_11 = zext i1 %and_ln42_83" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'zext' 'zext_ln42_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_11 = add i13 %trunc_ln42_1, i13 %zext_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'add' 'add_ln42_11' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_3493 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_11, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'bitselect' 'tmp_3493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_84)   --->   "%xor_ln42_47 = xor i1 %tmp_3493, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 173 'xor' 'xor_ln42_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_84 = and i1 %tmp_3492, i1 %xor_ln42_47" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 174 'and' 'and_ln42_84' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_1321 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_11, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 175 'partselect' 'tmp_1321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.57ns)   --->   "%icmp_ln42_48 = icmp_eq  i3 %tmp_1321, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 176 'icmp' 'icmp_ln42_48' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_1322 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_11, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 177 'partselect' 'tmp_1322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.70ns)   --->   "%icmp_ln42_49 = icmp_eq  i4 %tmp_1322, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 178 'icmp' 'icmp_ln42_49' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.70ns)   --->   "%icmp_ln42_50 = icmp_eq  i4 %tmp_1322, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 179 'icmp' 'icmp_ln42_50' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_87)   --->   "%select_ln42_47 = select i1 %and_ln42_84, i1 %icmp_ln42_49, i1 %icmp_ln42_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 180 'select' 'select_ln42_47' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_88)   --->   "%tmp_3494 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_11, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 181 'bitselect' 'tmp_3494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_88)   --->   "%xor_ln42_67 = xor i1 %tmp_3494, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 182 'xor' 'xor_ln42_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_88)   --->   "%and_ln42_85 = and i1 %icmp_ln42_48, i1 %xor_ln42_67" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 183 'and' 'and_ln42_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_88)   --->   "%select_ln42_48 = select i1 %and_ln42_84, i1 %and_ln42_85, i1 %icmp_ln42_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 184 'select' 'select_ln42_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_87)   --->   "%xor_ln42_48 = xor i1 %select_ln42_47, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 185 'xor' 'xor_ln42_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_87)   --->   "%or_ln42_36 = or i1 %tmp_3493, i1 %xor_ln42_48" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 186 'or' 'or_ln42_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_87)   --->   "%xor_ln42_49 = xor i1 %tmp_3489, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 187 'xor' 'xor_ln42_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_87 = and i1 %or_ln42_36, i1 %xor_ln42_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 188 'and' 'and_ln42_87' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_88 = and i1 %tmp_3493, i1 %select_ln42_48" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 189 'and' 'and_ln42_88' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln73_19 = sext i13 %weights_21_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 190 'sext' 'sext_ln73_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (1.89ns)   --->   "%mul_ln73_12 = mul i26 %sext_ln73_17, i26 %sext_ln73_19" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 191 'mul' 'mul_ln73_12' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_3495 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_12, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 192 'bitselect' 'tmp_3495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%trunc_ln42_2 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_12, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 193 'partselect' 'trunc_ln42_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%tmp_3496 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_12, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 194 'bitselect' 'tmp_3496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%tmp_3497 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_12, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 195 'bitselect' 'tmp_3497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln42_19 = trunc i26 %mul_ln73_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 196 'trunc' 'trunc_ln42_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.70ns)   --->   "%icmp_ln42_51 = icmp_ne  i8 %trunc_ln42_19, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'icmp' 'icmp_ln42_51' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_91)   --->   "%tmp_3498 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_12, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 198 'bitselect' 'tmp_3498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%or_ln42_38 = or i1 %tmp_3496, i1 %icmp_ln42_51" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 199 'or' 'or_ln42_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%and_ln42_90 = and i1 %or_ln42_38, i1 %tmp_3497" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 200 'and' 'and_ln42_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%zext_ln42_12 = zext i1 %and_ln42_90" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 201 'zext' 'zext_ln42_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_12 = add i13 %trunc_ln42_2, i13 %zext_ln42_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 202 'add' 'add_ln42_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_3499 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_12, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 203 'bitselect' 'tmp_3499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_91)   --->   "%xor_ln42_51 = xor i1 %tmp_3499, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 204 'xor' 'xor_ln42_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_91 = and i1 %tmp_3498, i1 %xor_ln42_51" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 205 'and' 'and_ln42_91' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_1323 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_12, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 206 'partselect' 'tmp_1323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.57ns)   --->   "%icmp_ln42_52 = icmp_eq  i3 %tmp_1323, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 207 'icmp' 'icmp_ln42_52' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_1324 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_12, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 208 'partselect' 'tmp_1324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.70ns)   --->   "%icmp_ln42_53 = icmp_eq  i4 %tmp_1324, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 209 'icmp' 'icmp_ln42_53' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.70ns)   --->   "%icmp_ln42_54 = icmp_eq  i4 %tmp_1324, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 210 'icmp' 'icmp_ln42_54' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_94)   --->   "%select_ln42_51 = select i1 %and_ln42_91, i1 %icmp_ln42_53, i1 %icmp_ln42_54" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 211 'select' 'select_ln42_51' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_95)   --->   "%tmp_3500 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_12, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 212 'bitselect' 'tmp_3500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_95)   --->   "%xor_ln42_68 = xor i1 %tmp_3500, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 213 'xor' 'xor_ln42_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_95)   --->   "%and_ln42_92 = and i1 %icmp_ln42_52, i1 %xor_ln42_68" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 214 'and' 'and_ln42_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_95)   --->   "%select_ln42_52 = select i1 %and_ln42_91, i1 %and_ln42_92, i1 %icmp_ln42_53" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 215 'select' 'select_ln42_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_94)   --->   "%xor_ln42_52 = xor i1 %select_ln42_51, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 216 'xor' 'xor_ln42_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_94)   --->   "%or_ln42_39 = or i1 %tmp_3499, i1 %xor_ln42_52" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 217 'or' 'or_ln42_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_94)   --->   "%xor_ln42_53 = xor i1 %tmp_3495, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 218 'xor' 'xor_ln42_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_94 = and i1 %or_ln42_39, i1 %xor_ln42_53" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 219 'and' 'and_ln42_94' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_95 = and i1 %tmp_3499, i1 %select_ln42_52" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 220 'and' 'and_ln42_95' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.58ns)   --->   "%a_6 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i6, i6 32, i13 %data_35_val_read, i6 33, i13 %data_36_val_read, i6 34, i13 %data_37_val_read, i6 35, i13 %data_38_val_read, i6 36, i13 %data_39_val_read, i6 37, i13 %data_40_val_read, i6 38, i13 %data_41_val_read, i6 39, i13 %data_42_val_read, i6 40, i13 %data_43_val_read, i6 41, i13 %data_44_val_read, i6 42, i13 %data_45_val_read, i6 43, i13 %data_46_val_read, i6 44, i13 %data_47_val_read, i13 0, i6 %idx_read"   --->   Operation 221 'sparsemux' 'a_6' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln73_20 = sext i13 %a_6" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 222 'sext' 'sext_ln73_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln73_21 = sext i13 %weights_22_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 223 'sext' 'sext_ln73_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (1.89ns)   --->   "%mul_ln73_13 = mul i26 %sext_ln73_20, i26 %sext_ln73_21" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 224 'mul' 'mul_ln73_13' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_3501 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_13, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 225 'bitselect' 'tmp_3501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%trunc_ln42_3 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_13, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 226 'partselect' 'trunc_ln42_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%tmp_3502 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_13, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 227 'bitselect' 'tmp_3502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%tmp_3503 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_13, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 228 'bitselect' 'tmp_3503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln42_20 = trunc i26 %mul_ln73_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 229 'trunc' 'trunc_ln42_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.70ns)   --->   "%icmp_ln42_55 = icmp_ne  i8 %trunc_ln42_20, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 230 'icmp' 'icmp_ln42_55' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_98)   --->   "%tmp_3504 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_13, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 231 'bitselect' 'tmp_3504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%or_ln42_41 = or i1 %tmp_3502, i1 %icmp_ln42_55" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 232 'or' 'or_ln42_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%and_ln42_97 = and i1 %or_ln42_41, i1 %tmp_3503" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 233 'and' 'and_ln42_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%zext_ln42_13 = zext i1 %and_ln42_97" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 234 'zext' 'zext_ln42_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_13 = add i13 %trunc_ln42_3, i13 %zext_ln42_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 235 'add' 'add_ln42_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_3505 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_13, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 236 'bitselect' 'tmp_3505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_98)   --->   "%xor_ln42_55 = xor i1 %tmp_3505, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 237 'xor' 'xor_ln42_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 238 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_98 = and i1 %tmp_3504, i1 %xor_ln42_55" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 238 'and' 'and_ln42_98' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_1325 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_13, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 239 'partselect' 'tmp_1325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.57ns)   --->   "%icmp_ln42_56 = icmp_eq  i3 %tmp_1325, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 240 'icmp' 'icmp_ln42_56' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_1326 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_13, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 241 'partselect' 'tmp_1326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.70ns)   --->   "%icmp_ln42_57 = icmp_eq  i4 %tmp_1326, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 242 'icmp' 'icmp_ln42_57' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 243 [1/1] (0.70ns)   --->   "%icmp_ln42_58 = icmp_eq  i4 %tmp_1326, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 243 'icmp' 'icmp_ln42_58' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_101)   --->   "%select_ln42_55 = select i1 %and_ln42_98, i1 %icmp_ln42_57, i1 %icmp_ln42_58" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 244 'select' 'select_ln42_55' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_102)   --->   "%tmp_3506 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_13, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 245 'bitselect' 'tmp_3506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_102)   --->   "%xor_ln42_69 = xor i1 %tmp_3506, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 246 'xor' 'xor_ln42_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_102)   --->   "%and_ln42_99 = and i1 %icmp_ln42_56, i1 %xor_ln42_69" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 247 'and' 'and_ln42_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_102)   --->   "%select_ln42_56 = select i1 %and_ln42_98, i1 %and_ln42_99, i1 %icmp_ln42_57" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 248 'select' 'select_ln42_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_101)   --->   "%xor_ln42_56 = xor i1 %select_ln42_55, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 249 'xor' 'xor_ln42_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_101)   --->   "%or_ln42_42 = or i1 %tmp_3505, i1 %xor_ln42_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 250 'or' 'or_ln42_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_101)   --->   "%xor_ln42_57 = xor i1 %tmp_3501, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 251 'xor' 'xor_ln42_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 252 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_101 = and i1 %or_ln42_42, i1 %xor_ln42_57" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 252 'and' 'and_ln42_101' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_102 = and i1 %tmp_3505, i1 %select_ln42_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 253 'and' 'and_ln42_102' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln73_22 = sext i13 %weights_23_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 254 'sext' 'sext_ln73_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (1.89ns)   --->   "%mul_ln73_14 = mul i26 %sext_ln73_20, i26 %sext_ln73_22" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 255 'mul' 'mul_ln73_14' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_3507 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_14, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 256 'bitselect' 'tmp_3507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%trunc_ln42_4 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_14, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 257 'partselect' 'trunc_ln42_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%tmp_3508 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_14, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 258 'bitselect' 'tmp_3508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%tmp_3509 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_14, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 259 'bitselect' 'tmp_3509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln42_21 = trunc i26 %mul_ln73_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 260 'trunc' 'trunc_ln42_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.70ns)   --->   "%icmp_ln42_59 = icmp_ne  i8 %trunc_ln42_21, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 261 'icmp' 'icmp_ln42_59' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_105)   --->   "%tmp_3510 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_14, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 262 'bitselect' 'tmp_3510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%or_ln42_44 = or i1 %tmp_3508, i1 %icmp_ln42_59" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 263 'or' 'or_ln42_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%and_ln42_104 = and i1 %or_ln42_44, i1 %tmp_3509" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 264 'and' 'and_ln42_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%zext_ln42_14 = zext i1 %and_ln42_104" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 265 'zext' 'zext_ln42_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_14 = add i13 %trunc_ln42_4, i13 %zext_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 266 'add' 'add_ln42_14' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_3511 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_14, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 267 'bitselect' 'tmp_3511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_105)   --->   "%xor_ln42_59 = xor i1 %tmp_3511, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 268 'xor' 'xor_ln42_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 269 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_105 = and i1 %tmp_3510, i1 %xor_ln42_59" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 269 'and' 'and_ln42_105' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_1327 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_14, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 270 'partselect' 'tmp_1327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.57ns)   --->   "%icmp_ln42_60 = icmp_eq  i3 %tmp_1327, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 271 'icmp' 'icmp_ln42_60' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_1328 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_14, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 272 'partselect' 'tmp_1328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.70ns)   --->   "%icmp_ln42_61 = icmp_eq  i4 %tmp_1328, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 273 'icmp' 'icmp_ln42_61' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.70ns)   --->   "%icmp_ln42_62 = icmp_eq  i4 %tmp_1328, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 274 'icmp' 'icmp_ln42_62' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_108)   --->   "%select_ln42_59 = select i1 %and_ln42_105, i1 %icmp_ln42_61, i1 %icmp_ln42_62" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 275 'select' 'select_ln42_59' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_109)   --->   "%tmp_3512 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_14, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 276 'bitselect' 'tmp_3512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_109)   --->   "%xor_ln42_70 = xor i1 %tmp_3512, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 277 'xor' 'xor_ln42_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_109)   --->   "%and_ln42_106 = and i1 %icmp_ln42_60, i1 %xor_ln42_70" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 278 'and' 'and_ln42_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_109)   --->   "%select_ln42_60 = select i1 %and_ln42_105, i1 %and_ln42_106, i1 %icmp_ln42_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 279 'select' 'select_ln42_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_108)   --->   "%xor_ln42_60 = xor i1 %select_ln42_59, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 280 'xor' 'xor_ln42_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_108)   --->   "%or_ln42_45 = or i1 %tmp_3511, i1 %xor_ln42_60" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 281 'or' 'or_ln42_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_108)   --->   "%xor_ln42_61 = xor i1 %tmp_3507, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 282 'xor' 'xor_ln42_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 283 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_108 = and i1 %or_ln42_45, i1 %xor_ln42_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 283 'and' 'and_ln42_108' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_109 = and i1 %tmp_3511, i1 %select_ln42_60" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 284 'and' 'and_ln42_109' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.98>
ST_2 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_25)   --->   "%and_ln42_58 = and i1 %and_ln42_56, i1 %icmp_ln42_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 285 'and' 'and_ln42_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_25)   --->   "%or_ln42_47 = or i1 %and_ln42_58, i1 %and_ln42_60" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 286 'or' 'or_ln42_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_25)   --->   "%xor_ln42_34 = xor i1 %or_ln42_47, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 287 'xor' 'xor_ln42_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_25)   --->   "%and_ln42_61 = and i1 %tmp, i1 %xor_ln42_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 288 'and' 'and_ln42_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_34)   --->   "%select_ln42_33 = select i1 %and_ln42_59, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 289 'select' 'select_ln42_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_25 = or i1 %and_ln42_59, i1 %and_ln42_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 290 'or' 'or_ln42_25' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_34 = select i1 %or_ln42_25, i13 %select_ln42_33, i13 %add_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 291 'select' 'select_ln42_34' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_28)   --->   "%and_ln42_65 = and i1 %and_ln42_63, i1 %icmp_ln42_37" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 292 'and' 'and_ln42_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_28)   --->   "%or_ln42_48 = or i1 %and_ln42_65, i1 %and_ln42_67" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 293 'or' 'or_ln42_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_28)   --->   "%xor_ln42_38 = xor i1 %or_ln42_48, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 294 'xor' 'xor_ln42_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_28)   --->   "%and_ln42_68 = and i1 %tmp_3471, i1 %xor_ln42_38" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 295 'and' 'and_ln42_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_38)   --->   "%select_ln42_37 = select i1 %and_ln42_66, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 296 'select' 'select_ln42_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_28 = or i1 %and_ln42_66, i1 %and_ln42_68" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 297 'or' 'or_ln42_28' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_38 = select i1 %or_ln42_28, i13 %select_ln42_37, i13 %add_ln42_8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 298 'select' 'select_ln42_38' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_31)   --->   "%and_ln42_72 = and i1 %and_ln42_70, i1 %icmp_ln42_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 299 'and' 'and_ln42_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_31)   --->   "%or_ln42_49 = or i1 %and_ln42_72, i1 %and_ln42_74" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 300 'or' 'or_ln42_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_31)   --->   "%xor_ln42_42 = xor i1 %or_ln42_49, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 301 'xor' 'xor_ln42_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_31)   --->   "%and_ln42_75 = and i1 %tmp_3477, i1 %xor_ln42_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 302 'and' 'and_ln42_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_42)   --->   "%select_ln42_41 = select i1 %and_ln42_73, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 303 'select' 'select_ln42_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 304 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_31 = or i1 %and_ln42_73, i1 %and_ln42_75" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 304 'or' 'or_ln42_31' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_42 = select i1 %or_ln42_31, i13 %select_ln42_41, i13 %add_ln42_9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 305 'select' 'select_ln42_42' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_34)   --->   "%and_ln42_79 = and i1 %and_ln42_77, i1 %icmp_ln42_45" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 306 'and' 'and_ln42_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_34)   --->   "%or_ln42_50 = or i1 %and_ln42_79, i1 %and_ln42_81" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 307 'or' 'or_ln42_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_34)   --->   "%xor_ln42_46 = xor i1 %or_ln42_50, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 308 'xor' 'xor_ln42_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_34)   --->   "%and_ln42_82 = and i1 %tmp_3483, i1 %xor_ln42_46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 309 'and' 'and_ln42_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_46)   --->   "%select_ln42_45 = select i1 %and_ln42_80, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 310 'select' 'select_ln42_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 311 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_34 = or i1 %and_ln42_80, i1 %and_ln42_82" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 311 'or' 'or_ln42_34' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_46 = select i1 %or_ln42_34, i13 %select_ln42_45, i13 %add_ln42_10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 312 'select' 'select_ln42_46' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_37)   --->   "%and_ln42_86 = and i1 %and_ln42_84, i1 %icmp_ln42_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 313 'and' 'and_ln42_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_37)   --->   "%or_ln42_51 = or i1 %and_ln42_86, i1 %and_ln42_88" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 314 'or' 'or_ln42_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_37)   --->   "%xor_ln42_50 = xor i1 %or_ln42_51, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 315 'xor' 'xor_ln42_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_37)   --->   "%and_ln42_89 = and i1 %tmp_3489, i1 %xor_ln42_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 316 'and' 'and_ln42_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_50)   --->   "%select_ln42_49 = select i1 %and_ln42_87, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 317 'select' 'select_ln42_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 318 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_37 = or i1 %and_ln42_87, i1 %and_ln42_89" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 318 'or' 'or_ln42_37' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_50 = select i1 %or_ln42_37, i13 %select_ln42_49, i13 %add_ln42_11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 319 'select' 'select_ln42_50' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_40)   --->   "%and_ln42_93 = and i1 %and_ln42_91, i1 %icmp_ln42_53" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 320 'and' 'and_ln42_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_40)   --->   "%or_ln42_52 = or i1 %and_ln42_93, i1 %and_ln42_95" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 321 'or' 'or_ln42_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_40)   --->   "%xor_ln42_54 = xor i1 %or_ln42_52, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 322 'xor' 'xor_ln42_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_40)   --->   "%and_ln42_96 = and i1 %tmp_3495, i1 %xor_ln42_54" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 323 'and' 'and_ln42_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_54)   --->   "%select_ln42_53 = select i1 %and_ln42_94, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 324 'select' 'select_ln42_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_40 = or i1 %and_ln42_94, i1 %and_ln42_96" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 325 'or' 'or_ln42_40' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_54 = select i1 %or_ln42_40, i13 %select_ln42_53, i13 %add_ln42_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 326 'select' 'select_ln42_54' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_43)   --->   "%and_ln42_100 = and i1 %and_ln42_98, i1 %icmp_ln42_57" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 327 'and' 'and_ln42_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_43)   --->   "%or_ln42_53 = or i1 %and_ln42_100, i1 %and_ln42_102" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 328 'or' 'or_ln42_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_43)   --->   "%xor_ln42_58 = xor i1 %or_ln42_53, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 329 'xor' 'xor_ln42_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_43)   --->   "%and_ln42_103 = and i1 %tmp_3501, i1 %xor_ln42_58" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 330 'and' 'and_ln42_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_58)   --->   "%select_ln42_57 = select i1 %and_ln42_101, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 331 'select' 'select_ln42_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 332 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_43 = or i1 %and_ln42_101, i1 %and_ln42_103" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 332 'or' 'or_ln42_43' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 333 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_58 = select i1 %or_ln42_43, i13 %select_ln42_57, i13 %add_ln42_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 333 'select' 'select_ln42_58' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_46)   --->   "%and_ln42_107 = and i1 %and_ln42_105, i1 %icmp_ln42_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 334 'and' 'and_ln42_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_46)   --->   "%or_ln42_54 = or i1 %and_ln42_107, i1 %and_ln42_109" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 335 'or' 'or_ln42_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_46)   --->   "%xor_ln42_62 = xor i1 %or_ln42_54, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 336 'xor' 'xor_ln42_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_46)   --->   "%and_ln42_110 = and i1 %tmp_3507, i1 %xor_ln42_62" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 337 'and' 'and_ln42_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_62)   --->   "%select_ln42_61 = select i1 %and_ln42_108, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 338 'select' 'select_ln42_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 339 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_46 = or i1 %and_ln42_108, i1 %and_ln42_110" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 339 'or' 'or_ln42_46' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 340 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_62 = select i1 %or_ln42_46, i13 %select_ln42_61, i13 %add_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 340 'select' 'select_ln42_62' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i13 %select_ln42_34" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 341 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%sext_ln58_12 = sext i13 %select_ln42_42" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 342 'sext' 'sext_ln58_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.75ns)   --->   "%add_ln58_12 = add i13 %select_ln42_42, i13 %select_ln42_34" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 343 'add' 'add_ln58_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 344 [1/1] (0.75ns)   --->   "%add_ln58 = add i14 %sext_ln58_12, i14 %sext_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 344 'add' 'add_ln58' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_3513 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 345 'bitselect' 'tmp_3513' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_3514 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_12, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 346 'bitselect' 'tmp_3514' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_19)   --->   "%xor_ln58 = xor i1 %tmp_3513, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 347 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_19)   --->   "%and_ln58 = and i1 %tmp_3514, i1 %xor_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 348 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_18)   --->   "%xor_ln58_24 = xor i1 %tmp_3514, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 349 'xor' 'xor_ln58_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_18)   --->   "%and_ln58_12 = and i1 %tmp_3513, i1 %xor_ln58_24" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 350 'and' 'and_ln58_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 351 [1/1] (0.12ns)   --->   "%xor_ln58_25 = xor i1 %tmp_3513, i1 %tmp_3514" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 351 'xor' 'xor_ln58_25' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_19)   --->   "%xor_ln58_26 = xor i1 %xor_ln58_25, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 352 'xor' 'xor_ln58_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_19)   --->   "%or_ln58 = or i1 %and_ln58, i1 %xor_ln58_26" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 353 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_19)   --->   "%select_ln58 = select i1 %xor_ln58_25, i13 4095, i13 %add_ln58_12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 354 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 355 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_18 = select i1 %and_ln58_12, i13 4096, i13 %add_ln58_12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 355 'select' 'select_ln58_18' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 356 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_19 = select i1 %or_ln58, i13 %select_ln58, i13 %select_ln58_18" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 356 'select' 'select_ln58_19' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln58_13 = sext i13 %select_ln42_38" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 357 'sext' 'sext_ln58_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln58_14 = sext i13 %select_ln42_46" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 358 'sext' 'sext_ln58_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (0.75ns)   --->   "%add_ln58_13 = add i13 %select_ln42_46, i13 %select_ln42_38" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 359 'add' 'add_ln58_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 360 [1/1] (0.75ns)   --->   "%add_ln58_6 = add i14 %sext_ln58_14, i14 %sext_ln58_13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 360 'add' 'add_ln58_6' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_3515 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_6, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 361 'bitselect' 'tmp_3515' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_3516 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_13, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 362 'bitselect' 'tmp_3516' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_22)   --->   "%xor_ln58_27 = xor i1 %tmp_3515, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 363 'xor' 'xor_ln58_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_22)   --->   "%and_ln58_13 = and i1 %tmp_3516, i1 %xor_ln58_27" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 364 'and' 'and_ln58_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_21)   --->   "%xor_ln58_28 = xor i1 %tmp_3516, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 365 'xor' 'xor_ln58_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_21)   --->   "%and_ln58_14 = and i1 %tmp_3515, i1 %xor_ln58_28" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 366 'and' 'and_ln58_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 367 [1/1] (0.12ns)   --->   "%xor_ln58_29 = xor i1 %tmp_3515, i1 %tmp_3516" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 367 'xor' 'xor_ln58_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_22)   --->   "%xor_ln58_30 = xor i1 %xor_ln58_29, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 368 'xor' 'xor_ln58_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_22)   --->   "%or_ln58_6 = or i1 %and_ln58_13, i1 %xor_ln58_30" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 369 'or' 'or_ln58_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_22)   --->   "%select_ln58_20 = select i1 %xor_ln58_29, i13 4095, i13 %add_ln58_13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 370 'select' 'select_ln58_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 371 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_21 = select i1 %and_ln58_14, i13 4096, i13 %add_ln58_13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 371 'select' 'select_ln58_21' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 372 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_22 = select i1 %or_ln58_6, i13 %select_ln58_20, i13 %select_ln58_21" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 372 'select' 'select_ln58_22' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln58_15 = sext i13 %select_ln58_19" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 373 'sext' 'sext_ln58_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln58_16 = sext i13 %select_ln42_50" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 374 'sext' 'sext_ln58_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.75ns)   --->   "%add_ln58_14 = add i13 %select_ln42_50, i13 %select_ln58_19" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 375 'add' 'add_ln58_14' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 376 [1/1] (0.75ns)   --->   "%add_ln58_7 = add i14 %sext_ln58_16, i14 %sext_ln58_15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 376 'add' 'add_ln58_7' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_3517 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_7, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 377 'bitselect' 'tmp_3517' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_3518 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_14, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 378 'bitselect' 'tmp_3518' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_25)   --->   "%xor_ln58_31 = xor i1 %tmp_3517, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 379 'xor' 'xor_ln58_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_25)   --->   "%and_ln58_15 = and i1 %tmp_3518, i1 %xor_ln58_31" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 380 'and' 'and_ln58_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_24)   --->   "%xor_ln58_32 = xor i1 %tmp_3518, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 381 'xor' 'xor_ln58_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_24)   --->   "%and_ln58_16 = and i1 %tmp_3517, i1 %xor_ln58_32" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 382 'and' 'and_ln58_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 383 [1/1] (0.12ns)   --->   "%xor_ln58_33 = xor i1 %tmp_3517, i1 %tmp_3518" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 383 'xor' 'xor_ln58_33' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_25)   --->   "%xor_ln58_34 = xor i1 %xor_ln58_33, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 384 'xor' 'xor_ln58_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_25)   --->   "%or_ln58_7 = or i1 %and_ln58_15, i1 %xor_ln58_34" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 385 'or' 'or_ln58_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_25)   --->   "%select_ln58_23 = select i1 %xor_ln58_33, i13 4095, i13 %add_ln58_14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 386 'select' 'select_ln58_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 387 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_24 = select i1 %and_ln58_16, i13 4096, i13 %add_ln58_14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 387 'select' 'select_ln58_24' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 388 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_25 = select i1 %or_ln58_7, i13 %select_ln58_23, i13 %select_ln58_24" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 388 'select' 'select_ln58_25' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln58_17 = sext i13 %select_ln58_22" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 389 'sext' 'sext_ln58_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln58_18 = sext i13 %select_ln42_54" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 390 'sext' 'sext_ln58_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.75ns)   --->   "%add_ln58_15 = add i13 %select_ln42_54, i13 %select_ln58_22" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 391 'add' 'add_ln58_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 392 [1/1] (0.75ns)   --->   "%add_ln58_8 = add i14 %sext_ln58_18, i14 %sext_ln58_17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 392 'add' 'add_ln58_8' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_3519 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_8, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 393 'bitselect' 'tmp_3519' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_3520 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_15, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 394 'bitselect' 'tmp_3520' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_28)   --->   "%xor_ln58_35 = xor i1 %tmp_3519, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 395 'xor' 'xor_ln58_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_28)   --->   "%and_ln58_17 = and i1 %tmp_3520, i1 %xor_ln58_35" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 396 'and' 'and_ln58_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_27)   --->   "%xor_ln58_36 = xor i1 %tmp_3520, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 397 'xor' 'xor_ln58_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_27)   --->   "%and_ln58_18 = and i1 %tmp_3519, i1 %xor_ln58_36" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 398 'and' 'and_ln58_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 399 [1/1] (0.12ns)   --->   "%xor_ln58_37 = xor i1 %tmp_3519, i1 %tmp_3520" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 399 'xor' 'xor_ln58_37' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_28)   --->   "%xor_ln58_38 = xor i1 %xor_ln58_37, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 400 'xor' 'xor_ln58_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_28)   --->   "%or_ln58_8 = or i1 %and_ln58_17, i1 %xor_ln58_38" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 401 'or' 'or_ln58_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_28)   --->   "%select_ln58_26 = select i1 %xor_ln58_37, i13 4095, i13 %add_ln58_15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 402 'select' 'select_ln58_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 403 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_27 = select i1 %and_ln58_18, i13 4096, i13 %add_ln58_15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 403 'select' 'select_ln58_27' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 404 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_28 = select i1 %or_ln58_8, i13 %select_ln58_26, i13 %select_ln58_27" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 404 'select' 'select_ln58_28' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln58_19 = sext i13 %select_ln58_25" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 405 'sext' 'sext_ln58_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln58_20 = sext i13 %select_ln42_58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 406 'sext' 'sext_ln58_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (0.75ns)   --->   "%add_ln58_16 = add i13 %select_ln42_58, i13 %select_ln58_25" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 407 'add' 'add_ln58_16' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 408 [1/1] (0.75ns)   --->   "%add_ln58_9 = add i14 %sext_ln58_20, i14 %sext_ln58_19" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 408 'add' 'add_ln58_9' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_3521 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_9, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 409 'bitselect' 'tmp_3521' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_3522 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_16, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 410 'bitselect' 'tmp_3522' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln58_21 = sext i13 %select_ln58_28" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 411 'sext' 'sext_ln58_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln58_22 = sext i13 %select_ln42_62" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 412 'sext' 'sext_ln58_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.75ns)   --->   "%add_ln58_17 = add i13 %select_ln42_62, i13 %select_ln58_28" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 413 'add' 'add_ln58_17' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 414 [1/1] (0.75ns)   --->   "%add_ln58_10 = add i14 %sext_ln58_22, i14 %sext_ln58_21" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 414 'add' 'add_ln58_10' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_3523 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_10, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 415 'bitselect' 'tmp_3523' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_3524 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_17, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 416 'bitselect' 'tmp_3524' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.64>
ST_3 : Operation 417 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 417 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 418 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 8, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 418 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_31)   --->   "%xor_ln58_39 = xor i1 %tmp_3521, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 419 'xor' 'xor_ln58_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_31)   --->   "%and_ln58_19 = and i1 %tmp_3522, i1 %xor_ln58_39" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 420 'and' 'and_ln58_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_30)   --->   "%xor_ln58_40 = xor i1 %tmp_3522, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 421 'xor' 'xor_ln58_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_30)   --->   "%and_ln58_20 = and i1 %tmp_3521, i1 %xor_ln58_40" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 422 'and' 'and_ln58_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 423 [1/1] (0.12ns)   --->   "%xor_ln58_41 = xor i1 %tmp_3521, i1 %tmp_3522" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 423 'xor' 'xor_ln58_41' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_31)   --->   "%xor_ln58_42 = xor i1 %xor_ln58_41, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 424 'xor' 'xor_ln58_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_31)   --->   "%or_ln58_9 = or i1 %and_ln58_19, i1 %xor_ln58_42" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 425 'or' 'or_ln58_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_31)   --->   "%select_ln58_29 = select i1 %xor_ln58_41, i13 4095, i13 %add_ln58_16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 426 'select' 'select_ln58_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 427 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_30 = select i1 %and_ln58_20, i13 4096, i13 %add_ln58_16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 427 'select' 'select_ln58_30' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 428 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_31 = select i1 %or_ln58_9, i13 %select_ln58_29, i13 %select_ln58_30" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 428 'select' 'select_ln58_31' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_34)   --->   "%xor_ln58_43 = xor i1 %tmp_3523, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 429 'xor' 'xor_ln58_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_34)   --->   "%and_ln58_21 = and i1 %tmp_3524, i1 %xor_ln58_43" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 430 'and' 'and_ln58_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_33)   --->   "%xor_ln58_44 = xor i1 %tmp_3524, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 431 'xor' 'xor_ln58_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_33)   --->   "%and_ln58_22 = and i1 %tmp_3523, i1 %xor_ln58_44" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 432 'and' 'and_ln58_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 433 [1/1] (0.12ns)   --->   "%xor_ln58_45 = xor i1 %tmp_3523, i1 %tmp_3524" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 433 'xor' 'xor_ln58_45' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_34)   --->   "%xor_ln58_46 = xor i1 %xor_ln58_45, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 434 'xor' 'xor_ln58_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_34)   --->   "%or_ln58_10 = or i1 %and_ln58_21, i1 %xor_ln58_46" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 435 'or' 'or_ln58_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_34)   --->   "%select_ln58_32 = select i1 %xor_ln58_45, i13 4095, i13 %add_ln58_17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 436 'select' 'select_ln58_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 437 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_33 = select i1 %and_ln58_22, i13 4096, i13 %add_ln58_17" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 437 'select' 'select_ln58_33' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 438 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_34 = select i1 %or_ln58_10, i13 %select_ln58_32, i13 %select_ln58_33" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 438 'select' 'select_ln58_34' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 439 [1/1] (0.00ns)   --->   "%mrv = insertvalue i26 <undef>, i13 %select_ln58_31" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 439 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 440 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i26 %mrv, i13 %select_ln58_34" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 440 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 441 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i26 %mrv_1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 441 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.339ns
The critical path consists of the following:
	wire read operation ('idx_read') on port 'idx' [28]  (0.000 ns)
	'sparsemux' operation 13 bit ('a') [53]  (0.587 ns)
	'mul' operation 26 bit ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [56]  (1.892 ns)
	'icmp' operation 1 bit ('icmp_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [62]  (0.705 ns)
	'or' operation 1 bit ('or_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [64]  (0.000 ns)
	'and' operation 1 bit ('and_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [65]  (0.000 ns)
	'add' operation 13 bit ('add_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [67]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [69]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_56', firmware/nnet_utils/nnet_dense_latency.h:42) [70]  (0.122 ns)
	'select' operation 1 bit ('select_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [76]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_32', firmware/nnet_utils/nnet_dense_latency.h:42) [82]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_24', firmware/nnet_utils/nnet_dense_latency.h:42) [83]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_59', firmware/nnet_utils/nnet_dense_latency.h:42) [85]  (0.278 ns)

 <State 2>: 3.990ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln42_58', firmware/nnet_utils/nnet_dense_latency.h:42) [81]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_47', firmware/nnet_utils/nnet_dense_latency.h:42) [87]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_34', firmware/nnet_utils/nnet_dense_latency.h:42) [88]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_61', firmware/nnet_utils/nnet_dense_latency.h:42) [89]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_25', firmware/nnet_utils/nnet_dense_latency.h:42) [91]  (0.122 ns)
	'select' operation 13 bit ('select_ln42_34', firmware/nnet_utils/nnet_dense_latency.h:42) [92]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_12', firmware/nnet_utils/nnet_dense_latency.h:58) [367]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_18', firmware/nnet_utils/nnet_dense_latency.h:58) [379]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_19', firmware/nnet_utils/nnet_dense_latency.h:58) [380]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_14', firmware/nnet_utils/nnet_dense_latency.h:58) [399]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_24', firmware/nnet_utils/nnet_dense_latency.h:58) [411]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_25', firmware/nnet_utils/nnet_dense_latency.h:58) [412]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_16', firmware/nnet_utils/nnet_dense_latency.h:58) [431]  (0.755 ns)

 <State 3>: 0.641ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln58_40', firmware/nnet_utils/nnet_dense_latency.h:58) [437]  (0.000 ns)
	'and' operation 1 bit ('and_ln58_20', firmware/nnet_utils/nnet_dense_latency.h:58) [438]  (0.000 ns)
	'select' operation 13 bit ('select_ln58_30', firmware/nnet_utils/nnet_dense_latency.h:58) [443]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_31', firmware/nnet_utils/nnet_dense_latency.h:58) [444]  (0.321 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
