Oh no...

Cycle: 0
RARS instruction number: 1	Instruction: auipc x5,524286
Expected:	Register Write to Reg: 0x05 Val: 0x803FE000
Got     :	Register Write to Reg: 0x05 Val: 0x0007FFFE
Incorrect write

Cycle: 1
RARS instruction number: 2	Instruction: auipc x6,-1
Expected:	Register Write to Reg: 0x06 Val: 0x003FF004
Got     :	Register Write to Reg: 0x06 Val: 0xFFFFFFFF
Incorrect write

Cycle: 2
RARS instruction number: 3	Instruction: auipc x7,524288
Expected:	Register Write to Reg: 0x07 Val: 0x80400008
Got     :	Register Write to Reg: 0x07 Val: 0xFFF80000
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


