<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<html><head><meta content="text/html; charset=ISO-8859-1" http-equiv="content-type">
<title>Design Guidance Report</title>
<link rel="stylesheet" href="file:///opt/Xilinx/SDx/2018.2.op2258646/data/rulecheck/rulecheck.css">
<script type="text/javascript" src="file:///opt/Xilinx/SDx/2018.2.op2258646/data/rulecheck/rulecheck.js"></script>
</head><body>
<center><h1>Design Guidance Report</h1></center><center><table class="header" border="0">
<tr><td><b>Copyright</b></td><td>Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.</td></tr>
<tr><td><b>Tool Version</b></td><td> v. (lin64) Build 0 </td></tr>
<tr><td><b>Date</b></td><td>Thu Oct 25 00:31:59 2018</td></tr>
<tr><td><b>Host</b></td><td>ip-172-31-36-73.ec2.internal running 64-bit CentOS Linux release 7.5.1804 (Core)</td></tr>
<tr><td><b>Command</b></td><td>xocc  -c --xp param:compiler.preserveHlsOutput=1 --xp param:compiler.generateExtraRunData=true -s -k digitrec_kernel -o xclbin/digitrec_kernel.hw_emu.xilinx_aws-vu9p-f1-04261818_dynamic_5_0.xo -t hw_emu --platform /home/centos/src/project_data/aws-fpga/SDAccel/aws_platform/xilinx_aws-vu9p-f1-04261818_dynamic_5_0/xilinx_aws-vu9p-f1-04261818_dynamic_5_0.xpfm ./digitrec.cpp --xp param:compiler.useHlsGpp=1 </td></tr>
</table></center><br>
<table class="toc" border="1"><tr><td><b>Table of Contents</b></td></tr>
<tr><td><a href="#REPORT SUMMARY">1 REPORT SUMMARY</a></tr></td>
<tr><td><a href="#VIOLATION DETAILS">2 VIOLATION DETAILS</a></tr></td>
</table>
<a name="REPORT SUMMARY"></a><h1>1 REPORT SUMMARY</h1>
<pre>Violations found: 15
</pre>
<pre>Rule Specs Violated: 1
</pre>
<a name="VIOLATION DETAILS"></a><h1>2 VIOLATION DETAILS</h1>
<table border="1">
<caption>Items that may require attention</caption>
<tr class="ns-sort">
<th align="left">Id</th>
<th align="left">Name</th>
<th align="left">Severity</th>
<th align="left" width="170">Full Name</th>
<th align="left">Categories</th>
<th align="left" width="350">Details</th>
<th align="left" width="380">Resolution</th>
</tr>
<tr>
<td align="left">4</td>
<td align="left">HLS_WARNING</td>
<td align="left">WARNING</td>
<td align="left">HLS Warning</td>
<td align="left"></td>
<td align="left">Inferring multiple bus burst read of variable length on port 'data_dram' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:24:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
</td>
<td align="left">Please consult the <a href="http:///www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a></td>
</tr>
<tr>
<td align="left">5</td>
<td align="left">HLS_WARNING</td>
<td align="left">WARNING</td>
<td align="left">HLS Warning</td>
<td align="left"></td>
<td align="left">Only 0 loops out of a total 2 loops have been pipelined in this design.
</td>
<td align="left">Please consult the <a href="http:///www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a></td>
</tr>
<tr>
<td align="left">6</td>
<td align="left">HLS_WARNING</td>
<td align="left">WARNING</td>
<td align="left">HLS Warning</td>
<td align="left"></td>
<td align="left">Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97) of variable 'tmp_13', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97 on array 'dis[0]', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:82 and 'load' operation ('dis_0_load', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97) on array 'dis[0]', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:82.
</td>
<td align="left">Please consult the <a href="http:///www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a></td>
</tr>
<tr>
<td align="left">7</td>
<td align="left">HLS_WARNING</td>
<td align="left">WARNING</td>
<td align="left">HLS Warning</td>
<td align="left"></td>
<td align="left">Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97) of variable 'tmp_13', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97 on array 'dis[0]', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:82 and 'load' operation ('dis_0_load', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:97) on array 'dis[0]', /home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:82.
</td>
<td align="left">Please consult the <a href="http:///www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a></td>
</tr>
<tr>
<td align="left">8</td>
<td align="left">HLS_WARNING</td>
<td align="left">WARNING</td>
<td align="left">HLS Warning</td>
<td align="left"></td>
<td align="left">Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
</td>
<td align="left">Please consult the <a href="http:///www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a></td>
</tr>
<tr>
<td align="left">9</td>
<td align="left">HLS_WARNING</td>
<td align="left">WARNING</td>
<td align="left">HLS Warning</td>
<td align="left"></td>
<td align="left">Loop - dis_L has an initiation interval that is equal to the pipeline depth (3) - this results in an unpipelined loop.
</td>
<td align="left">Please consult the <a href="http:///www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a></td>
</tr>
<tr>
<td align="left">10</td>
<td align="left">HLS_WARNING</td>
<td align="left">WARNING</td>
<td align="left">HLS Warning</td>
<td align="left"></td>
<td align="left">Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
</td>
<td align="left">Please consult the <a href="http:///www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a></td>
</tr>
<tr>
<td align="left">11</td>
<td align="left">HLS_WARNING</td>
<td align="left">WARNING</td>
<td align="left">HLS Warning</td>
<td align="left"></td>
<td align="left">Loop - dis_L has an initiation interval that is equal to the pipeline depth (3) - this results in an unpipelined loop.
</td>
<td align="left">Please consult the <a href="http:///www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a></td>
</tr>
<tr>
<td align="left">12</td>
<td align="left">HLS_WARNING</td>
<td align="left">WARNING</td>
<td align="left">HLS Warning</td>
<td align="left"></td>
<td align="left">Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
</td>
<td align="left">Please consult the <a href="http:///www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a></td>
</tr>
<tr>
<td align="left">13</td>
<td align="left">HLS_WARNING</td>
<td align="left">WARNING</td>
<td align="left">HLS Warning</td>
<td align="left"></td>
<td align="left">Loop - dis_L has an initiation interval that is equal to the pipeline depth (3) - this results in an unpipelined loop.
</td>
<td align="left">Please consult the <a href="http:///www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a></td>
</tr>
<tr>
<td align="left">14</td>
<td align="left">HLS_WARNING</td>
<td align="left">WARNING</td>
<td align="left">HLS Warning</td>
<td align="left"></td>
<td align="left">Loop - Loop 2 has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
</td>
<td align="left">Please consult the <a href="http:///www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a></td>
</tr>
<tr>
<td align="left">15</td>
<td align="left">HLS_WARNING</td>
<td align="left">WARNING</td>
<td align="left">HLS Warning</td>
<td align="left"></td>
<td align="left">Loop - dis_L has an initiation interval that is equal to the pipeline depth (3) - this results in an unpipelined loop.
</td>
<td align="left">Please consult the <a href="http:///www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a></td>
</tr>
<tr>
<td align="left">1</td>
<td align="left">HLS_WARNING</td>
<td align="left">WARNING</td>
<td align="left">HLS Warning</td>
<td align="left"></td>
<td align="left">Cannot unroll loop 'Loop-3.1' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:94) in function 'compute': cannot completely unroll a loop with a variable trip count.
</td>
<td align="left">Please consult the <a href="http:///www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a></td>
</tr>
<tr>
<td align="left">2</td>
<td align="left">HLS_WARNING</td>
<td align="left">WARNING</td>
<td align="left">HLS Warning</td>
<td align="left"></td>
<td align="left">Cannot flatten a loop nest 'Loop-1' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:40:17) in function 'update' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
</td>
<td align="left">Please consult the <a href="http:///www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a></td>
</tr>
<tr>
<td align="left">3</td>
<td align="left">HLS_WARNING</td>
<td align="left">WARNING</td>
<td align="left">HLS Warning</td>
<td align="left"></td>
<td align="left">Inferring multiple bus burst write of a total cumulative length 3 on port 'data_local' (/home/centos/src/project_data/aws-fpga/SDAccel/examples/xilinx_2018.2/getting_started/cs-259-18f/hw2/digitrec.cpp:24:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
</td>
<td align="left">Please consult the <a href="http:///www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug902-vivado-high-level-synthesis.pdf">Vivado HLS User Guide (UG902)</a></td>
</tr>
</table>
<br>
</body></html>
