# Generic sign-magnitude fixed-point addition and multiplication, based on SystemVerilog
Synthesizable sign-magnitude fixed-point addition and multiplication.<br />
Specify fixed-point size and fraction size in config.svh header file.
