reg__5: 
case__21: 
case__26: 
datapath__1: 
case__20: 
logic__13: 
counter: 
datapath__2: 
logic__6: 
case__24: 
datapath: 
logic__2: 
divider: 
case: 
case__5: 
reg__2: 
reg__1: 
logic__1: 
logic__11: 
case__3: 
case__22: 
logic__14: 
case__1: 
case__4: 
muxpart: 
logic__12: 
logic: 
case__23: 
case__2: 
reg: 
extladd: 
logic__5: 
