# Reading E:/Programas/Quartus/modelsim_ase/tcl/vsim/pref.tcl 
# do ex3_8_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying E:\Programas\Quartus\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied E:\Programas\Quartus\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+e:/Users/Guilherme/Documents/Github/INOVAME/INOVAME/Verilog/ex3_8 {e:/Users/Guilherme/Documents/Github/INOVAME/INOVAME/Verilog/ex3_8/ex3_8.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ex3_8
# 
# Top level modules:
# 	ex3_8
# 
# vlog -vlog01compat -work work +incdir+e:/Users/Guilherme/Documents/Github/INOVAME/INOVAME/Verilog/ex3_8 {e:/Users/Guilherme/Documents/Github/INOVAME/INOVAME/Verilog/ex3_8/tb_mac.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module tb_mac
# 
# Top level modules:
# 	tb_mac
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  tb_mac
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_mac 
# Loading work.tb_mac
# Loading work.ex3_8
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# A=  2, B= -3, C=  1, peso_A=  2, peso_B=  3, peso_C= -4 | S=   -9
# A= -8, B=  7, C= -2, peso_A=  1, peso_B= -2, peso_C=  3 | S=  -28
# A=  5, B=  5, C=  5, peso_A= -1, peso_B= -1, peso_C= -1 | S=  -15
# A=  4, B=  4, C=  4, peso_A=  4, peso_B=  4, peso_C=  4 | S=   48
# Break in Module tb_mac at e:/Users/Guilherme/Documents/Github/INOVAME/INOVAME/Verilog/ex3_8/tb_mac.v line 43
# Simulation Breakpoint: Break in Module tb_mac at e:/Users/Guilherme/Documents/Github/INOVAME/INOVAME/Verilog/ex3_8/tb_mac.v line 43
# MACRO ./ex3_8_run_msim_rtl_verilog.do PAUSED at line 17
