Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Oct 31 16:28:41 2023
| Host         : danielA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                                                Violations  
--------  --------  ---------------------------------------------------------  ----------  
LUTAR-1   Warning   LUT drives async reset alert                               1           
PDRC-190  Warning   Suboptimally placed synchronized register chain            8           
SYNTH-5   Warning   Mapped onto distributed RAM because of timing constraints  4           
SYNTH-16  Warning   Address collision                                          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (2)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (2)
---------------------------------
 There are 2 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.122        0.000                      0                 9114        0.046        0.000                      0                 9081        2.000        0.000                       0                  4037  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                        ------------         ----------      --------------
ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {0.000 8.000}        16.000          62.500          
ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK  {0.000 8.000}        16.000          62.500          
  oei_clkfbout                                                                                               {0.000 8.000}        16.000          62.500          
  oeiclk                                                                                                     {0.000 4.000}        8.000           125.000         
  oeihclk                                                                                                    {0.000 8.000}        16.000          62.500          
daq_refclk                                                                                                   {0.000 4.159}        8.317           120.236         
sys_clk                                                                                                      {0.000 5.000}        10.000          100.000         
  mmcm0_clkfbout                                                                                             {0.000 5.000}        10.000          100.000         
  sclk125                                                                                                    {0.000 4.000}        8.000           125.000         
  sclk200                                                                                                    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK                                                                                                                                                    5.000        0.000                       0                     3  
  oei_clkfbout                                                                                                                                                                                                                                                14.751        0.000                       0                     2  
  oeiclk                                                                                                           2.833        0.000                      0                 1762        0.086        0.000                      0                 1762        3.146        0.000                       0                   811  
  oeihclk                                                                                                         12.015        0.000                      0                  146        0.119        0.000                      0                  146        7.500        0.000                       0                   116  
daq_refclk                                                                                                         5.307        0.000                      0                  107        0.165        0.000                      0                  107        2.603        0.000                       0                    79  
sys_clk                                                                                                                                                                                                                                                        3.000        0.000                       0                     1  
  mmcm0_clkfbout                                                                                                                                                                                                                                               8.408        0.000                       0                     3  
  sclk125                                                                                                          1.122        0.000                      0                 6899        0.046        0.000                      0                 6866        2.870        0.000                       0                  2894  
  sclk200                                                                                                          1.187        0.000                      0                  523        0.114        0.000                      0                  523        2.000        0.000                       0                   291  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
oeihclk       oeiclk              5.720        0.000                      0                   28        0.153        0.000                      0                   28  
oeiclk        oeihclk             4.821        0.000                      0                   24        0.160        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  daq_refclk         daq_refclk               6.291        0.000                      0                   31        0.291        0.000                      0                   31  
**async_default**  oeiclk             oeiclk                   5.961        0.000                      0                    4        0.425        0.000                      0                    4  
**async_default**  sclk125            sclk125                  6.171        0.000                      0                    1        0.425        0.000                      0                    1  
**async_default**  sclk200            sclk200                  2.334        0.000                      0                   16        0.434        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      daq_refclk    
(none)        daq_refclk    daq_refclk    
(none)        sclk200       daq_refclk    
(none)                      oeiclk        
(none)        oeiclk        oeiclk        
(none)        sclk125       oeiclk        
(none)        sclk200       oeiclk        
(none)        oeihclk       oeihclk       
(none)        sclk200       oeihclk       
(none)                      sclk125       
(none)        oeiclk        sclk125       
(none)        sclk125       sclk125       
(none)                      sclk200       
(none)        oeiclk        sclk200       
(none)        oeihclk       sclk200       
(none)        sclk200       sclk200       


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group      From Clock      To Clock      
----------      ----------      --------      
(none)                                          
(none)          daq_refclk                      
(none)          mmcm0_clkfbout                  
(none)          oei_clkfbout                    
(none)          sclk125                         
(none)          sclk200                         
(none)                          oeiclk          
(none)                          sclk125         
(none)                          sclk200         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
  To Clock:  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         16.000      13.576     GTPE2_CHANNEL_X0Y4  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.592         16.000      14.408     BUFGCTRL_X0Y30      ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y2     ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X1Y2     ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X1Y2     ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X1Y2     ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X1Y2     ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X1Y2     ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  oei_clkfbout
  To Clock:  oei_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oei_clkfbout
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y2  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y2  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X1Y2  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y2  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  oeiclk
  To Clock:  oeiclk

Setup :            0  Failing Endpoints,  Worst Slack        2.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.833ns  (required time - arrival time)
  Source:                 ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 1.466ns (32.318%)  route 3.070ns (67.682%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.618ns = ( 13.618 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.397     5.936    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X54Y154        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y154        FDRE (Prop_fdre_C_Q)         0.379     6.315 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg_reg[10]/Q
                         net (fo=6, routed)           1.139     7.454    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/bin2gray0_return00_in[9]
    SLICE_X53Y152        LUT6 (Prop_lut6_I2_O)        0.105     7.559 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_1__0/O
                         net (fo=1, routed)           0.000     7.559    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_1__0_n_0
    SLICE_X53Y152        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.891 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     7.891    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X53Y153        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.107 f  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=5, routed)           0.589     8.696    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/full_wr
    SLICE_X54Y155        LUT3 (Prop_lut3_I2_O)        0.309     9.005 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0_i_1__1/O
                         net (fo=3, routed)           0.496     9.501    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/p_8_in
    SLICE_X52Y155        LUT5 (Prop_lut5_I4_O)        0.125     9.626 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_1_ENARDEN_cooolgate_en_gate_9/O
                         net (fo=1, routed)           0.846    10.473    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_1_ENARDEN_cooolgate_en_sig_5
    RAMB36_X2Y32         RAMB36E1                                     r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     9.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    10.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.219    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.323    13.618    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    RAMB36_X2Y32         RAMB36E1                                     r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_1/CLKARDCLK
                         clock pessimism              0.310    13.928    
                         clock uncertainty           -0.077    13.852    
    RAMB36_X2Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.546    13.306    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_1
  -------------------------------------------------------------------
                         required time                         13.306    
                         arrival time                         -10.473    
  -------------------------------------------------------------------
                         slack                                  2.833    

Slack (MET) :             3.007ns  (required time - arrival time)
  Source:                 ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 1.999ns (40.606%)  route 2.924ns (59.394%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.581ns = ( 13.581 - 8.000 ) 
    Source Clock Delay      (SCD):    5.931ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.392     5.931    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/FSM_onehot_state_reg_reg[2]_0
    SLICE_X56Y186        FDRE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y186        FDRE (Prop_fdre_C_Q)         0.433     6.364 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4_reg[2]/Q
                         net (fo=12, routed)          0.736     7.101    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/crc_state_reg[19][2]
    SLICE_X58Y186        LUT4 (Prop_lut4_I3_O)        0.105     7.206 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/i_/crc_state[26]_i_2/O
                         net (fo=5, routed)           0.485     7.691    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/i_/crc_state[26]_i_2_n_0
    SLICE_X61Y185        LUT5 (Prop_lut5_I4_O)        0.126     7.817 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/i_/crc_state[25]_i_2/O
                         net (fo=2, routed)           0.464     8.281    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/i_/crc_state[25]_i_2_n_0
    SLICE_X60Y185        LUT5 (Prop_lut5_I4_O)        0.267     8.548 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/eth_crc_8/i_/crc_state[25]_i_1/O
                         net (fo=2, routed)           0.374     8.922    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/crc_next[25]
    SLICE_X60Y188        LUT6 (Prop_lut6_I2_O)        0.264     9.186 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     9.186    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/i__carry__1_i_3_n_0
    SLICE_X60Y188        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.447     9.633 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_next1_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           0.440    10.073    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_next1
    SLICE_X55Y188        LUT6 (Prop_lut6_I0_O)        0.252    10.325 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_i_2/O
                         net (fo=1, routed)           0.425    10.749    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_i_2_n_0
    SLICE_X55Y189        LUT6 (Prop_lut6_I2_O)        0.105    10.854 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_i_1/O
                         net (fo=1, routed)           0.000    10.854    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_next4_out
    SLICE_X55Y189        FDRE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     9.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    10.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.219    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.285    13.581    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/FSM_onehot_state_reg_reg[2]_0
    SLICE_X55Y189        FDRE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_reg/C
                         clock pessimism              0.326    13.906    
                         clock uncertainty           -0.077    13.830    
    SLICE_X55Y189        FDRE (Setup_fdre_C_D)        0.032    13.862    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tuser_reg_reg
  -------------------------------------------------------------------
                         required time                         13.862    
                         arrival time                         -10.854    
  -------------------------------------------------------------------
                         slack                                  3.007    

Slack (MET) :             3.042ns  (required time - arrival time)
  Source:                 ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 1.280ns (30.082%)  route 2.975ns (69.918%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.849ns = ( 13.849 - 8.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.118     4.657    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.738 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.470     6.208    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X38Y199        FDSE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y199        FDSE (Prop_fdse_C_Q)         0.379     6.588 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/Q
                         net (fo=11, routed)          0.875     7.462    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg[3]
    SLICE_X38Y197        LUT5 (Prop_lut5_I4_O)        0.115     7.577 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/mii_msn_reg[3]_i_5/O
                         net (fo=3, routed)           0.522     8.099    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/mii_msn_reg[3]_i_5_n_0
    SLICE_X39Y197        LUT4 (Prop_lut4_I0_O)        0.286     8.385 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_4/O
                         net (fo=1, routed)           0.255     8.640    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_4_n_0
    SLICE_X40Y198        LUT5 (Prop_lut5_I4_O)        0.267     8.907 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_3/O
                         net (fo=1, routed)           0.220     9.127    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_3_n_0
    SLICE_X40Y198        LUT5 (Prop_lut5_I2_O)        0.105     9.232 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2/O
                         net (fo=9, routed)           0.482     9.714    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2_n_0
    SLICE_X39Y197        LUT3 (Prop_lut3_I2_O)        0.128     9.842 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1/O
                         net (fo=8, routed)           0.622    10.464    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1_n_0
    SLICE_X36Y197        FDRE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     9.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    10.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.219    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.112    12.408    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    12.484 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.364    13.849    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X36Y197        FDRE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[1]/C
                         clock pessimism              0.320    14.168    
                         clock uncertainty           -0.077    14.092    
    SLICE_X36Y197        FDRE (Setup_fdre_C_R)       -0.586    13.506    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.506    
                         arrival time                         -10.464    
  -------------------------------------------------------------------
                         slack                                  3.042    

Slack (MET) :             3.086ns  (required time - arrival time)
  Source:                 ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 1.446ns (32.584%)  route 2.992ns (67.416%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.614ns = ( 13.614 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.397     5.936    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X54Y154        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y154        FDRE (Prop_fdre_C_Q)         0.379     6.315 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg_reg[10]/Q
                         net (fo=6, routed)           1.139     7.454    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/bin2gray0_return00_in[9]
    SLICE_X53Y152        LUT6 (Prop_lut6_I2_O)        0.105     7.559 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_1__0/O
                         net (fo=1, routed)           0.000     7.559    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_1__0_n_0
    SLICE_X53Y152        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.891 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     7.891    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X53Y153        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.107 f  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=5, routed)           0.589     8.696    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/full_wr
    SLICE_X54Y155        LUT3 (Prop_lut3_I2_O)        0.309     9.005 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0_i_1__1/O
                         net (fo=3, routed)           0.496     9.501    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/p_8_in
    SLICE_X52Y155        LUT5 (Prop_lut5_I4_O)        0.105     9.606 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0_ENARDEN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           0.768    10.374    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0_ENARDEN_cooolgate_en_sig_4
    RAMB36_X2Y33         RAMB36E1                                     r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     9.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    10.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.219    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.319    13.614    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    RAMB36_X2Y33         RAMB36E1                                     r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
                         clock pessimism              0.310    13.924    
                         clock uncertainty           -0.077    13.848    
    RAMB36_X2Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    13.461    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         13.461    
                         arrival time                         -10.374    
  -------------------------------------------------------------------
                         slack                                  3.086    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 1.280ns (30.868%)  route 2.867ns (69.132%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.849ns = ( 13.849 - 8.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.118     4.657    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.738 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.470     6.208    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X38Y199        FDSE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y199        FDSE (Prop_fdse_C_Q)         0.379     6.588 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/Q
                         net (fo=11, routed)          0.875     7.462    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg[3]
    SLICE_X38Y197        LUT5 (Prop_lut5_I4_O)        0.115     7.577 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/mii_msn_reg[3]_i_5/O
                         net (fo=3, routed)           0.522     8.099    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/mii_msn_reg[3]_i_5_n_0
    SLICE_X39Y197        LUT4 (Prop_lut4_I0_O)        0.286     8.385 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_4/O
                         net (fo=1, routed)           0.255     8.640    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_4_n_0
    SLICE_X40Y198        LUT5 (Prop_lut5_I4_O)        0.267     8.907 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_3/O
                         net (fo=1, routed)           0.220     9.127    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_3_n_0
    SLICE_X40Y198        LUT5 (Prop_lut5_I2_O)        0.105     9.232 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2/O
                         net (fo=9, routed)           0.482     9.714    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2_n_0
    SLICE_X39Y197        LUT3 (Prop_lut3_I2_O)        0.128     9.842 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1/O
                         net (fo=8, routed)           0.513    10.355    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1_n_0
    SLICE_X36Y196        FDRE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     9.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    10.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.219    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.112    12.408    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    12.484 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.364    13.849    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X36Y196        FDRE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[0]/C
                         clock pessimism              0.320    14.168    
                         clock uncertainty           -0.077    14.092    
    SLICE_X36Y196        FDRE (Setup_fdre_C_R)       -0.586    13.506    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.506    
                         arrival time                         -10.355    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 1.280ns (30.868%)  route 2.867ns (69.132%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.849ns = ( 13.849 - 8.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.118     4.657    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.738 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.470     6.208    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X38Y199        FDSE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y199        FDSE (Prop_fdse_C_Q)         0.379     6.588 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/Q
                         net (fo=11, routed)          0.875     7.462    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg[3]
    SLICE_X38Y197        LUT5 (Prop_lut5_I4_O)        0.115     7.577 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/mii_msn_reg[3]_i_5/O
                         net (fo=3, routed)           0.522     8.099    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/mii_msn_reg[3]_i_5_n_0
    SLICE_X39Y197        LUT4 (Prop_lut4_I0_O)        0.286     8.385 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_4/O
                         net (fo=1, routed)           0.255     8.640    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_4_n_0
    SLICE_X40Y198        LUT5 (Prop_lut5_I4_O)        0.267     8.907 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_3/O
                         net (fo=1, routed)           0.220     9.127    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_3_n_0
    SLICE_X40Y198        LUT5 (Prop_lut5_I2_O)        0.105     9.232 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2/O
                         net (fo=9, routed)           0.482     9.714    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2_n_0
    SLICE_X39Y197        LUT3 (Prop_lut3_I2_O)        0.128     9.842 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1/O
                         net (fo=8, routed)           0.513    10.355    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1_n_0
    SLICE_X36Y196        FDRE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     9.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    10.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.219    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.112    12.408    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    12.484 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.364    13.849    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X36Y196        FDRE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[2]/C
                         clock pessimism              0.320    14.168    
                         clock uncertainty           -0.077    14.092    
    SLICE_X36Y196        FDRE (Setup_fdre_C_R)       -0.586    13.506    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.506    
                         arrival time                         -10.355    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 1.280ns (30.868%)  route 2.867ns (69.132%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.849ns = ( 13.849 - 8.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.118     4.657    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.738 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.470     6.208    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X38Y199        FDSE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y199        FDSE (Prop_fdse_C_Q)         0.379     6.588 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/Q
                         net (fo=11, routed)          0.875     7.462    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg[3]
    SLICE_X38Y197        LUT5 (Prop_lut5_I4_O)        0.115     7.577 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/mii_msn_reg[3]_i_5/O
                         net (fo=3, routed)           0.522     8.099    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/mii_msn_reg[3]_i_5_n_0
    SLICE_X39Y197        LUT4 (Prop_lut4_I0_O)        0.286     8.385 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_4/O
                         net (fo=1, routed)           0.255     8.640    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_4_n_0
    SLICE_X40Y198        LUT5 (Prop_lut5_I4_O)        0.267     8.907 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_3/O
                         net (fo=1, routed)           0.220     9.127    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_3_n_0
    SLICE_X40Y198        LUT5 (Prop_lut5_I2_O)        0.105     9.232 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2/O
                         net (fo=9, routed)           0.482     9.714    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2_n_0
    SLICE_X39Y197        LUT3 (Prop_lut3_I2_O)        0.128     9.842 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1/O
                         net (fo=8, routed)           0.513    10.355    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1_n_0
    SLICE_X36Y196        FDRE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     9.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    10.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.219    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.112    12.408    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    12.484 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.364    13.849    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X36Y196        FDRE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[4]/C
                         clock pessimism              0.320    14.168    
                         clock uncertainty           -0.077    14.092    
    SLICE_X36Y196        FDRE (Setup_fdre_C_R)       -0.586    13.506    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         13.506    
                         arrival time                         -10.355    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.197ns  (required time - arrival time)
  Source:                 ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_2/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 1.446ns (33.364%)  route 2.888ns (66.636%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 13.621 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.397     5.936    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X54Y154        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y154        FDRE (Prop_fdre_C_Q)         0.379     6.315 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg_reg[10]/Q
                         net (fo=6, routed)           1.139     7.454    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/bin2gray0_return00_in[9]
    SLICE_X53Y152        LUT6 (Prop_lut6_I2_O)        0.105     7.559 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_1__0/O
                         net (fo=1, routed)           0.000     7.559    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_i_1__0_n_0
    SLICE_X53Y152        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.891 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry/CO[3]
                         net (fo=1, routed)           0.000     7.891    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry_n_0
    SLICE_X53Y153        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.107 f  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/full_wr_carry__0/CO[0]
                         net (fo=5, routed)           0.589     8.696    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/full_wr
    SLICE_X54Y155        LUT3 (Prop_lut3_I2_O)        0.309     9.005 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0_i_1__1/O
                         net (fo=3, routed)           0.492     9.497    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/p_8_in
    SLICE_X52Y155        LUT5 (Prop_lut5_I4_O)        0.105     9.602 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_2_ENARDEN_cooolgate_en_gate_11/O
                         net (fo=1, routed)           0.668    10.271    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_2_ENARDEN_cooolgate_en_sig_6
    RAMB18_X2Y62         RAMB18E1                                     r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     9.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    10.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.219    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.326    13.621    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    RAMB18_X2Y62         RAMB18E1                                     r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_2/CLKARDCLK
                         clock pessimism              0.310    13.931    
                         clock uncertainty           -0.077    13.855    
    RAMB18_X2Y62         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.387    13.468    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_2
  -------------------------------------------------------------------
                         required time                         13.468    
                         arrival time                         -10.271    
  -------------------------------------------------------------------
                         slack                                  3.197    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 1.280ns (30.868%)  route 2.867ns (69.132%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.849ns = ( 13.849 - 8.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.118     4.657    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.738 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.470     6.208    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X38Y199        FDSE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y199        FDSE (Prop_fdse_C_Q)         0.379     6.588 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/Q
                         net (fo=11, routed)          0.875     7.462    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg[3]
    SLICE_X38Y197        LUT5 (Prop_lut5_I4_O)        0.115     7.577 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/mii_msn_reg[3]_i_5/O
                         net (fo=3, routed)           0.522     8.099    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/mii_msn_reg[3]_i_5_n_0
    SLICE_X39Y197        LUT4 (Prop_lut4_I0_O)        0.286     8.385 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_4/O
                         net (fo=1, routed)           0.255     8.640    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_4_n_0
    SLICE_X40Y198        LUT5 (Prop_lut5_I4_O)        0.267     8.907 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_3/O
                         net (fo=1, routed)           0.220     9.127    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_3_n_0
    SLICE_X40Y198        LUT5 (Prop_lut5_I2_O)        0.105     9.232 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2/O
                         net (fo=9, routed)           0.482     9.714    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2_n_0
    SLICE_X39Y197        LUT3 (Prop_lut3_I2_O)        0.128     9.842 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1/O
                         net (fo=8, routed)           0.513    10.355    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1_n_0
    SLICE_X37Y196        FDRE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     9.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    10.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.219    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.112    12.408    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    12.484 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.364    13.849    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X37Y196        FDRE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[3]/C
                         clock pessimism              0.320    14.168    
                         clock uncertainty           -0.077    14.092    
    SLICE_X37Y196        FDRE (Setup_fdre_C_R)       -0.515    13.577    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.577    
                         arrival time                         -10.355    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 1.280ns (30.868%)  route 2.867ns (69.132%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.849ns = ( 13.849 - 8.000 ) 
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.118     4.657    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.738 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.470     6.208    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X38Y199        FDSE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y199        FDSE (Prop_fdse_C_Q)         0.379     6.588 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/Q
                         net (fo=11, routed)          0.875     7.462    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg[3]
    SLICE_X38Y197        LUT5 (Prop_lut5_I4_O)        0.115     7.577 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/mii_msn_reg[3]_i_5/O
                         net (fo=3, routed)           0.522     8.099    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/mii_msn_reg[3]_i_5_n_0
    SLICE_X39Y197        LUT4 (Prop_lut4_I0_O)        0.286     8.385 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_4/O
                         net (fo=1, routed)           0.255     8.640    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_4_n_0
    SLICE_X40Y198        LUT5 (Prop_lut5_I4_O)        0.267     8.907 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_3/O
                         net (fo=1, routed)           0.220     9.127    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_3_n_0
    SLICE_X40Y198        LUT5 (Prop_lut5_I2_O)        0.105     9.232 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2/O
                         net (fo=9, routed)           0.482     9.714    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2_n_0
    SLICE_X39Y197        LUT3 (Prop_lut3_I2_O)        0.128     9.842 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1/O
                         net (fo=8, routed)           0.513    10.355    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1_n_0
    SLICE_X37Y196        FDRE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     9.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    10.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.219    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.112    12.408    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    12.484 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.364    13.849    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X37Y196        FDRE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[5]/C
                         clock pessimism              0.320    14.168    
                         clock uncertainty           -0.077    14.092    
    SLICE_X37Y196        FDRE (Setup_fdre_C_R)       -0.515    13.577    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         13.577    
                         arrival time                         -10.355    
  -------------------------------------------------------------------
                         slack                                  3.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.801%)  route 0.349ns (71.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.086ns
    Source Clock Delay      (SCD):    2.493ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.030     1.760    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.786 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         0.707     2.493    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X25Y204        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y204        FDRE (Prop_fdre_C_Q)         0.141     2.634 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[3]/Q
                         net (fo=3, routed)           0.349     2.983    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[3]
    RAMB36_X1Y39         RAMB36E1                                     r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.033     2.125    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.154 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         0.932     3.086    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    RAMB36_X1Y39         RAMB36E1                                     r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.373     2.713    
    RAMB36_X1Y39         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.896    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.896    
                         arrival time                           2.983    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.972%)  route 0.193ns (54.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.672     2.402    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X48Y200        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y200        FDRE (Prop_fdre_C_Q)         0.164     2.566 r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_CONFIG_REG_reg[15]/Q
                         net (fo=7, routed)           0.193     2.759    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_reg[15]_1[15]
    SLICE_X46Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.854     2.946    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/userclk2
    SLICE_X46Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_reg[15]/C
                         clock pessimism             -0.367     2.579    
    SLICE_X46Y199        FDRE (Hold_fdre_C_D)         0.088     2.668    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/HAS_AUTO_NEG.AN_RX_GMII_AT_TXOUTCLK.AUTO_NEGOTIATION/RX_CONFIG_REG_REG_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.668    
                         arrival time                           2.759    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.945ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.584     2.314    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X51Y153        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y153        FDRE (Prop_fdre_C_Q)         0.141     2.455 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/Q
                         net (fo=1, routed)           0.055     2.510    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg[9]
    SLICE_X51Y153        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.853     2.945    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X51Y153        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[9]/C
                         clock pessimism             -0.632     2.314    
    SLICE_X51Y153        FDRE (Hold_fdre_C_D)         0.078     2.392    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.392    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.761%)  route 0.243ns (63.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.181ns
    Source Clock Delay      (SCD):    2.493ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.030     1.760    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.786 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         0.707     2.493    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X25Y204        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y204        FDRE (Prop_fdre_C_Q)         0.141     2.634 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[3]/Q
                         net (fo=3, routed)           0.243     2.877    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg_rep[3]
    RAMB36_X1Y40         RAMB36E1                                     r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.033     2.125    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.154 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.027     3.181    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    RAMB36_X1Y40         RAMB36E1                                     r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.606     2.575    
    RAMB36_X1Y40         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.758    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -2.758    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.945ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.584     2.314    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X51Y153        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y153        FDRE (Prop_fdre_C_Q)         0.141     2.455 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/Q
                         net (fo=1, routed)           0.055     2.510    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg[6]
    SLICE_X51Y153        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.853     2.945    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X51Y153        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[6]/C
                         clock pessimism             -0.632     2.314    
    SLICE_X51Y153        FDRE (Hold_fdre_C_D)         0.076     2.390    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/FROM_RX_CX_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_INVALID_reg/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.594%)  route 0.385ns (67.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.039ns
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.585     2.315    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X50Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/FROM_RX_CX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y199        FDRE (Prop_fdre_C_Q)         0.141     2.456 r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/FROM_RX_CX_reg/Q
                         net (fo=1, routed)           0.385     2.840    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/FROM_RX_CX
    SLICE_X50Y200        LUT6 (Prop_lut6_I4_O)        0.045     2.885 r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_INVALID_i_1/O
                         net (fo=1, routed)           0.000     2.885    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_INVALID_i_1_n_0
    SLICE_X50Y200        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_INVALID_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.947     3.039    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X50Y200        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_INVALID_reg/C
                         clock pessimism             -0.367     2.672    
    SLICE_X50Y200        FDRE (Hold_fdre_C_D)         0.092     2.764    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_INVALID_reg
  -------------------------------------------------------------------
                         required time                         -2.764    
                         arrival time                           2.885    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/I_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/I_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.039ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.637ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.672     2.402    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X49Y200        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y200        FDRE (Prop_fdre_C_Q)         0.141     2.543 r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/I_reg/Q
                         net (fo=1, routed)           0.055     2.598    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/I
    SLICE_X49Y200        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/I_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.947     3.039    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X49Y200        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/I_REG_reg/C
                         clock pessimism             -0.637     2.402    
    SLICE_X49Y200        FDRE (Hold_fdre_C_D)         0.075     2.477    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/I_REG_reg
  -------------------------------------------------------------------
                         required time                         -2.477    
                         arrival time                           2.598    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.945ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.584     2.314    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X51Y153        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y153        FDRE (Prop_fdre_C_Q)         0.141     2.455 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[12]/Q
                         net (fo=1, routed)           0.055     2.510    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg[12]
    SLICE_X51Y153        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.853     2.945    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X51Y153        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[12]/C
                         clock pessimism             -0.632     2.314    
    SLICE_X51Y153        FDRE (Hold_fdre_C_D)         0.075     2.389    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.008ns
    Source Clock Delay      (SCD):    2.370ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.030     1.760    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.786 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         0.584     2.370    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X43Y195        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y195        FDRE (Prop_fdre_C_Q)         0.141     2.511 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/Q
                         net (fo=1, routed)           0.055     2.566    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync2_reg
    SLICE_X43Y195        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.033     2.125    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.154 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         0.854     3.008    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X43Y195        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg/C
                         clock pessimism             -0.639     2.370    
    SLICE_X43Y195        FDRE (Hold_fdre_C_D)         0.075     2.445    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.847%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    2.315ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.585     2.315    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X50Y152        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y152        FDRE (Prop_fdre_C_Q)         0.141     2.456 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/Q
                         net (fo=1, routed)           0.058     2.514    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg[4]
    SLICE_X50Y152        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.854     2.946    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X50Y152        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/C
                         clock pessimism             -0.632     2.315    
    SLICE_X50Y152        FDRE (Hold_fdre_C_D)         0.076     2.391    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.391    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oeiclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y33     ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y32     ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X2Y62     ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X1Y39     ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X1Y40     ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X1Y82     ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_2/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I1         n/a            1.592         8.000       6.408      BUFGCTRL_X0Y1    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/I1
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y2    ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X57Y189    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/rx_mii_select_sync_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X52Y198    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X52Y198    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X52Y198    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X52Y198    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X52Y198    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X52Y198    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X52Y198    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[3]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X52Y198    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[3]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X52Y198    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[4]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X52Y198    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[4]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X52Y198    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X52Y198    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X52Y198    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X52Y198    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X52Y198    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X52Y198    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X52Y198    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[3]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X52Y198    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[3]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X52Y198    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[4]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         4.000       3.146      SLICE_X52Y198    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RXDATA_REG5_reg[4]_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oeihclk
  To Clock:  oeihclk

Setup :            0  Failing Endpoints,  Worst Slack       12.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.015ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.748ns (20.015%)  route 2.989ns (79.985%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.577ns = ( 21.577 - 16.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.390     5.929    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X62Y190        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y190        FDRE (Prop_fdre_C_Q)         0.433     6.362 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.799     7.162    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X63Y191        LUT6 (Prop_lut6_I5_O)        0.105     7.267 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.719     7.986    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X63Y191        LUT6 (Prop_lut6_I5_O)        0.105     8.091 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.561     8.652    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X63Y191        LUT2 (Prop_lut2_I0_O)        0.105     8.757 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.909     9.667    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X62Y191        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077    17.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    18.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.218    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    20.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.281    21.577    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X62Y191        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.326    21.902    
                         clock uncertainty           -0.085    21.818    
    SLICE_X62Y191        FDRE (Setup_fdre_C_CE)      -0.136    21.682    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         21.682    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                 12.015    

Slack (MET) :             12.015ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.748ns (20.015%)  route 2.989ns (79.985%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.577ns = ( 21.577 - 16.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.390     5.929    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X62Y190        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y190        FDRE (Prop_fdre_C_Q)         0.433     6.362 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.799     7.162    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X63Y191        LUT6 (Prop_lut6_I5_O)        0.105     7.267 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.719     7.986    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X63Y191        LUT6 (Prop_lut6_I5_O)        0.105     8.091 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.561     8.652    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X63Y191        LUT2 (Prop_lut2_I0_O)        0.105     8.757 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.909     9.667    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X62Y191        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077    17.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    18.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.218    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    20.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.281    21.577    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X62Y191        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.326    21.902    
                         clock uncertainty           -0.085    21.818    
    SLICE_X62Y191        FDRE (Setup_fdre_C_CE)      -0.136    21.682    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         21.682    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                 12.015    

Slack (MET) :             12.015ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.748ns (20.015%)  route 2.989ns (79.985%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.577ns = ( 21.577 - 16.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.390     5.929    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X62Y190        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y190        FDRE (Prop_fdre_C_Q)         0.433     6.362 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.799     7.162    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X63Y191        LUT6 (Prop_lut6_I5_O)        0.105     7.267 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.719     7.986    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X63Y191        LUT6 (Prop_lut6_I5_O)        0.105     8.091 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.561     8.652    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X63Y191        LUT2 (Prop_lut2_I0_O)        0.105     8.757 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.909     9.667    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X62Y191        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077    17.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    18.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.218    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    20.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.281    21.577    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X62Y191        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              0.326    21.902    
                         clock uncertainty           -0.085    21.818    
    SLICE_X62Y191        FDRE (Setup_fdre_C_CE)      -0.136    21.682    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         21.682    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                 12.015    

Slack (MET) :             12.015ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.748ns (20.015%)  route 2.989ns (79.985%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.577ns = ( 21.577 - 16.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.390     5.929    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X62Y190        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y190        FDRE (Prop_fdre_C_Q)         0.433     6.362 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.799     7.162    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X63Y191        LUT6 (Prop_lut6_I5_O)        0.105     7.267 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.719     7.986    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X63Y191        LUT6 (Prop_lut6_I5_O)        0.105     8.091 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.561     8.652    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X63Y191        LUT2 (Prop_lut2_I0_O)        0.105     8.757 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.909     9.667    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X62Y191        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077    17.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    18.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.218    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    20.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.281    21.577    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X62Y191        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              0.326    21.902    
                         clock uncertainty           -0.085    21.818    
    SLICE_X62Y191        FDRE (Setup_fdre_C_CE)      -0.136    21.682    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         21.682    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                 12.015    

Slack (MET) :             12.524ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 0.748ns (23.165%)  route 2.481ns (76.835%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.578ns = ( 21.578 - 16.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.390     5.929    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X62Y190        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y190        FDRE (Prop_fdre_C_Q)         0.433     6.362 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.799     7.162    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X63Y191        LUT6 (Prop_lut6_I5_O)        0.105     7.267 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.719     7.986    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X63Y191        LUT6 (Prop_lut6_I5_O)        0.105     8.091 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.561     8.652    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X63Y191        LUT2 (Prop_lut2_I0_O)        0.105     8.757 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.401     9.158    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X62Y194        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077    17.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    18.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.218    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    20.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.282    21.578    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X62Y194        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.326    21.903    
                         clock uncertainty           -0.085    21.819    
    SLICE_X62Y194        FDRE (Setup_fdre_C_CE)      -0.136    21.683    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         21.683    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                 12.524    

Slack (MET) :             12.534ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 0.748ns (23.239%)  route 2.471ns (76.761%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.578ns = ( 21.578 - 16.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.390     5.929    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X62Y190        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y190        FDRE (Prop_fdre_C_Q)         0.433     6.362 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.799     7.162    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X63Y191        LUT6 (Prop_lut6_I5_O)        0.105     7.267 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.719     7.986    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X63Y191        LUT6 (Prop_lut6_I5_O)        0.105     8.091 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.561     8.652    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X63Y191        LUT2 (Prop_lut2_I0_O)        0.105     8.757 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.391     9.148    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X62Y193        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077    17.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    18.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.218    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    20.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.282    21.578    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X62Y193        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.326    21.903    
                         clock uncertainty           -0.085    21.819    
    SLICE_X62Y193        FDRE (Setup_fdre_C_CE)      -0.136    21.683    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         21.683    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                 12.534    

Slack (MET) :             12.534ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 0.748ns (23.239%)  route 2.471ns (76.761%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.578ns = ( 21.578 - 16.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.390     5.929    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X62Y190        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y190        FDRE (Prop_fdre_C_Q)         0.433     6.362 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.799     7.162    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X63Y191        LUT6 (Prop_lut6_I5_O)        0.105     7.267 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.719     7.986    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X63Y191        LUT6 (Prop_lut6_I5_O)        0.105     8.091 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.561     8.652    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X63Y191        LUT2 (Prop_lut2_I0_O)        0.105     8.757 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.391     9.148    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X62Y193        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077    17.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    18.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.218    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    20.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.282    21.578    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X62Y193        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[13]/C
                         clock pessimism              0.326    21.903    
                         clock uncertainty           -0.085    21.819    
    SLICE_X62Y193        FDRE (Setup_fdre_C_CE)      -0.136    21.683    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[13]
  -------------------------------------------------------------------
                         required time                         21.683    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                 12.534    

Slack (MET) :             12.534ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 0.748ns (23.239%)  route 2.471ns (76.761%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.578ns = ( 21.578 - 16.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.390     5.929    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X62Y190        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y190        FDRE (Prop_fdre_C_Q)         0.433     6.362 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.799     7.162    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X63Y191        LUT6 (Prop_lut6_I5_O)        0.105     7.267 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.719     7.986    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X63Y191        LUT6 (Prop_lut6_I5_O)        0.105     8.091 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.561     8.652    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X63Y191        LUT2 (Prop_lut2_I0_O)        0.105     8.757 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.391     9.148    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X62Y193        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077    17.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    18.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.218    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    20.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.282    21.578    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X62Y193        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                         clock pessimism              0.326    21.903    
                         clock uncertainty           -0.085    21.819    
    SLICE_X62Y193        FDRE (Setup_fdre_C_CE)      -0.136    21.683    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[14]
  -------------------------------------------------------------------
                         required time                         21.683    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                 12.534    

Slack (MET) :             12.534ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 0.748ns (23.239%)  route 2.471ns (76.761%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.578ns = ( 21.578 - 16.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.390     5.929    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X62Y190        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y190        FDRE (Prop_fdre_C_Q)         0.433     6.362 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.799     7.162    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X63Y191        LUT6 (Prop_lut6_I5_O)        0.105     7.267 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.719     7.986    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X63Y191        LUT6 (Prop_lut6_I5_O)        0.105     8.091 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.561     8.652    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X63Y191        LUT2 (Prop_lut2_I0_O)        0.105     8.757 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.391     9.148    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X62Y193        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077    17.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    18.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.218    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    20.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.282    21.578    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X62Y193        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                         clock pessimism              0.326    21.903    
                         clock uncertainty           -0.085    21.819    
    SLICE_X62Y193        FDRE (Setup_fdre_C_CE)      -0.136    21.683    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]
  -------------------------------------------------------------------
                         required time                         21.683    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                 12.534    

Slack (MET) :             12.565ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (oeihclk rise@16.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.748ns (23.274%)  route 2.466ns (76.726%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.577ns = ( 21.577 - 16.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.390     5.929    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X62Y190        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y190        FDRE (Prop_fdre_C_Q)         0.433     6.362 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.799     7.162    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X63Y191        LUT6 (Prop_lut6_I5_O)        0.105     7.267 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.719     7.986    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X63Y191        LUT6 (Prop_lut6_I5_O)        0.105     8.091 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.561     8.652    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X63Y191        LUT2 (Prop_lut2_I0_O)        0.105     8.757 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.386     9.143    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X62Y190        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077    17.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    18.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.218    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    20.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.281    21.577    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X62Y190        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.353    21.929    
                         clock uncertainty           -0.085    21.845    
    SLICE_X62Y190        FDRE (Setup_fdre_C_CE)      -0.136    21.709    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         21.709    
                         arrival time                          -9.143    
  -------------------------------------------------------------------
                         slack                                 12.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[5]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.164ns (33.836%)  route 0.321ns (66.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.671     2.401    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X46Y206        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y206        FDRE (Prop_fdre_C_Q)         0.164     2.565 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/Q
                         net (fo=1, routed)           0.321     2.886    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[5]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.167     3.259    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i_10
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.600     2.659    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[5])
                                                      0.108     2.767    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -2.767    
                         arrival time                           2.886    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[3]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.148ns (32.748%)  route 0.304ns (67.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.670     2.400    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X48Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y208        FDRE (Prop_fdre_C_Q)         0.148     2.548 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/Q
                         net (fo=1, routed)           0.304     2.852    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[3]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[3]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.167     3.259    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i_10
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.600     2.659    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[3])
                                                      0.055     2.714    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           2.852    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[1]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.164ns (31.685%)  route 0.354ns (68.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.670     2.400    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X48Y209        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y209        FDRE (Prop_fdre_C_Q)         0.164     2.564 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/Q
                         net (fo=1, routed)           0.354     2.918    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[1]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[1]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.167     3.259    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i_10
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.600     2.659    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[1])
                                                      0.108     2.767    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -2.767    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[8]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.148ns (30.780%)  route 0.333ns (69.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.670     2.400    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X48Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y208        FDRE (Prop_fdre_C_Q)         0.148     2.548 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/Q
                         net (fo=1, routed)           0.333     2.881    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[8]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.167     3.259    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i_10
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.600     2.659    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[8])
                                                      0.055     2.714    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -2.714    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXCHARISK[0]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.313%)  route 0.357ns (71.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.669     2.399    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X50Y210        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y210        FDRE (Prop_fdre_C_Q)         0.141     2.540 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/Q
                         net (fo=1, routed)           0.357     2.897    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i_13[0]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXCHARISK[0]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.167     3.259    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i_10
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.621     2.638    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXCHARISK[0])
                                                      0.081     2.719    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -2.719    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.467%)  route 0.149ns (44.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.939ns
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.578     2.308    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X63Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y192        FDRE (Prop_fdre_C_Q)         0.141     2.449 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/Q
                         net (fo=2, routed)           0.149     2.598    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3
    SLICE_X64Y191        LUT4 (Prop_lut4_I1_O)        0.045     2.643 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     2.643    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_1_n_0
    SLICE_X64Y191        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.847     2.939    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X64Y191        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.596     2.344    
    SLICE_X64Y191        FDRE (Hold_fdre_C_D)         0.121     2.465    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -2.465    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.542%)  route 0.111ns (40.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.939ns
    Source Clock Delay      (SCD):    2.307ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.577     2.307    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X64Y191        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y191        FDRE (Prop_fdre_C_Q)         0.164     2.471 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.111     2.582    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_out
    SLICE_X65Y191        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.847     2.939    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X65Y191        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                         clock pessimism             -0.620     2.320    
    SLICE_X65Y191        FDRE (Hold_fdre_C_D)         0.070     2.390    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           2.582    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[4]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.148ns (29.040%)  route 0.362ns (70.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.670     2.400    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X48Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y208        FDRE (Prop_fdre_C_Q)         0.148     2.548 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/Q
                         net (fo=1, routed)           0.362     2.910    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[4]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[4]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.167     3.259    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i_10
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.600     2.659    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[4])
                                                      0.054     2.713    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -2.713    
                         arrival time                           2.910    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[12]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.164ns (29.145%)  route 0.399ns (70.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.671     2.401    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X48Y204        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y204        FDRE (Prop_fdre_C_Q)         0.164     2.565 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[12]/Q
                         net (fo=1, routed)           0.399     2.964    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[12]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[12]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.167     3.259    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i_10
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.600     2.659    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[12])
                                                      0.108     2.767    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -2.767    
                         arrival time                           2.964    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[14]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.164ns (29.145%)  route 0.399ns (70.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.259ns
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.671     2.401    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X48Y204        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y204        FDRE (Prop_fdre_C_Q)         0.164     2.565 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/Q
                         net (fo=1, routed)           0.399     2.964    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[14]
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[14]
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.167     3.259    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i_10
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.600     2.659    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[14])
                                                      0.108     2.767    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -2.767    
                         arrival time                           2.964    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oeihclk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y4  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y4  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y4  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y4  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     BUFG/I                   n/a            1.592         16.000      14.408     BUFGCTRL_X0Y3       ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1       n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y2     ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X48Y209       ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X48Y211       ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X51Y212       ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X51Y212       ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1       n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y2     ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X48Y209       ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X48Y209       ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X48Y211       ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X48Y211       ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X51Y212       ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X51Y212       ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X51Y212       ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X51Y212       ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X51Y210       ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X51Y210       ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X48Y209       ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X48Y209       ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X48Y211       ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X48Y211       ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X51Y212       ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X51Y212       ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X51Y212       ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X51Y212       ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X51Y210       ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X51Y210       ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  daq_refclk
  To Clock:  daq_refclk

Setup :            0  Failing Endpoints,  Worst Slack        5.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.603ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.307ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 1.543ns (55.922%)  route 1.216ns (44.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 12.478 - 8.317 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    1.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.787     5.497    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPDO[14])
                                                      1.438     6.935 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDO[14]
                         net (fo=2, routed)           1.216     8.151    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/D[14]
    SLICE_X50Y208        LUT3 (Prop_lut3_I0_O)        0.105     8.256 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[14]_i_1/O
                         net (fo=1, routed)           0.000     8.256    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[14]_i_1_n_0
    SLICE_X50Y208        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     8.317    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.735 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.951    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    11.028 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.450    12.478    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y208        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/C
                         clock pessimism              1.088    13.566    
                         clock uncertainty           -0.035    13.531    
    SLICE_X50Y208        FDCE (Setup_fdce_C_D)        0.032    13.563    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]
  -------------------------------------------------------------------
                         required time                         13.563    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                  5.307    

Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.936ns (39.679%)  route 1.423ns (60.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.162ns = ( 12.479 - 8.317 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    1.072ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.787     5.497    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     6.305 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.635     6.940    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X50Y206        LUT3 (Prop_lut3_I1_O)        0.128     7.068 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.788     7.856    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X49Y205        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     8.317    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.735 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.951    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    11.028 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.451    12.479    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y205        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]/C
                         clock pessimism              1.072    13.551    
                         clock uncertainty           -0.035    13.516    
    SLICE_X49Y205        FDRE (Setup_fdre_C_CE)      -0.331    13.185    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]
  -------------------------------------------------------------------
                         required time                         13.185    
                         arrival time                          -7.856    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.936ns (39.679%)  route 1.423ns (60.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.162ns = ( 12.479 - 8.317 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    1.072ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.787     5.497    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     6.305 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.635     6.940    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X50Y206        LUT3 (Prop_lut3_I1_O)        0.128     7.068 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.788     7.856    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X49Y205        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     8.317    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.735 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.951    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    11.028 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.451    12.479    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y205        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[1]/C
                         clock pessimism              1.072    13.551    
                         clock uncertainty           -0.035    13.516    
    SLICE_X49Y205        FDRE (Setup_fdre_C_CE)      -0.331    13.185    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[1]
  -------------------------------------------------------------------
                         required time                         13.185    
                         arrival time                          -7.856    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.936ns (39.679%)  route 1.423ns (60.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.162ns = ( 12.479 - 8.317 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    1.072ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.787     5.497    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     6.305 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.635     6.940    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X50Y206        LUT3 (Prop_lut3_I1_O)        0.128     7.068 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.788     7.856    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X49Y205        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     8.317    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.735 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.951    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    11.028 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.451    12.479    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y205        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[2]/C
                         clock pessimism              1.072    13.551    
                         clock uncertainty           -0.035    13.516    
    SLICE_X49Y205        FDRE (Setup_fdre_C_CE)      -0.331    13.185    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[2]
  -------------------------------------------------------------------
                         required time                         13.185    
                         arrival time                          -7.856    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 0.936ns (39.679%)  route 1.423ns (60.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.162ns = ( 12.479 - 8.317 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    1.072ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.787     5.497    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     6.305 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.635     6.940    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X50Y206        LUT3 (Prop_lut3_I1_O)        0.128     7.068 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.788     7.856    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X49Y205        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     8.317    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.735 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.951    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    11.028 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.451    12.479    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y205        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[3]/C
                         clock pessimism              1.072    13.551    
                         clock uncertainty           -0.035    13.516    
    SLICE_X49Y205        FDRE (Setup_fdre_C_CE)      -0.331    13.185    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[3]
  -------------------------------------------------------------------
                         required time                         13.185    
                         arrival time                          -7.856    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.335ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        2.769ns  (logic 1.565ns (56.525%)  route 1.204ns (43.475%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.162ns = ( 12.479 - 8.317 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    1.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.787     5.497    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPDO[5])
                                                      1.438     6.935 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDO[5]
                         net (fo=2, routed)           1.204     8.139    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/D[5]
    SLICE_X51Y207        LUT3 (Prop_lut3_I0_O)        0.127     8.266 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[5]_i_1/O
                         net (fo=1, routed)           0.000     8.266    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[5]_i_1_n_0
    SLICE_X51Y207        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     8.317    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.735 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.951    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    11.028 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.451    12.479    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y207        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/C
                         clock pessimism              1.088    13.567    
                         clock uncertainty           -0.035    13.532    
    SLICE_X51Y207        FDCE (Setup_fdce_C_D)        0.069    13.601    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]
  -------------------------------------------------------------------
                         required time                         13.601    
                         arrival time                          -8.266    
  -------------------------------------------------------------------
                         slack                                  5.335    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.936ns (41.393%)  route 1.325ns (58.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 12.478 - 8.317 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    1.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.787     5.497    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     6.305 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.635     6.940    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X50Y206        LUT3 (Prop_lut3_I1_O)        0.128     7.068 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.690     7.758    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X51Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     8.317    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.735 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.951    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    11.028 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.450    12.478    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[13]/C
                         clock pessimism              1.088    13.566    
                         clock uncertainty           -0.035    13.531    
    SLICE_X51Y208        FDRE (Setup_fdre_C_CE)      -0.331    13.200    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[13]
  -------------------------------------------------------------------
                         required time                         13.200    
                         arrival time                          -7.758    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.936ns (41.393%)  route 1.325ns (58.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 12.478 - 8.317 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    1.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.787     5.497    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     6.305 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.635     6.940    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X50Y206        LUT3 (Prop_lut3_I1_O)        0.128     7.068 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.690     7.758    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X51Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     8.317    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.735 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.951    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    11.028 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.450    12.478    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[14]/C
                         clock pessimism              1.088    13.566    
                         clock uncertainty           -0.035    13.531    
    SLICE_X51Y208        FDRE (Setup_fdre_C_CE)      -0.331    13.200    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[14]
  -------------------------------------------------------------------
                         required time                         13.200    
                         arrival time                          -7.758    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.936ns (41.393%)  route 1.325ns (58.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 12.478 - 8.317 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    1.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.787     5.497    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     6.305 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.635     6.940    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X50Y206        LUT3 (Prop_lut3_I1_O)        0.128     7.068 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.690     7.758    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X51Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     8.317    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.735 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.951    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    11.028 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.450    12.478    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[15]/C
                         clock pessimism              1.088    13.566    
                         clock uncertainty           -0.035    13.531    
    SLICE_X51Y208        FDRE (Setup_fdre_C_CE)      -0.331    13.200    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[15]
  -------------------------------------------------------------------
                         required time                         13.200    
                         arrival time                          -7.758    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.936ns (41.393%)  route 1.325ns (58.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 12.478 - 8.317 ) 
    Source Clock Delay      (SCD):    5.497ns
    Clock Pessimism Removal (CPR):    1.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.787     5.497    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     6.305 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.635     6.940    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X50Y206        LUT3 (Prop_lut3_I1_O)        0.128     7.068 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.690     7.758    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X51Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     8.317    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.735 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.951    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    11.028 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.450    12.478    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[6]/C
                         clock pessimism              1.088    13.566    
                         clock uncertainty           -0.035    13.531    
    SLICE_X51Y208        FDRE (Setup_fdre_C_CE)      -0.331    13.200    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[6]
  -------------------------------------------------------------------
                         required time                         13.200    
                         arrival time                          -7.758    
  -------------------------------------------------------------------
                         slack                                  5.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.846%)  route 0.084ns (31.154%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.960 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.668     1.628    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y207        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y207        FDRE (Prop_fdre_C_Q)         0.141     1.769 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[4]/Q
                         net (fo=1, routed)           0.084     1.853    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[4]
    SLICE_X51Y207        LUT3 (Prop_lut3_I1_O)        0.045     1.898 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.898    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[4]_i_1_n_0
    SLICE_X51Y207        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.290 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.943     2.233    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y207        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/C
                         clock pessimism             -0.592     1.641    
    SLICE_X51Y207        FDCE (Hold_fdce_C_D)         0.092     1.733    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.190ns (66.229%)  route 0.097ns (33.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.960 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.668     1.628    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y208        FDRE (Prop_fdre_C_Q)         0.141     1.769 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[13]/Q
                         net (fo=1, routed)           0.097     1.866    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[13]
    SLICE_X50Y208        LUT3 (Prop_lut3_I1_O)        0.049     1.915 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[13]_i_1/O
                         net (fo=1, routed)           0.000     1.915    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[13]_i_1_n_0
    SLICE_X50Y208        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.290 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.943     2.233    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y208        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[13]/C
                         clock pessimism             -0.592     1.641    
    SLICE_X50Y208        FDCE (Hold_fdce_C_D)         0.107     1.748    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.410%)  route 0.086ns (31.590%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.960 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.668     1.628    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y207        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y207        FDRE (Prop_fdre_C_Q)         0.141     1.769 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[10]/Q
                         net (fo=1, routed)           0.086     1.855    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[10]
    SLICE_X51Y207        LUT3 (Prop_lut3_I1_O)        0.045     1.900 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[10]_i_1/O
                         net (fo=1, routed)           0.000     1.900    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[10]_i_1_n_0
    SLICE_X51Y207        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.290 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.943     2.233    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y207        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/C
                         clock pessimism             -0.592     1.641    
    SLICE_X51Y207        FDCE (Hold_fdce_C_D)         0.092     1.733    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg/D
                            (rising edge-triggered cell FDCE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.352%)  route 0.114ns (44.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.960 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.580     1.539    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/CLK
    SLICE_X59Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y199        FDRE (Prop_fdre_C_Q)         0.141     1.680 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg6/Q
                         net (fo=1, routed)           0.114     1.794    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_sync
    SLICE_X58Y197        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.290 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.851     2.140    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X58Y197        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg/C
                         clock pessimism             -0.585     1.555    
    SLICE_X58Y197        FDCE (Hold_fdce_C_D)         0.070     1.625    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.971%)  route 0.092ns (33.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.960 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.668     1.628    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y208        FDRE (Prop_fdre_C_Q)         0.141     1.769 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[6]/Q
                         net (fo=1, routed)           0.092     1.861    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[6]
    SLICE_X50Y208        LUT3 (Prop_lut3_I1_O)        0.045     1.906 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.906    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[6]_i_1_n_0
    SLICE_X50Y208        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.290 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.943     2.233    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y208        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]/C
                         clock pessimism             -0.592     1.641    
    SLICE_X50Y208        FDCE (Hold_fdce_C_D)         0.092     1.733    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg/C
                            (rising edge-triggered cell FDCE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.189ns (29.212%)  route 0.458ns (70.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.960 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.580     1.539    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X58Y197        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y197        FDCE (Prop_fdce_C_Q)         0.141     1.680 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg/Q
                         net (fo=3, routed)           0.458     2.138    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss
    SLICE_X50Y205        LUT5 (Prop_lut5_I1_O)        0.048     2.186 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     2.186    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state[3]_i_1_n_0
    SLICE_X50Y205        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.290 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.944     2.234    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y205        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.335     1.899    
    SLICE_X50Y205        FDCE (Hold_fdce_C_D)         0.107     2.006    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
                            (rising edge-triggered cell FDCE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.186ns (29.018%)  route 0.455ns (70.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.960 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.580     1.539    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X58Y197        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y197        FDCE (Prop_fdce_C_Q)         0.141     1.680 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/Q
                         net (fo=4, routed)           0.455     2.135    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss
    SLICE_X50Y205        LUT4 (Prop_lut4_I2_O)        0.045     2.180 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.180    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state[1]_i_1_n_0
    SLICE_X50Y205        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.290 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.944     2.234    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y205        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.335     1.899    
    SLICE_X50Y205        FDPE (Hold_fdpe_C_D)         0.092     1.991    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg/C
                            (rising edge-triggered cell FDCE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.186ns (28.882%)  route 0.458ns (71.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.960 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.580     1.539    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X58Y197        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y197        FDCE (Prop_fdce_C_Q)         0.141     1.680 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg/Q
                         net (fo=3, routed)           0.458     2.138    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss
    SLICE_X50Y205        LUT3 (Prop_lut3_I1_O)        0.045     2.183 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.183    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state[2]_i_1_n_0
    SLICE_X50Y205        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.290 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.944     2.234    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y205        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.335     1.899    
    SLICE_X50Y205        FDCE (Hold_fdce_C_D)         0.091     1.990    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.727%)  route 0.136ns (42.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.960 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.668     1.628    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y207        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y207        FDRE (Prop_fdre_C_Q)         0.141     1.769 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[11]/Q
                         net (fo=1, routed)           0.136     1.905    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[11]
    SLICE_X51Y207        LUT3 (Prop_lut3_I1_O)        0.045     1.950 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[11]_i_1/O
                         net (fo=1, routed)           0.000     1.950    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[11]_i_1_n_0
    SLICE_X51Y207        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.290 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.943     2.233    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y207        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/C
                         clock pessimism             -0.592     1.641    
    SLICE_X51Y207        FDCE (Hold_fdce_C_D)         0.107     1.748    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             daq_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.960 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.659     1.619    ETH_PHY_COM/U0/core_gt_common_i/gtrefclk_bufg
    SLICE_X48Y222        SRLC32E                                      r  ETH_PHY_COM/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.951 r  ETH_PHY_COM/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.951    ETH_PHY_COM/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X48Y222        SRLC32E                                      r  ETH_PHY_COM/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.290 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.931     2.221    ETH_PHY_COM/U0/core_gt_common_i/gtrefclk_bufg
    SLICE_X48Y222        SRLC32E                                      r  ETH_PHY_COM/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.602     1.619    
    SLICE_X48Y222        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.736    ETH_PHY_COM/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         daq_refclk
Waveform(ns):       { 0.000 4.159 }
Period(ns):         8.317
Sources:            { daq_refclk_p }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK    n/a            5.714         8.317       2.603      GTPE2_CHANNEL_X0Y4  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
Min Period        n/a     BUFG/I                  n/a            1.592         8.317       6.725      BUFGCTRL_X0Y31      ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/I
Min Period        n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.538         8.317       6.779      GTPE2_COMMON_X0Y1   ETH_PHY_COM/U0/core_gt_common_i/gtpe2_common_i/GTREFCLK0
Min Period        n/a     IBUFDS_GTE2/I           n/a            1.408         8.317       6.909      IBUFDS_GTE2_X0Y2    ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/I
Min Period        n/a     FDRE/C                  n/a            1.000         8.317       7.317      SLICE_X48Y222       ETH_PHY_COM/U0/core_gt_common_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                  n/a            1.000         8.317       7.317      SLICE_X64Y196       ETH_PHY_COM/U0/core_gt_common_i/cpllreset_wait_reg[127]/C
Min Period        n/a     FDCE/C                  n/a            1.000         8.317       7.317      SLICE_X50Y206       ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDPE/C                  n/a            1.000         8.317       7.317      SLICE_X50Y205       ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C                  n/a            1.000         8.317       7.317      SLICE_X50Y205       ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C                  n/a            1.000         8.317       7.317      SLICE_X50Y205       ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.159       3.305      SLICE_X48Y222       ETH_PHY_COM/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         4.159       3.305      SLICE_X48Y222       ETH_PHY_COM/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.159       3.305      SLICE_X48Y222       ETH_PHY_COM/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         4.159       3.305      SLICE_X48Y222       ETH_PHY_COM/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.159       3.305      SLICE_X48Y222       ETH_PHY_COM/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         4.159       3.305      SLICE_X48Y222       ETH_PHY_COM/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.159       3.305      SLICE_X64Y196       ETH_PHY_COM/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         4.159       3.305      SLICE_X64Y196       ETH_PHY_COM/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.159       3.305      SLICE_X64Y196       ETH_PHY_COM/U0/core_gt_common_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         4.159       3.305      SLICE_X64Y196       ETH_PHY_COM/U0/core_gt_common_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         4.159       3.305      SLICE_X48Y222       ETH_PHY_COM/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.159       3.305      SLICE_X48Y222       ETH_PHY_COM/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         4.159       3.305      SLICE_X48Y222       ETH_PHY_COM/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.159       3.305      SLICE_X48Y222       ETH_PHY_COM/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         4.159       3.305      SLICE_X48Y222       ETH_PHY_COM/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.159       3.305      SLICE_X48Y222       ETH_PHY_COM/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         4.159       3.305      SLICE_X64Y196       ETH_PHY_COM/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.159       3.305      SLICE_X64Y196       ETH_PHY_COM/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         4.159       3.305      SLICE_X64Y196       ETH_PHY_COM/U0/core_gt_common_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.159       3.305      SLICE_X64Y196       ETH_PHY_COM/U0/core_gt_common_i/cpllreset_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  SYS_TIMING/mmcm0_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  SYS_TIMING/mmcm0_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  SYS_TIMING/mmcm0_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  SYS_TIMING/mmcm0_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  SYS_TIMING/mmcm0_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  SYS_TIMING/mmcm0_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfbout
  To Clock:  mmcm0_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SYS_TIMING/mmcm0_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y4    SYS_TIMING/mmcm0_clkfb_inst/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  SYS_TIMING/mmcm0_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  SYS_TIMING/mmcm0_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  SYS_TIMING/mmcm0_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  SYS_TIMING/mmcm0_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sclk125
  To Clock:  sclk125

Setup :            0  Failing Endpoints,  Worst Slack        1.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 ETH_FRAME/eth_axis_rx_inst/m_eth_payload_axis_tdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_hdr_valid_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sclk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sclk125 rise@8.000ns - sclk125 rise@0.000ns)
  Data Path Delay:        6.802ns  (logic 3.358ns (49.370%)  route 3.444ns (50.630%))
  Logic Levels:           15  (CARRY4=9 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.729ns = ( 6.271 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.380    -1.323    ETH_FRAME/eth_axis_rx_inst/sys_clk125
    SLICE_X64Y168        FDRE                                         r  ETH_FRAME/eth_axis_rx_inst/m_eth_payload_axis_tdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y168        FDRE (Prop_fdre_C_Q)         0.433    -0.890 r  ETH_FRAME/eth_axis_rx_inst/m_eth_payload_axis_tdata_reg_reg[1]/Q
                         net (fo=42, routed)          0.483    -0.407    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_version_reg_reg[3]_0[1]
    SLICE_X63Y166        LUT2 (Prop_lut2_I1_O)        0.105    -0.302 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg[3]_i_11/O
                         net (fo=1, routed)           0.000    -0.302    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg[3]_i_11_n_0
    SLICE_X63Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.155 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.155    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[3]_i_8_n_0
    SLICE_X63Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.253 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[7]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     0.253    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[7]_i_6__0_n_0
    SLICE_X63Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.351 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[11]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     0.351    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[11]_i_6__0_n_0
    SLICE_X63Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.449 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.449    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[15]_i_6_n_0
    SLICE_X63Y170        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     0.665 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[3]_i_7/CO[0]
                         net (fo=2, routed)           0.745     1.410    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[3]_i_7_n_3
    SLICE_X62Y166        LUT5 (Prop_lut5_I1_O)        0.309     1.719 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.000     1.719    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg[3]_i_6__0_n_0
    SLICE_X62Y166        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.142 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.142    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[3]_i_1__0_n_0
    SLICE_X62Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.242 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.242    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[7]_i_1__0_n_0
    SLICE_X62Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.342 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.342    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[11]_i_1__0_n_0
    SLICE_X62Y169        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     2.531 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[15]_i_1/O[0]
                         net (fo=2, routed)           0.610     3.141    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/in29[12]
    SLICE_X64Y167        LUT4 (Prop_lut4_I0_O)        0.238     3.379 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg[0]_i_10/O
                         net (fo=1, routed)           0.877     4.256    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg[0]_i_10_n_0
    SLICE_X64Y166        LUT6 (Prop_lut6_I5_O)        0.105     4.361 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg[0]_i_4/O
                         net (fo=2, routed)           0.474     4.835    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg[0]_i_4_n_0
    SLICE_X64Y162        LUT5 (Prop_lut5_I0_O)        0.106     4.941 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/s_eth_payload_axis_tready_reg_i_2/O
                         net (fo=2, routed)           0.255     5.196    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/s_eth_payload_axis_tready_reg_i_2_n_0
    SLICE_X63Y162        LUT6 (Prop_lut6_I0_O)        0.283     5.479 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_hdr_valid_reg_i_1/O
                         net (fo=1, routed)           0.000     5.479    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_hdr_valid_next
    SLICE_X63Y162        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_hdr_valid_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    8.000     8.000 r  
    AA4                                               0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     8.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     9.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667     3.203 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712     4.915    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.992 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.279     6.271    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/sys_clk125
    SLICE_X63Y162        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_hdr_valid_reg_reg/C
                         clock pessimism              0.371     6.642    
                         clock uncertainty           -0.071     6.571    
    SLICE_X63Y162        FDRE (Setup_fdre_C_D)        0.030     6.601    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_hdr_valid_reg_reg
  -------------------------------------------------------------------
                         required time                          6.601    
                         arrival time                          -5.479    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.127ns  (required time - arrival time)
  Source:                 ETH_FRAME/eth_axis_rx_inst/m_eth_payload_axis_tdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/s_eth_payload_axis_tready_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sclk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sclk125 rise@8.000ns - sclk125 rise@0.000ns)
  Data Path Delay:        6.799ns  (logic 3.358ns (49.392%)  route 3.441ns (50.608%))
  Logic Levels:           15  (CARRY4=9 LUT2=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.729ns = ( 6.271 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.323ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.380    -1.323    ETH_FRAME/eth_axis_rx_inst/sys_clk125
    SLICE_X64Y168        FDRE                                         r  ETH_FRAME/eth_axis_rx_inst/m_eth_payload_axis_tdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y168        FDRE (Prop_fdre_C_Q)         0.433    -0.890 r  ETH_FRAME/eth_axis_rx_inst/m_eth_payload_axis_tdata_reg_reg[1]/Q
                         net (fo=42, routed)          0.483    -0.407    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_version_reg_reg[3]_0[1]
    SLICE_X63Y166        LUT2 (Prop_lut2_I1_O)        0.105    -0.302 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg[3]_i_11/O
                         net (fo=1, routed)           0.000    -0.302    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg[3]_i_11_n_0
    SLICE_X63Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.155 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.155    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[3]_i_8_n_0
    SLICE_X63Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.253 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[7]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     0.253    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[7]_i_6__0_n_0
    SLICE_X63Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.351 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[11]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     0.351    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[11]_i_6__0_n_0
    SLICE_X63Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.449 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.449    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[15]_i_6_n_0
    SLICE_X63Y170        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     0.665 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[3]_i_7/CO[0]
                         net (fo=2, routed)           0.745     1.410    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[3]_i_7_n_3
    SLICE_X62Y166        LUT5 (Prop_lut5_I1_O)        0.309     1.719 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.000     1.719    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg[3]_i_6__0_n_0
    SLICE_X62Y166        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.142 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.142    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[3]_i_1__0_n_0
    SLICE_X62Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.242 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.242    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[7]_i_1__0_n_0
    SLICE_X62Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.342 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.342    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[11]_i_1__0_n_0
    SLICE_X62Y169        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     2.531 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[15]_i_1/O[0]
                         net (fo=2, routed)           0.610     3.141    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/in29[12]
    SLICE_X64Y167        LUT4 (Prop_lut4_I0_O)        0.238     3.379 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg[0]_i_10/O
                         net (fo=1, routed)           0.877     4.256    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg[0]_i_10_n_0
    SLICE_X64Y166        LUT6 (Prop_lut6_I5_O)        0.105     4.361 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg[0]_i_4/O
                         net (fo=2, routed)           0.474     4.835    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg[0]_i_4_n_0
    SLICE_X64Y162        LUT5 (Prop_lut5_I0_O)        0.106     4.941 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/s_eth_payload_axis_tready_reg_i_2/O
                         net (fo=2, routed)           0.252     5.193    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/s_eth_payload_axis_tready_reg_i_2_n_0
    SLICE_X63Y162        LUT5 (Prop_lut5_I0_O)        0.283     5.476 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/s_eth_payload_axis_tready_reg_i_1/O
                         net (fo=1, routed)           0.000     5.476    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/s_eth_payload_axis_tready_next
    SLICE_X63Y162        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/s_eth_payload_axis_tready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    8.000     8.000 r  
    AA4                                               0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     8.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     9.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667     3.203 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712     4.915    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.992 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.279     6.271    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/sys_clk125
    SLICE_X63Y162        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/s_eth_payload_axis_tready_reg_reg/C
                         clock pessimism              0.371     6.642    
                         clock uncertainty           -0.071     6.571    
    SLICE_X63Y162        FDRE (Setup_fdre_C_D)        0.032     6.603    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/s_eth_payload_axis_tready_reg_reg
  -------------------------------------------------------------------
                         required time                          6.603    
                         arrival time                          -5.476    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.584ns  (required time - arrival time)
  Source:                 ETH_FRAME/eth_axis_rx_inst/m_eth_payload_axis_tdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sclk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sclk125 rise@8.000ns - sclk125 rise@0.000ns)
  Data Path Delay:        6.380ns  (logic 3.162ns (49.561%)  route 3.218ns (50.439%))
  Logic Levels:           15  (CARRY4=9 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.732ns = ( 6.268 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.324ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.379    -1.324    ETH_FRAME/eth_axis_rx_inst/sys_clk125
    SLICE_X62Y170        FDRE                                         r  ETH_FRAME/eth_axis_rx_inst/m_eth_payload_axis_tdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y170        FDRE (Prop_fdre_C_Q)         0.433    -0.891 r  ETH_FRAME/eth_axis_rx_inst/m_eth_payload_axis_tdata_reg_reg[0]/Q
                         net (fo=41, routed)          0.496    -0.395    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/m_ip_version_reg_reg[3]_0[0]
    SLICE_X63Y166        LUT2 (Prop_lut2_I1_O)        0.105    -0.290 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg[3]_i_12/O
                         net (fo=1, routed)           0.000    -0.290    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg[3]_i_12_n_0
    SLICE_X63Y166        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.150 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.150    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[3]_i_8_n_0
    SLICE_X63Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.248 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[7]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     0.248    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[7]_i_6__0_n_0
    SLICE_X63Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.346 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[11]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     0.346    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[11]_i_6__0_n_0
    SLICE_X63Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.444 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.444    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[15]_i_6_n_0
    SLICE_X63Y170        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     0.660 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[3]_i_7/CO[0]
                         net (fo=2, routed)           0.745     1.405    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[3]_i_7_n_3
    SLICE_X62Y166        LUT5 (Prop_lut5_I1_O)        0.309     1.714 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg[3]_i_6__0/O
                         net (fo=1, routed)           0.000     1.714    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg[3]_i_6__0_n_0
    SLICE_X62Y166        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     2.137 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.137    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[3]_i_1__0_n_0
    SLICE_X62Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.237 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.237    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[7]_i_1__0_n_0
    SLICE_X62Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     2.337 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.337    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[11]_i_1__0_n_0
    SLICE_X62Y169        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.189     2.526 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/hdr_sum_reg_reg[15]_i_1/O[0]
                         net (fo=2, routed)           0.610     3.136    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/in29[12]
    SLICE_X64Y167        LUT4 (Prop_lut4_I0_O)        0.238     3.374 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg[0]_i_10/O
                         net (fo=1, routed)           0.877     4.251    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg[0]_i_10_n_0
    SLICE_X64Y166        LUT6 (Prop_lut6_I5_O)        0.105     4.356 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg[0]_i_4/O
                         net (fo=2, routed)           0.365     4.721    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg[0]_i_4_n_0
    SLICE_X64Y163        LUT6 (Prop_lut6_I0_O)        0.105     4.826 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg[0]_i_3/O
                         net (fo=1, routed)           0.125     4.951    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg[0]_i_3_n_0
    SLICE_X64Y163        LUT5 (Prop_lut5_I1_O)        0.105     5.056 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.056    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X64Y163        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    8.000     8.000 r  
    AA4                                               0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     8.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     9.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667     3.203 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712     4.915    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.992 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.276     6.268    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/sys_clk125
    SLICE_X64Y163        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.371     6.639    
                         clock uncertainty           -0.071     6.568    
    SLICE_X64Y163        FDRE (Setup_fdre_C_D)        0.072     6.640    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.640    
                         arrival time                          -5.056    
  -------------------------------------------------------------------
                         slack                                  1.584    

Slack (MET) :             2.188ns  (required time - arrival time)
  Source:                 ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/outgoing_arp_tpa_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sclk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sclk125 rise@8.000ns - sclk125 rise@0.000ns)
  Data Path Delay:        5.443ns  (logic 1.421ns (26.109%)  route 4.022ns (73.891%))
  Logic Levels:           5  (LUT4=2 LUT5=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.733ns = ( 6.267 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.232ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.471    -1.232    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/sys_clk125
    SLICE_X36Y189        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y189        FDRE (Prop_fdre_C_Q)         0.398    -0.834 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[20]/Q
                         net (fo=3, routed)           0.694    -0.140    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg_n_0_[20]
    SLICE_X39Y189        LUT4 (Prop_lut4_I3_O)        0.242     0.102 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_response_error_reg_i_7/O
                         net (fo=1, routed)           0.344     0.446    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_response_error_reg_i_7_n_0
    SLICE_X39Y189        LUT5 (Prop_lut5_I4_O)        0.267     0.713 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_response_error_reg_i_3/O
                         net (fo=3, routed)           0.467     1.180    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_response_error_reg_i_3_n_0
    SLICE_X39Y188        LUT5 (Prop_lut5_I1_O)        0.105     1.285 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_retry_cnt_reg[5]_i_4/O
                         net (fo=40, routed)          0.685     1.970    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/arp_request_timer_reg_reg[27]
    SLICE_X40Y186        LUT5 (Prop_lut5_I1_O)        0.126     2.096 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/outgoing_eth_dest_mac_reg[47]_i_1__0/O
                         net (fo=133, routed)         1.323     3.419    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/outgoing_arp_tha_next
    SLICE_X57Y180        LUT4 (Prop_lut4_I3_O)        0.283     3.702 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/outgoing_arp_tpa_reg[31]_i_1/O
                         net (fo=27, routed)          0.509     4.211    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst_n_4
    SLICE_X55Y177        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/outgoing_arp_tpa_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    8.000     8.000 r  
    AA4                                               0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     8.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     9.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667     3.203 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712     4.915    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.992 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.275     6.267    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/sys_clk125
    SLICE_X55Y177        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/outgoing_arp_tpa_reg_reg[12]/C
                         clock pessimism              0.371     6.638    
                         clock uncertainty           -0.071     6.567    
    SLICE_X55Y177        FDRE (Setup_fdre_C_CE)      -0.168     6.399    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/outgoing_arp_tpa_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          6.399    
                         arrival time                          -4.211    
  -------------------------------------------------------------------
                         slack                                  2.188    

Slack (MET) :             2.188ns  (required time - arrival time)
  Source:                 ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/outgoing_arp_tpa_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sclk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sclk125 rise@8.000ns - sclk125 rise@0.000ns)
  Data Path Delay:        5.443ns  (logic 1.421ns (26.109%)  route 4.022ns (73.891%))
  Logic Levels:           5  (LUT4=2 LUT5=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.733ns = ( 6.267 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.232ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.471    -1.232    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/sys_clk125
    SLICE_X36Y189        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y189        FDRE (Prop_fdre_C_Q)         0.398    -0.834 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[20]/Q
                         net (fo=3, routed)           0.694    -0.140    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg_n_0_[20]
    SLICE_X39Y189        LUT4 (Prop_lut4_I3_O)        0.242     0.102 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_response_error_reg_i_7/O
                         net (fo=1, routed)           0.344     0.446    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_response_error_reg_i_7_n_0
    SLICE_X39Y189        LUT5 (Prop_lut5_I4_O)        0.267     0.713 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_response_error_reg_i_3/O
                         net (fo=3, routed)           0.467     1.180    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_response_error_reg_i_3_n_0
    SLICE_X39Y188        LUT5 (Prop_lut5_I1_O)        0.105     1.285 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_retry_cnt_reg[5]_i_4/O
                         net (fo=40, routed)          0.685     1.970    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/arp_request_timer_reg_reg[27]
    SLICE_X40Y186        LUT5 (Prop_lut5_I1_O)        0.126     2.096 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/outgoing_eth_dest_mac_reg[47]_i_1__0/O
                         net (fo=133, routed)         1.323     3.419    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/outgoing_arp_tha_next
    SLICE_X57Y180        LUT4 (Prop_lut4_I3_O)        0.283     3.702 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/outgoing_arp_tpa_reg[31]_i_1/O
                         net (fo=27, routed)          0.509     4.211    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst_n_4
    SLICE_X55Y177        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/outgoing_arp_tpa_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    8.000     8.000 r  
    AA4                                               0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     8.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     9.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667     3.203 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712     4.915    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.992 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.275     6.267    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/sys_clk125
    SLICE_X55Y177        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/outgoing_arp_tpa_reg_reg[6]/C
                         clock pessimism              0.371     6.638    
                         clock uncertainty           -0.071     6.567    
    SLICE_X55Y177        FDRE (Setup_fdre_C_CE)      -0.168     6.399    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/outgoing_arp_tpa_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          6.399    
                         arrival time                          -4.211    
  -------------------------------------------------------------------
                         slack                                  2.188    

Slack (MET) :             2.188ns  (required time - arrival time)
  Source:                 ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/outgoing_arp_tpa_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sclk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sclk125 rise@8.000ns - sclk125 rise@0.000ns)
  Data Path Delay:        5.443ns  (logic 1.421ns (26.109%)  route 4.022ns (73.891%))
  Logic Levels:           5  (LUT4=2 LUT5=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.733ns = ( 6.267 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.232ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.471    -1.232    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/sys_clk125
    SLICE_X36Y189        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y189        FDRE (Prop_fdre_C_Q)         0.398    -0.834 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[20]/Q
                         net (fo=3, routed)           0.694    -0.140    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg_n_0_[20]
    SLICE_X39Y189        LUT4 (Prop_lut4_I3_O)        0.242     0.102 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_response_error_reg_i_7/O
                         net (fo=1, routed)           0.344     0.446    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_response_error_reg_i_7_n_0
    SLICE_X39Y189        LUT5 (Prop_lut5_I4_O)        0.267     0.713 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_response_error_reg_i_3/O
                         net (fo=3, routed)           0.467     1.180    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_response_error_reg_i_3_n_0
    SLICE_X39Y188        LUT5 (Prop_lut5_I1_O)        0.105     1.285 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_retry_cnt_reg[5]_i_4/O
                         net (fo=40, routed)          0.685     1.970    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/arp_request_timer_reg_reg[27]
    SLICE_X40Y186        LUT5 (Prop_lut5_I1_O)        0.126     2.096 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/outgoing_eth_dest_mac_reg[47]_i_1__0/O
                         net (fo=133, routed)         1.323     3.419    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/outgoing_arp_tha_next
    SLICE_X57Y180        LUT4 (Prop_lut4_I3_O)        0.283     3.702 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/outgoing_arp_tpa_reg[31]_i_1/O
                         net (fo=27, routed)          0.509     4.211    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst_n_4
    SLICE_X55Y177        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/outgoing_arp_tpa_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    8.000     8.000 r  
    AA4                                               0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     8.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     9.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667     3.203 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712     4.915    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.992 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.275     6.267    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/sys_clk125
    SLICE_X55Y177        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/outgoing_arp_tpa_reg_reg[7]/C
                         clock pessimism              0.371     6.638    
                         clock uncertainty           -0.071     6.567    
    SLICE_X55Y177        FDRE (Setup_fdre_C_CE)      -0.168     6.399    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/outgoing_arp_tpa_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          6.399    
                         arrival time                          -4.211    
  -------------------------------------------------------------------
                         slack                                  2.188    

Slack (MET) :             2.271ns  (required time - arrival time)
  Source:                 ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/checksum_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sclk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sclk125 rise@8.000ns - sclk125 rise@0.000ns)
  Data Path Delay:        5.640ns  (logic 2.090ns (37.058%)  route 3.550ns (62.942%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.726ns = ( 6.274 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.304ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.399    -1.304    ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/sys_clk125
    SLICE_X44Y154        FDRE                                         r  ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y154        FDRE (Prop_fdre_C_Q)         0.433    -0.871 r  ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/state_reg_reg[0]/Q
                         net (fo=93, routed)          2.466     1.595    ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/state_reg_reg[2]_0[0]
    SLICE_X54Y160        LUT6 (Prop_lut6_I3_O)        0.105     1.700 r  ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/i___0_carry__0_i_4/O
                         net (fo=2, routed)           0.606     2.306    ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/i___0_carry__0_i_4_n_0
    SLICE_X49Y160        LUT4 (Prop_lut4_I0_O)        0.105     2.411 r  ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/i___0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.411    ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/i___0_carry__0_i_8_n_0
    SLICE_X49Y160        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.851 r  ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/_inferred__1/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.851    ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/_inferred__1/i___0_carry__0_n_0
    SLICE_X49Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.949 r  ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/_inferred__1/i___0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.949    ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/_inferred__1/i___0_carry__1_n_0
    SLICE_X49Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.047 r  ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/_inferred__1/i___0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.047    ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/_inferred__1/i___0_carry__2_n_0
    SLICE_X49Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.145 r  ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/_inferred__1/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.145    ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/_inferred__1/i___0_carry__3_n_0
    SLICE_X49Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.243 r  ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/_inferred__1/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.243    ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/_inferred__1/i___0_carry__4_n_0
    SLICE_X49Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.341 r  ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/_inferred__1/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     3.341    ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/_inferred__1/i___0_carry__5_n_0
    SLICE_X49Y166        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.601 r  ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/_inferred__1/i___0_carry__6/O[3]
                         net (fo=1, routed)           0.478     4.079    ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/p_2_in[31]
    SLICE_X50Y166        LUT6 (Prop_lut6_I4_O)        0.257     4.336 r  ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/checksum_reg[31]_i_2/O
                         net (fo=1, routed)           0.000     4.336    ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/checksum_next[31]
    SLICE_X50Y166        FDRE                                         r  ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/checksum_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    8.000     8.000 r  
    AA4                                               0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     8.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     9.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667     3.203 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712     4.915    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.992 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.282     6.274    ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/sys_clk125
    SLICE_X50Y166        FDRE                                         r  ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/checksum_reg_reg[31]/C
                         clock pessimism              0.371     6.645    
                         clock uncertainty           -0.071     6.574    
    SLICE_X50Y166        FDRE (Setup_fdre_C_D)        0.033     6.607    ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/checksum_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          6.607    
                         arrival time                          -4.336    
  -------------------------------------------------------------------
                         slack                                  2.271    

Slack (MET) :             2.307ns  (required time - arrival time)
  Source:                 ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/outgoing_arp_tpa_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sclk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sclk125 rise@8.000ns - sclk125 rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 1.421ns (26.692%)  route 3.903ns (73.308%))
  Logic Levels:           5  (LUT4=2 LUT5=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.733ns = ( 6.267 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.232ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.471    -1.232    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/sys_clk125
    SLICE_X36Y189        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y189        FDRE (Prop_fdre_C_Q)         0.398    -0.834 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[20]/Q
                         net (fo=3, routed)           0.694    -0.140    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg_n_0_[20]
    SLICE_X39Y189        LUT4 (Prop_lut4_I3_O)        0.242     0.102 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_response_error_reg_i_7/O
                         net (fo=1, routed)           0.344     0.446    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_response_error_reg_i_7_n_0
    SLICE_X39Y189        LUT5 (Prop_lut5_I4_O)        0.267     0.713 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_response_error_reg_i_3/O
                         net (fo=3, routed)           0.467     1.180    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_response_error_reg_i_3_n_0
    SLICE_X39Y188        LUT5 (Prop_lut5_I1_O)        0.105     1.285 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_retry_cnt_reg[5]_i_4/O
                         net (fo=40, routed)          0.685     1.970    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/arp_request_timer_reg_reg[27]
    SLICE_X40Y186        LUT5 (Prop_lut5_I1_O)        0.126     2.096 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/outgoing_eth_dest_mac_reg[47]_i_1__0/O
                         net (fo=133, routed)         1.323     3.419    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/outgoing_arp_tha_next
    SLICE_X57Y180        LUT4 (Prop_lut4_I3_O)        0.283     3.702 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/outgoing_arp_tpa_reg[31]_i_1/O
                         net (fo=27, routed)          0.389     4.092    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst_n_4
    SLICE_X57Y178        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/outgoing_arp_tpa_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    8.000     8.000 r  
    AA4                                               0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     8.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     9.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667     3.203 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712     4.915    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.992 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.275     6.267    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/sys_clk125
    SLICE_X57Y178        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/outgoing_arp_tpa_reg_reg[13]/C
                         clock pessimism              0.371     6.638    
                         clock uncertainty           -0.071     6.567    
    SLICE_X57Y178        FDRE (Setup_fdre_C_CE)      -0.168     6.399    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/outgoing_arp_tpa_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          6.399    
                         arrival time                          -4.092    
  -------------------------------------------------------------------
                         slack                                  2.307    

Slack (MET) :             2.307ns  (required time - arrival time)
  Source:                 ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/outgoing_arp_tpa_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sclk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sclk125 rise@8.000ns - sclk125 rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 1.421ns (26.692%)  route 3.903ns (73.308%))
  Logic Levels:           5  (LUT4=2 LUT5=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.733ns = ( 6.267 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.232ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.471    -1.232    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/sys_clk125
    SLICE_X36Y189        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y189        FDRE (Prop_fdre_C_Q)         0.398    -0.834 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[20]/Q
                         net (fo=3, routed)           0.694    -0.140    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg_n_0_[20]
    SLICE_X39Y189        LUT4 (Prop_lut4_I3_O)        0.242     0.102 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_response_error_reg_i_7/O
                         net (fo=1, routed)           0.344     0.446    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_response_error_reg_i_7_n_0
    SLICE_X39Y189        LUT5 (Prop_lut5_I4_O)        0.267     0.713 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_response_error_reg_i_3/O
                         net (fo=3, routed)           0.467     1.180    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_response_error_reg_i_3_n_0
    SLICE_X39Y188        LUT5 (Prop_lut5_I1_O)        0.105     1.285 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_retry_cnt_reg[5]_i_4/O
                         net (fo=40, routed)          0.685     1.970    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/arp_request_timer_reg_reg[27]
    SLICE_X40Y186        LUT5 (Prop_lut5_I1_O)        0.126     2.096 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/outgoing_eth_dest_mac_reg[47]_i_1__0/O
                         net (fo=133, routed)         1.323     3.419    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/outgoing_arp_tha_next
    SLICE_X57Y180        LUT4 (Prop_lut4_I3_O)        0.283     3.702 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/outgoing_arp_tpa_reg[31]_i_1/O
                         net (fo=27, routed)          0.389     4.092    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst_n_4
    SLICE_X57Y178        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/outgoing_arp_tpa_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    8.000     8.000 r  
    AA4                                               0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     8.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     9.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667     3.203 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712     4.915    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.992 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.275     6.267    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/sys_clk125
    SLICE_X57Y178        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/outgoing_arp_tpa_reg_reg[14]/C
                         clock pessimism              0.371     6.638    
                         clock uncertainty           -0.071     6.567    
    SLICE_X57Y178        FDRE (Setup_fdre_C_CE)      -0.168     6.399    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/outgoing_arp_tpa_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          6.399    
                         arrival time                          -4.092    
  -------------------------------------------------------------------
                         slack                                  2.307    

Slack (MET) :             2.307ns  (required time - arrival time)
  Source:                 ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/outgoing_arp_tpa_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sclk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sclk125 rise@8.000ns - sclk125 rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 1.421ns (26.692%)  route 3.903ns (73.308%))
  Logic Levels:           5  (LUT4=2 LUT5=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.733ns = ( 6.267 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.232ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.471    -1.232    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/sys_clk125
    SLICE_X36Y189        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y189        FDRE (Prop_fdre_C_Q)         0.398    -0.834 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg[20]/Q
                         net (fo=3, routed)           0.694    -0.140    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_timer_reg_reg_n_0_[20]
    SLICE_X39Y189        LUT4 (Prop_lut4_I3_O)        0.242     0.102 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_response_error_reg_i_7/O
                         net (fo=1, routed)           0.344     0.446    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_response_error_reg_i_7_n_0
    SLICE_X39Y189        LUT5 (Prop_lut5_I4_O)        0.267     0.713 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_response_error_reg_i_3/O
                         net (fo=3, routed)           0.467     1.180    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_response_error_reg_i_3_n_0
    SLICE_X39Y188        LUT5 (Prop_lut5_I1_O)        0.105     1.285 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_request_retry_cnt_reg[5]_i_4/O
                         net (fo=40, routed)          0.685     1.970    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/arp_request_timer_reg_reg[27]
    SLICE_X40Y186        LUT5 (Prop_lut5_I1_O)        0.126     2.096 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/outgoing_eth_dest_mac_reg[47]_i_1__0/O
                         net (fo=133, routed)         1.323     3.419    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/outgoing_arp_tha_next
    SLICE_X57Y180        LUT4 (Prop_lut4_I3_O)        0.283     3.702 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/outgoing_arp_tpa_reg[31]_i_1/O
                         net (fo=27, routed)          0.389     4.092    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst_n_4
    SLICE_X57Y178        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/outgoing_arp_tpa_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    8.000     8.000 r  
    AA4                                               0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     8.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     9.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667     3.203 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712     4.915    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.992 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.275     6.267    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/sys_clk125
    SLICE_X57Y178        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/outgoing_arp_tpa_reg_reg[15]/C
                         clock pessimism              0.371     6.638    
                         clock uncertainty           -0.071     6.567    
    SLICE_X57Y178        FDRE (Setup_fdre_C_CE)      -0.168     6.399    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/outgoing_arp_tpa_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          6.399    
                         arrival time                          -4.092    
  -------------------------------------------------------------------
                         slack                                  2.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 ETH_FRAME/eth_axis_tx_inst/m_axis_tdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sclk125
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sclk125 rise@0.000ns - sclk125 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.304ns (39.815%)  route 0.460ns (60.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -1.648ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.360    -1.648    ETH_FRAME/eth_axis_tx_inst/sys_clk125
    SLICE_X38Y191        FDRE                                         r  ETH_FRAME/eth_axis_tx_inst/m_axis_tdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y191        FDRE (Prop_fdre_C_Q)         0.304    -1.344 r  ETH_FRAME/eth_axis_tx_inst/m_axis_tdata_reg_reg[0]/Q
                         net (fo=1, routed)           0.460    -0.884    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/s_axis[0]
    RAMB36_X1Y39         RAMB36E1                                     r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.522    -1.181    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/sys_clk125
    RAMB36_X1Y39         RAMB36E1                                     r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.371    -1.552    
    RAMB36_X1Y39         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.622    -0.930    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                          0.930    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_source_port_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_source_port_mem_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sclk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk125 rise@0.000ns - sclk125 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.229%)  route 0.079ns (35.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.678    -1.836 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.684    -1.152    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.583    -0.543    ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/sys_clk125
    SLICE_X53Y159        FDRE                                         r  ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_source_port_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y159        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_source_port_reg_reg[0]/Q
                         net (fo=3, routed)           0.079    -0.324    ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_source_port_mem_reg_0_7_0_5/DIA0
    SLICE_X52Y159        RAMD32                                       r  ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_source_port_mem_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.852    -0.939    ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_source_port_mem_reg_0_7_0_5/WCLK
    SLICE_X52Y159        RAMD32                                       r  ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_source_port_mem_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.409    -0.530    
    SLICE_X52Y159        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.383    ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/udp_source_port_mem_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_ip_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sclk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk125 rise@0.000ns - sclk125 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.678    -1.836 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.684    -1.152    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.567    -0.559    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/sys_clk125
    SLICE_X62Y176        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_ip_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y176        FDRE (Prop_fdre_C_Q)         0.164    -0.395 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_ip_reg_reg[18]/Q
                         net (fo=1, routed)           0.103    -0.292    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_ip_reg[18]
    RAMB18_X3Y70         RAMB18E1                                     r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.873    -0.918    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/sys_clk125
    RAMB18_X3Y70         RAMB18E1                                     r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/CLKBWRCLK
                         clock pessimism              0.411    -0.507    
    RAMB18_X3Y70         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.155    -0.352    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_ip_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sclk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk125 rise@0.000ns - sclk125 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.345%)  route 0.103ns (38.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.678    -1.836 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.684    -1.152    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.569    -0.557    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/sys_clk125
    SLICE_X62Y177        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_ip_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y177        FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_ip_reg_reg[23]/Q
                         net (fo=1, routed)           0.103    -0.290    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/write_ip_reg[23]
    RAMB18_X3Y70         RAMB18E1                                     r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.873    -0.918    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/sys_clk125
    RAMB18_X3Y70         RAMB18E1                                     r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/CLKBWRCLK
                         clock pessimism              0.411    -0.507    
    RAMB18_X3Y70         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.155    -0.352    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_1/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sclk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk125 rise@0.000ns - sclk125 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.660%)  route 0.161ns (53.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.678    -1.836 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.684    -1.152    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.711    -0.415    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/sys_clk125
    SLICE_X23Y202        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y202        FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_reg_reg[1]/Q
                         net (fo=5, routed)           0.161    -0.113    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_reg[1]
    RAMB36_X1Y40         RAMB36E1                                     r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.026    -0.765    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/sys_clk125
    RAMB36_X1Y40         RAMB36E1                                     r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_1/CLKARDCLK
                         clock pessimism              0.404    -0.361    
    RAMB36_X1Y40         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.178    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_1
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg_rep[5]/D
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sclk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk125 rise@0.000ns - sclk125 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.391ns (83.462%)  route 0.077ns (16.538%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.665ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.678    -1.836 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.684    -1.152    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.587    -0.539    ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/sys_clk125
    SLICE_X43Y149        FDRE                                         r  ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg[2]/Q
                         net (fo=4, routed)           0.077    -0.321    ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg[2]
    SLICE_X42Y149        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.197    -0.124 r  ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg_rep[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.124    ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg_rep[4]_i_1_n_0
    SLICE_X42Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.071 r  ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg_rep[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.071    ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg_rep[8]_i_1_n_7
    SLICE_X42Y150        FDRE                                         r  ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.855    -0.936    ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/sys_clk125
    SLICE_X42Y150        FDRE                                         r  ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg_rep[5]/C
                         clock pessimism              0.665    -0.270    
    SLICE_X42Y150        FDRE (Hold_fdre_C_D)         0.134    -0.136    ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sclk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk125 rise@0.000ns - sclk125 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.095%)  route 0.303ns (64.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.678    -1.836 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.684    -1.152    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.711    -0.415    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/sys_clk125
    SLICE_X22Y202        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y202        FDRE (Prop_fdre_C_Q)         0.164    -0.251 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_reg_reg[0]/Q
                         net (fo=9, routed)           0.303     0.053    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_reg[0]
    RAMB36_X1Y39         RAMB36E1                                     r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.933    -0.858    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/sys_clk125
    RAMB36_X1Y39         RAMB36E1                                     r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
                         clock pessimism              0.660    -0.198    
    RAMB36_X1Y39         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.015    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_0
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg_rep[0]/D
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sclk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk125 rise@0.000ns - sclk125 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.628%)  route 0.272ns (59.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.665ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.678    -1.836 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.684    -1.152    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.587    -0.539    ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/sys_clk125
    SLICE_X43Y149        FDRE                                         r  ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg[0]/Q
                         net (fo=5, routed)           0.272    -0.126    ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg[0]
    SLICE_X44Y150        LUT1 (Prop_lut1_I0_O)        0.045    -0.081 r  ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_rep[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.081    ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_rep[0]_i_1__0_n_0
    SLICE_X44Y150        FDRE                                         r  ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg_rep[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.855    -0.936    ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/sys_clk125
    SLICE_X44Y150        FDRE                                         r  ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg_rep[0]/C
                         clock pessimism              0.665    -0.270    
    SLICE_X44Y150        FDRE (Hold_fdre_C_D)         0.120    -0.150    ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/rd_ptr_reg_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ETH_FRAME/udp_payload_fifo/wr_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/udp_payload_fifo/mem_reg_2/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sclk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk125 rise@0.000ns - sclk125 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.852%)  route 0.167ns (54.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.678    -1.836 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.684    -1.152    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.622    -0.504    ETH_FRAME/udp_payload_fifo/sys_clk125
    SLICE_X23Y153        FDRE                                         r  ETH_FRAME/udp_payload_fifo/wr_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y153        FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  ETH_FRAME/udp_payload_fifo/wr_ptr_reg_reg[3]/Q
                         net (fo=6, routed)           0.167    -0.197    ETH_FRAME/udp_payload_fifo/wr_ptr_reg_reg[3]
    RAMB18_X1Y60         RAMB18E1                                     r  ETH_FRAME/udp_payload_fifo/mem_reg_2/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.932    -0.859    ETH_FRAME/udp_payload_fifo/sys_clk125
    RAMB18_X1Y60         RAMB18E1                                     r  ETH_FRAME/udp_payload_fifo/mem_reg_2/CLKARDCLK
                         clock pessimism              0.410    -0.449    
    RAMB18_X1Y60         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.266    ETH_FRAME/udp_payload_fifo/mem_reg_2
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sclk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk125 rise@0.000ns - sclk125 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.911%)  route 0.173ns (55.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.678    -1.836 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.684    -1.152    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.711    -0.415    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/sys_clk125
    SLICE_X23Y202        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y202        FDRE (Prop_fdre_C_Q)         0.141    -0.274 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_reg_reg[9]/Q
                         net (fo=5, routed)           0.173    -0.101    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_reg[9]
    RAMB36_X1Y40         RAMB36E1                                     r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.026    -0.765    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/sys_clk125
    RAMB36_X1Y40         RAMB36E1                                     r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_1/CLKARDCLK
                         clock pessimism              0.404    -0.361    
    RAMB36_X1Y40         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.178    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/mem_reg_1
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { SYS_TIMING/mmcm0_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X3Y70     ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X3Y70     ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ip_addr_mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X2Y36     ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB36_X2Y36     ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/mac_addr_mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X2Y30     ETH_FRAME/udp_complete_inst/udp_inst/udp_checksum_gen_inst/payload_fifo/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y29     ETH_FRAME/udp_payload_fifo/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB36_X1Y31     ETH_FRAME/udp_payload_fifo/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X1Y60     ETH_FRAME/udp_payload_fifo/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y33     ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y32     ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/mem_reg_1/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y1  SYS_TIMING/mmcm0_inst/CLKOUT3
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X48Y177    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X48Y177    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X48Y177    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X48Y177    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X48Y177    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X48Y177    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X48Y177    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X48Y177    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X46Y178    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X46Y178    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X48Y177    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X48Y177    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X48Y177    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X48Y177    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X48Y177    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X48Y177    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X48Y177    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X48Y177    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X46Y178    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         4.000       2.870      SLICE_X46Y178    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sclk200
  To Clock:  sclk200

Setup :            0  Failing Endpoints,  Worst Slack        1.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 0.866ns (26.274%)  route 2.430ns (73.726%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns = ( 3.280 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.306ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.397    -1.306    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X47Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y192        FDRE (Prop_fdre_C_Q)         0.379    -0.927 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/Q
                         net (fo=3, routed)           0.804    -0.123    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]
    SLICE_X48Y193        LUT4 (Prop_lut4_I1_O)        0.118    -0.005 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8/O
                         net (fo=1, routed)           0.655     0.651    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8_n_0
    SLICE_X48Y194        LUT6 (Prop_lut6_I5_O)        0.264     0.915 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.377     1.292    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X49Y194        LUT3 (Prop_lut3_I1_O)        0.105     1.397 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.594     1.990    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X46Y193        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     6.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667     0.203 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712     1.915    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.992 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.288     3.280    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X46Y193        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/C
                         clock pessimism              0.387     3.667    
                         clock uncertainty           -0.067     3.600    
    SLICE_X46Y193        FDRE (Setup_fdre_C_R)       -0.423     3.177    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]
  -------------------------------------------------------------------
                         required time                          3.177    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 0.866ns (26.274%)  route 2.430ns (73.726%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns = ( 3.280 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.306ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.397    -1.306    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X47Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y192        FDRE (Prop_fdre_C_Q)         0.379    -0.927 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/Q
                         net (fo=3, routed)           0.804    -0.123    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]
    SLICE_X48Y193        LUT4 (Prop_lut4_I1_O)        0.118    -0.005 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8/O
                         net (fo=1, routed)           0.655     0.651    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8_n_0
    SLICE_X48Y194        LUT6 (Prop_lut6_I5_O)        0.264     0.915 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.377     1.292    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X49Y194        LUT3 (Prop_lut3_I1_O)        0.105     1.397 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.594     1.990    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X46Y193        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     6.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667     0.203 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712     1.915    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.992 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.288     3.280    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X46Y193        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[1]/C
                         clock pessimism              0.387     3.667    
                         clock uncertainty           -0.067     3.600    
    SLICE_X46Y193        FDRE (Setup_fdre_C_R)       -0.423     3.177    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[1]
  -------------------------------------------------------------------
                         required time                          3.177    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 0.866ns (26.274%)  route 2.430ns (73.726%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns = ( 3.280 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.306ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.397    -1.306    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X47Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y192        FDRE (Prop_fdre_C_Q)         0.379    -0.927 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/Q
                         net (fo=3, routed)           0.804    -0.123    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]
    SLICE_X48Y193        LUT4 (Prop_lut4_I1_O)        0.118    -0.005 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8/O
                         net (fo=1, routed)           0.655     0.651    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8_n_0
    SLICE_X48Y194        LUT6 (Prop_lut6_I5_O)        0.264     0.915 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.377     1.292    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X49Y194        LUT3 (Prop_lut3_I1_O)        0.105     1.397 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.594     1.990    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X46Y193        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     6.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667     0.203 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712     1.915    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.992 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.288     3.280    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X46Y193        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[2]/C
                         clock pessimism              0.387     3.667    
                         clock uncertainty           -0.067     3.600    
    SLICE_X46Y193        FDRE (Setup_fdre_C_R)       -0.423     3.177    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[2]
  -------------------------------------------------------------------
                         required time                          3.177    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 0.866ns (26.274%)  route 2.430ns (73.726%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns = ( 3.280 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.306ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.397    -1.306    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X47Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y192        FDRE (Prop_fdre_C_Q)         0.379    -0.927 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/Q
                         net (fo=3, routed)           0.804    -0.123    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]
    SLICE_X48Y193        LUT4 (Prop_lut4_I1_O)        0.118    -0.005 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8/O
                         net (fo=1, routed)           0.655     0.651    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8_n_0
    SLICE_X48Y194        LUT6 (Prop_lut6_I5_O)        0.264     0.915 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.377     1.292    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X49Y194        LUT3 (Prop_lut3_I1_O)        0.105     1.397 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.594     1.990    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X46Y193        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     6.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667     0.203 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712     1.915    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.992 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.288     3.280    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X46Y193        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]/C
                         clock pessimism              0.387     3.667    
                         clock uncertainty           -0.067     3.600    
    SLICE_X46Y193        FDRE (Setup_fdre_C_R)       -0.423     3.177    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[3]
  -------------------------------------------------------------------
                         required time                          3.177    
                         arrival time                          -1.990    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.866ns (26.509%)  route 2.401ns (73.491%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns = ( 3.280 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.306ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.397    -1.306    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X47Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y192        FDRE (Prop_fdre_C_Q)         0.379    -0.927 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/Q
                         net (fo=3, routed)           0.804    -0.123    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]
    SLICE_X48Y193        LUT4 (Prop_lut4_I1_O)        0.118    -0.005 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8/O
                         net (fo=1, routed)           0.655     0.651    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8_n_0
    SLICE_X48Y194        LUT6 (Prop_lut6_I5_O)        0.264     0.915 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.377     1.292    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X49Y194        LUT3 (Prop_lut3_I1_O)        0.105     1.397 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.564     1.961    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X46Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     6.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667     0.203 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712     1.915    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.992 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.288     3.280    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X46Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[10]/C
                         clock pessimism              0.387     3.667    
                         clock uncertainty           -0.067     3.600    
    SLICE_X46Y195        FDRE (Setup_fdre_C_R)       -0.423     3.177    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[10]
  -------------------------------------------------------------------
                         required time                          3.177    
                         arrival time                          -1.961    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.866ns (26.509%)  route 2.401ns (73.491%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns = ( 3.280 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.306ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.397    -1.306    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X47Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y192        FDRE (Prop_fdre_C_Q)         0.379    -0.927 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/Q
                         net (fo=3, routed)           0.804    -0.123    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]
    SLICE_X48Y193        LUT4 (Prop_lut4_I1_O)        0.118    -0.005 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8/O
                         net (fo=1, routed)           0.655     0.651    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8_n_0
    SLICE_X48Y194        LUT6 (Prop_lut6_I5_O)        0.264     0.915 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.377     1.292    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X49Y194        LUT3 (Prop_lut3_I1_O)        0.105     1.397 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.564     1.961    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X46Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     6.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667     0.203 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712     1.915    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.992 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.288     3.280    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X46Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[11]/C
                         clock pessimism              0.387     3.667    
                         clock uncertainty           -0.067     3.600    
    SLICE_X46Y195        FDRE (Setup_fdre_C_R)       -0.423     3.177    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[11]
  -------------------------------------------------------------------
                         required time                          3.177    
                         arrival time                          -1.961    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.866ns (26.509%)  route 2.401ns (73.491%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns = ( 3.280 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.306ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.397    -1.306    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X47Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y192        FDRE (Prop_fdre_C_Q)         0.379    -0.927 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/Q
                         net (fo=3, routed)           0.804    -0.123    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]
    SLICE_X48Y193        LUT4 (Prop_lut4_I1_O)        0.118    -0.005 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8/O
                         net (fo=1, routed)           0.655     0.651    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8_n_0
    SLICE_X48Y194        LUT6 (Prop_lut6_I5_O)        0.264     0.915 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.377     1.292    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X49Y194        LUT3 (Prop_lut3_I1_O)        0.105     1.397 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.564     1.961    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X46Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     6.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667     0.203 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712     1.915    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.992 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.288     3.280    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X46Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]/C
                         clock pessimism              0.387     3.667    
                         clock uncertainty           -0.067     3.600    
    SLICE_X46Y195        FDRE (Setup_fdre_C_R)       -0.423     3.177    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[8]
  -------------------------------------------------------------------
                         required time                          3.177    
                         arrival time                          -1.961    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.866ns (26.509%)  route 2.401ns (73.491%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns = ( 3.280 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.306ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.397    -1.306    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X47Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y192        FDRE (Prop_fdre_C_Q)         0.379    -0.927 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/Q
                         net (fo=3, routed)           0.804    -0.123    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]
    SLICE_X48Y193        LUT4 (Prop_lut4_I1_O)        0.118    -0.005 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8/O
                         net (fo=1, routed)           0.655     0.651    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8_n_0
    SLICE_X48Y194        LUT6 (Prop_lut6_I5_O)        0.264     0.915 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.377     1.292    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X49Y194        LUT3 (Prop_lut3_I1_O)        0.105     1.397 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.564     1.961    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X46Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     6.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667     0.203 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712     1.915    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.992 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.288     3.280    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X46Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/C
                         clock pessimism              0.387     3.667    
                         clock uncertainty           -0.067     3.600    
    SLICE_X46Y195        FDRE (Setup_fdre_C_R)       -0.423     3.177    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]
  -------------------------------------------------------------------
                         required time                          3.177    
                         arrival time                          -1.961    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.866ns (26.617%)  route 2.388ns (73.383%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns = ( 3.280 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.306ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.397    -1.306    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X47Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y192        FDRE (Prop_fdre_C_Q)         0.379    -0.927 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/Q
                         net (fo=3, routed)           0.804    -0.123    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]
    SLICE_X48Y193        LUT4 (Prop_lut4_I1_O)        0.118    -0.005 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8/O
                         net (fo=1, routed)           0.655     0.651    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8_n_0
    SLICE_X48Y194        LUT6 (Prop_lut6_I5_O)        0.264     0.915 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.377     1.292    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X49Y194        LUT3 (Prop_lut3_I1_O)        0.105     1.397 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.551     1.948    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X46Y194        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     6.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667     0.203 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712     1.915    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.992 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.288     3.280    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X46Y194        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[4]/C
                         clock pessimism              0.387     3.667    
                         clock uncertainty           -0.067     3.600    
    SLICE_X46Y194        FDRE (Setup_fdre_C_R)       -0.423     3.177    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[4]
  -------------------------------------------------------------------
                         required time                          3.177    
                         arrival time                          -1.948    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.866ns (26.617%)  route 2.388ns (73.383%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns = ( 3.280 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.306ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.397    -1.306    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X47Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y192        FDRE (Prop_fdre_C_Q)         0.379    -0.927 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]/Q
                         net (fo=3, routed)           0.804    -0.123    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg2_reg[6]
    SLICE_X48Y193        LUT4 (Prop_lut4_I1_O)        0.118    -0.005 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8/O
                         net (fo=1, routed)           0.655     0.651    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_8_n_0
    SLICE_X48Y194        LUT6 (Prop_lut6_I5_O)        0.264     0.915 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.377     1.292    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X49Y194        LUT3 (Prop_lut3_I1_O)        0.105     1.397 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.551     1.948    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X46Y194        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     6.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667     0.203 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712     1.915    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.992 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.288     3.280    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X46Y194        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[5]/C
                         clock pessimism              0.387     3.667    
                         clock uncertainty           -0.067     3.600    
    SLICE_X46Y194        FDRE (Setup_fdre_C_R)       -0.423     3.177    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reset_wtd_timer/counter_stg3_reg[5]
  -------------------------------------------------------------------
                         required time                          3.177    
                         arrival time                          -1.948    
  -------------------------------------------------------------------
                         slack                                  1.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (75.084%)  route 0.062ns (24.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.582    -0.544    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X61Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y198        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/gtrxreset_i_reg/Q
                         net (fo=2, routed)           0.062    -0.341    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/GTRXRESET
    SLICE_X60Y198        LUT3 (Prop_lut3_I0_O)        0.045    -0.296 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/gt0_gtrxreset_gt_d1_i_1/O
                         net (fo=1, routed)           0.000    -0.296    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt
    SLICE_X60Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.853    -0.939    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/independent_clock_bufg
    SLICE_X60Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
                         clock pessimism              0.408    -0.531    
    SLICE_X60Y198        FDRE (Hold_fdre_C_D)         0.121    -0.410    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.580    -0.546    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y192        FDPE (Prop_fdpe_C_Q)         0.141    -0.405 r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[0]/Q
                         net (fo=1, routed)           0.064    -0.341    ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe[0]
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.850    -0.941    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[1]/C
                         clock pessimism              0.395    -0.546    
    SLICE_X58Y192        FDPE (Hold_fdpe_C_D)         0.075    -0.471    ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.890%)  route 0.096ns (34.110%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.940ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.581    -0.545    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X58Y196        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y196        FDRE (Prop_fdre_C_Q)         0.141    -0.404 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_s3_reg/Q
                         net (fo=1, routed)           0.096    -0.308    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/time_out_wait_bypass_s3
    SLICE_X61Y196        LUT6 (Prop_lut6_I3_O)        0.045    -0.263 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.263    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_state__0[3]
    SLICE_X61Y196        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.851    -0.940    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X61Y196        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]/C
                         clock pessimism              0.411    -0.529    
    SLICE_X61Y196        FDRE (Hold_fdre_C_D)         0.092    -0.437    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/core_gt_common_reset_i/init_wait_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/core_gt_common_reset_i/init_wait_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.746%)  route 0.106ns (36.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.582    -0.544    ETH_PHY_COM/U0/core_gt_common_reset_i/independent_clock_bufg
    SLICE_X54Y192        FDRE                                         r  ETH_PHY_COM/U0/core_gt_common_reset_i/init_wait_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y192        FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  ETH_PHY_COM/U0/core_gt_common_reset_i/init_wait_count_reg[6]/Q
                         net (fo=4, routed)           0.106    -0.297    ETH_PHY_COM/U0/core_gt_common_reset_i/init_wait_count_reg[6]
    SLICE_X55Y192        LUT6 (Prop_lut6_I5_O)        0.045    -0.252 r  ETH_PHY_COM/U0/core_gt_common_reset_i/init_wait_done_i_1/O
                         net (fo=1, routed)           0.000    -0.252    ETH_PHY_COM/U0/core_gt_common_reset_i/init_wait_done_i_1_n_0
    SLICE_X55Y192        FDRE                                         r  ETH_PHY_COM/U0/core_gt_common_reset_i/init_wait_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.852    -0.939    ETH_PHY_COM/U0/core_gt_common_reset_i/independent_clock_bufg
    SLICE_X55Y192        FDRE                                         r  ETH_PHY_COM/U0/core_gt_common_reset_i/init_wait_done_reg/C
                         clock pessimism              0.408    -0.531    
    SLICE_X55Y192        FDRE (Hold_fdre_C_D)         0.091    -0.440    ETH_PHY_COM/U0/core_gt_common_reset_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rxresetdone_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.542%)  route 0.111ns (40.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.582    -0.544    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/independent_clock_bufg
    SLICE_X60Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y199        FDRE (Prop_fdre_C_Q)         0.164    -0.380 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg6/Q
                         net (fo=1, routed)           0.111    -0.269    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rxresetdone_s2
    SLICE_X61Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rxresetdone_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.853    -0.939    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X61Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rxresetdone_s3_reg/C
                         clock pessimism              0.408    -0.531    
    SLICE_X61Y199        FDRE (Hold_fdre_C_D)         0.070    -0.461    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rxresetdone_s3_reg
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.128ns (68.651%)  route 0.058ns (31.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.938ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.583    -0.543    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/independent_clock_bufg
    SLICE_X54Y193        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y193        FDPE (Prop_fdpe_C_Q)         0.128    -0.415 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync1/Q
                         net (fo=1, routed)           0.058    -0.357    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync_reg1
    SLICE_X54Y193        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.853    -0.938    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/independent_clock_bufg
    SLICE_X54Y193        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2/C
                         clock pessimism              0.395    -0.543    
    SLICE_X54Y193        FDPE (Hold_fdpe_C_D)        -0.008    -0.551    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.209ns (69.381%)  route 0.092ns (30.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.583    -0.543    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X52Y191        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y191        FDCE (Prop_fdce_C_Q)         0.164    -0.379 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/Q
                         net (fo=6, routed)           0.092    -0.287    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]
    SLICE_X53Y191        LUT5 (Prop_lut5_I3_O)        0.045    -0.242 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count[6]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.242    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/p_0_in__2[6]
    SLICE_X53Y191        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.852    -0.939    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X53Y191        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.409    -0.530    
    SLICE_X53Y191        FDCE (Hold_fdce_C_D)         0.091    -0.439    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_2ms_reg/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.889%)  route 0.153ns (45.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.576    -0.550    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X69Y193        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_2ms_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y193        FDRE (Prop_fdre_C_Q)         0.141    -0.409 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_2ms_reg/Q
                         net (fo=4, routed)           0.153    -0.256    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_2ms_reg_n_0
    SLICE_X66Y193        LUT6 (Prop_lut6_I3_O)        0.045    -0.211 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state[2]_i_1_n_0
    SLICE_X66Y193        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.846    -0.945    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X66Y193        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/C
                         clock pessimism              0.411    -0.534    
    SLICE_X66Y193        FDRE (Hold_fdre_C_D)         0.121    -0.413    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.244%)  route 0.112ns (46.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.938ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.584    -0.542    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/independent_clock_bufg
    SLICE_X49Y193        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y193        FDPE (Prop_fdpe_C_Q)         0.128    -0.414 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync5/Q
                         net (fo=1, routed)           0.112    -0.302    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync_reg5
    SLICE_X49Y194        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.853    -0.938    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/independent_clock_bufg
    SLICE_X49Y194        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync6/C
                         clock pessimism              0.412    -0.526    
    SLICE_X49Y194        FDPE (Hold_fdpe_C_D)         0.022    -0.504    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync6
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sclk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.139%)  route 0.117ns (47.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.938ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.583    -0.543    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/independent_clock_bufg
    SLICE_X54Y193        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y193        FDPE (Prop_fdpe_C_Q)         0.128    -0.415 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5/Q
                         net (fo=1, routed)           0.117    -0.298    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync_reg5
    SLICE_X54Y194        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.853    -0.938    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/independent_clock_bufg
    SLICE_X54Y194        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6/C
                         clock pessimism              0.411    -0.527    
    SLICE_X54Y194        FDPE (Hold_fdpe_C_D)         0.022    -0.505    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync6
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sclk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYS_TIMING/mmcm0_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     BUFG/I                       n/a            1.592         5.000       3.408      BUFGCTRL_X0Y5      SYS_TIMING/mmcm0_clk1_inst/I
Min Period        n/a     GTPE2_COMMON/PLL0LOCKDETCLK  n/a            1.538         5.000       3.462      GTPE2_COMMON_X0Y1  ETH_PHY_COM/U0/core_gt_common_i/gtpe2_common_i/PLL0LOCKDETCLK
Min Period        n/a     MMCME2_ADV/CLKOUT1           n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1    SYS_TIMING/mmcm0_inst/CLKOUT1
Min Period        n/a     FDRE/C                       n/a            1.000         5.000       4.000      SLICE_X63Y193      ETH_PHY_COM/U0/core_gt_common_reset_i/COMMON_RESET_reg/C
Min Period        n/a     FDRE/C                       n/a            1.000         5.000       4.000      SLICE_X63Y193      ETH_PHY_COM/U0/core_gt_common_reset_i/common_reset_asserted_reg/C
Min Period        n/a     FDRE/C                       n/a            1.000         5.000       4.000      SLICE_X53Y193      ETH_PHY_COM/U0/core_gt_common_reset_i/init_wait_count_reg[0]/C
Min Period        n/a     FDRE/C                       n/a            1.000         5.000       4.000      SLICE_X53Y192      ETH_PHY_COM/U0/core_gt_common_reset_i/init_wait_count_reg[1]/C
Min Period        n/a     FDRE/C                       n/a            1.000         5.000       4.000      SLICE_X53Y192      ETH_PHY_COM/U0/core_gt_common_reset_i/init_wait_count_reg[2]/C
Min Period        n/a     FDRE/C                       n/a            1.000         5.000       4.000      SLICE_X53Y192      ETH_PHY_COM/U0/core_gt_common_reset_i/init_wait_count_reg[3]/C
Min Period        n/a     FDRE/C                       n/a            1.000         5.000       4.000      SLICE_X53Y192      ETH_PHY_COM/U0/core_gt_common_reset_i/init_wait_count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1           n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1    SYS_TIMING/mmcm0_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X63Y193      ETH_PHY_COM/U0/core_gt_common_reset_i/COMMON_RESET_reg/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X63Y193      ETH_PHY_COM/U0/core_gt_common_reset_i/COMMON_RESET_reg/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X63Y193      ETH_PHY_COM/U0/core_gt_common_reset_i/common_reset_asserted_reg/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X63Y193      ETH_PHY_COM/U0/core_gt_common_reset_i/common_reset_asserted_reg/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X53Y193      ETH_PHY_COM/U0/core_gt_common_reset_i/init_wait_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X53Y193      ETH_PHY_COM/U0/core_gt_common_reset_i/init_wait_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X53Y192      ETH_PHY_COM/U0/core_gt_common_reset_i/init_wait_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X53Y192      ETH_PHY_COM/U0/core_gt_common_reset_i/init_wait_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X53Y192      ETH_PHY_COM/U0/core_gt_common_reset_i/init_wait_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X53Y192      ETH_PHY_COM/U0/core_gt_common_reset_i/init_wait_count_reg[2]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X63Y193      ETH_PHY_COM/U0/core_gt_common_reset_i/COMMON_RESET_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X63Y193      ETH_PHY_COM/U0/core_gt_common_reset_i/COMMON_RESET_reg/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X63Y193      ETH_PHY_COM/U0/core_gt_common_reset_i/common_reset_asserted_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X63Y193      ETH_PHY_COM/U0/core_gt_common_reset_i/common_reset_asserted_reg/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X53Y193      ETH_PHY_COM/U0/core_gt_common_reset_i/init_wait_count_reg[0]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X53Y193      ETH_PHY_COM/U0/core_gt_common_reset_i/init_wait_count_reg[0]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X53Y192      ETH_PHY_COM/U0/core_gt_common_reset_i/init_wait_count_reg[1]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X53Y192      ETH_PHY_COM/U0/core_gt_common_reset_i/init_wait_count_reg[1]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X53Y192      ETH_PHY_COM/U0/core_gt_common_reset_i/init_wait_count_reg[2]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X53Y192      ETH_PHY_COM/U0/core_gt_common_reset_i/init_wait_count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  oeihclk
  To Clock:  oeiclk

Setup :            0  Failing Endpoints,  Worst Slack        5.720ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.720ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.839ns  (logic 0.379ns (20.612%)  route 1.460ns (79.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.747ns = ( 13.747 - 8.000 ) 
    Source Clock Delay      (SCD):    6.108ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.569     6.108    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X50Y209        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y209        FDRE (Prop_fdre_C_Q)         0.379     6.487 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/Q
                         net (fo=1, routed)           1.460     7.947    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[5]
    SLICE_X49Y209        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     9.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    10.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.219    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.452    13.747    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X49Y209        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/C
                         clock pessimism              0.168    13.916    
                         clock uncertainty           -0.205    13.711    
    SLICE_X49Y209        FDRE (Setup_fdre_C_D)       -0.044    13.667    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]
  -------------------------------------------------------------------
                         required time                         13.667    
                         arrival time                          -7.947    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.732ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.433ns (24.080%)  route 1.365ns (75.920%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.747ns = ( 13.747 - 8.000 ) 
    Source Clock Delay      (SCD):    6.108ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.569     6.108    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X48Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y208        FDRE (Prop_fdre_C_Q)         0.433     6.541 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/Q
                         net (fo=1, routed)           1.365     7.906    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[13]
    SLICE_X49Y209        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     9.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    10.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.219    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.452    13.747    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X49Y209        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/C
                         clock pessimism              0.168    13.916    
                         clock uncertainty           -0.205    13.711    
    SLICE_X49Y209        FDRE (Setup_fdre_C_D)       -0.073    13.638    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]
  -------------------------------------------------------------------
                         required time                         13.638    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                  5.732    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.379ns (20.941%)  route 1.431ns (79.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.583ns = ( 13.583 - 8.000 ) 
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.397     5.936    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X54Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y198        FDRE (Prop_fdre_C_Q)         0.379     6.315 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[1]/Q
                         net (fo=1, routed)           1.431     7.746    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[1]
    SLICE_X54Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     9.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    10.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.219    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.287    13.583    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X54Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]/C
                         clock pessimism              0.168    13.751    
                         clock uncertainty           -0.205    13.546    
    SLICE_X54Y199        FDRE (Setup_fdre_C_D)       -0.059    13.487    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]
  -------------------------------------------------------------------
                         required time                         13.487    
                         arrival time                          -7.746    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             5.780ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.379ns (21.105%)  route 1.417ns (78.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.747ns = ( 13.747 - 8.000 ) 
    Source Clock Delay      (SCD):    6.108ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.569     6.108    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X50Y209        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y209        FDRE (Prop_fdre_C_Q)         0.379     6.487 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/Q
                         net (fo=1, routed)           1.417     7.904    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[6]
    SLICE_X49Y209        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     9.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    10.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.219    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.452    13.747    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X49Y209        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/C
                         clock pessimism              0.168    13.916    
                         clock uncertainty           -0.205    13.711    
    SLICE_X49Y209        FDRE (Setup_fdre_C_D)       -0.027    13.684    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]
  -------------------------------------------------------------------
                         required time                         13.684    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                  5.780    

Slack (MET) :             5.787ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.348ns (21.251%)  route 1.290ns (78.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.745ns = ( 13.745 - 8.000 ) 
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.567     6.106    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X51Y212        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y212        FDRE (Prop_fdre_C_Q)         0.348     6.454 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/Q
                         net (fo=1, routed)           1.290     7.744    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[2]
    SLICE_X50Y212        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     9.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    10.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.219    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.450    13.745    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X50Y212        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/C
                         clock pessimism              0.168    13.914    
                         clock uncertainty           -0.205    13.709    
    SLICE_X50Y212        FDRE (Setup_fdre_C_D)       -0.178    13.531    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]
  -------------------------------------------------------------------
                         required time                         13.531    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                  5.787    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.379ns (21.459%)  route 1.387ns (78.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.744ns = ( 13.744 - 8.000 ) 
    Source Clock Delay      (SCD):    6.105ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.566     6.105    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X49Y213        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y213        FDRE (Prop_fdre_C_Q)         0.379     6.484 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[0]/Q
                         net (fo=1, routed)           1.387     7.871    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_reg__0[0]
    SLICE_X47Y213        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     9.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    10.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.219    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.449    13.744    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X47Y213        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]/C
                         clock pessimism              0.168    13.913    
                         clock uncertainty           -0.205    13.708    
    SLICE_X47Y213        FDRE (Setup_fdre_C_D)       -0.047    13.661    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[0]
  -------------------------------------------------------------------
                         required time                         13.661    
                         arrival time                          -7.871    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.819ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.348ns (21.462%)  route 1.273ns (78.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.745ns = ( 13.745 - 8.000 ) 
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.567     6.106    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X51Y212        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y212        FDRE (Prop_fdre_C_Q)         0.348     6.454 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[3]/Q
                         net (fo=1, routed)           1.273     7.728    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[3]
    SLICE_X50Y212        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     9.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    10.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.219    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.450    13.745    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X50Y212        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]/C
                         clock pessimism              0.168    13.914    
                         clock uncertainty           -0.205    13.709    
    SLICE_X50Y212        FDRE (Setup_fdre_C_D)       -0.162    13.547    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[3]
  -------------------------------------------------------------------
                         required time                         13.547    
                         arrival time                          -7.728    
  -------------------------------------------------------------------
                         slack                                  5.819    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.348ns (21.471%)  route 1.273ns (78.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.745ns = ( 13.745 - 8.000 ) 
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.567     6.106    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X51Y212        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y212        FDRE (Prop_fdre_C_Q)         0.348     6.454 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/Q
                         net (fo=1, routed)           1.273     7.727    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[8]
    SLICE_X50Y212        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     9.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    10.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.219    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.450    13.745    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X50Y212        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/C
                         clock pessimism              0.168    13.914    
                         clock uncertainty           -0.205    13.709    
    SLICE_X50Y212        FDRE (Setup_fdre_C_D)       -0.161    13.548    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]
  -------------------------------------------------------------------
                         required time                         13.548    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.748ns  (logic 0.379ns (21.688%)  route 1.369ns (78.312%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.747ns = ( 13.747 - 8.000 ) 
    Source Clock Delay      (SCD):    6.108ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.569     6.108    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X50Y209        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y209        FDRE (Prop_fdre_C_Q)         0.379     6.487 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[4]/Q
                         net (fo=1, routed)           1.369     7.856    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[4]
    SLICE_X49Y209        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     9.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    10.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.219    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.452    13.747    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X49Y209        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]/C
                         clock pessimism              0.168    13.916    
                         clock uncertainty           -0.205    13.711    
    SLICE_X49Y209        FDRE (Setup_fdre_C_D)       -0.032    13.679    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[4]
  -------------------------------------------------------------------
                         required time                         13.679    
                         arrival time                          -7.856    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.348ns (21.654%)  route 1.259ns (78.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.745ns = ( 13.745 - 8.000 ) 
    Source Clock Delay      (SCD):    6.106ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.567     6.106    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X51Y212        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y212        FDRE (Prop_fdre_C_Q)         0.348     6.454 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[1]/Q
                         net (fo=1, routed)           1.259     7.713    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[1]
    SLICE_X50Y212        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     9.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    10.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.219    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.450    13.745    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X50Y212        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]/C
                         clock pessimism              0.168    13.914    
                         clock uncertainty           -0.205    13.709    
    SLICE_X50Y212        FDRE (Setup_fdre_C_D)       -0.169    13.540    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[1]
  -------------------------------------------------------------------
                         required time                         13.540    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                  5.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.141ns (18.942%)  route 0.603ns (81.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.034ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.669     2.399    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X51Y210        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y210        FDRE (Prop_fdre_C_Q)         0.141     2.540 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/Q
                         net (fo=1, routed)           0.603     3.143    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg__0[1]
    SLICE_X48Y212        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.942     3.034    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y212        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]/C
                         clock pessimism             -0.311     2.723    
                         clock uncertainty            0.205     2.928    
    SLICE_X48Y212        FDRE (Hold_fdre_C_D)         0.063     2.991    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.991    
                         arrival time                           3.143    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.533%)  route 0.620ns (81.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.669     2.399    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X50Y210        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y210        FDRE (Prop_fdre_C_Q)         0.141     2.540 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/Q
                         net (fo=1, routed)           0.620     3.160    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[9]
    SLICE_X49Y211        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.944     3.036    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X49Y211        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/C
                         clock pessimism             -0.311     2.725    
                         clock uncertainty            0.205     2.930    
    SLICE_X49Y211        FDRE (Hold_fdre_C_D)         0.070     3.000    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.000    
                         arrival time                           3.160    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.909%)  route 0.605ns (81.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.945ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.584     2.314    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X54Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y198        FDRE (Prop_fdre_C_Q)         0.141     2.455 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           0.605     3.059    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg[1]
    SLICE_X52Y196        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.853     2.945    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X52Y196        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg/C
                         clock pessimism             -0.311     2.634    
                         clock uncertainty            0.205     2.839    
    SLICE_X52Y196        FDRE (Hold_fdre_C_D)         0.060     2.899    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         -2.899    
                         arrival time                           3.059    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.121%)  route 0.596ns (80.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.034ns
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.668     2.398    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X51Y212        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y212        FDRE (Prop_fdre_C_Q)         0.141     2.539 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/Q
                         net (fo=1, routed)           0.596     3.135    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[10]
    SLICE_X50Y212        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.942     3.034    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X50Y212        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/C
                         clock pessimism             -0.311     2.723    
                         clock uncertainty            0.205     2.928    
    SLICE_X50Y212        FDRE (Hold_fdre_C_D)         0.047     2.975    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.975    
                         arrival time                           3.135    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.141ns (18.608%)  route 0.617ns (81.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.584     2.314    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X54Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y198        FDRE (Prop_fdre_C_Q)         0.141     2.455 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[0]/Q
                         net (fo=1, routed)           0.617     3.071    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]
    SLICE_X54Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.854     2.946    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X54Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[0]/C
                         clock pessimism             -0.311     2.635    
                         clock uncertainty            0.205     2.840    
    SLICE_X54Y199        FDRE (Hold_fdre_C_D)         0.070     2.910    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.910    
                         arrival time                           3.071    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.164ns (21.886%)  route 0.585ns (78.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.034ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.669     2.399    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X48Y211        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y211        FDRE (Prop_fdre_C_Q)         0.164     2.563 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/Q
                         net (fo=1, routed)           0.585     3.148    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg__0[0]
    SLICE_X48Y212        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.942     3.034    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y212        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/C
                         clock pessimism             -0.311     2.723    
                         clock uncertainty            0.205     2.928    
    SLICE_X48Y212        FDRE (Hold_fdre_C_D)         0.059     2.987    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.987    
                         arrival time                           3.148    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.128ns (18.013%)  route 0.583ns (81.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.034ns
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.668     2.398    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X51Y212        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y212        FDRE (Prop_fdre_C_Q)         0.128     2.526 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[2]/Q
                         net (fo=1, routed)           0.583     3.109    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[2]
    SLICE_X50Y212        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.942     3.034    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X50Y212        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]/C
                         clock pessimism             -0.311     2.723    
                         clock uncertainty            0.205     2.928    
    SLICE_X50Y212        FDRE (Hold_fdre_C_D)         0.018     2.946    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.946    
                         arrival time                           3.109    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.426%)  route 0.624ns (81.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.033ns
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.667     2.397    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X49Y213        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y213        FDRE (Prop_fdre_C_Q)         0.141     2.538 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/Q
                         net (fo=1, routed)           0.624     3.162    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg__0[1]
    SLICE_X47Y213        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.941     3.033    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X47Y213        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/C
                         clock pessimism             -0.311     2.722    
                         clock uncertainty            0.205     2.927    
    SLICE_X47Y213        FDRE (Hold_fdre_C_D)         0.070     2.997    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.997    
                         arrival time                           3.162    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.164ns (21.982%)  route 0.582ns (78.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.037ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.670     2.400    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X48Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y208        FDRE (Prop_fdre_C_Q)         0.164     2.564 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[12]/Q
                         net (fo=1, routed)           0.582     3.146    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[12]
    SLICE_X49Y209        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.945     3.037    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X49Y209        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]/C
                         clock pessimism             -0.311     2.726    
                         clock uncertainty            0.205     2.931    
    SLICE_X49Y209        FDRE (Hold_fdre_C_D)         0.046     2.977    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.977    
                         arrival time                           3.146    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeihclk rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.141ns (18.783%)  route 0.610ns (81.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.037ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.670     2.400    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X51Y209        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y209        FDRE (Prop_fdre_C_Q)         0.141     2.541 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/Q
                         net (fo=1, routed)           0.610     3.151    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[14]
    SLICE_X49Y209        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.945     3.037    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X49Y209        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/C
                         clock pessimism             -0.311     2.726    
                         clock uncertainty            0.205     2.931    
    SLICE_X49Y209        FDRE (Hold_fdre_C_D)         0.047     2.978    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.978    
                         arrival time                           3.151    
  -------------------------------------------------------------------
                         slack                                  0.173    





---------------------------------------------------------------------------------------------------
From Clock:  oeiclk
  To Clock:  oeihclk

Setup :            0  Failing Endpoints,  Worst Slack        4.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.821ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXMCOMMAALIGNEN
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        2.307ns  (logic 0.398ns (17.254%)  route 1.909ns (82.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.969ns = ( 21.969 - 16.000 ) 
    Source Clock Delay      (SCD):    6.106ns = ( 14.106 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     9.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503    10.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    12.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    12.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.567    14.106    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/userclk2
    SLICE_X44Y213        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y213        FDPE (Prop_fdpe_C_Q)         0.398    14.504 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/Q
                         net (fo=2, routed)           1.909    16.413    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/reset_out
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXMCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077    17.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    18.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.218    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    20.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.674    21.969    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i_10
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                         clock pessimism              0.168    22.138    
                         clock uncertainty           -0.205    21.933    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_RXUSRCLK2_RXMCOMMAALIGNEN)
                                                     -0.699    21.234    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         21.234    
                         arrival time                         -16.413    
  -------------------------------------------------------------------
                         slack                                  4.821    

Slack (MET) :             4.821ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXPCOMMAALIGNEN
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        2.307ns  (logic 0.398ns (17.254%)  route 1.909ns (82.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.969ns = ( 21.969 - 16.000 ) 
    Source Clock Delay      (SCD):    6.106ns = ( 14.106 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     9.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503    10.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    12.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    12.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.567    14.106    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/userclk2
    SLICE_X44Y213        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y213        FDPE (Prop_fdpe_C_Q)         0.398    14.504 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/Q
                         net (fo=2, routed)           1.909    16.413    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/reset_out
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXPCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077    17.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    18.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.218    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    20.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.674    21.969    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i_10
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                         clock pessimism              0.168    22.138    
                         clock uncertainty           -0.205    21.933    
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Setup_gtpe2_channel_RXUSRCLK2_RXPCOMMAALIGNEN)
                                                     -0.699    21.234    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         21.234    
                         arrival time                         -16.413    
  -------------------------------------------------------------------
                         slack                                  4.821    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.856ns  (logic 0.433ns (23.332%)  route 1.423ns (76.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.748ns = ( 21.748 - 16.000 ) 
    Source Clock Delay      (SCD):    6.110ns = ( 14.110 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     9.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503    10.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    12.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    12.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.571    14.110    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y205        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y205        FDRE (Prop_fdre_C_Q)         0.433    14.543 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/Q
                         net (fo=1, routed)           1.423    15.966    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double[1]
    SLICE_X49Y204        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077    17.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    18.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.218    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    20.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.453    21.748    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X49Y204        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/C
                         clock pessimism              0.168    21.917    
                         clock uncertainty           -0.205    21.712    
    SLICE_X49Y204        FDRE (Setup_fdre_C_D)       -0.047    21.665    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]
  -------------------------------------------------------------------
                         required time                         21.665    
                         arrival time                         -15.966    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.710ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.854ns  (logic 0.433ns (23.358%)  route 1.421ns (76.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 21.746 - 16.000 ) 
    Source Clock Delay      (SCD):    6.107ns = ( 14.107 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     9.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503    10.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    12.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    12.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.568    14.107    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y210        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y210        FDRE (Prop_fdre_C_Q)         0.433    14.540 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/Q
                         net (fo=1, routed)           1.421    15.961    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double[2]
    SLICE_X50Y210        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077    17.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    18.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.218    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    20.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.451    21.746    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X50Y210        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/C
                         clock pessimism              0.168    21.915    
                         clock uncertainty           -0.205    21.710    
    SLICE_X50Y210        FDRE (Setup_fdre_C_D)       -0.039    21.671    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         21.671    
                         arrival time                         -15.961    
  -------------------------------------------------------------------
                         slack                                  5.710    

Slack (MET) :             5.767ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.776ns  (logic 0.433ns (24.375%)  route 1.343ns (75.625%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 21.746 - 16.000 ) 
    Source Clock Delay      (SCD):    6.107ns = ( 14.107 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     9.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503    10.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    12.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    12.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.568    14.107    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y210        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y210        FDRE (Prop_fdre_C_Q)         0.433    14.540 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[0]/Q
                         net (fo=1, routed)           1.343    15.884    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double[0]
    SLICE_X50Y210        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077    17.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    18.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.218    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    20.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.451    21.746    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X50Y210        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]/C
                         clock pessimism              0.168    21.915    
                         clock uncertainty           -0.205    21.710    
    SLICE_X50Y210        FDRE (Setup_fdre_C_D)       -0.059    21.651    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[0]
  -------------------------------------------------------------------
                         required time                         21.651    
                         arrival time                         -15.884    
  -------------------------------------------------------------------
                         slack                                  5.767    

Slack (MET) :             5.778ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.794ns  (logic 0.379ns (21.125%)  route 1.415ns (78.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.747ns = ( 21.747 - 16.000 ) 
    Source Clock Delay      (SCD):    6.108ns = ( 14.108 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     9.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503    10.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    12.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    12.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.569    14.108    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X47Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y208        FDRE (Prop_fdre_C_Q)         0.379    14.487 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/Q
                         net (fo=1, routed)           1.415    15.902    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double[11]
    SLICE_X48Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077    17.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    18.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.218    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    20.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.452    21.747    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X48Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/C
                         clock pessimism              0.168    21.916    
                         clock uncertainty           -0.205    21.711    
    SLICE_X48Y208        FDRE (Setup_fdre_C_D)       -0.031    21.680    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]
  -------------------------------------------------------------------
                         required time                         21.680    
                         arrival time                         -15.902    
  -------------------------------------------------------------------
                         slack                                  5.778    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.793ns  (logic 0.379ns (21.140%)  route 1.414ns (78.860%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.747ns = ( 21.747 - 16.000 ) 
    Source Clock Delay      (SCD):    6.108ns = ( 14.108 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     9.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503    10.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    12.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    12.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.569    14.108    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X47Y209        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y209        FDRE (Prop_fdre_C_Q)         0.379    14.487 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/Q
                         net (fo=1, routed)           1.414    15.901    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double[1]
    SLICE_X48Y209        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077    17.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    18.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.218    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    20.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.452    21.747    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X48Y209        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/C
                         clock pessimism              0.168    21.916    
                         clock uncertainty           -0.205    21.711    
    SLICE_X48Y209        FDRE (Setup_fdre_C_D)       -0.027    21.684    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]
  -------------------------------------------------------------------
                         required time                         21.684    
                         arrival time                         -15.901    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.798ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.763ns  (logic 0.433ns (24.563%)  route 1.330ns (75.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 21.746 - 16.000 ) 
    Source Clock Delay      (SCD):    6.107ns = ( 14.107 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     9.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503    10.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    12.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    12.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.568    14.107    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y210        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y210        FDRE (Prop_fdre_C_Q)         0.433    14.540 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/Q
                         net (fo=1, routed)           1.330    15.870    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double[10]
    SLICE_X50Y210        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077    17.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    18.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.218    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    20.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.451    21.746    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X50Y210        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/C
                         clock pessimism              0.168    21.915    
                         clock uncertainty           -0.205    21.710    
    SLICE_X50Y210        FDRE (Setup_fdre_C_D)       -0.042    21.668    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]
  -------------------------------------------------------------------
                         required time                         21.668    
                         arrival time                         -15.870    
  -------------------------------------------------------------------
                         slack                                  5.798    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.712ns  (logic 0.433ns (25.289%)  route 1.279ns (74.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.748ns = ( 21.748 - 16.000 ) 
    Source Clock Delay      (SCD):    6.110ns = ( 14.110 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     9.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503    10.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    12.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    12.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.571    14.110    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y205        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y205        FDRE (Prop_fdre_C_Q)         0.433    14.543 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/Q
                         net (fo=1, routed)           1.279    15.822    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double[1]
    SLICE_X49Y204        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077    17.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    18.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.218    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    20.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.453    21.748    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X49Y204        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/C
                         clock pessimism              0.168    21.917    
                         clock uncertainty           -0.205    21.712    
    SLICE_X49Y204        FDRE (Setup_fdre_C_D)       -0.059    21.653    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]
  -------------------------------------------------------------------
                         required time                         21.653    
                         arrival time                         -15.822    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.842ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeihclk rise@16.000ns - oeiclk rise@8.000ns)
  Data Path Delay:        1.618ns  (logic 0.398ns (24.600%)  route 1.220ns (75.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.748ns = ( 21.748 - 16.000 ) 
    Source Clock Delay      (SCD):    6.110ns = ( 14.110 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     9.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503    10.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    12.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    12.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.571    14.110    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y205        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y205        FDRE (Prop_fdre_C_Q)         0.398    14.508 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/Q
                         net (fo=1, routed)           1.220    15.728    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double[14]
    SLICE_X48Y204        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000    16.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077    17.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    18.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452    20.218    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    20.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.453    21.748    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X48Y204        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/C
                         clock pessimism              0.168    21.917    
                         clock uncertainty           -0.205    21.712    
    SLICE_X48Y204        FDRE (Setup_fdre_C_D)       -0.142    21.570    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]
  -------------------------------------------------------------------
                         required time                         21.570    
                         arrival time                         -15.728    
  -------------------------------------------------------------------
                         slack                                  5.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.164ns (22.097%)  route 0.578ns (77.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.671     2.401    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X46Y205        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y205        FDRE (Prop_fdre_C_Q)         0.164     2.565 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/Q
                         net (fo=1, routed)           0.578     3.143    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double[6]
    SLICE_X46Y206        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.946     3.038    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X46Y206        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/C
                         clock pessimism             -0.311     2.727    
                         clock uncertainty            0.205     2.932    
    SLICE_X46Y206        FDRE (Hold_fdre_C_D)         0.052     2.984    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.984    
                         arrival time                           3.143    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.164ns (21.886%)  route 0.585ns (78.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.671     2.401    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y205        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y205        FDRE (Prop_fdre_C_Q)         0.164     2.565 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/Q
                         net (fo=1, routed)           0.585     3.150    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double[0]
    SLICE_X48Y206        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.946     3.038    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X48Y206        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
                         clock pessimism             -0.311     2.727    
                         clock uncertainty            0.205     2.932    
    SLICE_X48Y206        FDRE (Hold_fdre_C_D)         0.059     2.991    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.991    
                         arrival time                           3.150    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.148ns (21.435%)  route 0.542ns (78.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.671     2.401    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y205        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y205        FDRE (Prop_fdre_C_Q)         0.148     2.549 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[13]/Q
                         net (fo=1, routed)           0.542     3.092    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double[13]
    SLICE_X48Y204        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.946     3.038    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X48Y204        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]/C
                         clock pessimism             -0.311     2.727    
                         clock uncertainty            0.205     2.932    
    SLICE_X48Y204        FDRE (Hold_fdre_C_D)        -0.001     2.931    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.931    
                         arrival time                           3.092    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.164ns (21.939%)  route 0.584ns (78.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.671     2.401    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y205        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y205        FDRE (Prop_fdre_C_Q)         0.164     2.565 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/Q
                         net (fo=1, routed)           0.584     3.149    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double[0]
    SLICE_X48Y206        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.946     3.038    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X48Y206        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/C
                         clock pessimism             -0.311     2.727    
                         clock uncertainty            0.205     2.932    
    SLICE_X48Y206        FDRE (Hold_fdre_C_D)         0.052     2.984    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.984    
                         arrival time                           3.149    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.141ns (18.565%)  route 0.618ns (81.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.671     2.401    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X47Y206        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y206        FDRE (Prop_fdre_C_Q)         0.141     2.542 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/Q
                         net (fo=1, routed)           0.618     3.161    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double[15]
    SLICE_X48Y204        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.946     3.038    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X48Y204        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
                         clock pessimism             -0.311     2.727    
                         clock uncertainty            0.205     2.932    
    SLICE_X48Y204        FDRE (Hold_fdre_C_D)         0.063     2.995    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.995    
                         arrival time                           3.161    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.148ns (20.849%)  route 0.562ns (79.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.671     2.401    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y205        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y205        FDRE (Prop_fdre_C_Q)         0.148     2.549 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/Q
                         net (fo=1, routed)           0.562     3.111    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double[14]
    SLICE_X48Y204        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.946     3.038    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X48Y204        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/C
                         clock pessimism             -0.311     2.727    
                         clock uncertainty            0.205     2.932    
    SLICE_X48Y204        FDRE (Hold_fdre_C_D)         0.009     2.941    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.941    
                         arrival time                           3.111    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.128ns (17.999%)  route 0.583ns (82.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.037ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.670     2.400    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X47Y209        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y209        FDRE (Prop_fdre_C_Q)         0.128     2.528 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/Q
                         net (fo=1, routed)           0.583     3.111    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double[9]
    SLICE_X48Y209        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.945     3.037    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X48Y209        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
                         clock pessimism             -0.311     2.726    
                         clock uncertainty            0.205     2.931    
    SLICE_X48Y209        FDRE (Hold_fdre_C_D)         0.010     2.941    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.941    
                         arrival time                           3.111    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.164ns (21.249%)  route 0.608ns (78.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    2.399ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.669     2.399    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y210        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y210        FDRE (Prop_fdre_C_Q)         0.164     2.563 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/Q
                         net (fo=1, routed)           0.608     3.171    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double[10]
    SLICE_X50Y210        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.944     3.036    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X50Y210        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/C
                         clock pessimism             -0.311     2.725    
                         clock uncertainty            0.205     2.930    
    SLICE_X50Y210        FDRE (Hold_fdre_C_D)         0.070     3.000    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.000    
                         arrival time                           3.171    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.164ns (21.524%)  route 0.598ns (78.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.037ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.670     2.400    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X46Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y208        FDRE (Prop_fdre_C_Q)         0.164     2.564 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/Q
                         net (fo=1, routed)           0.598     3.162    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double[3]
    SLICE_X48Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.945     3.037    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X48Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/C
                         clock pessimism             -0.311     2.726    
                         clock uncertainty            0.205     2.931    
    SLICE_X48Y208        FDRE (Hold_fdre_C_D)         0.060     2.991    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.991    
                         arrival time                           3.162    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             oeihclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeihclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.128ns (17.943%)  route 0.585ns (82.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.037ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.670     2.400    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X47Y209        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y209        FDRE (Prop_fdre_C_Q)         0.128     2.528 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/Q
                         net (fo=1, routed)           0.585     3.113    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_double[7]
    SLICE_X48Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.945     3.037    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtpe2_i_3
    SLICE_X48Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
                         clock pessimism             -0.311     2.726    
                         clock uncertainty            0.205     2.931    
    SLICE_X48Y208        FDRE (Hold_fdre_C_D)         0.010     2.941    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.941    
                         arrival time                           3.113    
  -------------------------------------------------------------------
                         slack                                  0.173    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  daq_refclk
  To Clock:  daq_refclk

Setup :            0  Failing Endpoints,  Worst Slack        6.291ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.291ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]/CLR
                            (recovery check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.398ns (24.883%)  route 1.201ns (75.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 12.478 - 8.317 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.389     5.099    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y197        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y197        FDPE (Prop_fdpe_C_Q)         0.398     5.497 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.201     6.699    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y208        FDCE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     8.317    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.735 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.951    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    11.028 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.450    12.478    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y208        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]/C
                         clock pessimism              1.005    13.483    
                         clock uncertainty           -0.035    13.447    
    SLICE_X50Y208        FDCE (Recov_fdce_C_CLR)     -0.458    12.989    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                         12.989    
                         arrival time                          -6.699    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[13]/CLR
                            (recovery check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.398ns (24.883%)  route 1.201ns (75.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 12.478 - 8.317 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.389     5.099    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y197        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y197        FDPE (Prop_fdpe_C_Q)         0.398     5.497 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.201     6.699    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y208        FDCE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     8.317    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.735 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.951    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    11.028 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.450    12.478    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y208        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[13]/C
                         clock pessimism              1.005    13.483    
                         clock uncertainty           -0.035    13.447    
    SLICE_X50Y208        FDCE (Recov_fdce_C_CLR)     -0.458    12.989    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[13]
  -------------------------------------------------------------------
                         required time                         12.989    
                         arrival time                          -6.699    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/CLR
                            (recovery check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.398ns (24.883%)  route 1.201ns (75.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 12.478 - 8.317 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.389     5.099    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y197        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y197        FDPE (Prop_fdpe_C_Q)         0.398     5.497 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.201     6.699    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y208        FDCE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     8.317    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.735 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.951    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    11.028 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.450    12.478    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y208        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/C
                         clock pessimism              1.005    13.483    
                         clock uncertainty           -0.035    13.447    
    SLICE_X50Y208        FDCE (Recov_fdce_C_CLR)     -0.458    12.989    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]
  -------------------------------------------------------------------
                         required time                         12.989    
                         arrival time                          -6.699    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]/CLR
                            (recovery check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.398ns (24.883%)  route 1.201ns (75.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 12.478 - 8.317 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.389     5.099    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y197        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y197        FDPE (Prop_fdpe_C_Q)         0.398     5.497 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.201     6.699    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y208        FDCE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     8.317    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.735 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.951    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    11.028 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.450    12.478    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y208        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]/C
                         clock pessimism              1.005    13.483    
                         clock uncertainty           -0.035    13.447    
    SLICE_X50Y208        FDCE (Recov_fdce_C_CLR)     -0.458    12.989    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]
  -------------------------------------------------------------------
                         required time                         12.989    
                         arrival time                          -6.699    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]/CLR
                            (recovery check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.398ns (24.883%)  route 1.201ns (75.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 12.478 - 8.317 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.389     5.099    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y197        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y197        FDPE (Prop_fdpe_C_Q)         0.398     5.497 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.201     6.699    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y208        FDCE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     8.317    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.735 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.951    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    11.028 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.450    12.478    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y208        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]/C
                         clock pessimism              1.005    13.483    
                         clock uncertainty           -0.035    13.447    
    SLICE_X50Y208        FDCE (Recov_fdce_C_CLR)     -0.458    12.989    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[6]
  -------------------------------------------------------------------
                         required time                         12.989    
                         arrival time                          -6.699    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[7]/CLR
                            (recovery check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.398ns (24.883%)  route 1.201ns (75.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 12.478 - 8.317 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.389     5.099    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y197        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y197        FDPE (Prop_fdpe_C_Q)         0.398     5.497 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.201     6.699    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y208        FDCE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     8.317    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.735 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.951    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    11.028 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.450    12.478    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y208        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[7]/C
                         clock pessimism              1.005    13.483    
                         clock uncertainty           -0.035    13.447    
    SLICE_X50Y208        FDCE (Recov_fdce_C_CLR)     -0.458    12.989    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[7]
  -------------------------------------------------------------------
                         required time                         12.989    
                         arrival time                          -6.699    
  -------------------------------------------------------------------
                         slack                                  6.291    

Slack (MET) :             6.404ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/CLR
                            (recovery check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.398ns (26.760%)  route 1.089ns (73.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.162ns = ( 12.479 - 8.317 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.389     5.099    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y197        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y197        FDPE (Prop_fdpe_C_Q)         0.398     5.497 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.089     6.587    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y207        FDCE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     8.317    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.735 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.951    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    11.028 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.451    12.479    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y207        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/C
                         clock pessimism              1.005    13.484    
                         clock uncertainty           -0.035    13.448    
    SLICE_X51Y207        FDCE (Recov_fdce_C_CLR)     -0.458    12.990    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]
  -------------------------------------------------------------------
                         required time                         12.990    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  6.404    

Slack (MET) :             6.404ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/CLR
                            (recovery check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.398ns (26.760%)  route 1.089ns (73.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.162ns = ( 12.479 - 8.317 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.389     5.099    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y197        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y197        FDPE (Prop_fdpe_C_Q)         0.398     5.497 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.089     6.587    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y207        FDCE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     8.317    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.735 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.951    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    11.028 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.451    12.479    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y207        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/C
                         clock pessimism              1.005    13.484    
                         clock uncertainty           -0.035    13.448    
    SLICE_X51Y207        FDCE (Recov_fdce_C_CLR)     -0.458    12.990    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]
  -------------------------------------------------------------------
                         required time                         12.990    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  6.404    

Slack (MET) :             6.404ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/CLR
                            (recovery check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.398ns (26.760%)  route 1.089ns (73.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.162ns = ( 12.479 - 8.317 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.389     5.099    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y197        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y197        FDPE (Prop_fdpe_C_Q)         0.398     5.497 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.089     6.587    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y207        FDCE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     8.317    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.735 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.951    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    11.028 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.451    12.479    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y207        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/C
                         clock pessimism              1.005    13.484    
                         clock uncertainty           -0.035    13.448    
    SLICE_X51Y207        FDCE (Recov_fdce_C_CLR)     -0.458    12.990    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]
  -------------------------------------------------------------------
                         required time                         12.990    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  6.404    

Slack (MET) :             6.404ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/CLR
                            (recovery check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.317ns  (daq_refclk rise@8.317ns - daq_refclk rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.398ns (26.760%)  route 1.089ns (73.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.162ns = ( 12.479 - 8.317 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.389     5.099    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y197        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y197        FDPE (Prop_fdpe_C_Q)         0.398     5.497 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.089     6.587    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y207        FDCE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      8.317     8.317 r  
    F11                                               0.000     8.317 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     8.317    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.317 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     8.317    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.735 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.951    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077    11.028 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.451    12.479    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y207        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/C
                         clock pessimism              1.005    13.484    
                         clock uncertainty           -0.035    13.448    
    SLICE_X51Y207        FDCE (Recov_fdce_C_CLR)     -0.458    12.990    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]
  -------------------------------------------------------------------
                         required time                         12.990    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  6.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
                            (rising edge-triggered cell FDCE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/CLR
                            (removal check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.141ns (25.249%)  route 0.417ns (74.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.960 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.580     1.539    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X58Y197        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y197        FDCE (Prop_fdce_C_Q)         0.141     1.680 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/Q
                         net (fo=4, routed)           0.417     2.098    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss
    SLICE_X51Y205        FDCE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.290 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.944     2.234    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y205        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/C
                         clock pessimism             -0.335     1.899    
    SLICE_X51Y205        FDCE (Remov_fdce_C_CLR)     -0.092     1.807    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.148ns (25.081%)  route 0.442ns (74.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.960 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.578     1.537    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y197        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y197        FDPE (Prop_fdpe_C_Q)         0.148     1.685 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.442     2.127    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y205        FDCE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.290 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.944     2.234    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y205        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.335     1.899    
    SLICE_X50Y205        FDCE (Remov_fdce_C_CLR)     -0.145     1.754    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.148ns (25.081%)  route 0.442ns (74.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.960 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.578     1.537    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y197        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y197        FDPE (Prop_fdpe_C_Q)         0.148     1.685 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.442     2.127    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y205        FDCE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.290 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.944     2.234    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y205        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.335     1.899    
    SLICE_X50Y205        FDCE (Remov_fdce_C_CLR)     -0.145     1.754    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/CLR
                            (removal check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.148ns (25.081%)  route 0.442ns (74.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.960 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.578     1.537    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y197        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y197        FDPE (Prop_fdpe_C_Q)         0.148     1.685 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.442     2.127    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y205        FDCE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.290 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.944     2.234    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y205        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/C
                         clock pessimism             -0.335     1.899    
    SLICE_X50Y205        FDCE (Remov_fdce_C_CLR)     -0.145     1.754    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg/CLR
                            (removal check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.148ns (25.081%)  route 0.442ns (74.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.960 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.578     1.537    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y197        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y197        FDPE (Prop_fdpe_C_Q)         0.148     1.685 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.442     2.127    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y205        FDCE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.290 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.944     2.234    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y205        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg/C
                         clock pessimism             -0.335     1.899    
    SLICE_X50Y205        FDCE (Remov_fdce_C_CLR)     -0.145     1.754    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/CLR
                            (removal check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.148ns (25.081%)  route 0.442ns (74.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.960 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.578     1.537    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y197        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y197        FDPE (Prop_fdpe_C_Q)         0.148     1.685 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.442     2.127    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y205        FDCE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.290 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.944     2.234    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y205        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/C
                         clock pessimism             -0.335     1.899    
    SLICE_X50Y205        FDCE (Remov_fdce_C_CLR)     -0.145     1.754    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[1]/PRE
                            (removal check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.148ns (25.081%)  route 0.442ns (74.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.960 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.578     1.537    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y197        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y197        FDPE (Prop_fdpe_C_Q)         0.148     1.685 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.442     2.127    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y205        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.290 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.944     2.234    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y205        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.335     1.899    
    SLICE_X50Y205        FDPE (Remov_fdpe_C_PRE)     -0.148     1.751    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/CLR
                            (removal check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.148ns (22.628%)  route 0.506ns (77.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.960 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.578     1.537    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y197        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y197        FDPE (Prop_fdpe_C_Q)         0.148     1.685 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.506     2.191    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y206        FDCE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.290 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.944     2.234    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y206        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/C
                         clock pessimism             -0.335     1.899    
    SLICE_X51Y206        FDCE (Remov_fdce_C_CLR)     -0.145     1.754    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/CLR
                            (removal check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.148ns (22.628%)  route 0.506ns (77.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.960 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.578     1.537    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y197        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y197        FDPE (Prop_fdpe_C_Q)         0.148     1.685 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.506     2.191    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y206        FDCE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.290 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.944     2.234    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y206        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/C
                         clock pessimism             -0.335     1.899    
    SLICE_X51Y206        FDCE (Remov_fdce_C_CLR)     -0.145     1.754    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]/CLR
                            (removal check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (daq_refclk rise@0.000ns - daq_refclk rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.148ns (22.628%)  route 0.506ns (77.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.960 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.578     1.537    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y197        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y197        FDPE (Prop_fdpe_C_Q)         0.148     1.685 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.506     2.191    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y206        FDCE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.290 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.944     2.234    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y206        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]/C
                         clock pessimism             -0.335     1.899    
    SLICE_X51Y206        FDCE (Remov_fdce_C_CLR)     -0.145     1.754    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.438    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  oeiclk
  To Clock:  oeiclk

Setup :            0  Failing Endpoints,  Worst Slack        5.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.961ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.630ns (38.667%)  route 0.999ns (61.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.584ns = ( 13.584 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.395     5.934    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X60Y192        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y192        FDPE (Prop_fdpe_C_Q)         0.398     6.332 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.488     6.820    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X61Y192        LUT2 (Prop_lut2_I0_O)        0.232     7.052 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.512     7.564    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X52Y192        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     9.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    10.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.219    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.288    13.584    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X52Y192        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism              0.310    13.893    
                         clock uncertainty           -0.077    13.817    
    SLICE_X52Y192        FDPE (Recov_fdpe_C_PRE)     -0.292    13.525    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         13.525    
                         arrival time                          -7.564    
  -------------------------------------------------------------------
                         slack                                  5.961    

Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.630ns (38.667%)  route 0.999ns (61.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.584ns = ( 13.584 - 8.000 ) 
    Source Clock Delay      (SCD):    5.935ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.395     5.934    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X60Y192        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y192        FDPE (Prop_fdpe_C_Q)         0.398     6.332 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.488     6.820    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X61Y192        LUT2 (Prop_lut2_I0_O)        0.232     7.052 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.512     7.564    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X52Y192        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     9.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    10.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.219    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.288    13.584    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X52Y192        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism              0.310    13.893    
                         clock uncertainty           -0.077    13.817    
    SLICE_X52Y192        FDPE (Recov_fdpe_C_PRE)     -0.258    13.559    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         13.559    
                         arrival time                          -7.564    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.379ns (26.230%)  route 1.066ns (73.770%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.577ns = ( 13.577 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.393     5.932    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/clk_bufr
    SLICE_X54Y187        FDPE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y187        FDPE (Prop_fdpe_C_Q)         0.379     6.312 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]/Q
                         net (fo=46, routed)          1.066     7.377    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/SR[0]
    SLICE_X55Y166        FDPE                                         f  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     9.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    10.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.219    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.281    13.577    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X55Y166        FDPE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism              0.310    13.886    
                         clock uncertainty           -0.077    13.810    
    SLICE_X55Y166        FDPE (Recov_fdpe_C_PRE)     -0.292    13.518    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         13.518    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.166ns  (required time - arrival time)
  Source:                 ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.379ns (31.944%)  route 0.807ns (68.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.849ns = ( 13.849 - 8.000 ) 
    Source Clock Delay      (SCD):    6.388ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.118     4.657    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.738 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.650     6.388    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst_0
    SLICE_X32Y200        FDPE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y200        FDPE (Prop_fdpe_C_Q)         0.379     6.767 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]/Q
                         net (fo=35, routed)          0.807     7.575    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/Q[0]
    SLICE_X36Y198        FDPE                                         f  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     9.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400    10.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452    12.219    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.112    12.408    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    12.484 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.364    13.849    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X36Y198        FDPE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/C
                         clock pessimism              0.261    14.109    
                         clock uncertainty           -0.077    14.033    
    SLICE_X36Y198        FDPE (Recov_fdpe_C_PRE)     -0.292    13.741    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         13.741    
                         arrival time                          -7.575    
  -------------------------------------------------------------------
                         slack                                  6.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.141ns (26.632%)  route 0.388ns (73.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.040ns
    Source Clock Delay      (SCD):    2.492ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.030     1.760    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.786 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         0.706     2.492    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst_0
    SLICE_X32Y200        FDPE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y200        FDPE (Prop_fdpe_C_Q)         0.141     2.633 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]/Q
                         net (fo=35, routed)          0.388     3.022    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/Q[0]
    SLICE_X36Y198        FDPE                                         f  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.033     2.125    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.154 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         0.887     3.040    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X36Y198        FDPE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/C
                         clock pessimism             -0.373     2.668    
    SLICE_X36Y198        FDPE (Remov_fdpe_C_PRE)     -0.071     2.596    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.246ns (37.032%)  route 0.418ns (62.968%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    2.310ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.580     2.310    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X60Y192        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y192        FDPE (Prop_fdpe_C_Q)         0.148     2.458 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.195     2.652    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X61Y192        LUT2 (Prop_lut2_I0_O)        0.098     2.750 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.224     2.974    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X52Y192        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.852     2.944    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X52Y192        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism             -0.596     2.349    
    SLICE_X52Y192        FDPE (Remov_fdpe_C_PRE)     -0.071     2.278    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.246ns (37.032%)  route 0.418ns (62.968%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    2.310ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.580     2.310    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X60Y192        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y192        FDPE (Prop_fdpe_C_Q)         0.148     2.458 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.195     2.652    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X61Y192        LUT2 (Prop_lut2_I0_O)        0.098     2.750 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.224     2.974    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X52Y192        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.852     2.944    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X52Y192        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism             -0.596     2.349    
    SLICE_X52Y192        FDPE (Remov_fdpe_C_PRE)     -0.071     2.278    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.141ns (20.587%)  route 0.544ns (79.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.938ns
    Source Clock Delay      (SCD):    2.310ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.580     2.310    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/clk_bufr
    SLICE_X54Y187        FDPE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y187        FDPE (Prop_fdpe_C_Q)         0.141     2.451 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]/Q
                         net (fo=46, routed)          0.544     2.995    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/SR[0]
    SLICE_X55Y166        FDPE                                         f  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.846     2.938    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X55Y166        FDPE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism             -0.596     2.343    
    SLICE_X55Y166        FDPE (Remov_fdpe_C_PRE)     -0.095     2.248    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.995    
  -------------------------------------------------------------------
                         slack                                  0.747    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sclk125
  To Clock:  sclk125

Setup :            0  Failing Endpoints,  Worst Slack        6.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.171ns  (required time - arrival time)
  Source:                 ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sclk125 rise@8.000ns - sclk125 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.379ns (31.944%)  route 0.807ns (68.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 6.545 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.118    -2.585    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.504 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.650    -0.854    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst_0
    SLICE_X32Y200        FDPE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y200        FDPE (Prop_fdpe_C_Q)         0.379    -0.475 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]/Q
                         net (fo=35, routed)          0.807     0.332    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/Q[0]
    SLICE_X36Y198        FDPE                                         f  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    8.000     8.000 r  
    AA4                                               0.000     8.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     8.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     9.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667     3.203 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712     4.915    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.992 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.112     5.104    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     5.181 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.364     6.545    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X36Y198        FDPE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/C
                         clock pessimism              0.322     6.867    
                         clock uncertainty           -0.071     6.796    
    SLICE_X36Y198        FDPE (Recov_fdpe_C_PRE)     -0.292     6.504    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.504    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  6.171    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk125 rise@0.000ns - sclk125 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.141ns (26.632%)  route 0.388ns (73.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    -0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.678    -1.836 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.684    -1.152    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.030    -1.096    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.070 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         0.706    -0.364    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst_0
    SLICE_X32Y200        FDPE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y200        FDPE (Prop_fdpe_C_Q)         0.141    -0.223 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]/Q
                         net (fo=35, routed)          0.388     0.166    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/Q[0]
    SLICE_X36Y198        FDPE                                         f  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.033    -1.758    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.729 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         0.887    -0.843    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X36Y198        FDPE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/C
                         clock pessimism              0.654    -0.188    
    SLICE_X36Y198        FDPE (Remov_fdpe_C_PRE)     -0.071    -0.259    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.425    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sclk200
  To Clock:  sclk200

Setup :            0  Failing Endpoints,  Worst Slack        2.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.434ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.334ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.379ns (16.549%)  route 1.911ns (83.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.730ns = ( 3.270 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.308ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.395    -1.308    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y192        FDPE (Prop_fdpe_C_Q)         0.379    -0.929 f  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.911     0.982    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X66Y197        FDCE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     6.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667     0.203 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712     1.915    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.992 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.278     3.270    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X66Y197        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.371     3.641    
                         clock uncertainty           -0.067     3.574    
    SLICE_X66Y197        FDCE (Recov_fdce_C_CLR)     -0.258     3.316    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          3.316    
                         arrival time                          -0.982    
  -------------------------------------------------------------------
                         slack                                  2.334    

Slack (MET) :             2.516ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.379ns (18.600%)  route 1.659ns (81.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 3.272 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.308ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.395    -1.308    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y192        FDPE (Prop_fdpe_C_Q)         0.379    -0.929 f  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.659     0.730    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X65Y197        FDCE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     6.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667     0.203 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712     1.915    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.992 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.280     3.272    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X65Y197        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.371     3.643    
                         clock uncertainty           -0.067     3.576    
    SLICE_X65Y197        FDCE (Recov_fdce_C_CLR)     -0.331     3.245    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          3.245    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                  2.516    

Slack (MET) :             2.555ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.379ns (18.600%)  route 1.659ns (81.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 3.272 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.308ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.395    -1.308    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y192        FDPE (Prop_fdpe_C_Q)         0.379    -0.929 f  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.659     0.730    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X64Y197        FDCE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     6.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667     0.203 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712     1.915    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.992 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.280     3.272    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X64Y197        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.371     3.643    
                         clock uncertainty           -0.067     3.576    
    SLICE_X64Y197        FDCE (Recov_fdce_C_CLR)     -0.292     3.284    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          3.284    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                  2.555    

Slack (MET) :             2.589ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.379ns (18.600%)  route 1.659ns (81.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 3.272 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.308ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.395    -1.308    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y192        FDPE (Prop_fdpe_C_Q)         0.379    -0.929 f  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.659     0.730    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X64Y197        FDCE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     6.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667     0.203 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712     1.915    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.992 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.280     3.272    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X64Y197        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.371     3.643    
                         clock uncertainty           -0.067     3.576    
    SLICE_X64Y197        FDCE (Recov_fdce_C_CLR)     -0.258     3.318    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          3.318    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                  2.589    

Slack (MET) :             2.589ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.379ns (18.600%)  route 1.659ns (81.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 3.272 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.308ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.395    -1.308    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y192        FDPE (Prop_fdpe_C_Q)         0.379    -0.929 f  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.659     0.730    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X64Y197        FDCE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     6.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667     0.203 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712     1.915    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.992 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.280     3.272    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X64Y197        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.371     3.643    
                         clock uncertainty           -0.067     3.576    
    SLICE_X64Y197        FDCE (Recov_fdce_C_CLR)     -0.258     3.318    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          3.318    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                  2.589    

Slack (MET) :             2.589ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        2.038ns  (logic 0.379ns (18.600%)  route 1.659ns (81.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 3.272 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.308ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.395    -1.308    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y192        FDPE (Prop_fdpe_C_Q)         0.379    -0.929 f  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.659     0.730    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X64Y197        FDCE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     6.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667     0.203 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712     1.915    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.992 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.280     3.272    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X64Y197        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.371     3.643    
                         clock uncertainty           -0.067     3.576    
    SLICE_X64Y197        FDCE (Recov_fdce_C_CLR)     -0.258     3.318    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          3.318    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                  2.589    

Slack (MET) :             2.715ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        1.912ns  (logic 0.379ns (19.825%)  route 1.533ns (80.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 3.272 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.308ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.395    -1.308    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y192        FDPE (Prop_fdpe_C_Q)         0.379    -0.929 f  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.533     0.604    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X64Y198        FDCE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     6.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667     0.203 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712     1.915    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.992 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.280     3.272    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X64Y198        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.371     3.643    
                         clock uncertainty           -0.067     3.576    
    SLICE_X64Y198        FDCE (Recov_fdce_C_CLR)     -0.258     3.318    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          3.318    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                  2.715    

Slack (MET) :             2.715ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        1.912ns  (logic 0.379ns (19.825%)  route 1.533ns (80.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns = ( 3.272 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.308ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.395    -1.308    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y192        FDPE (Prop_fdpe_C_Q)         0.379    -0.929 f  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.533     0.604    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X64Y198        FDCE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     6.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667     0.203 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712     1.915    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.992 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.280     3.272    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X64Y198        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.371     3.643    
                         clock uncertainty           -0.067     3.576    
    SLICE_X64Y198        FDCE (Recov_fdce_C_CLR)     -0.258     3.318    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          3.318    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                  2.715    

Slack (MET) :             3.356ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.379ns (31.086%)  route 0.840ns (68.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns = ( 3.277 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.308ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.395    -1.308    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y192        FDPE (Prop_fdpe_C_Q)         0.379    -0.929 f  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.840    -0.089    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X61Y195        FDCE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     6.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667     0.203 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712     1.915    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.992 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.285     3.277    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X61Y195        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.388     3.665    
                         clock uncertainty           -0.067     3.598    
    SLICE_X61Y195        FDCE (Recov_fdce_C_CLR)     -0.331     3.267    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          3.267    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  3.356    

Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sclk200 rise@5.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.379ns (35.735%)  route 0.682ns (64.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.721ns = ( 3.279 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.308ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.395    -1.308    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y192        FDPE (Prop_fdpe_C_Q)         0.379    -0.929 f  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.682    -0.247    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X52Y190        FDCE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     6.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667     0.203 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712     1.915    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.992 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.287     3.279    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X52Y190        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.371     3.650    
                         clock uncertainty           -0.067     3.583    
    SLICE_X52Y190        FDCE (Recov_fdce_C_CLR)     -0.258     3.325    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          3.325    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  3.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.716%)  route 0.265ns (65.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.580    -0.546    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y192        FDPE (Prop_fdpe_C_Q)         0.141    -0.405 f  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.265    -0.140    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X52Y191        FDCE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.852    -0.939    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X52Y191        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.432    -0.507    
    SLICE_X52Y191        FDCE (Remov_fdce_C_CLR)     -0.067    -0.574    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.716%)  route 0.265ns (65.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.580    -0.546    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y192        FDPE (Prop_fdpe_C_Q)         0.141    -0.405 f  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.265    -0.140    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X52Y191        FDCE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.852    -0.939    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X52Y191        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.432    -0.507    
    SLICE_X52Y191        FDCE (Remov_fdce_C_CLR)     -0.067    -0.574    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.716%)  route 0.265ns (65.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.580    -0.546    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y192        FDPE (Prop_fdpe_C_Q)         0.141    -0.405 f  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.265    -0.140    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X52Y191        FDCE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.852    -0.939    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X52Y191        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.432    -0.507    
    SLICE_X52Y191        FDCE (Remov_fdce_C_CLR)     -0.067    -0.574    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.716%)  route 0.265ns (65.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.580    -0.546    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y192        FDPE (Prop_fdpe_C_Q)         0.141    -0.405 f  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.265    -0.140    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X52Y191        FDCE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.852    -0.939    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X52Y191        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.432    -0.507    
    SLICE_X52Y191        FDCE (Remov_fdce_C_CLR)     -0.067    -0.574    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.716%)  route 0.265ns (65.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.580    -0.546    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y192        FDPE (Prop_fdpe_C_Q)         0.141    -0.405 f  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.265    -0.140    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X53Y191        FDCE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.852    -0.939    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X53Y191        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.432    -0.507    
    SLICE_X53Y191        FDCE (Remov_fdce_C_CLR)     -0.092    -0.599    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.716%)  route 0.265ns (65.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.580    -0.546    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y192        FDPE (Prop_fdpe_C_Q)         0.141    -0.405 f  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.265    -0.140    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X53Y191        FDCE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.852    -0.939    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X53Y191        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.432    -0.507    
    SLICE_X53Y191        FDCE (Remov_fdce_C_CLR)     -0.092    -0.599    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.681%)  route 0.319ns (69.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.580    -0.546    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y192        FDPE (Prop_fdpe_C_Q)         0.141    -0.405 f  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.319    -0.087    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X52Y190        FDCE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.852    -0.939    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X52Y190        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.432    -0.507    
    SLICE_X52Y190        FDCE (Remov_fdce_C_CLR)     -0.067    -0.574    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.720ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.141ns (21.854%)  route 0.504ns (78.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.940ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.580    -0.546    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y192        FDPE (Prop_fdpe_C_Q)         0.141    -0.405 f  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.504     0.099    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X61Y195        FDCE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.851    -0.940    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X61Y195        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.411    -0.529    
    SLICE_X61Y195        FDCE (Remov_fdce_C_CLR)     -0.092    -0.621    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.141ns (13.523%)  route 0.902ns (86.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.942ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.580    -0.546    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y192        FDPE (Prop_fdpe_C_Q)         0.141    -0.405 f  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.902     0.497    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X64Y198        FDCE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.849    -0.942    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X64Y198        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.432    -0.510    
    SLICE_X64Y198        FDCE (Remov_fdce_C_CLR)     -0.067    -0.577    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                           0.497    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.074ns  (arrival time - required time)
  Source:                 ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sclk200 rise@0.000ns - sclk200 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.141ns (13.523%)  route 0.902ns (86.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.942ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.580    -0.546    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y192        FDPE (Prop_fdpe_C_Q)         0.141    -0.405 f  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.902     0.497    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X64Y198        FDCE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.849    -0.942    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X64Y198        FDCE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.432    -0.510    
    SLICE_X64Y198        FDCE (Remov_fdce_C_CLR)     -0.067    -0.577    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                           0.497    
  -------------------------------------------------------------------
                         slack                                  1.074    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  daq_refclk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXPMARESETDONE
                            (internal pin)
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.759ns  (logic 0.000ns (0.000%)  route 0.759ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXPMARESETDONE
                         net (fo=1, routed)           0.759     0.759    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_in
    SLICE_X59Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     2.711 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.283     3.995    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/CLK
    SLICE_X59Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXPMARESETDONE
                            (internal pin)
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.000ns (0.000%)  route 0.331ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXPMARESETDONE
                         net (fo=1, routed)           0.331     0.331    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_in
    SLICE_X59Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.290 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.851     2.140    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/CLK
    SLICE_X59Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  daq_refclk
  To Clock:  daq_refclk

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5/D
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.919ns  (logic 0.433ns (47.093%)  route 0.486ns (52.907%))
  Logic Levels:           0  
  Clock Path Skew:        -1.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.389     5.099    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y196        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y196        FDPE (Prop_fdpe_C_Q)         0.433     5.532 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync4/Q
                         net (fo=1, routed)           0.486     6.019    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync_reg4
    SLICE_X62Y196        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     2.711 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.280     3.992    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y196        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync2/C
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync3/D
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.868ns  (logic 0.379ns (43.668%)  route 0.489ns (56.332%))
  Logic Levels:           0  
  Clock Path Skew:        -1.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.393     5.103    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X58Y198        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y198        FDPE (Prop_fdpe_C_Q)         0.379     5.482 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync2/Q
                         net (fo=1, routed)           0.489     5.971    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync_reg2
    SLICE_X58Y198        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync3/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     2.711 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.283     3.995    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X58Y198        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync3/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync3/C
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync4/D
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.859ns  (logic 0.398ns (46.353%)  route 0.461ns (53.647%))
  Logic Levels:           0  
  Clock Path Skew:        -1.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.389     5.099    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y196        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y196        FDPE (Prop_fdpe_C_Q)         0.398     5.497 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync3/Q
                         net (fo=1, routed)           0.461     5.958    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync_reg3
    SLICE_X62Y196        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync4/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     2.711 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.280     3.992    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y196        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync4/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync2/C
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync3/D
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.830ns  (logic 0.433ns (52.163%)  route 0.397ns (47.837%))
  Logic Levels:           0  
  Clock Path Skew:        -1.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.389     5.099    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y196        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y196        FDPE (Prop_fdpe_C_Q)         0.433     5.532 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync2/Q
                         net (fo=1, routed)           0.397     5.929    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync_reg2
    SLICE_X62Y196        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync3/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     2.711 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.280     3.992    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y196        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync3/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync5/D
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.754ns  (logic 0.379ns (50.241%)  route 0.375ns (49.759%))
  Logic Levels:           0  
  Clock Path Skew:        -1.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.393     5.103    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X58Y198        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y198        FDPE (Prop_fdpe_C_Q)         0.379     5.482 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync4/Q
                         net (fo=1, routed)           0.375     5.858    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync_reg4
    SLICE_X58Y198        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync5/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     2.711 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.283     3.995    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X58Y198        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync5/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync3/C
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync4/D
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.348ns (49.141%)  route 0.360ns (50.859%))
  Logic Levels:           0  
  Clock Path Skew:        -1.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.393     5.103    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X58Y198        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y198        FDPE (Prop_fdpe_C_Q)         0.348     5.451 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync3/Q
                         net (fo=1, routed)           0.360     5.811    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync_reg3
    SLICE_X58Y198        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync4/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     2.711 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.283     3.995    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X58Y198        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync4/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.686ns  (logic 0.348ns (50.700%)  route 0.338ns (49.300%))
  Logic Levels:           0  
  Clock Path Skew:        -1.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.393     5.103    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/CLK
    SLICE_X59Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y199        FDRE (Prop_fdre_C_Q)         0.348     5.451 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg5/Q
                         net (fo=1, routed)           0.338     5.790    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync5
    SLICE_X59Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     2.711 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.283     3.995    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/CLK
    SLICE_X59Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg6/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.656ns  (logic 0.398ns (60.648%)  route 0.258ns (39.352%))
  Logic Levels:           0  
  Clock Path Skew:        -1.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.389     5.099    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y196        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y196        FDPE (Prop_fdpe_C_Q)         0.398     5.497 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5/Q
                         net (fo=1, routed)           0.258     5.755    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync_reg5
    SLICE_X62Y197        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     2.711 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.280     3.992    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y197        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.637ns  (logic 0.348ns (54.642%)  route 0.289ns (45.358%))
  Logic Levels:           0  
  Clock Path Skew:        -1.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.393     5.103    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/CLK
    SLICE_X59Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y199        FDRE (Prop_fdre_C_Q)         0.348     5.451 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg2/Q
                         net (fo=1, routed)           0.289     5.740    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync2
    SLICE_X59Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     2.711 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.283     3.995    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/CLK
    SLICE_X59Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg3/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.635ns  (logic 0.379ns (59.644%)  route 0.256ns (40.356%))
  Logic Levels:           0  
  Clock Path Skew:        -1.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns
    Source Clock Delay      (SCD):    5.103ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.393     5.103    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/CLK
    SLICE_X59Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y199        FDRE (Prop_fdre_C_Q)         0.379     5.482 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg4/Q
                         net (fo=1, routed)           0.256     5.739    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync4
    SLICE_X59Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     2.711 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.283     3.995    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/CLK
    SLICE_X59Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg5/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.186ns  (logic 0.128ns (68.651%)  route 0.058ns (31.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.960 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.580     1.539    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X58Y198        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y198        FDPE (Prop_fdpe_C_Q)         0.128     1.667 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync1/Q
                         net (fo=1, routed)           0.058     1.726    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync_reg1
    SLICE_X58Y198        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.290 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.851     2.140    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X58Y198        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync2/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.960 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.580     1.539    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/CLK
    SLICE_X59Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y199        FDRE (Prop_fdre_C_Q)         0.141     1.680 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.736    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync1
    SLICE_X59Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.290 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.851     2.140    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/CLK
    SLICE_X59Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg2/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.157%)  route 0.057ns (27.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.960 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.577     1.536    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y196        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y196        FDPE (Prop_fdpe_C_Q)         0.148     1.684 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync1/Q
                         net (fo=1, routed)           0.057     1.742    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync_reg1
    SLICE_X62Y196        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.290 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.847     2.137    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y196        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync2/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.759%)  route 0.110ns (46.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.960 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.580     1.539    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/CLK
    SLICE_X59Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y199        FDRE (Prop_fdre_C_Q)         0.128     1.667 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg3/Q
                         net (fo=1, routed)           0.110     1.778    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync3
    SLICE_X59Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.290 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.851     2.140    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/CLK
    SLICE_X59Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg4/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.960 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.580     1.539    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/CLK
    SLICE_X59Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y199        FDRE (Prop_fdre_C_Q)         0.128     1.667 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg2/Q
                         net (fo=1, routed)           0.116     1.783    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync2
    SLICE_X59Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.290 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.851     2.140    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/CLK
    SLICE_X59Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg3/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.139%)  route 0.117ns (47.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.960 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.580     1.539    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X58Y198        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y198        FDPE (Prop_fdpe_C_Q)         0.128     1.667 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync5/Q
                         net (fo=1, routed)           0.117     1.785    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync_reg5
    SLICE_X58Y199        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.290 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.851     2.140    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X58Y199        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync6/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.960 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.580     1.539    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/CLK
    SLICE_X59Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y199        FDRE (Prop_fdre_C_Q)         0.141     1.680 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg4/Q
                         net (fo=1, routed)           0.110     1.791    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync4
    SLICE_X59Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.290 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.851     2.140    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/CLK
    SLICE_X59Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg5/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.148ns (56.868%)  route 0.112ns (43.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.960 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.577     1.536    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y196        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y196        FDPE (Prop_fdpe_C_Q)         0.148     1.684 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5/Q
                         net (fo=1, routed)           0.112     1.797    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync_reg5
    SLICE_X62Y197        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.290 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.849     2.138    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y197        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.385%)  route 0.160ns (55.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.960 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.580     1.539    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/CLK
    SLICE_X59Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y199        FDRE (Prop_fdre_C_Q)         0.128     1.667 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg5/Q
                         net (fo=1, routed)           0.160     1.828    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync5
    SLICE_X59Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.290 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.851     2.140    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/CLK
    SLICE_X59Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg6/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync3/C
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync4/D
                            (rising edge-triggered cell FDPE clocked by daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.945%)  route 0.177ns (58.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     0.960 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.580     1.539    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X58Y198        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y198        FDPE (Prop_fdpe_C_Q)         0.128     1.667 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync3/Q
                         net (fo=1, routed)           0.177     1.845    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync_reg3
    SLICE_X58Y198        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync4/D
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.290 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.851     2.140    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X58Y198        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync4/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sclk200
  To Clock:  daq_refclk

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync1/PRE
                            (recovery check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.871ns  (logic 0.433ns (49.724%)  route 0.438ns (50.276%))
  Logic Levels:           0  
  Clock Path Skew:        5.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns
    Source Clock Delay      (SCD):    -1.315ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.388    -1.315    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X66Y196        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDRE (Prop_fdre_C_Q)         0.433    -0.882 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=7, routed)           0.438    -0.444    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5_0
    SLICE_X62Y196        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     2.711 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.280     3.992    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y196        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync1/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync2/PRE
                            (recovery check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.871ns  (logic 0.433ns (49.724%)  route 0.438ns (50.276%))
  Logic Levels:           0  
  Clock Path Skew:        5.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns
    Source Clock Delay      (SCD):    -1.315ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.388    -1.315    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X66Y196        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDRE (Prop_fdre_C_Q)         0.433    -0.882 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=7, routed)           0.438    -0.444    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5_0
    SLICE_X62Y196        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     2.711 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.280     3.992    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y196        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync2/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync3/PRE
                            (recovery check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.871ns  (logic 0.433ns (49.724%)  route 0.438ns (50.276%))
  Logic Levels:           0  
  Clock Path Skew:        5.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns
    Source Clock Delay      (SCD):    -1.315ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.388    -1.315    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X66Y196        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDRE (Prop_fdre_C_Q)         0.433    -0.882 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=7, routed)           0.438    -0.444    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5_0
    SLICE_X62Y196        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     2.711 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.280     3.992    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y196        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync3/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync4/PRE
                            (recovery check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.871ns  (logic 0.433ns (49.724%)  route 0.438ns (50.276%))
  Logic Levels:           0  
  Clock Path Skew:        5.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns
    Source Clock Delay      (SCD):    -1.315ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.388    -1.315    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X66Y196        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDRE (Prop_fdre_C_Q)         0.433    -0.882 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=7, routed)           0.438    -0.444    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5_0
    SLICE_X62Y196        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     2.711 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.280     3.992    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y196        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync4/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5/PRE
                            (recovery check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.871ns  (logic 0.433ns (49.724%)  route 0.438ns (50.276%))
  Logic Levels:           0  
  Clock Path Skew:        5.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns
    Source Clock Delay      (SCD):    -1.315ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.388    -1.315    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X66Y196        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDRE (Prop_fdre_C_Q)         0.433    -0.882 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=7, routed)           0.438    -0.444    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5_0
    SLICE_X62Y196        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     2.711 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.280     3.992    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y196        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync1/PRE
                            (recovery check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.852ns  (logic 0.433ns (50.821%)  route 0.419ns (49.179%))
  Logic Levels:           0  
  Clock Path Skew:        5.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns
    Source Clock Delay      (SCD):    -1.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.396    -1.307    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/independent_clock_bufg
    SLICE_X60Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y198        FDRE (Prop_fdre_C_Q)         0.433    -0.874 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/Q
                         net (fo=20, routed)          0.419    -0.455    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/SR[0]
    SLICE_X58Y198        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     2.711 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.283     3.995    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X58Y198        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync1/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync2/PRE
                            (recovery check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.852ns  (logic 0.433ns (50.821%)  route 0.419ns (49.179%))
  Logic Levels:           0  
  Clock Path Skew:        5.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns
    Source Clock Delay      (SCD):    -1.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.396    -1.307    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/independent_clock_bufg
    SLICE_X60Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y198        FDRE (Prop_fdre_C_Q)         0.433    -0.874 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/Q
                         net (fo=20, routed)          0.419    -0.455    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/SR[0]
    SLICE_X58Y198        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     2.711 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.283     3.995    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X58Y198        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync2/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync3/PRE
                            (recovery check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.852ns  (logic 0.433ns (50.821%)  route 0.419ns (49.179%))
  Logic Levels:           0  
  Clock Path Skew:        5.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns
    Source Clock Delay      (SCD):    -1.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.396    -1.307    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/independent_clock_bufg
    SLICE_X60Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y198        FDRE (Prop_fdre_C_Q)         0.433    -0.874 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/Q
                         net (fo=20, routed)          0.419    -0.455    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/SR[0]
    SLICE_X58Y198        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     2.711 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.283     3.995    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X58Y198        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync3/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync4/PRE
                            (recovery check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.852ns  (logic 0.433ns (50.821%)  route 0.419ns (49.179%))
  Logic Levels:           0  
  Clock Path Skew:        5.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns
    Source Clock Delay      (SCD):    -1.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.396    -1.307    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/independent_clock_bufg
    SLICE_X60Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y198        FDRE (Prop_fdre_C_Q)         0.433    -0.874 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/Q
                         net (fo=20, routed)          0.419    -0.455    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/SR[0]
    SLICE_X58Y198        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     2.711 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.283     3.995    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X58Y198        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync4/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync5/PRE
                            (recovery check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.852ns  (logic 0.433ns (50.821%)  route 0.419ns (49.179%))
  Logic Levels:           0  
  Clock Path Skew:        5.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns
    Source Clock Delay      (SCD):    -1.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.396    -1.307    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/independent_clock_bufg
    SLICE_X60Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y198        FDRE (Prop_fdre_C_Q)         0.433    -0.874 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/Q
                         net (fo=20, routed)          0.419    -0.455    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/SR[0]
    SLICE_X58Y198        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.077     2.711 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.283     3.995    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X58Y198        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync5/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync1/PRE
                            (removal check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.699ns  (logic 0.347ns (49.641%)  route 0.352ns (50.359%))
  Logic Levels:           0  
  Clock Path Skew:        6.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.103ns
    Source Clock Delay      (SCD):    -1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.285    -1.723    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/independent_clock_bufg
    SLICE_X60Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y198        FDRE (Prop_fdre_C_Q)         0.347    -1.376 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/Q
                         net (fo=20, routed)          0.352    -1.024    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/SR[0]
    SLICE_X58Y198        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.393     5.103    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X58Y198        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync1/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync2/PRE
                            (removal check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.699ns  (logic 0.347ns (49.641%)  route 0.352ns (50.359%))
  Logic Levels:           0  
  Clock Path Skew:        6.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.103ns
    Source Clock Delay      (SCD):    -1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.285    -1.723    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/independent_clock_bufg
    SLICE_X60Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y198        FDRE (Prop_fdre_C_Q)         0.347    -1.376 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/Q
                         net (fo=20, routed)          0.352    -1.024    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/SR[0]
    SLICE_X58Y198        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.393     5.103    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X58Y198        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync2/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync3/PRE
                            (removal check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.699ns  (logic 0.347ns (49.641%)  route 0.352ns (50.359%))
  Logic Levels:           0  
  Clock Path Skew:        6.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.103ns
    Source Clock Delay      (SCD):    -1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.285    -1.723    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/independent_clock_bufg
    SLICE_X60Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y198        FDRE (Prop_fdre_C_Q)         0.347    -1.376 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/Q
                         net (fo=20, routed)          0.352    -1.024    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/SR[0]
    SLICE_X58Y198        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.393     5.103    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X58Y198        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync3/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync4/PRE
                            (removal check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.699ns  (logic 0.347ns (49.641%)  route 0.352ns (50.359%))
  Logic Levels:           0  
  Clock Path Skew:        6.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.103ns
    Source Clock Delay      (SCD):    -1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.285    -1.723    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/independent_clock_bufg
    SLICE_X60Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y198        FDRE (Prop_fdre_C_Q)         0.347    -1.376 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/Q
                         net (fo=20, routed)          0.352    -1.024    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/SR[0]
    SLICE_X58Y198        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.393     5.103    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X58Y198        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync4/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync5/PRE
                            (removal check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.699ns  (logic 0.347ns (49.641%)  route 0.352ns (50.359%))
  Logic Levels:           0  
  Clock Path Skew:        6.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.103ns
    Source Clock Delay      (SCD):    -1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.285    -1.723    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/independent_clock_bufg
    SLICE_X60Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y198        FDRE (Prop_fdre_C_Q)         0.347    -1.376 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/Q
                         net (fo=20, routed)          0.352    -1.024    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/SR[0]
    SLICE_X58Y198        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.393     5.103    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X58Y198        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync5/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync1/PRE
                            (removal check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.722ns  (logic 0.347ns (48.074%)  route 0.375ns (51.926%))
  Logic Levels:           0  
  Clock Path Skew:        6.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.099ns
    Source Clock Delay      (SCD):    -1.730ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.278    -1.730    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X66Y196        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDRE (Prop_fdre_C_Q)         0.347    -1.383 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=7, routed)           0.375    -1.008    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5_0
    SLICE_X62Y196        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.389     5.099    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y196        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync1/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync2/PRE
                            (removal check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.722ns  (logic 0.347ns (48.074%)  route 0.375ns (51.926%))
  Logic Levels:           0  
  Clock Path Skew:        6.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.099ns
    Source Clock Delay      (SCD):    -1.730ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.278    -1.730    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X66Y196        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDRE (Prop_fdre_C_Q)         0.347    -1.383 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=7, routed)           0.375    -1.008    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5_0
    SLICE_X62Y196        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.389     5.099    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y196        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync2/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync3/PRE
                            (removal check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.722ns  (logic 0.347ns (48.074%)  route 0.375ns (51.926%))
  Logic Levels:           0  
  Clock Path Skew:        6.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.099ns
    Source Clock Delay      (SCD):    -1.730ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.278    -1.730    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X66Y196        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDRE (Prop_fdre_C_Q)         0.347    -1.383 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=7, routed)           0.375    -1.008    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5_0
    SLICE_X62Y196        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.389     5.099    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y196        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync3/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync4/PRE
                            (removal check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.722ns  (logic 0.347ns (48.074%)  route 0.375ns (51.926%))
  Logic Levels:           0  
  Clock Path Skew:        6.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.099ns
    Source Clock Delay      (SCD):    -1.730ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.278    -1.730    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X66Y196        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDRE (Prop_fdre_C_Q)         0.347    -1.383 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=7, routed)           0.375    -1.008    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5_0
    SLICE_X62Y196        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.389     5.099    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y196        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync4/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5/PRE
                            (removal check against rising-edge clock daq_refclk  {rise@0.000ns fall@4.159ns period=8.317ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.722ns  (logic 0.347ns (48.074%)  route 0.375ns (51.926%))
  Logic Levels:           0  
  Clock Path Skew:        6.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.099ns
    Source Clock Delay      (SCD):    -1.730ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.278    -1.730    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X66Y196        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y196        FDRE (Prop_fdre_C_Q)         0.347    -1.383 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=7, routed)           0.375    -1.008    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5_0
    SLICE_X62Y196        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    ETH_PHY_COM/U0/core_clocking_i/gtrefclk
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.081     3.710 r  ETH_PHY_COM/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.389     5.099    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X62Y196        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  oeiclk

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.445ns  (logic 1.483ns (11.913%)  route 10.962ns (88.087%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 r  reset_n_IBUF_inst/O
                         net (fo=32, routed)          5.743     7.120    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.105     7.225 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         5.219    12.445    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]_1[0]
    SLICE_X32Y200        FDPE                                         f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.112     4.407    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     4.484 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.532     6.016    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst_0
    SLICE_X32Y200        FDPE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.445ns  (logic 1.483ns (11.913%)  route 10.962ns (88.087%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 r  reset_n_IBUF_inst/O
                         net (fo=32, routed)          5.743     7.120    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.105     7.225 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         5.219    12.445    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]_1[0]
    SLICE_X32Y200        FDPE                                         f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.112     4.407    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     4.484 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.532     6.016    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst_0
    SLICE_X32Y200        FDPE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.445ns  (logic 1.483ns (11.913%)  route 10.962ns (88.087%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 r  reset_n_IBUF_inst/O
                         net (fo=32, routed)          5.743     7.120    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.105     7.225 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         5.219    12.445    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]_1[0]
    SLICE_X32Y200        FDPE                                         f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.112     4.407    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     4.484 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.532     6.016    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst_0
    SLICE_X32Y200        FDPE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[3]/PRE
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.445ns  (logic 1.483ns (11.913%)  route 10.962ns (88.087%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 r  reset_n_IBUF_inst/O
                         net (fo=32, routed)          5.743     7.120    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.105     7.225 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         5.219    12.445    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]_1[0]
    SLICE_X32Y200        FDPE                                         f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.112     4.407    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     4.484 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.532     6.016    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst_0
    SLICE_X32Y200        FDPE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.301ns  (logic 1.483ns (13.119%)  route 9.818ns (86.881%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.580ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 r  reset_n_IBUF_inst/O
                         net (fo=32, routed)          5.743     7.120    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.105     7.225 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         4.076    11.301    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]_1[0]
    SLICE_X54Y187        FDPE                                         f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.284     5.580    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/clk_bufr
    SLICE_X54Y187        FDPE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.301ns  (logic 1.483ns (13.119%)  route 9.818ns (86.881%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.580ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 r  reset_n_IBUF_inst/O
                         net (fo=32, routed)          5.743     7.120    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.105     7.225 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         4.076    11.301    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]_1[0]
    SLICE_X54Y187        FDPE                                         f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.284     5.580    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/clk_bufr
    SLICE_X54Y187        FDPE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.301ns  (logic 1.483ns (13.119%)  route 9.818ns (86.881%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.580ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 r  reset_n_IBUF_inst/O
                         net (fo=32, routed)          5.743     7.120    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.105     7.225 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         4.076    11.301    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]_1[0]
    SLICE_X54Y187        FDPE                                         f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.284     5.580    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/clk_bufr
    SLICE_X54Y187        FDPE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[3]/PRE
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.301ns  (logic 1.483ns (13.119%)  route 9.818ns (86.881%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.580ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.580ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 r  reset_n_IBUF_inst/O
                         net (fo=32, routed)          5.743     7.120    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.105     7.225 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         4.076    11.301    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]_1[0]
    SLICE_X54Y187        FDPE                                         f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.284     5.580    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/clk_bufr
    SLICE_X54Y187        FDPE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.631ns  (logic 0.410ns (7.276%)  route 5.221ns (92.724%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 r  reset_n_IBUF_inst/O
                         net (fo=32, routed)          3.109     3.474    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.045     3.519 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         2.113     5.631    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]_1[0]
    SLICE_X54Y187        FDPE                                         f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.849     2.941    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/clk_bufr
    SLICE_X54Y187        FDPE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.631ns  (logic 0.410ns (7.276%)  route 5.221ns (92.724%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 r  reset_n_IBUF_inst/O
                         net (fo=32, routed)          3.109     3.474    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.045     3.519 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         2.113     5.631    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]_1[0]
    SLICE_X54Y187        FDPE                                         f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.849     2.941    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/clk_bufr
    SLICE_X54Y187        FDPE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.631ns  (logic 0.410ns (7.276%)  route 5.221ns (92.724%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 r  reset_n_IBUF_inst/O
                         net (fo=32, routed)          3.109     3.474    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.045     3.519 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         2.113     5.631    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]_1[0]
    SLICE_X54Y187        FDPE                                         f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.849     2.941    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/clk_bufr
    SLICE_X54Y187        FDPE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[3]/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.631ns  (logic 0.410ns (7.276%)  route 5.221ns (92.724%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 r  reset_n_IBUF_inst/O
                         net (fo=32, routed)          3.109     3.474    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.045     3.519 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         2.113     5.631    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]_1[0]
    SLICE_X54Y187        FDPE                                         f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.849     2.941    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/clk_bufr
    SLICE_X54Y187        FDPE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.307ns  (logic 0.410ns (6.496%)  route 5.897ns (93.504%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.135ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 r  reset_n_IBUF_inst/O
                         net (fo=32, routed)          3.109     3.474    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.045     3.519 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         2.788     6.307    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]_1[0]
    SLICE_X32Y200        FDPE                                         f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.033     2.125    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.154 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         0.981     3.135    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst_0
    SLICE_X32Y200        FDPE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.307ns  (logic 0.410ns (6.496%)  route 5.897ns (93.504%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.135ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 r  reset_n_IBUF_inst/O
                         net (fo=32, routed)          3.109     3.474    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.045     3.519 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         2.788     6.307    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]_1[0]
    SLICE_X32Y200        FDPE                                         f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.033     2.125    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.154 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         0.981     3.135    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst_0
    SLICE_X32Y200        FDPE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.307ns  (logic 0.410ns (6.496%)  route 5.897ns (93.504%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.135ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 r  reset_n_IBUF_inst/O
                         net (fo=32, routed)          3.109     3.474    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.045     3.519 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         2.788     6.307    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]_1[0]
    SLICE_X32Y200        FDPE                                         f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.033     2.125    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.154 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         0.981     3.135    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst_0
    SLICE_X32Y200        FDPE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[3]/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.307ns  (logic 0.410ns (6.496%)  route 5.897ns (93.504%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.135ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 r  reset_n_IBUF_inst/O
                         net (fo=32, routed)          3.109     3.474    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.045     3.519 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         2.788     6.307    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]_1[0]
    SLICE_X32Y200        FDPE                                         f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.033     2.125    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     2.154 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         0.981     3.135    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst_0
    SLICE_X32Y200        FDPE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  oeiclk
  To Clock:  oeiclk

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.867ns  (logic 0.379ns (43.703%)  route 0.488ns (56.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.826ns
    Source Clock Delay      (SCD):    6.187ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.648     6.187    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/userclk2
    SLICE_X34Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y208        FDRE (Prop_fdre_C_Q)         0.379     6.566 r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg4/Q
                         net (fo=1, routed)           0.488     7.055    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync4
    SLICE_X34Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.531     5.826    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/userclk2
    SLICE_X34Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg5/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/PRE
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.868ns  (logic 0.379ns (43.679%)  route 0.489ns (56.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns
    Source Clock Delay      (SCD):    6.108ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.569     6.108    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/RX_CLK
    SLICE_X45Y210        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y210        FDRE (Prop_fdre_C_Q)         0.379     6.487 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/Q
                         net (fo=6, routed)           0.489     6.976    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/enablealign
    SLICE_X44Y212        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.451     5.746    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/userclk2
    SLICE_X44Y212        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/PRE
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.868ns  (logic 0.379ns (43.679%)  route 0.489ns (56.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns
    Source Clock Delay      (SCD):    6.108ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.569     6.108    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/RX_CLK
    SLICE_X45Y210        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y210        FDRE (Prop_fdre_C_Q)         0.379     6.487 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/Q
                         net (fo=6, routed)           0.489     6.976    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/enablealign
    SLICE_X44Y212        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.451     5.746    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/userclk2
    SLICE_X44Y212        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync3/PRE
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.868ns  (logic 0.379ns (43.679%)  route 0.489ns (56.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns
    Source Clock Delay      (SCD):    6.108ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.569     6.108    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/RX_CLK
    SLICE_X45Y210        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y210        FDRE (Prop_fdre_C_Q)         0.379     6.487 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/Q
                         net (fo=6, routed)           0.489     6.976    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/enablealign
    SLICE_X44Y212        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.451     5.746    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/userclk2
    SLICE_X44Y212        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync3/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync4/PRE
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.868ns  (logic 0.379ns (43.679%)  route 0.489ns (56.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns
    Source Clock Delay      (SCD):    6.108ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.569     6.108    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/RX_CLK
    SLICE_X45Y210        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y210        FDRE (Prop_fdre_C_Q)         0.379     6.487 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/Q
                         net (fo=6, routed)           0.489     6.976    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/enablealign
    SLICE_X44Y212        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.451     5.746    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/userclk2
    SLICE_X44Y212        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync4/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/PRE
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.868ns  (logic 0.379ns (43.679%)  route 0.489ns (56.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns
    Source Clock Delay      (SCD):    6.108ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.569     6.108    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/RX_CLK
    SLICE_X45Y210        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y210        FDRE (Prop_fdre_C_Q)         0.379     6.487 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/Q
                         net (fo=6, routed)           0.489     6.976    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/enablealign
    SLICE_X44Y212        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.451     5.746    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/userclk2
    SLICE_X44Y212        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.760ns  (logic 0.348ns (45.796%)  route 0.412ns (54.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.826ns
    Source Clock Delay      (SCD):    6.187ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.648     6.187    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/userclk2
    SLICE_X34Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y208        FDRE (Prop_fdre_C_Q)         0.348     6.535 r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg3/Q
                         net (fo=1, routed)           0.412     6.947    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync3
    SLICE_X34Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.531     5.826    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/userclk2
    SLICE_X34Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg4/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.723ns  (logic 0.348ns (48.130%)  route 0.375ns (51.870%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.826ns
    Source Clock Delay      (SCD):    6.187ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.648     6.187    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/userclk2
    SLICE_X34Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y208        FDRE (Prop_fdre_C_Q)         0.348     6.535 r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg5/Q
                         net (fo=1, routed)           0.375     6.910    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync5
    SLICE_X34Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.531     5.826    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/userclk2
    SLICE_X34Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg6/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.637ns  (logic 0.348ns (54.642%)  route 0.289ns (45.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.826ns
    Source Clock Delay      (SCD):    6.187ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.648     6.187    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/userclk2
    SLICE_X34Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y208        FDRE (Prop_fdre_C_Q)         0.348     6.535 r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg2/Q
                         net (fo=1, routed)           0.289     6.824    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync2
    SLICE_X34Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.531     5.826    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/userclk2
    SLICE_X34Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg3/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.532ns  (logic 0.379ns (71.266%)  route 0.153ns (28.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.826ns
    Source Clock Delay      (SCD):    6.187ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.648     6.187    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/userclk2
    SLICE_X34Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y208        FDRE (Prop_fdre_C_Q)         0.379     6.566 r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg1/Q
                         net (fo=1, routed)           0.153     6.719    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync1
    SLICE_X34Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.531     5.826    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/userclk2
    SLICE_X34Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg2/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.071ns
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.704     2.434    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/userclk2
    SLICE_X34Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y208        FDRE (Prop_fdre_C_Q)         0.141     2.575 r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg1/Q
                         net (fo=1, routed)           0.064     2.639    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync1
    SLICE_X34Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.979     3.071    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/userclk2
    SLICE_X34Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg2/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.071ns
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.704     2.434    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/userclk2
    SLICE_X34Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y208        FDRE (Prop_fdre_C_Q)         0.128     2.562 r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg2/Q
                         net (fo=1, routed)           0.116     2.678    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync2
    SLICE_X34Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.979     3.071    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/userclk2
    SLICE_X34Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg3/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.946%)  route 0.170ns (57.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.071ns
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.704     2.434    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/userclk2
    SLICE_X34Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y208        FDRE (Prop_fdre_C_Q)         0.128     2.562 r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg5/Q
                         net (fo=1, routed)           0.170     2.732    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync5
    SLICE_X34Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.979     3.071    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/userclk2
    SLICE_X34Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg6/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.573%)  route 0.180ns (58.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.071ns
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.704     2.434    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/userclk2
    SLICE_X34Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y208        FDRE (Prop_fdre_C_Q)         0.128     2.562 r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg3/Q
                         net (fo=1, routed)           0.180     2.742    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync3
    SLICE_X34Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.979     3.071    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/userclk2
    SLICE_X34Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg4/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.244%)  route 0.228ns (61.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.035ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.670     2.400    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/RX_CLK
    SLICE_X45Y210        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y210        FDRE (Prop_fdre_C_Q)         0.141     2.541 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/Q
                         net (fo=6, routed)           0.228     2.769    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/enablealign
    SLICE_X44Y212        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.943     3.035    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/userclk2
    SLICE_X44Y212        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.244%)  route 0.228ns (61.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.035ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.670     2.400    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/RX_CLK
    SLICE_X45Y210        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y210        FDRE (Prop_fdre_C_Q)         0.141     2.541 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/Q
                         net (fo=6, routed)           0.228     2.769    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/enablealign
    SLICE_X44Y212        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.943     3.035    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/userclk2
    SLICE_X44Y212        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync3/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.244%)  route 0.228ns (61.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.035ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.670     2.400    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/RX_CLK
    SLICE_X45Y210        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y210        FDRE (Prop_fdre_C_Q)         0.141     2.541 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/Q
                         net (fo=6, routed)           0.228     2.769    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/enablealign
    SLICE_X44Y212        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.943     3.035    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/userclk2
    SLICE_X44Y212        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync3/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync4/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.244%)  route 0.228ns (61.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.035ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.670     2.400    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/RX_CLK
    SLICE_X45Y210        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y210        FDRE (Prop_fdre_C_Q)         0.141     2.541 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/Q
                         net (fo=6, routed)           0.228     2.769    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/enablealign
    SLICE_X44Y212        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.943     3.035    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/userclk2
    SLICE_X44Y212        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync4/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.244%)  route 0.228ns (61.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.035ns
    Source Clock Delay      (SCD):    2.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.670     2.400    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/RX_CLK
    SLICE_X45Y210        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y210        FDRE (Prop_fdre_C_Q)         0.141     2.541 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/Q
                         net (fo=6, routed)           0.228     2.769    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/enablealign
    SLICE_X44Y212        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.943     3.035    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/userclk2
    SLICE_X44Y212        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.444%)  route 0.199ns (58.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.071ns
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.704     2.434    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/userclk2
    SLICE_X34Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y208        FDRE (Prop_fdre_C_Q)         0.141     2.575 r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg4/Q
                         net (fo=1, routed)           0.199     2.774    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync4
    SLICE_X34Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.979     3.071    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/userclk2
    SLICE_X34Y208        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg5/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sclk125
  To Clock:  oeiclk

Max Delay           477 Endpoints
Min Delay           477 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.255ns  (logic 1.280ns (30.082%)  route 2.975ns (69.918%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        6.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.849ns
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.118    -2.585    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.504 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.470    -1.034    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X38Y199        FDSE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y199        FDSE (Prop_fdse_C_Q)         0.379    -0.655 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/Q
                         net (fo=11, routed)          0.875     0.220    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg[3]
    SLICE_X38Y197        LUT5 (Prop_lut5_I4_O)        0.115     0.335 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/mii_msn_reg[3]_i_5/O
                         net (fo=3, routed)           0.522     0.857    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/mii_msn_reg[3]_i_5_n_0
    SLICE_X39Y197        LUT4 (Prop_lut4_I0_O)        0.286     1.143 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_4/O
                         net (fo=1, routed)           0.255     1.398    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_4_n_0
    SLICE_X40Y198        LUT5 (Prop_lut5_I4_O)        0.267     1.665 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_3/O
                         net (fo=1, routed)           0.220     1.884    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_3_n_0
    SLICE_X40Y198        LUT5 (Prop_lut5_I2_O)        0.105     1.989 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2/O
                         net (fo=9, routed)           0.482     2.471    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2_n_0
    SLICE_X39Y197        LUT3 (Prop_lut3_I2_O)        0.128     2.599 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1/O
                         net (fo=8, routed)           0.622     3.221    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1_n_0
    SLICE_X36Y197        FDRE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.112     4.407    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     4.484 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.364     5.849    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X36Y197        FDRE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[1]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.971ns  (logic 1.466ns (36.913%)  route 2.505ns (63.087%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        6.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.021ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.118    -2.585    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.504 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.653    -0.851    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X24Y206        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y206        FDRE (Prop_fdre_C_Q)         0.379    -0.472 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[5]/Q
                         net (fo=3, routed)           0.912     0.440    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/out[5]
    SLICE_X30Y205        LUT6 (Prop_lut6_I5_O)        0.105     0.545 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     0.545    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_i_3_n_0
    SLICE_X30Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.002 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry/CO[3]
                         net (fo=1, routed)           0.000     1.002    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_n_0
    SLICE_X30Y206        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     1.218 f  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry__0/CO[0]
                         net (fo=1, routed)           0.354     1.572    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty
    SLICE_X31Y202        LUT6 (Prop_lut6_I5_O)        0.309     1.881 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_rep[12]_i_2/O
                         net (fo=42, routed)          1.239     3.120    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg
    SLICE_X24Y207        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.112     4.407    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     4.484 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.537     6.021    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X24Y207        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[10]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.971ns  (logic 1.466ns (36.913%)  route 2.505ns (63.087%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        6.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.021ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.118    -2.585    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.504 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.653    -0.851    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X24Y206        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y206        FDRE (Prop_fdre_C_Q)         0.379    -0.472 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[5]/Q
                         net (fo=3, routed)           0.912     0.440    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/out[5]
    SLICE_X30Y205        LUT6 (Prop_lut6_I5_O)        0.105     0.545 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     0.545    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_i_3_n_0
    SLICE_X30Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.002 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry/CO[3]
                         net (fo=1, routed)           0.000     1.002    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_n_0
    SLICE_X30Y206        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     1.218 f  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry__0/CO[0]
                         net (fo=1, routed)           0.354     1.572    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty
    SLICE_X31Y202        LUT6 (Prop_lut6_I5_O)        0.309     1.881 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_rep[12]_i_2/O
                         net (fo=42, routed)          1.239     3.120    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg
    SLICE_X24Y207        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.112     4.407    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     4.484 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.537     6.021    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X24Y207        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[11]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.971ns  (logic 1.466ns (36.913%)  route 2.505ns (63.087%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        6.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.021ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.118    -2.585    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.504 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.653    -0.851    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X24Y206        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y206        FDRE (Prop_fdre_C_Q)         0.379    -0.472 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[5]/Q
                         net (fo=3, routed)           0.912     0.440    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/out[5]
    SLICE_X30Y205        LUT6 (Prop_lut6_I5_O)        0.105     0.545 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     0.545    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_i_3_n_0
    SLICE_X30Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.002 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry/CO[3]
                         net (fo=1, routed)           0.000     1.002    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_n_0
    SLICE_X30Y206        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     1.218 f  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry__0/CO[0]
                         net (fo=1, routed)           0.354     1.572    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty
    SLICE_X31Y202        LUT6 (Prop_lut6_I5_O)        0.309     1.881 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_rep[12]_i_2/O
                         net (fo=42, routed)          1.239     3.120    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg
    SLICE_X24Y207        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.112     4.407    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     4.484 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.537     6.021    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X24Y207        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[8]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.971ns  (logic 1.466ns (36.913%)  route 2.505ns (63.087%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        6.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.021ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.118    -2.585    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.504 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.653    -0.851    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X24Y206        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y206        FDRE (Prop_fdre_C_Q)         0.379    -0.472 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[5]/Q
                         net (fo=3, routed)           0.912     0.440    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/out[5]
    SLICE_X30Y205        LUT6 (Prop_lut6_I5_O)        0.105     0.545 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     0.545    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_i_3_n_0
    SLICE_X30Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.002 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry/CO[3]
                         net (fo=1, routed)           0.000     1.002    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_n_0
    SLICE_X30Y206        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     1.218 f  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry__0/CO[0]
                         net (fo=1, routed)           0.354     1.572    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty
    SLICE_X31Y202        LUT6 (Prop_lut6_I5_O)        0.309     1.881 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_rep[12]_i_2/O
                         net (fo=42, routed)          1.239     3.120    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg
    SLICE_X24Y207        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.112     4.407    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     4.484 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.537     6.021    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X24Y207        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[9]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.147ns  (logic 1.280ns (30.868%)  route 2.867ns (69.132%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        6.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.849ns
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.118    -2.585    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.504 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.470    -1.034    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X38Y199        FDSE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y199        FDSE (Prop_fdse_C_Q)         0.379    -0.655 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/Q
                         net (fo=11, routed)          0.875     0.220    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg[3]
    SLICE_X38Y197        LUT5 (Prop_lut5_I4_O)        0.115     0.335 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/mii_msn_reg[3]_i_5/O
                         net (fo=3, routed)           0.522     0.857    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/mii_msn_reg[3]_i_5_n_0
    SLICE_X39Y197        LUT4 (Prop_lut4_I0_O)        0.286     1.143 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_4/O
                         net (fo=1, routed)           0.255     1.398    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_4_n_0
    SLICE_X40Y198        LUT5 (Prop_lut5_I4_O)        0.267     1.665 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_3/O
                         net (fo=1, routed)           0.220     1.884    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_3_n_0
    SLICE_X40Y198        LUT5 (Prop_lut5_I2_O)        0.105     1.989 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2/O
                         net (fo=9, routed)           0.482     2.471    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2_n_0
    SLICE_X39Y197        LUT3 (Prop_lut3_I2_O)        0.128     2.599 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1/O
                         net (fo=8, routed)           0.513     3.113    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1_n_0
    SLICE_X36Y196        FDRE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.112     4.407    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     4.484 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.364     5.849    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X36Y196        FDRE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[0]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.147ns  (logic 1.280ns (30.868%)  route 2.867ns (69.132%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        6.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.849ns
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.118    -2.585    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.504 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.470    -1.034    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X38Y199        FDSE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y199        FDSE (Prop_fdse_C_Q)         0.379    -0.655 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/Q
                         net (fo=11, routed)          0.875     0.220    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg[3]
    SLICE_X38Y197        LUT5 (Prop_lut5_I4_O)        0.115     0.335 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/mii_msn_reg[3]_i_5/O
                         net (fo=3, routed)           0.522     0.857    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/mii_msn_reg[3]_i_5_n_0
    SLICE_X39Y197        LUT4 (Prop_lut4_I0_O)        0.286     1.143 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_4/O
                         net (fo=1, routed)           0.255     1.398    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_4_n_0
    SLICE_X40Y198        LUT5 (Prop_lut5_I4_O)        0.267     1.665 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_3/O
                         net (fo=1, routed)           0.220     1.884    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_3_n_0
    SLICE_X40Y198        LUT5 (Prop_lut5_I2_O)        0.105     1.989 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2/O
                         net (fo=9, routed)           0.482     2.471    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2_n_0
    SLICE_X39Y197        LUT3 (Prop_lut3_I2_O)        0.128     2.599 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1/O
                         net (fo=8, routed)           0.513     3.113    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1_n_0
    SLICE_X36Y196        FDRE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.112     4.407    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     4.484 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.364     5.849    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X36Y196        FDRE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[2]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.147ns  (logic 1.280ns (30.868%)  route 2.867ns (69.132%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        6.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.849ns
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.118    -2.585    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.504 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.470    -1.034    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X38Y199        FDSE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y199        FDSE (Prop_fdse_C_Q)         0.379    -0.655 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/Q
                         net (fo=11, routed)          0.875     0.220    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg[3]
    SLICE_X38Y197        LUT5 (Prop_lut5_I4_O)        0.115     0.335 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/mii_msn_reg[3]_i_5/O
                         net (fo=3, routed)           0.522     0.857    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/mii_msn_reg[3]_i_5_n_0
    SLICE_X39Y197        LUT4 (Prop_lut4_I0_O)        0.286     1.143 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_4/O
                         net (fo=1, routed)           0.255     1.398    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_4_n_0
    SLICE_X40Y198        LUT5 (Prop_lut5_I4_O)        0.267     1.665 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_3/O
                         net (fo=1, routed)           0.220     1.884    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_3_n_0
    SLICE_X40Y198        LUT5 (Prop_lut5_I2_O)        0.105     1.989 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2/O
                         net (fo=9, routed)           0.482     2.471    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2_n_0
    SLICE_X39Y197        LUT3 (Prop_lut3_I2_O)        0.128     2.599 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1/O
                         net (fo=8, routed)           0.513     3.113    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1_n_0
    SLICE_X37Y196        FDRE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.112     4.407    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     4.484 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.364     5.849    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X37Y196        FDRE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[3]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.147ns  (logic 1.280ns (30.868%)  route 2.867ns (69.132%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        6.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.849ns
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.118    -2.585    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.504 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.470    -1.034    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X38Y199        FDSE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y199        FDSE (Prop_fdse_C_Q)         0.379    -0.655 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/Q
                         net (fo=11, routed)          0.875     0.220    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg[3]
    SLICE_X38Y197        LUT5 (Prop_lut5_I4_O)        0.115     0.335 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/mii_msn_reg[3]_i_5/O
                         net (fo=3, routed)           0.522     0.857    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/mii_msn_reg[3]_i_5_n_0
    SLICE_X39Y197        LUT4 (Prop_lut4_I0_O)        0.286     1.143 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_4/O
                         net (fo=1, routed)           0.255     1.398    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_4_n_0
    SLICE_X40Y198        LUT5 (Prop_lut5_I4_O)        0.267     1.665 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_3/O
                         net (fo=1, routed)           0.220     1.884    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_3_n_0
    SLICE_X40Y198        LUT5 (Prop_lut5_I2_O)        0.105     1.989 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2/O
                         net (fo=9, routed)           0.482     2.471    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2_n_0
    SLICE_X39Y197        LUT3 (Prop_lut3_I2_O)        0.128     2.599 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1/O
                         net (fo=8, routed)           0.513     3.113    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1_n_0
    SLICE_X36Y196        FDRE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.112     4.407    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     4.484 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.364     5.849    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X36Y196        FDRE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[4]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.147ns  (logic 1.280ns (30.868%)  route 2.867ns (69.132%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        6.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.849ns
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.118    -2.585    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.504 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.470    -1.034    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X38Y199        FDSE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y199        FDSE (Prop_fdse_C_Q)         0.379    -0.655 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/Q
                         net (fo=11, routed)          0.875     0.220    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg[3]
    SLICE_X38Y197        LUT5 (Prop_lut5_I4_O)        0.115     0.335 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/mii_msn_reg[3]_i_5/O
                         net (fo=3, routed)           0.522     0.857    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/mii_msn_reg[3]_i_5_n_0
    SLICE_X39Y197        LUT4 (Prop_lut4_I0_O)        0.286     1.143 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_4/O
                         net (fo=1, routed)           0.255     1.398    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_4_n_0
    SLICE_X40Y198        LUT5 (Prop_lut5_I4_O)        0.267     1.665 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_3/O
                         net (fo=1, routed)           0.220     1.884    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_3_n_0
    SLICE_X40Y198        LUT5 (Prop_lut5_I2_O)        0.105     1.989 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2/O
                         net (fo=9, routed)           0.482     2.471    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2_n_0
    SLICE_X39Y197        LUT3 (Prop_lut3_I2_O)        0.128     2.599 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1/O
                         net (fo=8, routed)           0.513     3.113    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1_n_0
    SLICE_X37Y196        FDRE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.112     4.407    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077     4.484 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.364     5.849    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X37Y196        FDRE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.501ns  (logic 0.304ns (60.736%)  route 0.197ns (39.264%))
  Logic Levels:           0  
  Clock Path Skew:        7.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.938ns
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.288    -1.720    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/sys_clk125
    SLICE_X50Y154        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y154        FDRE (Prop_fdre_C_Q)         0.304    -1.416 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[11]/Q
                         net (fo=1, routed)           0.197    -1.219    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg[11]
    SLICE_X50Y153        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.398     5.938    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X50Y153        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[11]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.502ns  (logic 0.304ns (60.523%)  route 0.198ns (39.477%))
  Logic Levels:           0  
  Clock Path Skew:        7.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.938ns
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.288    -1.720    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/sys_clk125
    SLICE_X50Y151        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y151        FDRE (Prop_fdre_C_Q)         0.304    -1.416 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[7]/Q
                         net (fo=1, routed)           0.198    -1.218    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg[7]
    SLICE_X52Y151        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.398     5.938    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X52Y151        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.505ns  (logic 0.304ns (60.193%)  route 0.201ns (39.807%))
  Logic Levels:           0  
  Clock Path Skew:        7.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.938ns
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.288    -1.720    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/sys_clk125
    SLICE_X50Y154        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y154        FDRE (Prop_fdre_C_Q)         0.304    -1.416 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.201    -1.215    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg[0]
    SLICE_X50Y153        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.398     5.938    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X50Y153        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.568ns  (logic 0.279ns (49.154%)  route 0.289ns (50.846%))
  Logic Levels:           0  
  Clock Path Skew:        7.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.938ns
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.288    -1.720    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/sys_clk125
    SLICE_X50Y154        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y154        FDRE (Prop_fdre_C_Q)         0.279    -1.441 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/Q
                         net (fo=1, routed)           0.289    -1.152    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg[9]
    SLICE_X51Y153        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.398     5.938    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X51Y153        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.577ns  (logic 0.279ns (48.358%)  route 0.298ns (51.642%))
  Logic Levels:           0  
  Clock Path Skew:        7.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.938ns
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.288    -1.720    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/sys_clk125
    SLICE_X50Y151        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y151        FDRE (Prop_fdre_C_Q)         0.279    -1.441 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.298    -1.143    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg[2]
    SLICE_X52Y151        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.398     5.938    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X52Y151        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.595ns  (logic 0.304ns (51.101%)  route 0.291ns (48.899%))
  Logic Levels:           0  
  Clock Path Skew:        7.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.938ns
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.288    -1.720    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/sys_clk125
    SLICE_X50Y151        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y151        FDRE (Prop_fdre_C_Q)         0.304    -1.416 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.291    -1.125    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg[1]
    SLICE_X50Y152        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.398     5.938    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X50Y152        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.597ns  (logic 0.279ns (46.724%)  route 0.318ns (53.276%))
  Logic Levels:           0  
  Clock Path Skew:        7.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.938ns
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.288    -1.720    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/sys_clk125
    SLICE_X50Y151        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y151        FDRE (Prop_fdre_C_Q)         0.279    -1.441 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[8]/Q
                         net (fo=1, routed)           0.318    -1.123    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg[8]
    SLICE_X52Y151        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.398     5.938    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X52Y151        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.599ns  (logic 0.304ns (50.751%)  route 0.295ns (49.249%))
  Logic Levels:           0  
  Clock Path Skew:        7.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.137ns
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.288    -1.720    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/sys_clk125
    SLICE_X43Y194        FDPE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y194        FDPE (Prop_fdpe_C_Q)         0.304    -1.416 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync1_reg_reg/Q
                         net (fo=2, routed)           0.295    -1.121    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg
    SLICE_X43Y195        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.118     4.657    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.738 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.398     6.136    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X43Y195        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.602ns  (logic 0.304ns (50.522%)  route 0.298ns (49.478%))
  Logic Levels:           0  
  Clock Path Skew:        7.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.938ns
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.288    -1.720    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/sys_clk125
    SLICE_X50Y151        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y151        FDRE (Prop_fdre_C_Q)         0.304    -1.416 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.298    -1.118    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X50Y152        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.398     5.938    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X50Y152        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.619ns  (logic 0.279ns (45.061%)  route 0.340ns (54.939%))
  Logic Levels:           0  
  Clock Path Skew:        7.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.938ns
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.288    -1.720    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/sys_clk125
    SLICE_X50Y151        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y151        FDRE (Prop_fdre_C_Q)         0.279    -1.441 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.340    -1.101    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg[4]
    SLICE_X50Y152        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.398     5.938    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X50Y152        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sclk200
  To Clock:  oeiclk

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync1/PRE
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.774ns  (logic 0.379ns (48.970%)  route 0.395ns (51.030%))
  Logic Levels:           0  
  Clock Path Skew:        6.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.580ns
    Source Clock Delay      (SCD):    -1.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.395    -1.308    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y192        FDPE (Prop_fdpe_C_Q)         0.379    -0.929 f  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.395    -0.534    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset
    SLICE_X60Y191        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.284     5.580    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X60Y191        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync1/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync2/PRE
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.774ns  (logic 0.379ns (48.970%)  route 0.395ns (51.030%))
  Logic Levels:           0  
  Clock Path Skew:        6.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.580ns
    Source Clock Delay      (SCD):    -1.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.395    -1.308    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y192        FDPE (Prop_fdpe_C_Q)         0.379    -0.929 f  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.395    -0.534    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset
    SLICE_X60Y191        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.284     5.580    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X60Y191        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync2/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync3/PRE
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.774ns  (logic 0.379ns (48.970%)  route 0.395ns (51.030%))
  Logic Levels:           0  
  Clock Path Skew:        6.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.580ns
    Source Clock Delay      (SCD):    -1.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.395    -1.308    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y192        FDPE (Prop_fdpe_C_Q)         0.379    -0.929 f  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.395    -0.534    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset
    SLICE_X60Y191        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.284     5.580    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X60Y191        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync3/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync4/PRE
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.774ns  (logic 0.379ns (48.970%)  route 0.395ns (51.030%))
  Logic Levels:           0  
  Clock Path Skew:        6.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.580ns
    Source Clock Delay      (SCD):    -1.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.395    -1.308    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y192        FDPE (Prop_fdpe_C_Q)         0.379    -0.929 f  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.395    -0.534    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset
    SLICE_X60Y191        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.284     5.580    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X60Y191        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync4/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync5/PRE
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.774ns  (logic 0.379ns (48.970%)  route 0.395ns (51.030%))
  Logic Levels:           0  
  Clock Path Skew:        6.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.580ns
    Source Clock Delay      (SCD):    -1.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.395    -1.308    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y192        FDPE (Prop_fdpe_C_Q)         0.379    -0.929 f  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.395    -0.534    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset
    SLICE_X60Y191        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.284     5.580    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X60Y191        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync5/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync1/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.638ns  (logic 0.304ns (47.653%)  route 0.334ns (52.347%))
  Logic Levels:           0  
  Clock Path Skew:        7.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.933ns
    Source Clock Delay      (SCD):    -1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.285    -1.723    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y192        FDPE (Prop_fdpe_C_Q)         0.304    -1.419 f  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.334    -1.085    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset
    SLICE_X60Y191        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.394     5.933    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X60Y191        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync1/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync2/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.638ns  (logic 0.304ns (47.653%)  route 0.334ns (52.347%))
  Logic Levels:           0  
  Clock Path Skew:        7.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.933ns
    Source Clock Delay      (SCD):    -1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.285    -1.723    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y192        FDPE (Prop_fdpe_C_Q)         0.304    -1.419 f  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.334    -1.085    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset
    SLICE_X60Y191        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.394     5.933    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X60Y191        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync2/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync3/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.638ns  (logic 0.304ns (47.653%)  route 0.334ns (52.347%))
  Logic Levels:           0  
  Clock Path Skew:        7.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.933ns
    Source Clock Delay      (SCD):    -1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.285    -1.723    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y192        FDPE (Prop_fdpe_C_Q)         0.304    -1.419 f  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.334    -1.085    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset
    SLICE_X60Y191        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.394     5.933    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X60Y191        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync3/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync4/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.638ns  (logic 0.304ns (47.653%)  route 0.334ns (52.347%))
  Logic Levels:           0  
  Clock Path Skew:        7.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.933ns
    Source Clock Delay      (SCD):    -1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.285    -1.723    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y192        FDPE (Prop_fdpe_C_Q)         0.304    -1.419 f  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.334    -1.085    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset
    SLICE_X60Y191        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.394     5.933    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X60Y191        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync4/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync5/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.638ns  (logic 0.304ns (47.653%)  route 0.334ns (52.347%))
  Logic Levels:           0  
  Clock Path Skew:        7.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.933ns
    Source Clock Delay      (SCD):    -1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.285    -1.723    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y192        FDPE (Prop_fdpe_C_Q)         0.304    -1.419 f  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          0.334    -1.085    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset
    SLICE_X60Y191        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.394     5.933    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X60Y191        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync5/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  oeihclk
  To Clock:  oeihclk

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.955ns  (logic 0.433ns (45.364%)  route 0.522ns (54.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.575ns
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.389     5.928    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X64Y191        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y191        FDRE (Prop_fdre_C_Q)         0.433     6.361 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/Q
                         net (fo=1, routed)           0.522     6.883    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync4
    SLICE_X64Y191        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.279     5.575    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X64Y191        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.919ns  (logic 0.433ns (47.093%)  route 0.486ns (52.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.583ns
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.397     5.936    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X56Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y195        FDRE (Prop_fdre_C_Q)         0.433     6.369 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/Q
                         net (fo=1, routed)           0.486     6.856    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync4
    SLICE_X56Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.287     5.583    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X56Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.901ns  (logic 0.379ns (42.052%)  route 0.522ns (57.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.578ns
    Source Clock Delay      (SCD):    5.931ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.391     5.931    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X63Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y192        FDRE (Prop_fdre_C_Q)         0.379     6.310 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg4/Q
                         net (fo=1, routed)           0.522     6.832    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync4
    SLICE_X63Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.282     5.578    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X63Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.859ns  (logic 0.398ns (46.353%)  route 0.461ns (53.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.583ns
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.397     5.936    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X56Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y195        FDRE (Prop_fdre_C_Q)         0.398     6.334 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/Q
                         net (fo=1, routed)           0.461     6.795    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync3
    SLICE_X56Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.287     5.583    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X56Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.853ns  (logic 0.398ns (46.654%)  route 0.455ns (53.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.583ns
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.397     5.936    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X56Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y195        FDRE (Prop_fdre_C_Q)         0.398     6.334 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/Q
                         net (fo=1, routed)           0.455     6.790    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync5
    SLICE_X56Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.287     5.583    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X56Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.801ns  (logic 0.348ns (43.471%)  route 0.453ns (56.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.583ns
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.397     5.936    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6_0
    SLICE_X57Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y198        FDRE (Prop_fdre_C_Q)         0.348     6.284 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/Q
                         net (fo=1, routed)           0.453     6.737    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync3
    SLICE_X57Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.287     5.583    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6_0
    SLICE_X57Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg4/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.806ns  (logic 0.348ns (43.183%)  route 0.458ns (56.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.578ns
    Source Clock Delay      (SCD):    5.931ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.391     5.931    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X63Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y192        FDRE (Prop_fdre_C_Q)         0.348     6.279 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/Q
                         net (fo=1, routed)           0.458     6.736    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync3
    SLICE_X63Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.282     5.578    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X63Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg4/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.808ns  (logic 0.398ns (49.267%)  route 0.410ns (50.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.575ns
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.389     5.928    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X64Y191        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y191        FDRE (Prop_fdre_C_Q)         0.398     6.326 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/Q
                         net (fo=1, routed)           0.410     6.736    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync3
    SLICE_X64Y191        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.279     5.575    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X64Y191        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.398ns (51.350%)  route 0.377ns (48.650%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.575ns
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.389     5.928    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X64Y191        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y191        FDRE (Prop_fdre_C_Q)         0.398     6.326 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/Q
                         net (fo=1, routed)           0.377     6.704    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync5
    SLICE_X64Y191        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.279     5.575    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X64Y191        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.753ns  (logic 0.379ns (50.358%)  route 0.374ns (49.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.583ns
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.397     5.936    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6_0
    SLICE_X57Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y198        FDRE (Prop_fdre_C_Q)         0.379     6.315 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg4/Q
                         net (fo=1, routed)           0.374     6.689    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync4
    SLICE_X57Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.287     5.583    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6_0
    SLICE_X57Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.578     2.308    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X63Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y192        FDRE (Prop_fdre_C_Q)         0.141     2.449 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.504    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X63Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.848     2.940    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X63Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.584     2.314    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6_0
    SLICE_X57Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y198        FDRE (Prop_fdre_C_Q)         0.141     2.455 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.510    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X57Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.854     2.946    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6_0
    SLICE_X57Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.939ns
    Source Clock Delay      (SCD):    2.307ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.577     2.307    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X64Y191        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y191        FDRE (Prop_fdre_C_Q)         0.164     2.471 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.526    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X64Y191        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.847     2.939    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X64Y191        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.945ns
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.583     2.313    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X56Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y195        FDRE (Prop_fdre_C_Q)         0.164     2.477 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.532    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X56Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.853     2.945    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X56Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.578     2.308    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X63Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y192        FDRE (Prop_fdre_C_Q)         0.128     2.436 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.116     2.552    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync2
    SLICE_X63Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.848     2.940    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X63Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.584     2.314    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6_0
    SLICE_X57Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y198        FDRE (Prop_fdre_C_Q)         0.128     2.442 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.116     2.558    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync2
    SLICE_X57Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.854     2.946    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6_0
    SLICE_X57Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.153%)  route 0.116ns (43.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.939ns
    Source Clock Delay      (SCD):    2.307ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.577     2.307    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X64Y191        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y191        FDRE (Prop_fdre_C_Q)         0.148     2.455 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.116     2.570    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync2
    SLICE_X64Y191        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.847     2.939    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X64Y191        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.153%)  route 0.116ns (43.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.945ns
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.583     2.313    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X56Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y195        FDRE (Prop_fdre_C_Q)         0.148     2.461 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.116     2.576    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync2
    SLICE_X56Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.853     2.945    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X56Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.104%)  route 0.162ns (55.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.578     2.308    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X63Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y192        FDRE (Prop_fdre_C_Q)         0.128     2.436 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/Q
                         net (fo=1, routed)           0.162     2.598    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync5
    SLICE_X63Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.848     2.940    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X63Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.104%)  route 0.162ns (55.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.946ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.584     2.314    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6_0
    SLICE_X57Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y198        FDRE (Prop_fdre_C_Q)         0.128     2.442 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/Q
                         net (fo=1, routed)           0.162     2.604    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync5
    SLICE_X57Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.854     2.946    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6_0
    SLICE_X57Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sclk200
  To Clock:  oeihclk

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.069ns  (logic 0.379ns (35.464%)  route 0.690ns (64.536%))
  Logic Levels:           0  
  Clock Path Skew:        6.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.583ns
    Source Clock Delay      (SCD):    -1.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.396    -1.307    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X58Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y195        FDRE (Prop_fdre_C_Q)         0.379    -0.928 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_reg/Q
                         net (fo=2, routed)           0.690    -0.238    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_in
    SLICE_X56Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.287     5.583    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X56Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.883ns  (logic 0.379ns (42.923%)  route 0.504ns (57.077%))
  Logic Levels:           0  
  Clock Path Skew:        6.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.578ns
    Source Clock Delay      (SCD):    -1.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.390    -1.313    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X65Y193        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y193        FDRE (Prop_fdre_C_Q)         0.379    -0.934 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
                         net (fo=3, routed)           0.504    -0.430    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_in
    SLICE_X63Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.282     5.578    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X63Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.175ns (53.709%)  route 0.151ns (46.291%))
  Logic Levels:           0  
  Clock Path Skew:        3.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.853    -0.939    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X59Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y198        FDRE (Prop_fdre_C_Q)         0.175    -0.764 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/Q
                         net (fo=3, routed)           0.151    -0.613    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_in
    SLICE_X57Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.584     2.314    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6_0
    SLICE_X57Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.175ns (55.377%)  route 0.141ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        3.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.847    -0.944    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X65Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y192        FDRE (Prop_fdre_C_Q)         0.175    -0.769 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_reg/Q
                         net (fo=2, routed)           0.141    -0.628    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_in
    SLICE_X64Y191        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.577     2.307    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X64Y191        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.514ns  (logic 0.304ns (59.142%)  route 0.210ns (40.858%))
  Logic Levels:           0  
  Clock Path Skew:        7.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.928ns
    Source Clock Delay      (SCD):    -1.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.280    -1.728    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X65Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y192        FDRE (Prop_fdre_C_Q)         0.304    -1.424 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_reg/Q
                         net (fo=2, routed)           0.210    -1.214    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_in
    SLICE_X64Y191        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.389     5.928    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X64Y191        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.534ns  (logic 0.304ns (56.947%)  route 0.230ns (43.053%))
  Logic Levels:           0  
  Clock Path Skew:        7.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.937ns
    Source Clock Delay      (SCD):    -1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.285    -1.723    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X59Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y198        FDRE (Prop_fdre_C_Q)         0.304    -1.419 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/Q
                         net (fo=3, routed)           0.230    -1.189    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_in
    SLICE_X57Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.397     5.936    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6_0
    SLICE_X57Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.724ns  (logic 0.304ns (41.990%)  route 0.420ns (58.010%))
  Logic Levels:           0  
  Clock Path Skew:        7.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.931ns
    Source Clock Delay      (SCD):    -1.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.280    -1.728    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X65Y193        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y193        FDRE (Prop_fdre_C_Q)         0.304    -1.424 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
                         net (fo=3, routed)           0.420    -1.004    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_in
    SLICE_X63Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.391     5.931    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X63Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.872ns  (logic 0.304ns (34.875%)  route 0.568ns (65.125%))
  Logic Levels:           0  
  Clock Path Skew:        7.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.937ns
    Source Clock Delay      (SCD):    -1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.285    -1.723    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X58Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y195        FDRE (Prop_fdre_C_Q)         0.304    -1.419 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_reg/Q
                         net (fo=2, routed)           0.568    -0.851    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_in
    SLICE_X56Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.397     5.936    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X56Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sclk125

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.445ns  (logic 1.483ns (11.913%)  route 10.962ns (88.087%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 r  reset_n_IBUF_inst/O
                         net (fo=32, routed)          5.743     7.120    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.105     7.225 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         5.219    12.445    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]_1[0]
    SLICE_X32Y200        FDPE                                         f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.112    -2.896    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -2.819 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.532    -1.287    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst_0
    SLICE_X32Y200        FDPE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.445ns  (logic 1.483ns (11.913%)  route 10.962ns (88.087%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 r  reset_n_IBUF_inst/O
                         net (fo=32, routed)          5.743     7.120    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.105     7.225 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         5.219    12.445    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]_1[0]
    SLICE_X32Y200        FDPE                                         f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.112    -2.896    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -2.819 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.532    -1.287    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst_0
    SLICE_X32Y200        FDPE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.445ns  (logic 1.483ns (11.913%)  route 10.962ns (88.087%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 r  reset_n_IBUF_inst/O
                         net (fo=32, routed)          5.743     7.120    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.105     7.225 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         5.219    12.445    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]_1[0]
    SLICE_X32Y200        FDPE                                         f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.112    -2.896    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -2.819 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.532    -1.287    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst_0
    SLICE_X32Y200        FDPE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[3]/PRE
                            (recovery check against rising-edge clock sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.445ns  (logic 1.483ns (11.913%)  route 10.962ns (88.087%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 r  reset_n_IBUF_inst/O
                         net (fo=32, routed)          5.743     7.120    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.105     7.225 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         5.219    12.445    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]_1[0]
    SLICE_X32Y200        FDPE                                         f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.112    -2.896    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -2.819 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.532    -1.287    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst_0
    SLICE_X32Y200        FDPE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.307ns  (logic 0.410ns (6.496%)  route 5.897ns (93.504%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 r  reset_n_IBUF_inst/O
                         net (fo=32, routed)          3.109     3.474    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.045     3.519 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         2.788     6.307    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]_1[0]
    SLICE_X32Y200        FDPE                                         f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.033    -1.758    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.729 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         0.981    -0.748    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst_0
    SLICE_X32Y200        FDPE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.307ns  (logic 0.410ns (6.496%)  route 5.897ns (93.504%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 r  reset_n_IBUF_inst/O
                         net (fo=32, routed)          3.109     3.474    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.045     3.519 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         2.788     6.307    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]_1[0]
    SLICE_X32Y200        FDPE                                         f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.033    -1.758    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.729 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         0.981    -0.748    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst_0
    SLICE_X32Y200        FDPE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.307ns  (logic 0.410ns (6.496%)  route 5.897ns (93.504%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 r  reset_n_IBUF_inst/O
                         net (fo=32, routed)          3.109     3.474    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.045     3.519 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         2.788     6.307    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]_1[0]
    SLICE_X32Y200        FDPE                                         f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.033    -1.758    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.729 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         0.981    -0.748    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst_0
    SLICE_X32Y200        FDPE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[3]/PRE
                            (removal check against rising-edge clock sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        6.307ns  (logic 0.410ns (6.496%)  route 5.897ns (93.504%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 r  reset_n_IBUF_inst/O
                         net (fo=32, routed)          3.109     3.474    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.045     3.519 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         2.788     6.307    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/rx_rst_reg_reg[0]_1[0]
    SLICE_X32Y200        FDPE                                         f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.033    -1.758    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.729 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         0.981    -0.748    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst_0
    SLICE_X32Y200        FDPE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/tx_rst_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  oeiclk
  To Clock:  sclk125

Max Delay           460 Endpoints
Min Delay           460 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.255ns  (logic 1.280ns (30.082%)  route 2.975ns (69.918%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -7.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.118     4.657    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.738 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.470     6.208    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X38Y199        FDSE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y199        FDSE (Prop_fdse_C_Q)         0.379     6.588 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/Q
                         net (fo=11, routed)          0.875     7.462    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg[3]
    SLICE_X38Y197        LUT5 (Prop_lut5_I4_O)        0.115     7.577 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/mii_msn_reg[3]_i_5/O
                         net (fo=3, routed)           0.522     8.099    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/mii_msn_reg[3]_i_5_n_0
    SLICE_X39Y197        LUT4 (Prop_lut4_I0_O)        0.286     8.385 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_4/O
                         net (fo=1, routed)           0.255     8.640    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_4_n_0
    SLICE_X40Y198        LUT5 (Prop_lut5_I4_O)        0.267     8.907 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_3/O
                         net (fo=1, routed)           0.220     9.127    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_3_n_0
    SLICE_X40Y198        LUT5 (Prop_lut5_I2_O)        0.105     9.232 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2/O
                         net (fo=9, routed)           0.482     9.714    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2_n_0
    SLICE_X39Y197        LUT3 (Prop_lut3_I2_O)        0.128     9.842 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1/O
                         net (fo=8, routed)           0.622    10.464    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1_n_0
    SLICE_X36Y197        FDRE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.112    -2.896    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -2.819 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.364    -1.455    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X36Y197        FDRE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[1]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.971ns  (logic 1.466ns (36.913%)  route 2.505ns (63.087%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -7.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    6.391ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.118     4.657    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.738 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.653     6.391    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X24Y206        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y206        FDRE (Prop_fdre_C_Q)         0.379     6.770 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[5]/Q
                         net (fo=3, routed)           0.912     7.682    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/out[5]
    SLICE_X30Y205        LUT6 (Prop_lut6_I5_O)        0.105     7.787 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     7.787    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_i_3_n_0
    SLICE_X30Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.244 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry/CO[3]
                         net (fo=1, routed)           0.000     8.244    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_n_0
    SLICE_X30Y206        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.460 f  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry__0/CO[0]
                         net (fo=1, routed)           0.354     8.814    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty
    SLICE_X31Y202        LUT6 (Prop_lut6_I5_O)        0.309     9.123 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_rep[12]_i_2/O
                         net (fo=42, routed)          1.239    10.363    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg
    SLICE_X24Y207        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.112    -2.896    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -2.819 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.537    -1.282    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X24Y207        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[10]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.971ns  (logic 1.466ns (36.913%)  route 2.505ns (63.087%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -7.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    6.391ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.118     4.657    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.738 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.653     6.391    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X24Y206        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y206        FDRE (Prop_fdre_C_Q)         0.379     6.770 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[5]/Q
                         net (fo=3, routed)           0.912     7.682    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/out[5]
    SLICE_X30Y205        LUT6 (Prop_lut6_I5_O)        0.105     7.787 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     7.787    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_i_3_n_0
    SLICE_X30Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.244 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry/CO[3]
                         net (fo=1, routed)           0.000     8.244    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_n_0
    SLICE_X30Y206        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.460 f  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry__0/CO[0]
                         net (fo=1, routed)           0.354     8.814    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty
    SLICE_X31Y202        LUT6 (Prop_lut6_I5_O)        0.309     9.123 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_rep[12]_i_2/O
                         net (fo=42, routed)          1.239    10.363    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg
    SLICE_X24Y207        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.112    -2.896    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -2.819 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.537    -1.282    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X24Y207        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[11]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.971ns  (logic 1.466ns (36.913%)  route 2.505ns (63.087%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -7.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    6.391ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.118     4.657    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.738 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.653     6.391    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X24Y206        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y206        FDRE (Prop_fdre_C_Q)         0.379     6.770 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[5]/Q
                         net (fo=3, routed)           0.912     7.682    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/out[5]
    SLICE_X30Y205        LUT6 (Prop_lut6_I5_O)        0.105     7.787 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     7.787    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_i_3_n_0
    SLICE_X30Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.244 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry/CO[3]
                         net (fo=1, routed)           0.000     8.244    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_n_0
    SLICE_X30Y206        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.460 f  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry__0/CO[0]
                         net (fo=1, routed)           0.354     8.814    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty
    SLICE_X31Y202        LUT6 (Prop_lut6_I5_O)        0.309     9.123 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_rep[12]_i_2/O
                         net (fo=42, routed)          1.239    10.363    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg
    SLICE_X24Y207        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.112    -2.896    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -2.819 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.537    -1.282    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X24Y207        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[8]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.971ns  (logic 1.466ns (36.913%)  route 2.505ns (63.087%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -7.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    6.391ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.118     4.657    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.738 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.653     6.391    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X24Y206        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y206        FDRE (Prop_fdre_C_Q)         0.379     6.770 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[5]/Q
                         net (fo=3, routed)           0.912     7.682    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/out[5]
    SLICE_X30Y205        LUT6 (Prop_lut6_I5_O)        0.105     7.787 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_i_3/O
                         net (fo=1, routed)           0.000     7.787    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_i_3_n_0
    SLICE_X30Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.244 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry/CO[3]
                         net (fo=1, routed)           0.000     8.244    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry_n_0
    SLICE_X30Y206        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     8.460 f  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty_carry__0/CO[0]
                         net (fo=1, routed)           0.354     8.814    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/empty
    SLICE_X31Y202        LUT6 (Prop_lut6_I5_O)        0.309     9.123 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_rep[12]_i_2/O
                         net (fo=42, routed)          1.239    10.363    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg
    SLICE_X24Y207        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.112    -2.896    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -2.819 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.537    -1.282    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X24Y207        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg_reg[9]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.147ns  (logic 1.280ns (30.868%)  route 2.867ns (69.132%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -7.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.118     4.657    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.738 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.470     6.208    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X38Y199        FDSE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y199        FDSE (Prop_fdse_C_Q)         0.379     6.588 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/Q
                         net (fo=11, routed)          0.875     7.462    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg[3]
    SLICE_X38Y197        LUT5 (Prop_lut5_I4_O)        0.115     7.577 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/mii_msn_reg[3]_i_5/O
                         net (fo=3, routed)           0.522     8.099    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/mii_msn_reg[3]_i_5_n_0
    SLICE_X39Y197        LUT4 (Prop_lut4_I0_O)        0.286     8.385 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_4/O
                         net (fo=1, routed)           0.255     8.640    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_4_n_0
    SLICE_X40Y198        LUT5 (Prop_lut5_I4_O)        0.267     8.907 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_3/O
                         net (fo=1, routed)           0.220     9.127    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_3_n_0
    SLICE_X40Y198        LUT5 (Prop_lut5_I2_O)        0.105     9.232 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2/O
                         net (fo=9, routed)           0.482     9.714    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2_n_0
    SLICE_X39Y197        LUT3 (Prop_lut3_I2_O)        0.128     9.842 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1/O
                         net (fo=8, routed)           0.513    10.355    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1_n_0
    SLICE_X36Y196        FDRE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.112    -2.896    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -2.819 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.364    -1.455    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X36Y196        FDRE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[0]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.147ns  (logic 1.280ns (30.868%)  route 2.867ns (69.132%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -7.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.118     4.657    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.738 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.470     6.208    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X38Y199        FDSE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y199        FDSE (Prop_fdse_C_Q)         0.379     6.588 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/Q
                         net (fo=11, routed)          0.875     7.462    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg[3]
    SLICE_X38Y197        LUT5 (Prop_lut5_I4_O)        0.115     7.577 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/mii_msn_reg[3]_i_5/O
                         net (fo=3, routed)           0.522     8.099    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/mii_msn_reg[3]_i_5_n_0
    SLICE_X39Y197        LUT4 (Prop_lut4_I0_O)        0.286     8.385 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_4/O
                         net (fo=1, routed)           0.255     8.640    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_4_n_0
    SLICE_X40Y198        LUT5 (Prop_lut5_I4_O)        0.267     8.907 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_3/O
                         net (fo=1, routed)           0.220     9.127    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_3_n_0
    SLICE_X40Y198        LUT5 (Prop_lut5_I2_O)        0.105     9.232 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2/O
                         net (fo=9, routed)           0.482     9.714    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2_n_0
    SLICE_X39Y197        LUT3 (Prop_lut3_I2_O)        0.128     9.842 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1/O
                         net (fo=8, routed)           0.513    10.355    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1_n_0
    SLICE_X36Y196        FDRE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.112    -2.896    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -2.819 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.364    -1.455    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X36Y196        FDRE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[2]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.147ns  (logic 1.280ns (30.868%)  route 2.867ns (69.132%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -7.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.118     4.657    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.738 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.470     6.208    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X38Y199        FDSE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y199        FDSE (Prop_fdse_C_Q)         0.379     6.588 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/Q
                         net (fo=11, routed)          0.875     7.462    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg[3]
    SLICE_X38Y197        LUT5 (Prop_lut5_I4_O)        0.115     7.577 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/mii_msn_reg[3]_i_5/O
                         net (fo=3, routed)           0.522     8.099    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/mii_msn_reg[3]_i_5_n_0
    SLICE_X39Y197        LUT4 (Prop_lut4_I0_O)        0.286     8.385 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_4/O
                         net (fo=1, routed)           0.255     8.640    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_4_n_0
    SLICE_X40Y198        LUT5 (Prop_lut5_I4_O)        0.267     8.907 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_3/O
                         net (fo=1, routed)           0.220     9.127    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_3_n_0
    SLICE_X40Y198        LUT5 (Prop_lut5_I2_O)        0.105     9.232 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2/O
                         net (fo=9, routed)           0.482     9.714    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2_n_0
    SLICE_X39Y197        LUT3 (Prop_lut3_I2_O)        0.128     9.842 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1/O
                         net (fo=8, routed)           0.513    10.355    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1_n_0
    SLICE_X37Y196        FDRE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.112    -2.896    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -2.819 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.364    -1.455    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X37Y196        FDRE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[3]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.147ns  (logic 1.280ns (30.868%)  route 2.867ns (69.132%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -7.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.118     4.657    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.738 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.470     6.208    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X38Y199        FDSE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y199        FDSE (Prop_fdse_C_Q)         0.379     6.588 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/Q
                         net (fo=11, routed)          0.875     7.462    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg[3]
    SLICE_X38Y197        LUT5 (Prop_lut5_I4_O)        0.115     7.577 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/mii_msn_reg[3]_i_5/O
                         net (fo=3, routed)           0.522     8.099    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/mii_msn_reg[3]_i_5_n_0
    SLICE_X39Y197        LUT4 (Prop_lut4_I0_O)        0.286     8.385 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_4/O
                         net (fo=1, routed)           0.255     8.640    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_4_n_0
    SLICE_X40Y198        LUT5 (Prop_lut5_I4_O)        0.267     8.907 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_3/O
                         net (fo=1, routed)           0.220     9.127    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_3_n_0
    SLICE_X40Y198        LUT5 (Prop_lut5_I2_O)        0.105     9.232 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2/O
                         net (fo=9, routed)           0.482     9.714    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2_n_0
    SLICE_X39Y197        LUT3 (Prop_lut3_I2_O)        0.128     9.842 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1/O
                         net (fo=8, routed)           0.513    10.355    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1_n_0
    SLICE_X36Y196        FDRE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.112    -2.896    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -2.819 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.364    -1.455    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X36Y196        FDRE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[4]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.147ns  (logic 1.280ns (30.868%)  route 2.867ns (69.132%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=3)
  Clock Path Skew:        -7.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.118     4.657    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.081     4.738 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.470     6.208    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X38Y199        FDSE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y199        FDSE (Prop_fdse_C_Q)         0.379     6.588 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg_reg[3]/Q
                         net (fo=11, routed)          0.875     7.462    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg[3]
    SLICE_X38Y197        LUT5 (Prop_lut5_I4_O)        0.115     7.577 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/mii_msn_reg[3]_i_5/O
                         net (fo=3, routed)           0.522     8.099    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/mii_msn_reg[3]_i_5_n_0
    SLICE_X39Y197        LUT4 (Prop_lut4_I0_O)        0.286     8.385 f  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_4/O
                         net (fo=1, routed)           0.255     8.640    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_4_n_0
    SLICE_X40Y198        LUT5 (Prop_lut5_I4_O)        0.267     8.907 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_3/O
                         net (fo=1, routed)           0.220     9.127    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_3_n_0
    SLICE_X40Y198        LUT5 (Prop_lut5_I2_O)        0.105     9.232 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2/O
                         net (fo=9, routed)           0.482     9.714    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2_n_0
    SLICE_X39Y197        LUT3 (Prop_lut3_I2_O)        0.128     9.842 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1/O
                         net (fo=8, routed)           0.513    10.355    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1_n_0
    SLICE_X37Y196        FDRE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.112    -2.896    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    -2.819 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.364    -1.455    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/CLK
    SLICE_X37Y196        FDRE                                         r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.401%)  route 0.100ns (41.599%))
  Logic Levels:           0  
  Clock Path Skew:        -3.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.578     2.308    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X55Y166        FDPE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y166        FDPE (Prop_fdpe_C_Q)         0.141     2.449 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           0.100     2.549    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync1_reg
    SLICE_X56Y166        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.846    -0.945    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/sys_clk125
    SLICE_X56Y166        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/m_rst_sync2_reg_reg/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.125%)  route 0.158ns (52.875%))
  Logic Levels:           0  
  Clock Path Skew:        -3.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.937ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.584     2.314    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X57Y152        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y152        FDRE (Prop_fdre_C_Q)         0.141     2.455 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/Q
                         net (fo=1, routed)           0.158     2.613    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[4]
    SLICE_X53Y151        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.854    -0.937    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/sys_clk125
    SLICE_X53Y151        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.415%)  route 0.181ns (58.585%))
  Logic Levels:           0  
  Clock Path Skew:        -3.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.937ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.584     2.314    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X57Y152        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y152        FDRE (Prop_fdre_C_Q)         0.128     2.442 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/Q
                         net (fo=1, routed)           0.181     2.623    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[3]
    SLICE_X55Y151        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.854    -0.937    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/sys_clk125
    SLICE_X55Y151        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.111%)  route 0.172ns (54.889%))
  Logic Levels:           0  
  Clock Path Skew:        -3.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.937ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.584     2.314    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X57Y152        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y152        FDRE (Prop_fdre_C_Q)         0.141     2.455 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/Q
                         net (fo=1, routed)           0.172     2.626    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[2]
    SLICE_X53Y151        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.854    -0.937    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/sys_clk125
    SLICE_X53Y151        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.148ns (47.202%)  route 0.166ns (52.798%))
  Logic Levels:           0  
  Clock Path Skew:        -3.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.937ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.584     2.314    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X56Y152        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y152        FDRE (Prop_fdre_C_Q)         0.148     2.462 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           0.166     2.627    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[1]
    SLICE_X53Y151        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.854    -0.937    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/sys_clk125
    SLICE_X53Y151        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.679%)  route 0.153ns (48.321%))
  Logic Levels:           0  
  Clock Path Skew:        -3.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.937ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.584     2.314    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X56Y152        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y152        FDRE (Prop_fdre_C_Q)         0.164     2.478 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/Q
                         net (fo=1, routed)           0.153     2.631    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[0]
    SLICE_X53Y151        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.854    -0.937    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/sys_clk125
    SLICE_X53Y151        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.145%)  route 0.217ns (62.855%))
  Logic Levels:           0  
  Clock Path Skew:        -3.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.937ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.584     2.314    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X57Y152        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y152        FDRE (Prop_fdre_C_Q)         0.128     2.442 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/Q
                         net (fo=1, routed)           0.217     2.658    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[5]
    SLICE_X53Y151        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.854    -0.937    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/sys_clk125
    SLICE_X53Y151        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.902%)  route 0.186ns (53.098%))
  Logic Levels:           0  
  Clock Path Skew:        -3.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.938ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.584     2.314    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X56Y152        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y152        FDRE (Prop_fdre_C_Q)         0.164     2.478 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/Q
                         net (fo=1, routed)           0.186     2.663    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]
    SLICE_X53Y153        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.853    -0.938    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/sys_clk125
    SLICE_X53Y153        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[12]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.148ns (42.136%)  route 0.203ns (57.864%))
  Logic Levels:           0  
  Clock Path Skew:        -3.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.937ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.584     2.314    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X56Y152        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y152        FDRE (Prop_fdre_C_Q)         0.148     2.462 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/Q
                         net (fo=1, routed)           0.203     2.665    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[11]
    SLICE_X55Y151        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.854    -0.937    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/sys_clk125
    SLICE_X55Y151        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.423%)  route 0.197ns (54.577%))
  Logic Levels:           0  
  Clock Path Skew:        -3.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.940ns
    Source Clock Delay      (SCD):    2.313ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.583     2.313    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_clk
    SLICE_X56Y155        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y155        FDRE (Prop_fdre_C_Q)         0.164     2.477 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg/Q
                         net (fo=6, routed)           0.197     2.674    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_reg_reg_0
    SLICE_X59Y154        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.851    -0.940    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/sys_clk125
    SLICE_X59Y154        FDRE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sclk125
  To Clock:  sclk125

Max Delay             0 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.599ns  (logic 0.304ns (50.751%)  route 0.295ns (49.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.106ns
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.288    -1.720    ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/sys_clk125
    SLICE_X43Y194        FDPE                                         r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y194        FDPE (Prop_fdpe_C_Q)         0.304    -1.416 r  ETH_FRAME/eth_mac_inst/rx_fifo/fifo_inst/s_rst_sync1_reg_reg/Q
                         net (fo=2, routed)           0.295    -1.121    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/s_rst_sync1_reg
    SLICE_X43Y195        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.118    -2.585    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.504 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.398    -1.106    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X43Y195        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/m_rst_sync2_reg_reg/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.541ns  (logic 0.279ns (51.595%)  route 0.262ns (48.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.537    -1.471    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/sys_clk125
    SLICE_X26Y203        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y203        FDRE (Prop_fdre_C_Q)         0.279    -1.192 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           0.262    -0.930    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[1]
    SLICE_X27Y204        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.118    -2.585    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.504 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.654    -0.850    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X27Y204        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.585ns  (logic 0.304ns (51.948%)  route 0.281ns (48.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.537    -1.471    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/sys_clk125
    SLICE_X26Y203        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y203        FDRE (Prop_fdre_C_Q)         0.304    -1.167 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[12]/Q
                         net (fo=1, routed)           0.281    -0.886    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]
    SLICE_X27Y203        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.118    -2.585    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.504 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.654    -0.850    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X27Y203        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[12]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.586ns  (logic 0.304ns (51.860%)  route 0.282ns (48.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.537    -1.471    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/sys_clk125
    SLICE_X26Y203        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y203        FDRE (Prop_fdre_C_Q)         0.304    -1.167 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/Q
                         net (fo=1, routed)           0.282    -0.885    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[4]
    SLICE_X27Y203        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.118    -2.585    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.504 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.654    -0.850    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X27Y203        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.594ns  (logic 0.279ns (47.002%)  route 0.315ns (52.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.536    -1.472    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/sys_clk125
    SLICE_X29Y202        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y202        FDRE (Prop_fdre_C_Q)         0.279    -1.193 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[9]/Q
                         net (fo=1, routed)           0.315    -0.878    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[9]
    SLICE_X30Y203        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.118    -2.585    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.504 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.652    -0.852    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X30Y203        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[9]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.612ns  (logic 0.304ns (49.650%)  route 0.308ns (50.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.536    -1.472    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/sys_clk125
    SLICE_X29Y202        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y202        FDRE (Prop_fdre_C_Q)         0.304    -1.168 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/Q
                         net (fo=1, routed)           0.308    -0.860    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[8]
    SLICE_X30Y203        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.118    -2.585    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.504 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.652    -0.852    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X30Y203        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.616ns  (logic 0.304ns (49.382%)  route 0.312ns (50.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.536    -1.472    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/sys_clk125
    SLICE_X29Y202        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y202        FDRE (Prop_fdre_C_Q)         0.304    -1.168 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/Q
                         net (fo=1, routed)           0.312    -0.856    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[2]
    SLICE_X30Y202        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.118    -2.585    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.504 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.652    -0.852    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X30Y202        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.625ns  (logic 0.304ns (48.663%)  route 0.321ns (51.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.536    -1.472    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/sys_clk125
    SLICE_X29Y202        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y202        FDRE (Prop_fdre_C_Q)         0.304    -1.168 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[10]/Q
                         net (fo=1, routed)           0.321    -0.847    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[10]
    SLICE_X30Y202        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.118    -2.585    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.504 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.652    -0.852    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X30Y202        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[10]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.628ns  (logic 0.279ns (44.449%)  route 0.349ns (55.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.536    -1.472    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/sys_clk125
    SLICE_X29Y202        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y202        FDRE (Prop_fdre_C_Q)         0.279    -1.193 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[11]/Q
                         net (fo=1, routed)           0.349    -0.844    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[11]
    SLICE_X30Y203        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.118    -2.585    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.504 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.652    -0.852    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X30Y203        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[11]/C

Slack:                    inf
  Source:                 ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.647ns  (logic 0.304ns (47.002%)  route 0.343ns (52.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -1.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.536    -1.472    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/sys_clk125
    SLICE_X29Y201        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y201        FDRE (Prop_fdre_C_Q)         0.304    -1.168 r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_reg_reg/Q
                         net (fo=5, routed)           0.343    -0.825    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_reg
    SLICE_X31Y201        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.118    -2.585    ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/sys_clk125
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    -2.504 r  ETH_FRAME/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst/gmii_bufgmux_inst/O
                         net (fo=163, routed)         1.652    -0.852    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/tx_clk
    SLICE_X31Y201        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_update_sync1_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sclk200

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[0]/PRE
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.596ns  (logic 1.483ns (12.785%)  route 10.113ns (87.215%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 r  reset_n_IBUF_inst/O
                         net (fo=32, routed)          5.743     7.120    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.105     7.225 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         4.370    11.596    ETH_PHY_COM/U0/core_resets_i/reset
    SLICE_X58Y192        FDPE                                         f  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.285    -1.723    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[1]/PRE
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.596ns  (logic 1.483ns (12.785%)  route 10.113ns (87.215%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 r  reset_n_IBUF_inst/O
                         net (fo=32, routed)          5.743     7.120    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.105     7.225 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         4.370    11.596    ETH_PHY_COM/U0/core_resets_i/reset
    SLICE_X58Y192        FDPE                                         f  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.285    -1.723    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[2]/PRE
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.596ns  (logic 1.483ns (12.785%)  route 10.113ns (87.215%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 r  reset_n_IBUF_inst/O
                         net (fo=32, routed)          5.743     7.120    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.105     7.225 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         4.370    11.596    ETH_PHY_COM/U0/core_resets_i/reset
    SLICE_X58Y192        FDPE                                         f  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.285    -1.723    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/PRE
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.596ns  (logic 1.483ns (12.785%)  route 10.113ns (87.215%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 r  reset_n_IBUF_inst/O
                         net (fo=32, routed)          5.743     7.120    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.105     7.225 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         4.370    11.596    ETH_PHY_COM/U0/core_resets_i/reset
    SLICE_X58Y192        FDPE                                         f  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.285    -1.723    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.049ns  (logic 0.000ns (0.000%)  route 5.049ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.049     5.049    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1_0
    SLICE_X61Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.285    -1.723    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/independent_clock_bufg
    SLICE_X61Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.716ns  (logic 0.000ns (0.000%)  route 4.716ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           4.716     4.716    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1_0
    SLICE_X70Y188        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.273    -1.735    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/independent_clock_bufg
    SLICE_X70Y188        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/core_gt_common_i/gtpe2_common_i/PLL0LOCK
                            (internal pin)
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.781ns  (logic 0.000ns (0.000%)  route 1.781ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                 0.000     0.000 r  ETH_PHY_COM/U0/core_gt_common_i/gtpe2_common_i/PLL0LOCK
                         net (fo=2, routed)           1.781     1.781    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1_0
    SLICE_X65Y196        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.280    -1.728    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/independent_clock_bufg
    SLICE_X65Y196        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/core_gt_common_i/gtpe2_common_i/PLL0LOCK
                            (internal pin)
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.357ns  (logic 0.000ns (0.000%)  route 1.357ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                 0.000     0.000 r  ETH_PHY_COM/U0/core_gt_common_i/gtpe2_common_i/PLL0LOCK
                         net (fo=2, routed)           1.357     1.357    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/data_sync_reg1_0
    SLICE_X60Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.285    -1.723    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/independent_clock_bufg
    SLICE_X60Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/data_sync_reg1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ETH_PHY_COM/U0/core_gt_common_i/gtpe2_common_i/PLL0LOCK
                            (internal pin)
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.000ns (0.000%)  route 0.647ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                 0.000     0.000 r  ETH_PHY_COM/U0/core_gt_common_i/gtpe2_common_i/PLL0LOCK
                         net (fo=2, routed)           0.647     0.647    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/data_sync_reg1_0
    SLICE_X60Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.853    -0.939    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/independent_clock_bufg
    SLICE_X60Y198        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/data_sync_reg1/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/core_gt_common_i/gtpe2_common_i/PLL0LOCK
                            (internal pin)
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.000ns (0.000%)  route 0.885ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                 0.000     0.000 r  ETH_PHY_COM/U0/core_gt_common_i/gtpe2_common_i/PLL0LOCK
                         net (fo=2, routed)           0.885     0.885    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1_0
    SLICE_X65Y196        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.848    -0.943    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/independent_clock_bufg
    SLICE_X65Y196        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.494ns  (logic 0.000ns (0.000%)  route 2.494ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.494     2.494    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1_0
    SLICE_X70Y188        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.844    -0.948    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/independent_clock_bufg
    SLICE_X70Y188        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.693ns  (logic 0.000ns (0.000%)  route 2.693ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.693     2.693    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1_0
    SLICE_X61Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.850    -0.941    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/independent_clock_bufg
    SLICE_X61Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[0]/PRE
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.763ns  (logic 0.410ns (7.110%)  route 5.353ns (92.890%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 r  reset_n_IBUF_inst/O
                         net (fo=32, routed)          3.109     3.474    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.045     3.519 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         2.244     5.763    ETH_PHY_COM/U0/core_resets_i/reset
    SLICE_X58Y192        FDPE                                         f  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.850    -0.941    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[1]/PRE
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.763ns  (logic 0.410ns (7.110%)  route 5.353ns (92.890%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 r  reset_n_IBUF_inst/O
                         net (fo=32, routed)          3.109     3.474    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.045     3.519 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         2.244     5.763    ETH_PHY_COM/U0/core_resets_i/reset
    SLICE_X58Y192        FDPE                                         f  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.850    -0.941    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[2]/PRE
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.763ns  (logic 0.410ns (7.110%)  route 5.353ns (92.890%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 r  reset_n_IBUF_inst/O
                         net (fo=32, routed)          3.109     3.474    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.045     3.519 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         2.244     5.763    ETH_PHY_COM/U0/core_resets_i/reset
    SLICE_X58Y192        FDPE                                         f  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.850    -0.941    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/PRE
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        5.763ns  (logic 0.410ns (7.110%)  route 5.353ns (92.890%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 r  reset_n_IBUF_inst/O
                         net (fo=32, routed)          3.109     3.474    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.045     3.519 f  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         2.244     5.763    ETH_PHY_COM/U0/core_resets_i/reset
    SLICE_X58Y192        FDPE                                         f  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.850    -0.941    ETH_PHY_COM/U0/core_resets_i/independent_clock_bufg
    SLICE_X58Y192        FDPE                                         r  ETH_PHY_COM/U0/core_resets_i/pma_reset_pipe_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  oeiclk
  To Clock:  sclk200

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync1/PRE
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.457ns  (logic 0.379ns (26.020%)  route 1.078ns (73.980%))
  Logic Levels:           0  
  Clock Path Skew:        -7.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.721ns
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.399     5.938    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X45Y194        FDSE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y194        FDSE (Prop_fdse_C_Q)         0.379     6.318 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/Q
                         net (fo=76, routed)          1.078     7.395    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5_0[0]
    SLICE_X54Y193        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.287    -1.721    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/independent_clock_bufg
    SLICE_X54Y193        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync1/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2/PRE
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.457ns  (logic 0.379ns (26.020%)  route 1.078ns (73.980%))
  Logic Levels:           0  
  Clock Path Skew:        -7.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.721ns
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.399     5.938    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X45Y194        FDSE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y194        FDSE (Prop_fdse_C_Q)         0.379     6.318 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/Q
                         net (fo=76, routed)          1.078     7.395    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5_0[0]
    SLICE_X54Y193        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.287    -1.721    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/independent_clock_bufg
    SLICE_X54Y193        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync3/PRE
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.457ns  (logic 0.379ns (26.020%)  route 1.078ns (73.980%))
  Logic Levels:           0  
  Clock Path Skew:        -7.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.721ns
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.399     5.938    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X45Y194        FDSE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y194        FDSE (Prop_fdse_C_Q)         0.379     6.318 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/Q
                         net (fo=76, routed)          1.078     7.395    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5_0[0]
    SLICE_X54Y193        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.287    -1.721    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/independent_clock_bufg
    SLICE_X54Y193        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync3/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync4/PRE
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.457ns  (logic 0.379ns (26.020%)  route 1.078ns (73.980%))
  Logic Levels:           0  
  Clock Path Skew:        -7.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.721ns
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.399     5.938    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X45Y194        FDSE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y194        FDSE (Prop_fdse_C_Q)         0.379     6.318 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/Q
                         net (fo=76, routed)          1.078     7.395    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5_0[0]
    SLICE_X54Y193        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.287    -1.721    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/independent_clock_bufg
    SLICE_X54Y193        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync4/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5/PRE
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.457ns  (logic 0.379ns (26.020%)  route 1.078ns (73.980%))
  Logic Levels:           0  
  Clock Path Skew:        -7.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.721ns
    Source Clock Delay      (SCD):    5.939ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.399     5.938    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X45Y194        FDSE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y194        FDSE (Prop_fdse_C_Q)         0.379     6.318 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/Q
                         net (fo=76, routed)          1.078     7.395    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5_0[0]
    SLICE_X54Y193        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.287    -1.721    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/independent_clock_bufg
    SLICE_X54Y193        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/PRE
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.978ns  (logic 0.433ns (44.280%)  route 0.545ns (55.720%))
  Logic Levels:           0  
  Clock Path Skew:        -7.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.398     5.938    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X44Y193        FDSE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y193        FDSE (Prop_fdse_C_Q)         0.433     6.371 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/Q
                         net (fo=83, routed)          0.545     6.915    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/SR[0]
    SLICE_X49Y193        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.288    -1.720    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/independent_clock_bufg
    SLICE_X49Y193        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/PRE
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.978ns  (logic 0.433ns (44.280%)  route 0.545ns (55.720%))
  Logic Levels:           0  
  Clock Path Skew:        -7.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.398     5.938    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X44Y193        FDSE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y193        FDSE (Prop_fdse_C_Q)         0.433     6.371 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/Q
                         net (fo=83, routed)          0.545     6.915    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/SR[0]
    SLICE_X49Y193        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.288    -1.720    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/independent_clock_bufg
    SLICE_X49Y193        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync3/PRE
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.978ns  (logic 0.433ns (44.280%)  route 0.545ns (55.720%))
  Logic Levels:           0  
  Clock Path Skew:        -7.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.398     5.938    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X44Y193        FDSE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y193        FDSE (Prop_fdse_C_Q)         0.433     6.371 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/Q
                         net (fo=83, routed)          0.545     6.915    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/SR[0]
    SLICE_X49Y193        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.288    -1.720    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/independent_clock_bufg
    SLICE_X49Y193        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync3/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync4/PRE
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.978ns  (logic 0.433ns (44.280%)  route 0.545ns (55.720%))
  Logic Levels:           0  
  Clock Path Skew:        -7.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.398     5.938    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X44Y193        FDSE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y193        FDSE (Prop_fdse_C_Q)         0.433     6.371 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/Q
                         net (fo=83, routed)          0.545     6.915    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/SR[0]
    SLICE_X49Y193        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.288    -1.720    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/independent_clock_bufg
    SLICE_X49Y193        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync4/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync5/PRE
                            (recovery check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.978ns  (logic 0.433ns (44.280%)  route 0.545ns (55.720%))
  Logic Levels:           0  
  Clock Path Skew:        -7.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns
    Source Clock Delay      (SCD):    5.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.398     5.938    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X44Y193        FDSE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y193        FDSE (Prop_fdse_C_Q)         0.433     6.371 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/Q
                         net (fo=83, routed)          0.545     6.915    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/SR[0]
    SLICE_X49Y193        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.288    -1.720    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/independent_clock_bufg
    SLICE_X49Y193        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync5/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/STATUS_VECTOR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.635%)  route 0.221ns (57.365%))
  Logic Levels:           0  
  Clock Path Skew:        -3.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.938ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.584     2.314    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X48Y194        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/STATUS_VECTOR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y194        FDRE (Prop_fdre_C_Q)         0.164     2.478 r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/STATUS_VECTOR_reg[1]/Q
                         net (fo=1, routed)           0.221     2.698    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_in
    SLICE_X50Y194        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.853    -0.938    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/independent_clock_bufg
    SLICE_X50Y194        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg1/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/PRE
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.307%)  route 0.243ns (59.693%))
  Logic Levels:           0  
  Clock Path Skew:        -3.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.938ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.584     2.314    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X44Y193        FDSE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y193        FDSE (Prop_fdse_C_Q)         0.164     2.478 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/Q
                         net (fo=83, routed)          0.243     2.721    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/SR[0]
    SLICE_X49Y193        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.853    -0.938    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/independent_clock_bufg
    SLICE_X49Y193        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/PRE
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.307%)  route 0.243ns (59.693%))
  Logic Levels:           0  
  Clock Path Skew:        -3.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.938ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.584     2.314    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X44Y193        FDSE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y193        FDSE (Prop_fdse_C_Q)         0.164     2.478 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/Q
                         net (fo=83, routed)          0.243     2.721    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/SR[0]
    SLICE_X49Y193        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.853    -0.938    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/independent_clock_bufg
    SLICE_X49Y193        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync3/PRE
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.307%)  route 0.243ns (59.693%))
  Logic Levels:           0  
  Clock Path Skew:        -3.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.938ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.584     2.314    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X44Y193        FDSE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y193        FDSE (Prop_fdse_C_Q)         0.164     2.478 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/Q
                         net (fo=83, routed)          0.243     2.721    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/SR[0]
    SLICE_X49Y193        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.853    -0.938    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/independent_clock_bufg
    SLICE_X49Y193        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync3/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync4/PRE
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.307%)  route 0.243ns (59.693%))
  Logic Levels:           0  
  Clock Path Skew:        -3.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.938ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.584     2.314    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X44Y193        FDSE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y193        FDSE (Prop_fdse_C_Q)         0.164     2.478 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/Q
                         net (fo=83, routed)          0.243     2.721    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/SR[0]
    SLICE_X49Y193        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.853    -0.938    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/independent_clock_bufg
    SLICE_X49Y193        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync4/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync5/PRE
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.307%)  route 0.243ns (59.693%))
  Logic Levels:           0  
  Clock Path Skew:        -3.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.938ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.584     2.314    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X44Y193        FDSE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y193        FDSE (Prop_fdse_C_Q)         0.164     2.478 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/Q
                         net (fo=83, routed)          0.243     2.721    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/SR[0]
    SLICE_X49Y193        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.853    -0.938    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/independent_clock_bufg
    SLICE_X49Y193        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync5/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync1/PRE
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.141ns (21.910%)  route 0.503ns (78.090%))
  Logic Levels:           0  
  Clock Path Skew:        -3.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.938ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.584     2.314    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X45Y194        FDSE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y194        FDSE (Prop_fdse_C_Q)         0.141     2.455 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/Q
                         net (fo=76, routed)          0.503     2.957    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5_0[0]
    SLICE_X54Y193        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.853    -0.938    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/independent_clock_bufg
    SLICE_X54Y193        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync1/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2/PRE
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.141ns (21.910%)  route 0.503ns (78.090%))
  Logic Levels:           0  
  Clock Path Skew:        -3.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.938ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.584     2.314    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X45Y194        FDSE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y194        FDSE (Prop_fdse_C_Q)         0.141     2.455 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/Q
                         net (fo=76, routed)          0.503     2.957    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5_0[0]
    SLICE_X54Y193        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.853    -0.938    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/independent_clock_bufg
    SLICE_X54Y193        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync3/PRE
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.141ns (21.910%)  route 0.503ns (78.090%))
  Logic Levels:           0  
  Clock Path Skew:        -3.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.938ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.584     2.314    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X45Y194        FDSE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y194        FDSE (Prop_fdse_C_Q)         0.141     2.455 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/Q
                         net (fo=76, routed)          0.503     2.957    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5_0[0]
    SLICE_X54Y193        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.853    -0.938    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/independent_clock_bufg
    SLICE_X54Y193        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync3/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync4/PRE
                            (removal check against rising-edge clock sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.644ns  (logic 0.141ns (21.910%)  route 0.503ns (78.090%))
  Logic Levels:           0  
  Clock Path Skew:        -3.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.938ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.249ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.584     2.314    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X45Y194        FDSE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y194        FDSE (Prop_fdse_C_Q)         0.141     2.455 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/Q
                         net (fo=76, routed)          0.503     2.957    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5_0[0]
    SLICE_X54Y193        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.853    -0.938    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/independent_clock_bufg
    SLICE_X54Y193        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync4/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  oeihclk
  To Clock:  sclk200

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.996ns  (logic 0.916ns (45.902%)  route 1.080ns (54.098%))
  Logic Levels:           0  
  Clock Path Skew:        -8.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.730ns
    Source Clock Delay      (SCD):    6.331ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.792     6.331    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i_10
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.916     7.247 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXRESETDONE
                         net (fo=1, routed)           1.080     8.327    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_in
    SLICE_X67Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.278    -1.730    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/independent_clock_bufg
    SLICE_X67Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.709ns  (logic 0.951ns (55.647%)  route 0.758ns (44.353%))
  Logic Levels:           0  
  Clock Path Skew:        -8.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns
    Source Clock Delay      (SCD):    6.330ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.791     6.330    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i_10
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.951     7.281 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXRESETDONE
                         net (fo=1, routed)           0.758     8.039    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_in
    SLICE_X60Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.285    -1.723    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/independent_clock_bufg
    SLICE_X60Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.020ns  (logic 0.379ns (37.149%)  route 0.641ns (62.851%))
  Logic Levels:           0  
  Clock Path Skew:        -7.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns
    Source Clock Delay      (SCD):    5.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.397     5.936    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X55Y197        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y197        FDRE (Prop_fdre_C_Q)         0.379     6.315 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.641     6.957    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_in
    SLICE_X58Y196        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.285    -1.723    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/independent_clock_bufg
    SLICE_X58Y196        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.680ns  (logic 0.433ns (63.675%)  route 0.247ns (36.325%))
  Logic Levels:           0  
  Clock Path Skew:        -7.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     1.355 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503     2.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.934 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.524     4.458    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.539 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.389     5.928    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X64Y191        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y191        FDRE (Prop_fdre_C_Q)         0.433     6.361 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.247     6.609    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_in
    SLICE_X64Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.280    -1.728    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/independent_clock_bufg
    SLICE_X64Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.948%)  route 0.119ns (42.052%))
  Logic Levels:           0  
  Clock Path Skew:        -3.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.944ns
    Source Clock Delay      (SCD):    2.307ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.577     2.307    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X64Y191        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y191        FDRE (Prop_fdre_C_Q)         0.164     2.471 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.119     2.590    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_in
    SLICE_X64Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.847    -0.944    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/independent_clock_bufg
    SLICE_X64Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.081%)  route 0.285ns (66.919%))
  Logic Levels:           0  
  Clock Path Skew:        -3.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.940ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.584     2.314    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X55Y197        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y197        FDRE (Prop_fdre_C_Q)         0.141     2.455 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.285     2.740    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_in
    SLICE_X58Y196        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.851    -0.940    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/independent_clock_bufg
    SLICE_X58Y196        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.525ns (61.190%)  route 0.333ns (38.810%))
  Logic Levels:           0  
  Clock Path Skew:        -3.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    2.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.891     2.621    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i_10
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.525     3.146 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXRESETDONE
                         net (fo=1, routed)           0.333     3.479    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_in
    SLICE_X60Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.853    -0.939    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/independent_clock_bufg
    SLICE_X60Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeihclk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.482ns (46.771%)  route 0.549ns (53.229%))
  Logic Levels:           0  
  Clock Path Skew:        -3.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.153ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeihclk rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531     1.704    ETH_PHY_COM/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.730 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.892     2.622    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i_10
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.482     3.104 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXRESETDONE
                         net (fo=1, routed)           0.549     3.653    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_in
    SLICE_X67Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.846    -0.945    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/independent_clock_bufg
    SLICE_X67Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sclk200
  To Clock:  sclk200

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.045ns  (logic 0.379ns (36.251%)  route 0.666ns (63.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns
    Source Clock Delay      (SCD):    -1.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.395    -1.308    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/independent_clock_bufg
    SLICE_X61Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y192        FDRE (Prop_fdre_C_Q)         0.379    -0.929 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg4/Q
                         net (fo=1, routed)           0.666    -0.262    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync4
    SLICE_X61Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.285    -1.723    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/independent_clock_bufg
    SLICE_X61Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg5/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.979ns  (logic 0.348ns (35.561%)  route 0.631ns (64.439%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns
    Source Clock Delay      (SCD):    -1.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.396    -1.307    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/independent_clock_bufg
    SLICE_X58Y196        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y196        FDRE (Prop_fdre_C_Q)         0.348    -0.959 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg5/Q
                         net (fo=1, routed)           0.631    -0.328    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync5
    SLICE_X58Y196        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.285    -1.723    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/independent_clock_bufg
    SLICE_X58Y196        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg6/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.955ns  (logic 0.433ns (45.364%)  route 0.522ns (54.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns
    Source Clock Delay      (SCD):    -1.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.390    -1.313    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/independent_clock_bufg
    SLICE_X64Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y192        FDRE (Prop_fdre_C_Q)         0.433    -0.880 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg4/Q
                         net (fo=1, routed)           0.522    -0.358    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync4
    SLICE_X64Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.280    -1.728    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/independent_clock_bufg
    SLICE_X64Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg5/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.955ns  (logic 0.433ns (45.364%)  route 0.522ns (54.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.735ns
    Source Clock Delay      (SCD):    -1.320ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.383    -1.320    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/independent_clock_bufg
    SLICE_X70Y188        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y188        FDRE (Prop_fdre_C_Q)         0.433    -0.887 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg4/Q
                         net (fo=1, routed)           0.522    -0.365    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync4
    SLICE_X70Y188        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.273    -1.735    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/independent_clock_bufg
    SLICE_X70Y188        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg5/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.911ns  (logic 0.379ns (41.623%)  route 0.532ns (58.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns
    Source Clock Delay      (SCD):    -1.305ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.398    -1.305    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/independent_clock_bufg
    SLICE_X50Y194        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y194        FDRE (Prop_fdre_C_Q)         0.379    -0.926 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg4/Q
                         net (fo=1, routed)           0.532    -0.394    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync4
    SLICE_X50Y194        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.288    -1.720    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/independent_clock_bufg
    SLICE_X50Y194        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg5/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.901ns  (logic 0.379ns (42.087%)  route 0.522ns (57.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.728ns
    Source Clock Delay      (SCD):    -1.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.391    -1.312    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/independent_clock_bufg
    SLICE_X65Y196        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y196        FDRE (Prop_fdre_C_Q)         0.379    -0.933 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg4/Q
                         net (fo=1, routed)           0.522    -0.411    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync4
    SLICE_X65Y196        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.280    -1.728    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/independent_clock_bufg
    SLICE_X65Y196        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg5/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.871ns  (logic 0.379ns (43.502%)  route 0.492ns (56.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns
    Source Clock Delay      (SCD):    -1.305ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.398    -1.305    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/independent_clock_bufg
    SLICE_X50Y194        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y194        FDRE (Prop_fdre_C_Q)         0.379    -0.926 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg2/Q
                         net (fo=1, routed)           0.492    -0.434    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync2
    SLICE_X50Y194        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.288    -1.720    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/independent_clock_bufg
    SLICE_X50Y194        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg3/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.884ns  (logic 0.398ns (45.034%)  route 0.486ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.735ns
    Source Clock Delay      (SCD):    -1.320ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.383    -1.320    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/independent_clock_bufg
    SLICE_X70Y188        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y188        FDRE (Prop_fdre_C_Q)         0.398    -0.922 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg5/Q
                         net (fo=1, routed)           0.486    -0.436    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync5
    SLICE_X70Y188        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.273    -1.735    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/independent_clock_bufg
    SLICE_X70Y188        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg6/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.867ns  (logic 0.379ns (43.691%)  route 0.488ns (56.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.730ns
    Source Clock Delay      (SCD):    -1.315ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.388    -1.315    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/independent_clock_bufg
    SLICE_X67Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y195        FDRE (Prop_fdre_C_Q)         0.379    -0.936 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg4/Q
                         net (fo=1, routed)           0.488    -0.448    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync4
    SLICE_X67Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.278    -1.730    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/independent_clock_bufg
    SLICE_X67Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg5/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.849ns  (logic 0.348ns (41.008%)  route 0.501ns (58.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns
    Source Clock Delay      (SCD):    -1.305ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.398    -1.305    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/independent_clock_bufg
    SLICE_X50Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y195        FDRE (Prop_fdre_C_Q)         0.348    -0.957 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg5/Q
                         net (fo=1, routed)           0.501    -0.456    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync5
    SLICE_X50Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.288    -1.720    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/independent_clock_bufg
    SLICE_X50Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg6/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.384ns  (logic 0.279ns (72.571%)  route 0.105ns (27.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.305ns
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.288    -1.720    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/independent_clock_bufg
    SLICE_X50Y194        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y194        FDRE (Prop_fdre_C_Q)         0.279    -1.441 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/Q
                         net (fo=1, routed)           0.105    -1.335    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync1
    SLICE_X50Y194        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.398    -1.305    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/independent_clock_bufg
    SLICE_X50Y194        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.384ns  (logic 0.279ns (72.571%)  route 0.105ns (27.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.305ns
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.288    -1.720    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/independent_clock_bufg
    SLICE_X50Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y195        FDRE (Prop_fdre_C_Q)         0.279    -1.441 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg3/Q
                         net (fo=1, routed)           0.105    -1.335    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync3
    SLICE_X50Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.398    -1.305    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/independent_clock_bufg
    SLICE_X50Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg4/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.389ns  (logic 0.279ns (71.740%)  route 0.110ns (28.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.305ns
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.288    -1.720    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/independent_clock_bufg
    SLICE_X50Y194        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y194        FDRE (Prop_fdre_C_Q)         0.279    -1.441 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg5/Q
                         net (fo=1, routed)           0.110    -1.331    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync5
    SLICE_X50Y194        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.398    -1.305    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/independent_clock_bufg
    SLICE_X50Y194        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg6/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.424ns  (logic 0.304ns (71.652%)  route 0.120ns (28.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.315ns
    Source Clock Delay      (SCD):    -1.730ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.278    -1.730    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/independent_clock_bufg
    SLICE_X67Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y195        FDRE (Prop_fdre_C_Q)         0.304    -1.426 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.120    -1.306    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync1
    SLICE_X67Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.388    -1.315    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/independent_clock_bufg
    SLICE_X67Y195        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.424ns  (logic 0.304ns (71.652%)  route 0.120ns (28.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.312ns
    Source Clock Delay      (SCD):    -1.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.280    -1.728    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/independent_clock_bufg
    SLICE_X65Y196        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y196        FDRE (Prop_fdre_C_Q)         0.304    -1.424 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1/Q
                         net (fo=1, routed)           0.120    -1.304    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync1
    SLICE_X65Y196        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.391    -1.312    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/independent_clock_bufg
    SLICE_X65Y196        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg2/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.424ns  (logic 0.304ns (71.652%)  route 0.120ns (28.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.308ns
    Source Clock Delay      (SCD):    -1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.285    -1.723    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/independent_clock_bufg
    SLICE_X61Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y192        FDRE (Prop_fdre_C_Q)         0.304    -1.419 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.120    -1.299    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X61Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.395    -1.308    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/independent_clock_bufg
    SLICE_X61Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.433ns  (logic 0.304ns (70.238%)  route 0.129ns (29.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.307ns
    Source Clock Delay      (SCD):    -1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.285    -1.723    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/independent_clock_bufg
    SLICE_X58Y196        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y196        FDRE (Prop_fdre_C_Q)         0.304    -1.419 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.129    -1.290    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X58Y196        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.396    -1.307    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/independent_clock_bufg
    SLICE_X58Y196        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.467ns  (logic 0.347ns (74.260%)  route 0.120ns (25.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.320ns
    Source Clock Delay      (SCD):    -1.735ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.273    -1.735    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/independent_clock_bufg
    SLICE_X70Y188        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y188        FDRE (Prop_fdre_C_Q)         0.347    -1.388 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.120    -1.268    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X70Y188        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.383    -1.320    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/independent_clock_bufg
    SLICE_X70Y188        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.467ns  (logic 0.347ns (74.260%)  route 0.120ns (25.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.313ns
    Source Clock Delay      (SCD):    -1.728ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.280    -1.728    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/independent_clock_bufg
    SLICE_X64Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y192        FDRE (Prop_fdre_C_Q)         0.347    -1.381 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.120    -1.261    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X64Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.390    -1.313    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/independent_clock_bufg
    SLICE_X64Y192        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.467ns  (logic 0.347ns (74.260%)  route 0.120ns (25.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.307ns
    Source Clock Delay      (SCD):    -1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.285    -1.723    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/independent_clock_bufg
    SLICE_X60Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y199        FDRE (Prop_fdre_C_Q)         0.347    -1.376 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.120    -1.256    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync1
    SLICE_X60Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.396    -1.307    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/independent_clock_bufg
    SLICE_X60Y199        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daq_refclk_n
                            (input port)
  Destination:            ETH_PHY_COM/U0/core_gt_common_i/gtpe2_common_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.355ns  (logic 2.355ns (99.991%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E11                                               0.000     0.000 r  daq_refclk_n (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_n
    E11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_N_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_n
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.000     2.355    ETH_PHY_COM/U0/core_gt_common_i/gtrefclk
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                                 r  ETH_PHY_COM/U0/core_gt_common_i/gtpe2_common_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daq_refclk_n
                            (input port)
  Destination:            ETH_PHY_COM/U0/core_gt_common_i/gtpe2_common_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.441ns (99.953%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E11                                               0.000     0.000 r  daq_refclk_n (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_n
    E11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_N_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_n
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.000     0.441    ETH_PHY_COM/U0/core_gt_common_i/gtrefclk
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                                 r  ETH_PHY_COM/U0/core_gt_common_i/gtpe2_common_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  daq_refclk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daq_refclk_p
                            (clock source 'daq_refclk'  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/core_gt_common_i/gtpe2_common_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.355ns  (logic 2.355ns (99.991%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk fall edge)
                                                      4.159     4.159 f  
    F11                                               0.000     4.159 f  daq_refclk_p (IN)
                         net (fo=0)                   0.000     4.159    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     4.159 f  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     4.159    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     6.514 f  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.000     6.514    ETH_PHY_COM/U0/core_gt_common_i/gtrefclk
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                                 f  ETH_PHY_COM/U0/core_gt_common_i/gtpe2_common_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daq_refclk_p
                            (clock source 'daq_refclk'  {rise@0.000ns fall@4.159ns period=8.317ns})
  Destination:            ETH_PHY_COM/U0/core_gt_common_i/gtpe2_common_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.441ns (99.953%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock daq_refclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  daq_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    daq_refclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  DAQ_REFCLK_P_IBUF_COM/O
                         net (fo=1, routed)           0.000     0.000    ETH_PHY_COM/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ETH_PHY_COM/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.000     0.441    ETH_PHY_COM/U0/core_gt_common_i/gtrefclk
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                                 r  ETH_PHY_COM/U0/core_gt_common_i/gtpe2_common_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm0_clkfbout
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SYS_TIMING/mmcm0_inst/CLKFBOUT
                            (clock source 'mmcm0_clkfbout'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYS_TIMING/mmcm0_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.710ns  (logic 0.029ns (1.696%)  route 1.681ns (98.304%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clkfbout fall edge)
                                                      5.000     5.000 f  
    AA4                                               0.000     5.000 f  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     5.437 f  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     5.917    SYS_TIMING/sysclk_ibuf
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.477     2.441 f  SYS_TIMING/mmcm0_inst/CLKFBOUT
                         net (fo=1, routed)           0.739     3.180    SYS_TIMING/mmcm0_clkfbout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     3.209 f  SYS_TIMING/mmcm0_clkfb_inst/O
                         net (fo=1, routed)           0.942     4.150    SYS_TIMING/mmcm0_clkfbout_buf
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  SYS_TIMING/mmcm0_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SYS_TIMING/mmcm0_inst/CLKFBOUT
                            (clock source 'mmcm0_clkfbout'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYS_TIMING/mmcm0_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.077ns (2.316%)  route 3.247ns (97.684%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clkfbout rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKFBOUT
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkfbout
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clkfb_inst/O
                         net (fo=1, routed)           1.535    -1.473    SYS_TIMING/mmcm0_clkfbout_buf
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  SYS_TIMING/mmcm0_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  oei_clkfbout
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT
                            (clock source 'oei_clkfbout'  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.012ns  (logic 0.000ns (0.000%)  route 0.012ns (99.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oei_clkfbout fall edge)
                                                      8.000     8.000 f  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.000 f  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     9.355 f  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.503    10.858    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.077    10.934 f  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.012    10.946    ETH_PHY_COM/U0/core_clocking_i/clkfbout
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT
                            (clock source 'oei_clkfbout'  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oei_clkfbout rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.518 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.605     1.123    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.173 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     1.178    ETH_PHY_COM/U0/core_clocking_i/clkfbout
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sclk125
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ETH_FRAME/led_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.483ns  (logic 4.253ns (40.575%)  route 6.229ns (59.425%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.472    -1.231    ETH_FRAME/sys_clk125
    SLICE_X37Y159        FDRE                                         r  ETH_FRAME/led_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y159        FDRE (Prop_fdre_C_Q)         0.379    -0.852 f  ETH_FRAME/led_reg_reg[1]/Q
                         net (fo=1, routed)           0.395    -0.457    ETH_FRAME/led_reg[1]
    SLICE_X37Y159        LUT1 (Prop_lut1_I0_O)        0.105    -0.352 r  ETH_FRAME/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.834     5.482    led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.769     9.252 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.252    led[1]
    B5                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ETH_FRAME/led_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.383ns  (logic 4.263ns (41.063%)  route 6.119ns (58.937%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.472    -1.231    ETH_FRAME/sys_clk125
    SLICE_X37Y159        FDRE                                         r  ETH_FRAME/led_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y159        FDRE (Prop_fdre_C_Q)         0.379    -0.852 f  ETH_FRAME/led_reg_reg[3]/Q
                         net (fo=1, routed)           0.542    -0.310    ETH_FRAME/led_reg[3]
    SLICE_X37Y159        LUT1 (Prop_lut1_I0_O)        0.105    -0.205 r  ETH_FRAME/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.577     5.372    led_OBUF[3]
    B4                   OBUF (Prop_obuf_I_O)         3.779     9.152 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.152    led[3]
    B4                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ETH_FRAME/led_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.282ns  (logic 4.301ns (41.829%)  route 5.981ns (58.171%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.472    -1.231    ETH_FRAME/sys_clk125
    SLICE_X36Y159        FDRE                                         r  ETH_FRAME/led_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y159        FDRE (Prop_fdre_C_Q)         0.433    -0.798 f  ETH_FRAME/led_reg_reg[0]/Q
                         net (fo=1, routed)           0.415    -0.383    ETH_FRAME/led_reg[0]
    SLICE_X36Y159        LUT1 (Prop_lut1_I0_O)        0.105    -0.278 r  ETH_FRAME/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.566     5.288    led_OBUF[0]
    C4                   OBUF (Prop_obuf_I_O)         3.763     9.051 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.051    led[0]
    C4                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ETH_FRAME/led_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.218ns  (logic 4.257ns (41.657%)  route 5.962ns (58.343%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.472    -1.231    ETH_FRAME/sys_clk125
    SLICE_X37Y159        FDRE                                         r  ETH_FRAME/led_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y159        FDRE (Prop_fdre_C_Q)         0.379    -0.852 f  ETH_FRAME/led_reg_reg[2]/Q
                         net (fo=1, routed)           0.540    -0.312    ETH_FRAME/led_reg[2]
    SLICE_X37Y159        LUT1 (Prop_lut1_I0_O)        0.105    -0.207 r  ETH_FRAME/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.421     5.215    led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.773     8.987 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.987    led[2]
    A5                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ETH_FRAME/led_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.868ns  (logic 4.323ns (43.811%)  route 5.545ns (56.189%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.394    -1.309    ETH_FRAME/sys_clk125
    SLICE_X42Y161        FDRE                                         r  ETH_FRAME/led_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y161        FDRE (Prop_fdre_C_Q)         0.433    -0.876 f  ETH_FRAME/led_reg_reg[4]/Q
                         net (fo=1, routed)           0.415    -0.461    ETH_FRAME/led_reg[4]
    SLICE_X42Y161        LUT1 (Prop_lut1_I0_O)        0.105    -0.356 r  ETH_FRAME/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.129     4.774    led_OBUF[4]
    A4                   OBUF (Prop_obuf_I_O)         3.785     8.559 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.559    led[4]
    A4                                                                r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ETH_FRAME/led_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.329ns  (logic 4.241ns (50.923%)  route 4.088ns (49.077%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.065     1.972    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.553    -4.581 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.797    -2.784    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.472    -1.231    ETH_FRAME/sys_clk125
    SLICE_X37Y159        FDRE                                         r  ETH_FRAME/led_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y159        FDRE (Prop_fdre_C_Q)         0.379    -0.852 f  ETH_FRAME/led_reg_reg[5]/Q
                         net (fo=1, routed)           0.397    -0.455    ETH_FRAME/led_reg[5]
    SLICE_X37Y159        LUT1 (Prop_lut1_I0_O)        0.105    -0.350 r  ETH_FRAME/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.690     3.341    led_OBUF[5]
    D3                   OBUF (Prop_obuf_I_O)         3.757     7.098 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.098    led[5]
    D3                                                                r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ETH_FRAME/led_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.974ns  (logic 2.204ns (55.469%)  route 1.770ns (44.531%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.678    -1.836 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.684    -1.152    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.613    -0.513    ETH_FRAME/sys_clk125
    SLICE_X37Y159        FDRE                                         r  ETH_FRAME/led_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y159        FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  ETH_FRAME/led_reg_reg[5]/Q
                         net (fo=1, routed)           0.157    -0.215    ETH_FRAME/led_reg[5]
    SLICE_X37Y159        LUT1 (Prop_lut1_I0_O)        0.045    -0.170 r  ETH_FRAME/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.612     1.443    led_OBUF[5]
    D3                   OBUF (Prop_obuf_I_O)         2.018     3.461 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.461    led[5]
    D3                                                                r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ETH_FRAME/led_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.870ns  (logic 2.255ns (46.305%)  route 2.615ns (53.695%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.678    -1.836 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.684    -1.152    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.582    -0.544    ETH_FRAME/sys_clk125
    SLICE_X42Y161        FDRE                                         r  ETH_FRAME/led_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y161        FDRE (Prop_fdre_C_Q)         0.164    -0.380 f  ETH_FRAME/led_reg_reg[4]/Q
                         net (fo=1, routed)           0.162    -0.218    ETH_FRAME/led_reg[4]
    SLICE_X42Y161        LUT1 (Prop_lut1_I0_O)        0.045    -0.173 r  ETH_FRAME/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.452     2.280    led_OBUF[4]
    A4                   OBUF (Prop_obuf_I_O)         2.046     4.326 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.326    led[4]
    A4                                                                r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ETH_FRAME/led_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.086ns  (logic 2.219ns (43.637%)  route 2.867ns (56.363%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.678    -1.836 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.684    -1.152    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.613    -0.513    ETH_FRAME/sys_clk125
    SLICE_X37Y159        FDRE                                         r  ETH_FRAME/led_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y159        FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  ETH_FRAME/led_reg_reg[2]/Q
                         net (fo=1, routed)           0.218    -0.154    ETH_FRAME/led_reg[2]
    SLICE_X37Y159        LUT1 (Prop_lut1_I0_O)        0.045    -0.109 r  ETH_FRAME/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.648     2.539    led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         2.033     4.573 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.573    led[2]
    A5                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ETH_FRAME/led_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.111ns  (logic 2.233ns (43.685%)  route 2.878ns (56.315%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.678    -1.836 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.684    -1.152    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.613    -0.513    ETH_FRAME/sys_clk125
    SLICE_X36Y159        FDRE                                         r  ETH_FRAME/led_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y159        FDRE (Prop_fdre_C_Q)         0.164    -0.349 f  ETH_FRAME/led_reg_reg[0]/Q
                         net (fo=1, routed)           0.162    -0.187    ETH_FRAME/led_reg[0]
    SLICE_X36Y159        LUT1 (Prop_lut1_I0_O)        0.045    -0.142 r  ETH_FRAME/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.716     2.574    led_OBUF[0]
    C4                   OBUF (Prop_obuf_I_O)         2.024     4.598 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.598    led[0]
    C4                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ETH_FRAME/led_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.183ns  (logic 2.226ns (42.946%)  route 2.957ns (57.054%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.678    -1.836 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.684    -1.152    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.613    -0.513    ETH_FRAME/sys_clk125
    SLICE_X37Y159        FDRE                                         r  ETH_FRAME/led_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y159        FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  ETH_FRAME/led_reg_reg[3]/Q
                         net (fo=1, routed)           0.219    -0.153    ETH_FRAME/led_reg[3]
    SLICE_X37Y159        LUT1 (Prop_lut1_I0_O)        0.045    -0.108 r  ETH_FRAME/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.738     2.630    led_OBUF[3]
    B4                   OBUF (Prop_obuf_I_O)         2.040     4.670 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.670    led[3]
    B4                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ETH_FRAME/led_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.299ns  (logic 2.216ns (41.817%)  route 3.083ns (58.183%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.440     0.842    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.678    -1.836 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.684    -1.152    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.613    -0.513    ETH_FRAME/sys_clk125
    SLICE_X37Y159        FDRE                                         r  ETH_FRAME/led_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y159        FDRE (Prop_fdre_C_Q)         0.141    -0.372 f  ETH_FRAME/led_reg_reg[1]/Q
                         net (fo=1, routed)           0.155    -0.217    ETH_FRAME/led_reg[1]
    SLICE_X37Y159        LUT1 (Prop_lut1_I0_O)        0.045    -0.172 r  ETH_FRAME/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.928     2.756    led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         2.030     4.786 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.786    led[1]
    B5                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sclk200
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SYS_TIMING/mmcm0_inst/CLKOUT1
                            (clock source 'sclk200'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/core_gt_common_i/gtpe2_common_i/PLL0LOCKDETCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.920ns  (logic 0.029ns (1.510%)  route 1.891ns (98.490%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 fall edge)    2.500     2.500 f  
    AA4                                               0.000     2.500 f  sysclk_p (IN)
                         net (fo=0)                   0.000     2.500    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     2.937 f  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     3.417    SYS_TIMING/sysclk_ibuf
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -0.059 f  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739     0.680    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.709 f  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.152     1.861    ETH_PHY_COM/U0/core_gt_common_i/independent_clock_bufg
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                                 f  ETH_PHY_COM/U0/core_gt_common_i/gtpe2_common_i/PLL0LOCKDETCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SYS_TIMING/mmcm0_inst/CLKOUT1
                            (clock source 'sclk200'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ETH_PHY_COM/U0/core_gt_common_i/gtpe2_common_i/PLL0LOCKDETCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.449ns  (logic 0.077ns (2.233%)  route 3.372ns (97.767%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.660    -1.348    ETH_PHY_COM/U0/core_gt_common_i/independent_clock_bufg
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                                 r  ETH_PHY_COM/U0/core_gt_common_i/gtpe2_common_i/PLL0LOCKDETCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  oeiclk

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.666ns  (logic 0.105ns (1.853%)  route 5.561ns (98.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.049     5.049    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/dcm_locked
    SLICE_X61Y192        LUT2 (Prop_lut2_I1_O)        0.105     5.154 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.512     5.666    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X52Y192        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.288     5.584    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X52Y192        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.666ns  (logic 0.105ns (1.853%)  route 5.561ns (98.147%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           5.049     5.049    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/dcm_locked
    SLICE_X61Y192        LUT2 (Prop_lut2_I1_O)        0.105     5.154 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.512     5.666    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X52Y192        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.293 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.400     2.693    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.766 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     4.218    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.295 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         1.288     5.584    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X52Y192        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.962ns  (logic 0.045ns (1.519%)  route 2.917ns (98.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.693     2.693    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/dcm_locked
    SLICE_X61Y192        LUT2 (Prop_lut2_I1_O)        0.045     2.738 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.224     2.962    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X52Y192        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.852     2.944    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X52Y192        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.962ns  (logic 0.045ns (1.519%)  route 2.917ns (98.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.693     2.693    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/dcm_locked
    SLICE_X61Y192        LUT2 (Prop_lut2_I1_O)        0.045     2.738 f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.224     2.962    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X52Y192        FDPE                                         f  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    ETH_PHY_COM/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.558 r  ETH_PHY_COM/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.874     1.431    ETH_PHY_COM/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.484 r  ETH_PHY_COM/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579     2.063    ETH_PHY_COM/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.092 r  ETH_PHY_COM/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=646, routed)         0.852     2.944    ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X52Y192        FDPE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sclk125

Max Delay           434 Endpoints
Min Delay           434 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.464ns  (logic 1.483ns (11.012%)  route 11.981ns (88.988%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 f  reset_n_IBUF_inst/O
                         net (fo=32, routed)          5.743     7.120    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.105     7.225 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         6.238    13.464    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/SR[0]
    SLICE_X23Y204        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.540    -1.468    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/sys_clk125
    SLICE_X23Y204        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.464ns  (logic 1.483ns (11.012%)  route 11.981ns (88.988%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 f  reset_n_IBUF_inst/O
                         net (fo=32, routed)          5.743     7.120    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.105     7.225 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         6.238    13.464    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/SR[0]
    SLICE_X23Y204        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.540    -1.468    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/sys_clk125
    SLICE_X23Y204        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.190ns  (logic 1.483ns (11.240%)  route 11.707ns (88.760%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 f  reset_n_IBUF_inst/O
                         net (fo=32, routed)          5.743     7.120    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.105     7.225 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         5.964    13.190    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/SR[0]
    SLICE_X26Y204        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.537    -1.471    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/sys_clk125
    SLICE_X26Y204        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.190ns  (logic 1.483ns (11.240%)  route 11.707ns (88.760%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 f  reset_n_IBUF_inst/O
                         net (fo=32, routed)          5.743     7.120    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.105     7.225 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         5.964    13.190    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/SR[0]
    SLICE_X26Y204        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.537    -1.471    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/sys_clk125
    SLICE_X26Y204        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.190ns  (logic 1.483ns (11.240%)  route 11.707ns (88.760%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 f  reset_n_IBUF_inst/O
                         net (fo=32, routed)          5.743     7.120    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.105     7.225 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         5.964    13.190    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/SR[0]
    SLICE_X26Y204        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.537    -1.471    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/sys_clk125
    SLICE_X26Y204        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.190ns  (logic 1.483ns (11.240%)  route 11.707ns (88.760%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 f  reset_n_IBUF_inst/O
                         net (fo=32, routed)          5.743     7.120    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.105     7.225 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         5.964    13.190    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/SR[0]
    SLICE_X26Y204        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.537    -1.471    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/sys_clk125
    SLICE_X26Y204        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.190ns  (logic 1.483ns (11.240%)  route 11.707ns (88.760%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 f  reset_n_IBUF_inst/O
                         net (fo=32, routed)          5.743     7.120    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.105     7.225 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         5.964    13.190    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/SR[0]
    SLICE_X26Y204        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.537    -1.471    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/sys_clk125
    SLICE_X26Y204        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.190ns  (logic 1.483ns (11.240%)  route 11.707ns (88.760%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 f  reset_n_IBUF_inst/O
                         net (fo=32, routed)          5.743     7.120    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.105     7.225 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         5.964    13.190    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/SR[0]
    SLICE_X26Y204        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.537    -1.471    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/sys_clk125
    SLICE_X26Y204        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.190ns  (logic 1.483ns (11.240%)  route 11.707ns (88.760%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 f  reset_n_IBUF_inst/O
                         net (fo=32, routed)          5.743     7.120    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.105     7.225 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         5.964    13.190    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/SR[0]
    SLICE_X26Y204        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.537    -1.471    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/sys_clk125
    SLICE_X26Y204        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.190ns  (logic 1.483ns (11.240%)  route 11.707ns (88.760%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 f  reset_n_IBUF_inst/O
                         net (fo=32, routed)          5.743     7.120    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/reset_n_IBUF
    SLICE_X50Y154        LUT1 (Prop_lut1_I0_O)        0.105     7.225 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/ETH_PHY_COM_i_1/O
                         net (fo=283, routed)         5.964    13.190    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/SR[0]
    SLICE_X26Y204        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        1.537    -1.471    ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/sys_clk125
    SLICE_X26Y204        FDRE                                         r  ETH_FRAME/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync2_reg_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/s_eth_payload_axis_tready_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.638ns  (logic 0.410ns (15.534%)  route 2.228ns (84.466%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 r  reset_n_IBUF_inst/O
                         net (fo=32, routed)          2.228     2.593    ETH_FRAME/eth_axis_rx_inst/reset_n_IBUF
    SLICE_X67Y172        LUT6 (Prop_lut6_I5_O)        0.045     2.638 r  ETH_FRAME/eth_axis_rx_inst/s_eth_payload_axis_tready_reg_i_1__0/O
                         net (fo=1, routed)           0.000     2.638    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/s_eth_payload_axis_tready_reg_reg_1
    SLICE_X67Y172        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/s_eth_payload_axis_tready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.833    -0.958    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/sys_clk125
    SLICE_X67Y172        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/s_eth_payload_axis_tready_reg_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/udp_complete_inst/ip_complete_inst/s_select_arp_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.773ns  (logic 0.410ns (14.774%)  route 2.364ns (85.226%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 r  reset_n_IBUF_inst/O
                         net (fo=32, routed)          2.364     2.728    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/reset_n_IBUF
    SLICE_X67Y170        LUT5 (Prop_lut5_I4_O)        0.045     2.773 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/s_select_arp_reg_i_1/O
                         net (fo=1, routed)           0.000     2.773    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst_n_16
    SLICE_X67Y170        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/s_select_arp_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.836    -0.956    ETH_FRAME/udp_complete_inst/ip_complete_inst/sys_clk125
    SLICE_X67Y170        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/s_select_arp_reg_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/udp_complete_inst/ip_complete_inst/s_select_ip_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.801ns  (logic 0.410ns (14.626%)  route 2.392ns (85.374%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 r  reset_n_IBUF_inst/O
                         net (fo=32, routed)          2.392     2.756    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/reset_n_IBUF
    SLICE_X66Y170        LUT5 (Prop_lut5_I4_O)        0.045     2.801 r  ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst/ip_eth_rx_inst/s_select_ip_reg_i_1__0/O
                         net (fo=1, routed)           0.000     2.801    ETH_FRAME/udp_complete_inst/ip_complete_inst/ip_inst_n_18
    SLICE_X66Y170        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/s_select_ip_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.836    -0.956    ETH_FRAME/udp_complete_inst/ip_complete_inst/sys_clk125
    SLICE_X66Y170        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/s_select_ip_reg_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/udp_complete_inst/ip_complete_inst/s_select_none_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.861ns  (logic 0.410ns (14.319%)  route 2.452ns (85.681%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 r  reset_n_IBUF_inst/O
                         net (fo=32, routed)          2.452     2.816    ETH_FRAME/eth_axis_rx_inst/reset_n_IBUF
    SLICE_X66Y170        LUT6 (Prop_lut6_I5_O)        0.045     2.861 r  ETH_FRAME/eth_axis_rx_inst/s_select_none_reg_i_1/O
                         net (fo=1, routed)           0.000     2.861    ETH_FRAME/udp_complete_inst/ip_complete_inst/s_select_none_reg_reg_1
    SLICE_X66Y170        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/s_select_none_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.836    -0.956    ETH_FRAME/udp_complete_inst/ip_complete_inst/sys_clk125
    SLICE_X66Y170        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/s_select_none_reg_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/eth_axis_rx_inst/read_eth_header_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.895ns  (logic 0.410ns (14.151%)  route 2.486ns (85.849%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 f  reset_n_IBUF_inst/O
                         net (fo=32, routed)          2.486     2.850    ETH_FRAME/eth_axis_rx_inst/reset_n_IBUF
    SLICE_X64Y170        LUT6 (Prop_lut6_I4_O)        0.045     2.895 r  ETH_FRAME/eth_axis_rx_inst/read_eth_header_reg_i_1__0/O
                         net (fo=1, routed)           0.000     2.895    ETH_FRAME/eth_axis_rx_inst/read_eth_header_reg_i_1__0_n_0
    SLICE_X64Y170        FDRE                                         r  ETH_FRAME/eth_axis_rx_inst/read_eth_header_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.837    -0.954    ETH_FRAME/eth_axis_rx_inst/sys_clk125
    SLICE_X64Y170        FDRE                                         r  ETH_FRAME/eth_axis_rx_inst/read_eth_header_reg_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/ptr_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.904ns  (logic 0.416ns (14.316%)  route 2.488ns (85.684%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 f  reset_n_IBUF_inst/O
                         net (fo=32, routed)          2.286     2.650    ETH_FRAME/eth_axis_rx_inst/reset_n_IBUF
    SLICE_X67Y172        LUT5 (Prop_lut5_I0_O)        0.051     2.701 r  ETH_FRAME/eth_axis_rx_inst/ptr_reg[4]_i_1__0/O
                         net (fo=6, routed)           0.202     2.904    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/ptr_reg_reg[0]_0[0]
    SLICE_X66Y172        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/ptr_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.833    -0.958    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/sys_clk125
    SLICE_X66Y172        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/ptr_reg_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/ptr_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.904ns  (logic 0.416ns (14.316%)  route 2.488ns (85.684%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 f  reset_n_IBUF_inst/O
                         net (fo=32, routed)          2.286     2.650    ETH_FRAME/eth_axis_rx_inst/reset_n_IBUF
    SLICE_X67Y172        LUT5 (Prop_lut5_I0_O)        0.051     2.701 r  ETH_FRAME/eth_axis_rx_inst/ptr_reg[4]_i_1__0/O
                         net (fo=6, routed)           0.202     2.904    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/ptr_reg_reg[0]_0[0]
    SLICE_X66Y172        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/ptr_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.833    -0.958    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/sys_clk125
    SLICE_X66Y172        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/ptr_reg_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/ptr_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.904ns  (logic 0.416ns (14.316%)  route 2.488ns (85.684%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 f  reset_n_IBUF_inst/O
                         net (fo=32, routed)          2.286     2.650    ETH_FRAME/eth_axis_rx_inst/reset_n_IBUF
    SLICE_X67Y172        LUT5 (Prop_lut5_I0_O)        0.051     2.701 r  ETH_FRAME/eth_axis_rx_inst/ptr_reg[4]_i_1__0/O
                         net (fo=6, routed)           0.202     2.904    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/ptr_reg_reg[0]_0[0]
    SLICE_X66Y172        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/ptr_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.833    -0.958    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/sys_clk125
    SLICE_X66Y172        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/ptr_reg_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/eth_axis_rx_inst/temp_m_eth_payload_axis_tvalid_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.929ns  (logic 0.410ns (13.987%)  route 2.520ns (86.013%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 r  reset_n_IBUF_inst/O
                         net (fo=32, routed)          2.520     2.884    ETH_FRAME/eth_axis_rx_inst/reset_n_IBUF
    SLICE_X64Y170        LUT6 (Prop_lut6_I2_O)        0.045     2.929 r  ETH_FRAME/eth_axis_rx_inst/temp_m_eth_payload_axis_tvalid_reg_i_1__2/O
                         net (fo=1, routed)           0.000     2.929    ETH_FRAME/eth_axis_rx_inst/temp_m_eth_payload_axis_tvalid_reg_i_1__2_n_0
    SLICE_X64Y170        FDRE                                         r  ETH_FRAME/eth_axis_rx_inst/temp_m_eth_payload_axis_tvalid_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.837    -0.954    ETH_FRAME/eth_axis_rx_inst/sys_clk125
    SLICE_X64Y170        FDRE                                         r  ETH_FRAME/eth_axis_rx_inst/temp_m_eth_payload_axis_tvalid_reg_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/ptr_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sclk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.006ns  (logic 0.416ns (13.829%)  route 2.590ns (86.171%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 f  reset_n_IBUF_inst/O
                         net (fo=32, routed)          2.286     2.650    ETH_FRAME/eth_axis_rx_inst/reset_n_IBUF
    SLICE_X67Y172        LUT5 (Prop_lut5_I0_O)        0.051     2.701 r  ETH_FRAME/eth_axis_rx_inst/ptr_reg[4]_i_1__0/O
                         net (fo=6, routed)           0.305     3.006    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/ptr_reg_reg[0]_0[0]
    SLICE_X66Y174        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/ptr_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sclk125 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT3
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk3_inst/O
                         net (fo=2729, routed)        0.831    -0.961    ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/sys_clk125
    SLICE_X66Y174        FDRE                                         r  ETH_FRAME/udp_complete_inst/ip_complete_inst/arp_inst/arp_eth_rx_inst/ptr_reg_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sclk200

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ETH_PHY_COM/U0/core_gt_common_i/gtpe2_common_i/PLL0REFCLKLOST
                            (internal pin)
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.800ns  (logic 0.210ns (7.501%)  route 2.590ns (92.499%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                 0.000     0.000 f  ETH_PHY_COM/U0/core_gt_common_i/gtpe2_common_i/PLL0REFCLKLOST
                         net (fo=1, routed)           1.899     1.899    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg_1
    SLICE_X66Y194        LUT3 (Prop_lut3_I2_O)        0.105     2.004 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pll_reset_asserted_i_2/O
                         net (fo=2, routed)           0.690     2.695    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET0
    SLICE_X66Y196        LUT6 (Prop_lut6_I0_O)        0.105     2.800 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_i_1/O
                         net (fo=1, routed)           0.000     2.800    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_i_1_n_0
    SLICE_X66Y196        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.278    -1.730    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X66Y196        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/core_gt_common_i/gtpe2_common_i/PLL0REFCLKLOST
                            (internal pin)
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pll_reset_asserted_reg/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.680ns  (logic 0.210ns (7.837%)  route 2.470ns (92.163%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                 0.000     0.000 f  ETH_PHY_COM/U0/core_gt_common_i/gtpe2_common_i/PLL0REFCLKLOST
                         net (fo=1, routed)           1.899     1.899    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg_1
    SLICE_X66Y194        LUT3 (Prop_lut3_I2_O)        0.105     2.004 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pll_reset_asserted_i_2/O
                         net (fo=2, routed)           0.570     2.575    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET0
    SLICE_X66Y194        LUT6 (Prop_lut6_I0_O)        0.105     2.680 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pll_reset_asserted_i_1/O
                         net (fo=1, routed)           0.000     2.680    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pll_reset_asserted_i_1_n_0
    SLICE_X66Y194        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pll_reset_asserted_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           1.004     1.870    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         1.278    -1.730    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X66Y194        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pll_reset_asserted_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ETH_PHY_COM/U0/core_gt_common_i/gtpe2_common_i/PLL0REFCLKLOST
                            (internal pin)
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pll_reset_asserted_reg/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.090ns (7.398%)  route 1.127ns (92.602%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                 0.000     0.000 f  ETH_PHY_COM/U0/core_gt_common_i/gtpe2_common_i/PLL0REFCLKLOST
                         net (fo=1, routed)           0.888     0.888    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg_1
    SLICE_X66Y194        LUT3 (Prop_lut3_I2_O)        0.045     0.933 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pll_reset_asserted_i_2/O
                         net (fo=2, routed)           0.238     1.172    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET0
    SLICE_X66Y194        LUT6 (Prop_lut6_I0_O)        0.045     1.217 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pll_reset_asserted_i_1/O
                         net (fo=1, routed)           0.000     1.217    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pll_reset_asserted_i_1_n_0
    SLICE_X66Y194        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pll_reset_asserted_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.846    -0.945    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X66Y194        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pll_reset_asserted_reg/C

Slack:                    inf
  Source:                 ETH_PHY_COM/U0/core_gt_common_i/gtpe2_common_i/PLL0REFCLKLOST
                            (internal pin)
  Destination:            ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/D
                            (rising edge-triggered cell FDRE clocked by sclk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.275ns  (logic 0.090ns (7.060%)  route 1.185ns (92.940%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                 0.000     0.000 f  ETH_PHY_COM/U0/core_gt_common_i/gtpe2_common_i/PLL0REFCLKLOST
                         net (fo=1, routed)           0.888     0.888    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg_1
    SLICE_X66Y194        LUT3 (Prop_lut3_I2_O)        0.045     0.933 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pll_reset_asserted_i_2/O
                         net (fo=2, routed)           0.296     1.230    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET0
    SLICE_X66Y196        LUT6 (Prop_lut6_I0_O)        0.045     1.275 r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_i_1/O
                         net (fo=1, routed)           0.000     1.275    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_i_1_n_0
    SLICE_X66Y196        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sclk200 rise edge)    0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    SYS_TIMING/sysclk_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  SYS_TIMING/sysclk_ibufds_inst/O
                         net (fo=1, routed)           0.480     0.917    SYS_TIMING/sysclk_ibuf
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  SYS_TIMING/mmcm0_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    SYS_TIMING/mmcm0_clkout1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  SYS_TIMING/mmcm0_clk1_inst/O
                         net (fo=289, routed)         0.846    -0.945    ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X66Y196        FDRE                                         r  ETH_PHY_COM/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C





