{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752271108151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752271108151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 12 00:58:27 2025 " "Processing started: Sat Jul 12 00:58:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752271108151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271108151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271108151 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1752271109724 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1752271109725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "ALU.vhd" "" { Text "D:/Mohamed/Educationn/NTI/Mini_projects/01.ALU/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752271129608 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/Mohamed/Educationn/NTI/Mini_projects/01.ALU/ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752271129608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271129608 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1752271129814 ""}
{ "Warning" "WSGN_SEARCH_FILE" "four_bit_adder.vhd 2 1 " "Using design file four_bit_adder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Four_bit_adder-Behavioral " "Found design unit 1: Four_bit_adder-Behavioral" {  } { { "four_bit_adder.vhd" "" { Text "D:/Mohamed/Educationn/NTI/Mini_projects/01.ALU/four_bit_adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752271129991 ""} { "Info" "ISGN_ENTITY_NAME" "1 Four_bit_adder " "Found entity 1: Four_bit_adder" {  } { { "four_bit_adder.vhd" "" { Text "D:/Mohamed/Educationn/NTI/Mini_projects/01.ALU/four_bit_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752271129991 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1752271129991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_bit_adder Four_bit_adder:ADDER " "Elaborating entity \"Four_bit_adder\" for hierarchy \"Four_bit_adder:ADDER\"" {  } { { "ALU.vhd" "ADDER" { Text "D:/Mohamed/Educationn/NTI/Mini_projects/01.ALU/ALU.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752271129991 ""}
{ "Warning" "WSGN_SEARCH_FILE" "four_bit_subtractor.vhd 2 1 " "Using design file four_bit_subtractor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Four_bit_subtractor-Structural " "Found design unit 1: Four_bit_subtractor-Structural" {  } { { "four_bit_subtractor.vhd" "" { Text "D:/Mohamed/Educationn/NTI/Mini_projects/01.ALU/four_bit_subtractor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752271130074 ""} { "Info" "ISGN_ENTITY_NAME" "1 Four_bit_subtractor " "Found entity 1: Four_bit_subtractor" {  } { { "four_bit_subtractor.vhd" "" { Text "D:/Mohamed/Educationn/NTI/Mini_projects/01.ALU/four_bit_subtractor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752271130074 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1752271130074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_bit_subtractor Four_bit_subtractor:SUBTRACTOR " "Elaborating entity \"Four_bit_subtractor\" for hierarchy \"Four_bit_subtractor:SUBTRACTOR\"" {  } { { "ALU.vhd" "SUBTRACTOR" { Text "D:/Mohamed/Educationn/NTI/Mini_projects/01.ALU/ALU.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752271130074 ""}
{ "Warning" "WSGN_SEARCH_FILE" "binarymultiplier4bit.vhd 2 1 " "Using design file binarymultiplier4bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryMultiplier4bit-Structural " "Found design unit 1: BinaryMultiplier4bit-Structural" {  } { { "binarymultiplier4bit.vhd" "" { Text "D:/Mohamed/Educationn/NTI/Mini_projects/01.ALU/binarymultiplier4bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752271130135 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryMultiplier4bit " "Found entity 1: BinaryMultiplier4bit" {  } { { "binarymultiplier4bit.vhd" "" { Text "D:/Mohamed/Educationn/NTI/Mini_projects/01.ALU/binarymultiplier4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752271130135 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1752271130135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryMultiplier4bit BinaryMultiplier4bit:MULTIPLIER " "Elaborating entity \"BinaryMultiplier4bit\" for hierarchy \"BinaryMultiplier4bit:MULTIPLIER\"" {  } { { "ALU.vhd" "MULTIPLIER" { Text "D:/Mohamed/Educationn/NTI/Mini_projects/01.ALU/ALU.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752271130135 ""}
{ "Warning" "WSGN_SEARCH_FILE" "halfadder.vhd 2 1 " "Using design file halfadder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfAdder-Behavioral " "Found design unit 1: HalfAdder-Behavioral" {  } { { "halfadder.vhd" "" { Text "D:/Mohamed/Educationn/NTI/Mini_projects/01.ALU/halfadder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752271130174 ""} { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "halfadder.vhd" "" { Text "D:/Mohamed/Educationn/NTI/Mini_projects/01.ALU/halfadder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752271130174 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1752271130174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdder BinaryMultiplier4bit:MULTIPLIER\|HalfAdder:HA1 " "Elaborating entity \"HalfAdder\" for hierarchy \"BinaryMultiplier4bit:MULTIPLIER\|HalfAdder:HA1\"" {  } { { "binarymultiplier4bit.vhd" "HA1" { Text "D:/Mohamed/Educationn/NTI/Mini_projects/01.ALU/binarymultiplier4bit.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752271130175 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladder.vhd 2 1 " "Using design file fulladder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-Behavioral " "Found design unit 1: FullAdder-Behavioral" {  } { { "fulladder.vhd" "" { Text "D:/Mohamed/Educationn/NTI/Mini_projects/01.ALU/fulladder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752271130194 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "fulladder.vhd" "" { Text "D:/Mohamed/Educationn/NTI/Mini_projects/01.ALU/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752271130194 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1752271130194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder BinaryMultiplier4bit:MULTIPLIER\|FullAdder:FA1 " "Elaborating entity \"FullAdder\" for hierarchy \"BinaryMultiplier4bit:MULTIPLIER\|FullAdder:FA1\"" {  } { { "binarymultiplier4bit.vhd" "FA1" { Text "D:/Mohamed/Educationn/NTI/Mini_projects/01.ALU/binarymultiplier4bit.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752271130195 ""}
{ "Warning" "WSGN_SEARCH_FILE" "greater_than.vhd 2 1 " "Using design file greater_than.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Greater_than-Behavioral " "Found design unit 1: Greater_than-Behavioral" {  } { { "greater_than.vhd" "" { Text "D:/Mohamed/Educationn/NTI/Mini_projects/01.ALU/greater_than.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752271130240 ""} { "Info" "ISGN_ENTITY_NAME" "1 Greater_than " "Found entity 1: Greater_than" {  } { { "greater_than.vhd" "" { Text "D:/Mohamed/Educationn/NTI/Mini_projects/01.ALU/greater_than.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752271130240 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1752271130240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Greater_than Greater_than:GT " "Elaborating entity \"Greater_than\" for hierarchy \"Greater_than:GT\"" {  } { { "ALU.vhd" "GT" { Text "D:/Mohamed/Educationn/NTI/Mini_projects/01.ALU/ALU.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752271130240 ""}
{ "Warning" "WSGN_SEARCH_FILE" "less_than.vhd 2 1 " "Using design file less_than.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 less_than-Behavioral " "Found design unit 1: less_than-Behavioral" {  } { { "less_than.vhd" "" { Text "D:/Mohamed/Educationn/NTI/Mini_projects/01.ALU/less_than.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752271130283 ""} { "Info" "ISGN_ENTITY_NAME" "1 less_than " "Found entity 1: less_than" {  } { { "less_than.vhd" "" { Text "D:/Mohamed/Educationn/NTI/Mini_projects/01.ALU/less_than.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752271130283 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1752271130283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "less_than less_than:LT " "Elaborating entity \"less_than\" for hierarchy \"less_than:LT\"" {  } { { "ALU.vhd" "LT" { Text "D:/Mohamed/Educationn/NTI/Mini_projects/01.ALU/ALU.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752271130283 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1752271131970 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1752271133175 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752271133175 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "82 " "Implemented 82 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1752271133802 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1752271133802 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Implemented 63 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1752271133802 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1752271133802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752271133815 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 12 00:58:53 2025 " "Processing ended: Sat Jul 12 00:58:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752271133815 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752271133815 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752271133815 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752271133815 ""}
