Simulator report for Projeto1_qsim
Tue Oct 19 19:41:22 2021
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 384 nodes    ;
; Simulation Coverage         ;      14.59 % ;
; Total Number of Transitions ; 1901         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                                                             ; Default Value ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                                                          ; Timing        ;
; Start time                                                                                 ; 0 ns                                                                                                ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                                                                 ;               ;
; Vector input source                                                                        ; C:/Users/Leonardo/Downloads/Quartus/Eletronica digital/ED 1/final/Projeto/output_files/Waveform.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                                                  ; On            ;
; Check outputs                                                                              ; Off                                                                                                 ; Off           ;
; Report simulation coverage                                                                 ; On                                                                                                  ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                                                  ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                                                  ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                                                  ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                                                                 ; Off           ;
; Detect glitches                                                                            ; Off                                                                                                 ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                                                                 ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                                                                 ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                                                                 ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                                                                 ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                                                  ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                                                          ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                                                                 ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                                                                 ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                                                                ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport                                                                                           ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport                                                                                           ; Transport     ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      14.59 % ;
; Total nodes checked                                 ; 384          ;
; Total output ports checked                          ; 425          ;
; Total output ports with complete 1/0-value coverage ; 62           ;
; Total output ports with no 1/0-value coverage       ; 360          ;
; Total output ports with no 1-value coverage         ; 360          ;
; Total output ports with no 0-value coverage         ; 363          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                     ; Output Port Name                                                                                                                              ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |Projeto1|clk                                                                                                                                 ; |Projeto1|clk                                                                                                                                 ; out              ;
; |Projeto1|ini_parar_rein                                                                                                                      ; |Projeto1|ini_parar_rein                                                                                                                      ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita0              ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita0              ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita0              ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita0~COUT         ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita1              ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita1              ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita1              ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita1~COUT         ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita2              ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita2              ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita2              ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita2~COUT         ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita3              ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita3              ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita3              ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita3~COUT         ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita4              ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita4              ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita4              ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita4~COUT         ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita5              ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita5              ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita5              ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita5~COUT         ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita6              ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita6              ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[4]              ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[4]              ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[3]              ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[3]              ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[2]              ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[2]              ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[1]              ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[1]              ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[0]              ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[0]              ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[6]     ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[6]     ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[5]     ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[5]     ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[4]     ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[4]     ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|_~3              ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|_~3              ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[0]~26  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[0]~26  ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[0]     ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[0]     ; out0             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita0             ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita0             ; combout          ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita0             ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita0~COUT        ; cout             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita1             ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita1             ; combout          ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita1             ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita1~COUT        ; cout             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita2             ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita2             ; combout          ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita2             ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita2~COUT        ; cout             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita3             ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita3             ; combout          ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita3             ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita3~COUT        ; cout             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita4             ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita4             ; combout          ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita4             ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita4~COUT        ; cout             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita5             ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita5             ; combout          ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita5             ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita5~COUT        ; cout             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita6             ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita6             ; combout          ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[4]             ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[4]             ; regout           ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[3]             ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[3]             ; regout           ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[2]             ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[2]             ; regout           ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[1]             ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[1]             ; regout           ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[0]             ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[0]             ; regout           ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[3]    ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[3]    ; out0             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[2]    ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[2]    ; out0             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|_~0             ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|_~0             ; out0             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[0]~18 ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[0]~18 ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[6]~46           ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[6]~46           ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[5]~47           ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[5]~47           ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[4]~48           ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[4]~48           ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[3]~49           ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[3]~49           ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[2]~50           ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[2]~50           ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[1]~51           ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[1]~51           ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[0]~52           ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[0]~52           ; out              ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[6]~28          ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[6]~28          ; out              ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[5]~29          ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[5]~29          ; out              ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[4]~30          ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[4]~30          ; out              ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[3]~31          ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[3]~31          ; out              ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[2]~32          ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[2]~32          ; out              ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[1]~33          ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[1]~33          ; out              ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[0]~34          ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[0]~34          ; out              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                          ; Output Port Name                                                                                                                                   ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |Projeto1|7seg_1                                                                                                                                   ; |Projeto1|7seg_1                                                                                                                                   ; pin_out          ;
; |Projeto1|7seg_2                                                                                                                                   ; |Projeto1|7seg_2                                                                                                                                   ; pin_out          ;
; |Projeto1|7seg_3                                                                                                                                   ; |Projeto1|7seg_3                                                                                                                                   ; pin_out          ;
; |Projeto1|7seg_a                                                                                                                                   ; |Projeto1|7seg_a                                                                                                                                   ; pin_out          ;
; |Projeto1|modo                                                                                                                                     ; |Projeto1|modo                                                                                                                                     ; out              ;
; |Projeto1|inst27                                                                                                                                   ; |Projeto1|inst27                                                                                                                                   ; out0             ;
; |Projeto1|inst1                                                                                                                                    ; |Projeto1|inst1                                                                                                                                    ; out0             ;
; |Projeto1|inst10                                                                                                                                   ; |Projeto1|inst10                                                                                                                                   ; out0             ;
; |Projeto1|and_1                                                                                                                                    ; |Projeto1|and_1                                                                                                                                    ; out0             ;
; |Projeto1|inst                                                                                                                                     ; |Projeto1|inst                                                                                                                                     ; regout           ;
; |Projeto1|inst9                                                                                                                                    ; |Projeto1|inst9                                                                                                                                    ; out0             ;
; |Projeto1|reset                                                                                                                                    ; |Projeto1|reset                                                                                                                                    ; out              ;
; |Projeto1|inst3                                                                                                                                    ; |Projeto1|inst3                                                                                                                                    ; out0             ;
; |Projeto1|inst8                                                                                                                                    ; |Projeto1|inst8                                                                                                                                    ; out0             ;
; |Projeto1|inst6                                                                                                                                    ; |Projeto1|inst6                                                                                                                                    ; out0             ;
; |Projeto1|7seg_b                                                                                                                                   ; |Projeto1|7seg_b                                                                                                                                   ; pin_out          ;
; |Projeto1|7seg_c                                                                                                                                   ; |Projeto1|7seg_c                                                                                                                                   ; pin_out          ;
; |Projeto1|7seg_g                                                                                                                                   ; |Projeto1|7seg_g                                                                                                                                   ; pin_out          ;
; |Projeto1|7seg_e                                                                                                                                   ; |Projeto1|7seg_e                                                                                                                                   ; pin_out          ;
; |Projeto1|7seg_f                                                                                                                                   ; |Projeto1|7seg_f                                                                                                                                   ; pin_out          ;
; |Projeto1|7seg_d                                                                                                                                   ; |Projeto1|7seg_d                                                                                                                                   ; pin_out          ;
; |Projeto1|mux_3x1:mux5|inst1                                                                                                                       ; |Projeto1|mux_3x1:mux5|inst1                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux5|inst4                                                                                                                       ; |Projeto1|mux_3x1:mux5|inst4                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux5|inst3                                                                                                                       ; |Projeto1|mux_3x1:mux5|inst3                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux5|inst                                                                                                                        ; |Projeto1|mux_3x1:mux5|inst                                                                                                                        ; out0             ;
; |Projeto1|mux_3x1:mux6|inst1                                                                                                                       ; |Projeto1|mux_3x1:mux6|inst1                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux6|inst4                                                                                                                       ; |Projeto1|mux_3x1:mux6|inst4                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux6|inst3                                                                                                                       ; |Projeto1|mux_3x1:mux6|inst3                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux6|inst                                                                                                                        ; |Projeto1|mux_3x1:mux6|inst                                                                                                                        ; out0             ;
; |Projeto1|mux_3x1:mux4|inst1                                                                                                                       ; |Projeto1|mux_3x1:mux4|inst1                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux4|inst4                                                                                                                       ; |Projeto1|mux_3x1:mux4|inst4                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux4|inst3                                                                                                                       ; |Projeto1|mux_3x1:mux4|inst3                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux4|inst                                                                                                                        ; |Projeto1|mux_3x1:mux4|inst                                                                                                                        ; out0             ;
; |Projeto1|mux_3x1:mux7|inst1                                                                                                                       ; |Projeto1|mux_3x1:mux7|inst1                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux7|inst4                                                                                                                       ; |Projeto1|mux_3x1:mux7|inst4                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux7|inst3                                                                                                                       ; |Projeto1|mux_3x1:mux7|inst3                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux7|inst                                                                                                                        ; |Projeto1|mux_3x1:mux7|inst                                                                                                                        ; out0             ;
; |Projeto1|mux_3x1:mux3|inst1                                                                                                                       ; |Projeto1|mux_3x1:mux3|inst1                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux3|inst4                                                                                                                       ; |Projeto1|mux_3x1:mux3|inst4                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux3|inst3                                                                                                                       ; |Projeto1|mux_3x1:mux3|inst3                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux3|inst                                                                                                                        ; |Projeto1|mux_3x1:mux3|inst                                                                                                                        ; out0             ;
; |Projeto1|mux_3x1:mux2|inst1                                                                                                                       ; |Projeto1|mux_3x1:mux2|inst1                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux2|inst4                                                                                                                       ; |Projeto1|mux_3x1:mux2|inst4                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux2|inst3                                                                                                                       ; |Projeto1|mux_3x1:mux2|inst3                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux2|inst                                                                                                                        ; |Projeto1|mux_3x1:mux2|inst                                                                                                                        ; out0             ;
; |Projeto1|BDC_catode:inst31|inst9                                                                                                                  ; |Projeto1|BDC_catode:inst31|inst9                                                                                                                  ; out0             ;
; |Projeto1|BDC_catode:inst31|inst888888                                                                                                             ; |Projeto1|BDC_catode:inst31|inst888888                                                                                                             ; out0             ;
; |Projeto1|BDC_catode:inst31|inst10                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst10                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst11                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst11                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst1                                                                                                                  ; |Projeto1|BDC_catode:inst31|inst1                                                                                                                  ; out0             ;
; |Projeto1|BDC_catode:inst31|inst16                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst16                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst15                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst15                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst13                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst13                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst12                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst12                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst14                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst14                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst21                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst21                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst17                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst17                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst19                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst19                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst20                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst20                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst18                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst18                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst2adzsdz                                                                                                            ; |Projeto1|BDC_catode:inst31|inst2adzsdz                                                                                                            ; out0             ;
; |Projeto1|BDC_catode:inst31|instasdas                                                                                                              ; |Projeto1|BDC_catode:inst31|instasdas                                                                                                              ; out0             ;
; |Projeto1|BDC_catode:inst31|inst25                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst25                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst23                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst23                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst22                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst22                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst24                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst24                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst26                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst26                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst30                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst30                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst29                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst29                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst28                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst28                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst35                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst35                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst31                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst31                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst33                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst33                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst34                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst34                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst32                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst32                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst40                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst40                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst36                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst36                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst38                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst38                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst39                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst39                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst37                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst37                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst9                                                                                                                  ; |Projeto1|BDC_catode:inst30|inst9                                                                                                                  ; out0             ;
; |Projeto1|BDC_catode:inst30|inst888888                                                                                                             ; |Projeto1|BDC_catode:inst30|inst888888                                                                                                             ; out0             ;
; |Projeto1|BDC_catode:inst30|inst10                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst10                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst11                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst11                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst1                                                                                                                  ; |Projeto1|BDC_catode:inst30|inst1                                                                                                                  ; out0             ;
; |Projeto1|BDC_catode:inst30|inst16                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst16                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst15                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst15                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst13                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst13                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst12                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst12                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst14                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst14                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst21                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst21                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst17                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst17                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst19                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst19                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst20                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst20                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst18                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst18                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst2adzsdz                                                                                                            ; |Projeto1|BDC_catode:inst30|inst2adzsdz                                                                                                            ; out0             ;
; |Projeto1|BDC_catode:inst30|instasdas                                                                                                              ; |Projeto1|BDC_catode:inst30|instasdas                                                                                                              ; out0             ;
; |Projeto1|BDC_catode:inst30|inst25                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst25                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst23                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst23                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst22                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst22                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst24                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst24                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst26                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst26                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst30                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst30                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst29                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst29                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst28                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst28                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst35                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst35                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst31                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst31                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst33                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst33                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst34                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst34                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst32                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst32                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst40                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst40                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst36                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst36                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst38                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst38                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst39                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst39                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst37                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst37                                                                                                                 ; out0             ;
; |Projeto1|limitador:inst29|inst2                                                                                                                   ; |Projeto1|limitador:inst29|inst2                                                                                                                   ; regout           ;
; |Projeto1|limitador:inst29|inst26                                                                                                                  ; |Projeto1|limitador:inst29|inst26                                                                                                                  ; out0             ;
; |Projeto1|limitador:inst29|inst99                                                                                                                  ; |Projeto1|limitador:inst29|inst99                                                                                                                  ; out0             ;
; |Projeto1|limitador:inst29|inst5                                                                                                                   ; |Projeto1|limitador:inst29|inst5                                                                                                                   ; regout           ;
; |Projeto1|limitador:inst29|inst23                                                                                                                  ; |Projeto1|limitador:inst29|inst23                                                                                                                  ; out0             ;
; |Projeto1|limitador:inst29|inst3                                                                                                                   ; |Projeto1|limitador:inst29|inst3                                                                                                                   ; regout           ;
; |Projeto1|limitador:inst29|inst25                                                                                                                  ; |Projeto1|limitador:inst29|inst25                                                                                                                  ; out0             ;
; |Projeto1|limitador:inst29|inst4                                                                                                                   ; |Projeto1|limitador:inst29|inst4                                                                                                                   ; regout           ;
; |Projeto1|limitador:inst29|inst24                                                                                                                  ; |Projeto1|limitador:inst29|inst24                                                                                                                  ; out0             ;
; |Projeto1|limitador:inst29|somsub_4bits:som4_1|somsubfull:SOMSUB3|inst5                                                                            ; |Projeto1|limitador:inst29|somsub_4bits:som4_1|somsubfull:SOMSUB3|inst5                                                                            ; out0             ;
; |Projeto1|limitador:inst29|somsub_4bits:som4_1|somsubfull:SOMSUB2|inst5                                                                            ; |Projeto1|limitador:inst29|somsub_4bits:som4_1|somsubfull:SOMSUB2|inst5                                                                            ; out0             ;
; |Projeto1|limitador:inst29|somsub_4bits:som4_1|somsubfull:SOMSUB2|inst3                                                                            ; |Projeto1|limitador:inst29|somsub_4bits:som4_1|somsubfull:SOMSUB2|inst3                                                                            ; out0             ;
; |Projeto1|limitador:inst29|somsub_4bits:som4_1|somsubfull:SOMSUB2|inst6                                                                            ; |Projeto1|limitador:inst29|somsub_4bits:som4_1|somsubfull:SOMSUB2|inst6                                                                            ; out0             ;
; |Projeto1|limitador:inst29|somsub_4bits:som4_1|somsubfull:SOMSUB1|inst5                                                                            ; |Projeto1|limitador:inst29|somsub_4bits:som4_1|somsubfull:SOMSUB1|inst5                                                                            ; out0             ;
; |Projeto1|limitador:inst29|somsub_4bits:som4_1|somsubfull:SOMSUB1|inst3                                                                            ; |Projeto1|limitador:inst29|somsub_4bits:som4_1|somsubfull:SOMSUB1|inst3                                                                            ; out0             ;
; |Projeto1|limitador:inst29|somsub_4bits:som4_1|somsubfull:SOMSUB1|inst6                                                                            ; |Projeto1|limitador:inst29|somsub_4bits:som4_1|somsubfull:SOMSUB1|inst6                                                                            ; out0             ;
; |Projeto1|limitador:inst29|somsub_4bits:som4_1|somsubfull:SOMSUB0|inst6                                                                            ; |Projeto1|limitador:inst29|somsub_4bits:som4_1|somsubfull:SOMSUB0|inst6                                                                            ; out0             ;
; |Projeto1|deb:inst5|inst3                                                                                                                          ; |Projeto1|deb:inst5|inst3                                                                                                                          ; out0             ;
; |Projeto1|deb:inst5|inst1                                                                                                                          ; |Projeto1|deb:inst5|inst1                                                                                                                          ; regout           ;
; |Projeto1|deb:inst5|inst                                                                                                                           ; |Projeto1|deb:inst5|inst                                                                                                                           ; regout           ;
; |Projeto1|limitador:inst28|inst2                                                                                                                   ; |Projeto1|limitador:inst28|inst2                                                                                                                   ; regout           ;
; |Projeto1|limitador:inst28|inst26                                                                                                                  ; |Projeto1|limitador:inst28|inst26                                                                                                                  ; out0             ;
; |Projeto1|limitador:inst28|inst99                                                                                                                  ; |Projeto1|limitador:inst28|inst99                                                                                                                  ; out0             ;
; |Projeto1|limitador:inst28|inst5                                                                                                                   ; |Projeto1|limitador:inst28|inst5                                                                                                                   ; regout           ;
; |Projeto1|limitador:inst28|inst23                                                                                                                  ; |Projeto1|limitador:inst28|inst23                                                                                                                  ; out0             ;
; |Projeto1|limitador:inst28|inst3                                                                                                                   ; |Projeto1|limitador:inst28|inst3                                                                                                                   ; regout           ;
; |Projeto1|limitador:inst28|inst25                                                                                                                  ; |Projeto1|limitador:inst28|inst25                                                                                                                  ; out0             ;
; |Projeto1|limitador:inst28|inst4                                                                                                                   ; |Projeto1|limitador:inst28|inst4                                                                                                                   ; regout           ;
; |Projeto1|limitador:inst28|inst24                                                                                                                  ; |Projeto1|limitador:inst28|inst24                                                                                                                  ; out0             ;
; |Projeto1|limitador:inst28|somsub_4bits:som4_1|somsubfull:SOMSUB3|inst5                                                                            ; |Projeto1|limitador:inst28|somsub_4bits:som4_1|somsubfull:SOMSUB3|inst5                                                                            ; out0             ;
; |Projeto1|limitador:inst28|somsub_4bits:som4_1|somsubfull:SOMSUB2|inst5                                                                            ; |Projeto1|limitador:inst28|somsub_4bits:som4_1|somsubfull:SOMSUB2|inst5                                                                            ; out0             ;
; |Projeto1|limitador:inst28|somsub_4bits:som4_1|somsubfull:SOMSUB2|inst3                                                                            ; |Projeto1|limitador:inst28|somsub_4bits:som4_1|somsubfull:SOMSUB2|inst3                                                                            ; out0             ;
; |Projeto1|limitador:inst28|somsub_4bits:som4_1|somsubfull:SOMSUB2|inst6                                                                            ; |Projeto1|limitador:inst28|somsub_4bits:som4_1|somsubfull:SOMSUB2|inst6                                                                            ; out0             ;
; |Projeto1|limitador:inst28|somsub_4bits:som4_1|somsubfull:SOMSUB1|inst5                                                                            ; |Projeto1|limitador:inst28|somsub_4bits:som4_1|somsubfull:SOMSUB1|inst5                                                                            ; out0             ;
; |Projeto1|limitador:inst28|somsub_4bits:som4_1|somsubfull:SOMSUB1|inst3                                                                            ; |Projeto1|limitador:inst28|somsub_4bits:som4_1|somsubfull:SOMSUB1|inst3                                                                            ; out0             ;
; |Projeto1|limitador:inst28|somsub_4bits:som4_1|somsubfull:SOMSUB1|inst6                                                                            ; |Projeto1|limitador:inst28|somsub_4bits:som4_1|somsubfull:SOMSUB1|inst6                                                                            ; out0             ;
; |Projeto1|limitador:inst28|somsub_4bits:som4_1|somsubfull:SOMSUB0|inst6                                                                            ; |Projeto1|limitador:inst28|somsub_4bits:som4_1|somsubfull:SOMSUB0|inst6                                                                            ; out0             ;
; |Projeto1|divisor_de_clock:inst20|inst1                                                                                                            ; |Projeto1|divisor_de_clock:inst20|inst1                                                                                                            ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cout_actual                          ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cout_actual                          ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita6                   ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita6~COUT              ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita7                   ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita7                   ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita7                   ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita7~COUT              ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita8                   ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita8                   ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita8                   ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita8~COUT              ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita9                   ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita9                   ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita9                   ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita9~COUT              ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita10                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita10                  ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita10                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita10~COUT             ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita11                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita11                  ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita11                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita11~COUT             ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita12                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita12                  ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita12                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita12~COUT             ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita13                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita13                  ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita13                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita13~COUT             ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita14                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita14                  ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita14                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita14~COUT             ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita15                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita15                  ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita15                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita15~COUT             ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita16                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita16                  ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita16                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita16~COUT             ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita17                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita17                  ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita17                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita17~COUT             ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita18                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita18                  ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita18                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita18~COUT             ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita19                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita19                  ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita19                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita19~COUT             ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita20                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita20                  ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita20                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita20~COUT             ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita21                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita21                  ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita21                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita21~COUT             ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita22                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita22                  ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita22                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita22~COUT             ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita23                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita23                  ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita23                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita23~COUT             ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita24                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita24                  ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita24                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita24~COUT             ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[24]                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[24]                  ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[23]                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[23]                  ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[22]                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[22]                  ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[21]                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[21]                  ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[20]                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[20]                  ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[19]                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[19]                  ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[18]                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[18]                  ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[17]                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[17]                  ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[16]                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[16]                  ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[15]                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[15]                  ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[14]                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[14]                  ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[13]                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[13]                  ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[12]                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[12]                  ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[11]                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[11]                  ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[10]                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[10]                  ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[9]                   ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[9]                   ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[8]                   ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[8]                   ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[7]                   ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[7]                   ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[6]                   ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[6]                   ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|_~0                   ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|_~0                   ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|aneb_result_wire[0]~0 ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|aneb_result_wire[0]~0 ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|aneb_result_wire[0]   ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|aneb_result_wire[0]   ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[15]         ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[15]         ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[14]         ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[14]         ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[13]         ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[13]         ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[12]         ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[12]         ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[11]         ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[11]         ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[10]         ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[10]         ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[9]          ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[9]          ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[8]          ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[8]          ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[7]          ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[7]          ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|_~1                   ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|_~1                   ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[2]~24       ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[2]~24       ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[2]          ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[2]          ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|_~2                   ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|_~2                   ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[1]~25       ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[1]~25       ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[1]          ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[1]          ; out0             ;
; |Projeto1|deb:inst4|inst3                                                                                                                          ; |Projeto1|deb:inst4|inst3                                                                                                                          ; out0             ;
; |Projeto1|deb:inst4|inst1                                                                                                                          ; |Projeto1|deb:inst4|inst1                                                                                                                          ; regout           ;
; |Projeto1|deb:inst4|inst                                                                                                                           ; |Projeto1|deb:inst4|inst                                                                                                                           ; regout           ;
; |Projeto1|limitador:inst26|inst2                                                                                                                   ; |Projeto1|limitador:inst26|inst2                                                                                                                   ; regout           ;
; |Projeto1|limitador:inst26|inst26                                                                                                                  ; |Projeto1|limitador:inst26|inst26                                                                                                                  ; out0             ;
; |Projeto1|limitador:inst26|inst99                                                                                                                  ; |Projeto1|limitador:inst26|inst99                                                                                                                  ; out0             ;
; |Projeto1|limitador:inst26|inst5                                                                                                                   ; |Projeto1|limitador:inst26|inst5                                                                                                                   ; regout           ;
; |Projeto1|limitador:inst26|inst23                                                                                                                  ; |Projeto1|limitador:inst26|inst23                                                                                                                  ; out0             ;
; |Projeto1|limitador:inst26|inst3                                                                                                                   ; |Projeto1|limitador:inst26|inst3                                                                                                                   ; regout           ;
; |Projeto1|limitador:inst26|inst25                                                                                                                  ; |Projeto1|limitador:inst26|inst25                                                                                                                  ; out0             ;
; |Projeto1|limitador:inst26|inst4                                                                                                                   ; |Projeto1|limitador:inst26|inst4                                                                                                                   ; regout           ;
; |Projeto1|limitador:inst26|inst24                                                                                                                  ; |Projeto1|limitador:inst26|inst24                                                                                                                  ; out0             ;
; |Projeto1|limitador:inst26|somsub_4bits:som4_1|somsubfull:SOMSUB3|inst5                                                                            ; |Projeto1|limitador:inst26|somsub_4bits:som4_1|somsubfull:SOMSUB3|inst5                                                                            ; out0             ;
; |Projeto1|limitador:inst26|somsub_4bits:som4_1|somsubfull:SOMSUB2|inst5                                                                            ; |Projeto1|limitador:inst26|somsub_4bits:som4_1|somsubfull:SOMSUB2|inst5                                                                            ; out0             ;
; |Projeto1|limitador:inst26|somsub_4bits:som4_1|somsubfull:SOMSUB2|inst3                                                                            ; |Projeto1|limitador:inst26|somsub_4bits:som4_1|somsubfull:SOMSUB2|inst3                                                                            ; out0             ;
; |Projeto1|limitador:inst26|somsub_4bits:som4_1|somsubfull:SOMSUB2|inst6                                                                            ; |Projeto1|limitador:inst26|somsub_4bits:som4_1|somsubfull:SOMSUB2|inst6                                                                            ; out0             ;
; |Projeto1|limitador:inst26|somsub_4bits:som4_1|somsubfull:SOMSUB1|inst5                                                                            ; |Projeto1|limitador:inst26|somsub_4bits:som4_1|somsubfull:SOMSUB1|inst5                                                                            ; out0             ;
; |Projeto1|limitador:inst26|somsub_4bits:som4_1|somsubfull:SOMSUB1|inst3                                                                            ; |Projeto1|limitador:inst26|somsub_4bits:som4_1|somsubfull:SOMSUB1|inst3                                                                            ; out0             ;
; |Projeto1|limitador:inst26|somsub_4bits:som4_1|somsubfull:SOMSUB1|inst6                                                                            ; |Projeto1|limitador:inst26|somsub_4bits:som4_1|somsubfull:SOMSUB1|inst6                                                                            ; out0             ;
; |Projeto1|limitador:inst26|somsub_4bits:som4_1|somsubfull:SOMSUB0|inst6                                                                            ; |Projeto1|limitador:inst26|somsub_4bits:som4_1|somsubfull:SOMSUB0|inst6                                                                            ; out0             ;
; |Projeto1|BDC_catode:inst21|inst9                                                                                                                  ; |Projeto1|BDC_catode:inst21|inst9                                                                                                                  ; out0             ;
; |Projeto1|BDC_catode:inst21|inst888888                                                                                                             ; |Projeto1|BDC_catode:inst21|inst888888                                                                                                             ; out0             ;
; |Projeto1|BDC_catode:inst21|inst10                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst10                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst11                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst11                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst1                                                                                                                  ; |Projeto1|BDC_catode:inst21|inst1                                                                                                                  ; out0             ;
; |Projeto1|BDC_catode:inst21|inst16                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst16                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst15                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst15                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst13                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst13                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst12                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst12                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst14                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst14                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst21                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst21                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst17                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst17                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst19                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst19                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst20                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst20                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst18                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst18                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst2adzsdz                                                                                                            ; |Projeto1|BDC_catode:inst21|inst2adzsdz                                                                                                            ; out0             ;
; |Projeto1|BDC_catode:inst21|instasdas                                                                                                              ; |Projeto1|BDC_catode:inst21|instasdas                                                                                                              ; out0             ;
; |Projeto1|BDC_catode:inst21|inst25                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst25                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst23                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst23                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst22                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst22                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst24                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst24                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst26                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst26                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst30                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst30                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst29                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst29                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst28                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst28                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst35                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst35                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst31                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst31                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst33                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst33                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst34                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst34                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst32                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst32                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst40                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst40                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst36                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst36                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst38                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst38                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst39                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst39                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst37                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst37                                                                                                                 ; out0             ;
; |Projeto1|mux_3x1:mux1|inst1                                                                                                                       ; |Projeto1|mux_3x1:mux1|inst1                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux1|inst4                                                                                                                       ; |Projeto1|mux_3x1:mux1|inst4                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux1|inst3                                                                                                                       ; |Projeto1|mux_3x1:mux1|inst3                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux1|inst                                                                                                                        ; |Projeto1|mux_3x1:mux1|inst                                                                                                                        ; out0             ;
; |Projeto1|Divisor_de_clock2:inst19|inst2                                                                                                           ; |Projeto1|Divisor_de_clock2:inst19|inst2                                                                                                           ; regout           ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cout_actual                         ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cout_actual                         ; out0             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita6                  ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita6~COUT             ; cout             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita7                  ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita7                  ; combout          ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita7                  ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita7~COUT             ; cout             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita8                  ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita8                  ; combout          ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita8                  ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita8~COUT             ; cout             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita9                  ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita9                  ; combout          ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita9                  ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita9~COUT             ; cout             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita10                 ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita10                 ; combout          ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita10                 ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita10~COUT            ; cout             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita11                 ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita11                 ; combout          ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita11                 ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita11~COUT            ; cout             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita12                 ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita12                 ; combout          ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita12                 ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita12~COUT            ; cout             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita13                 ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita13                 ; combout          ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita13                 ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita13~COUT            ; cout             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita14                 ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita14                 ; combout          ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita14                 ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita14~COUT            ; cout             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita15                 ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita15                 ; combout          ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita15                 ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita15~COUT            ; cout             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[15]                 ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[15]                 ; regout           ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[14]                 ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[14]                 ; regout           ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[13]                 ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[13]                 ; regout           ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[12]                 ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[12]                 ; regout           ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[11]                 ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[11]                 ; regout           ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[10]                 ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[10]                 ; regout           ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[9]                  ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[9]                  ; regout           ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[8]                  ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[8]                  ; regout           ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[7]                  ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[7]                  ; regout           ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[6]                  ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[6]                  ; regout           ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|aneb_result_wire[0]  ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|aneb_result_wire[0]  ; out0             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[9]         ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[9]         ; out0             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[8]         ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[8]         ; out0             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[7]         ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[7]         ; out0             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[6]         ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[6]         ; out0             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[5]         ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[5]         ; out0             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[1]~16      ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[1]~16      ; out0             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[1]~17      ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[1]~17      ; out0             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[1]         ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[1]         ; out0             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[0]         ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[0]         ; out0             ;
; |Projeto1|seletor:inst22|inst11                                                                                                                    ; |Projeto1|seletor:inst22|inst11                                                                                                                    ; out0             ;
; |Projeto1|seletor:inst22|inst2                                                                                                                     ; |Projeto1|seletor:inst22|inst2                                                                                                                     ; regout           ;
; |Projeto1|seletor:inst22|inst3                                                                                                                     ; |Projeto1|seletor:inst22|inst3                                                                                                                     ; regout           ;
; |Projeto1|seletor:inst22|inst12                                                                                                                    ; |Projeto1|seletor:inst22|inst12                                                                                                                    ; out0             ;
; |Projeto1|seletor:inst22|inst10                                                                                                                    ; |Projeto1|seletor:inst22|inst10                                                                                                                    ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[24]~28               ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[24]~28               ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[23]~29               ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[23]~29               ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[22]~30               ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[22]~30               ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[21]~31               ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[21]~31               ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[20]~32               ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[20]~32               ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[19]~33               ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[19]~33               ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[18]~34               ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[18]~34               ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[17]~35               ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[17]~35               ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[16]~36               ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[16]~36               ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[15]~37               ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[15]~37               ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[14]~38               ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[14]~38               ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[13]~39               ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[13]~39               ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[12]~40               ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[12]~40               ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[11]~41               ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[11]~41               ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[10]~42               ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[10]~42               ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[9]~43                ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[9]~43                ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[8]~44                ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[8]~44                ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[7]~45                ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[7]~45                ; out              ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[15]~19              ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[15]~19              ; out              ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[14]~20              ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[14]~20              ; out              ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[13]~21              ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[13]~21              ; out              ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[12]~22              ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[12]~22              ; out              ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[11]~23              ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[11]~23              ; out              ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[10]~24              ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[10]~24              ; out              ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[9]~25               ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[9]~25               ; out              ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[8]~26               ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[8]~26               ; out              ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[7]~27               ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[7]~27               ; out              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                          ; Output Port Name                                                                                                                                   ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |Projeto1|7seg_1                                                                                                                                   ; |Projeto1|7seg_1                                                                                                                                   ; pin_out          ;
; |Projeto1|7seg_2                                                                                                                                   ; |Projeto1|7seg_2                                                                                                                                   ; pin_out          ;
; |Projeto1|7seg_3                                                                                                                                   ; |Projeto1|7seg_3                                                                                                                                   ; pin_out          ;
; |Projeto1|7seg_a                                                                                                                                   ; |Projeto1|7seg_a                                                                                                                                   ; pin_out          ;
; |Projeto1|modo                                                                                                                                     ; |Projeto1|modo                                                                                                                                     ; out              ;
; |Projeto1|inst27                                                                                                                                   ; |Projeto1|inst27                                                                                                                                   ; out0             ;
; |Projeto1|inst1                                                                                                                                    ; |Projeto1|inst1                                                                                                                                    ; out0             ;
; |Projeto1|inst10                                                                                                                                   ; |Projeto1|inst10                                                                                                                                   ; out0             ;
; |Projeto1|and_1                                                                                                                                    ; |Projeto1|and_1                                                                                                                                    ; out0             ;
; |Projeto1|inst                                                                                                                                     ; |Projeto1|inst                                                                                                                                     ; regout           ;
; |Projeto1|inst9                                                                                                                                    ; |Projeto1|inst9                                                                                                                                    ; out0             ;
; |Projeto1|reset                                                                                                                                    ; |Projeto1|reset                                                                                                                                    ; out              ;
; |Projeto1|inst3                                                                                                                                    ; |Projeto1|inst3                                                                                                                                    ; out0             ;
; |Projeto1|inst8                                                                                                                                    ; |Projeto1|inst8                                                                                                                                    ; out0             ;
; |Projeto1|inst6                                                                                                                                    ; |Projeto1|inst6                                                                                                                                    ; out0             ;
; |Projeto1|7seg_b                                                                                                                                   ; |Projeto1|7seg_b                                                                                                                                   ; pin_out          ;
; |Projeto1|7seg_c                                                                                                                                   ; |Projeto1|7seg_c                                                                                                                                   ; pin_out          ;
; |Projeto1|7seg_g                                                                                                                                   ; |Projeto1|7seg_g                                                                                                                                   ; pin_out          ;
; |Projeto1|7seg_e                                                                                                                                   ; |Projeto1|7seg_e                                                                                                                                   ; pin_out          ;
; |Projeto1|7seg_f                                                                                                                                   ; |Projeto1|7seg_f                                                                                                                                   ; pin_out          ;
; |Projeto1|7seg_d                                                                                                                                   ; |Projeto1|7seg_d                                                                                                                                   ; pin_out          ;
; |Projeto1|mux_3x1:mux5|inst1                                                                                                                       ; |Projeto1|mux_3x1:mux5|inst1                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux5|inst4                                                                                                                       ; |Projeto1|mux_3x1:mux5|inst4                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux5|inst3                                                                                                                       ; |Projeto1|mux_3x1:mux5|inst3                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux5|inst                                                                                                                        ; |Projeto1|mux_3x1:mux5|inst                                                                                                                        ; out0             ;
; |Projeto1|mux_3x1:mux6|inst1                                                                                                                       ; |Projeto1|mux_3x1:mux6|inst1                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux6|inst4                                                                                                                       ; |Projeto1|mux_3x1:mux6|inst4                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux6|inst3                                                                                                                       ; |Projeto1|mux_3x1:mux6|inst3                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux6|inst                                                                                                                        ; |Projeto1|mux_3x1:mux6|inst                                                                                                                        ; out0             ;
; |Projeto1|mux_3x1:mux4|inst1                                                                                                                       ; |Projeto1|mux_3x1:mux4|inst1                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux4|inst4                                                                                                                       ; |Projeto1|mux_3x1:mux4|inst4                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux4|inst3                                                                                                                       ; |Projeto1|mux_3x1:mux4|inst3                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux4|inst                                                                                                                        ; |Projeto1|mux_3x1:mux4|inst                                                                                                                        ; out0             ;
; |Projeto1|mux_3x1:mux7|inst1                                                                                                                       ; |Projeto1|mux_3x1:mux7|inst1                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux7|inst4                                                                                                                       ; |Projeto1|mux_3x1:mux7|inst4                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux7|inst3                                                                                                                       ; |Projeto1|mux_3x1:mux7|inst3                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux7|inst                                                                                                                        ; |Projeto1|mux_3x1:mux7|inst                                                                                                                        ; out0             ;
; |Projeto1|mux_3x1:mux3|inst1                                                                                                                       ; |Projeto1|mux_3x1:mux3|inst1                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux3|inst4                                                                                                                       ; |Projeto1|mux_3x1:mux3|inst4                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux3|inst3                                                                                                                       ; |Projeto1|mux_3x1:mux3|inst3                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux3|inst                                                                                                                        ; |Projeto1|mux_3x1:mux3|inst                                                                                                                        ; out0             ;
; |Projeto1|mux_3x1:mux2|inst1                                                                                                                       ; |Projeto1|mux_3x1:mux2|inst1                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux2|inst4                                                                                                                       ; |Projeto1|mux_3x1:mux2|inst4                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux2|inst3                                                                                                                       ; |Projeto1|mux_3x1:mux2|inst3                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux2|inst                                                                                                                        ; |Projeto1|mux_3x1:mux2|inst                                                                                                                        ; out0             ;
; |Projeto1|BDC_catode:inst31|inst9                                                                                                                  ; |Projeto1|BDC_catode:inst31|inst9                                                                                                                  ; out0             ;
; |Projeto1|BDC_catode:inst31|inst888888                                                                                                             ; |Projeto1|BDC_catode:inst31|inst888888                                                                                                             ; out0             ;
; |Projeto1|BDC_catode:inst31|inst10                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst10                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst11                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst11                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst1                                                                                                                  ; |Projeto1|BDC_catode:inst31|inst1                                                                                                                  ; out0             ;
; |Projeto1|BDC_catode:inst31|inst16                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst16                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst15                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst15                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst13                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst13                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst12                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst12                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst14                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst14                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst21                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst21                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst17                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst17                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst19                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst19                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst20                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst20                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst18                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst18                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst2adzsdz                                                                                                            ; |Projeto1|BDC_catode:inst31|inst2adzsdz                                                                                                            ; out0             ;
; |Projeto1|BDC_catode:inst31|instasdas                                                                                                              ; |Projeto1|BDC_catode:inst31|instasdas                                                                                                              ; out0             ;
; |Projeto1|BDC_catode:inst31|inst25                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst25                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst23                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst23                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst22                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst22                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst24                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst24                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst26                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst26                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst30                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst30                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst29                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst29                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst28                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst28                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst35                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst35                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst31                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst31                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst33                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst33                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst34                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst34                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst32                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst32                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst40                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst40                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst36                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst36                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst38                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst38                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst39                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst39                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst31|inst37                                                                                                                 ; |Projeto1|BDC_catode:inst31|inst37                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst9                                                                                                                  ; |Projeto1|BDC_catode:inst30|inst9                                                                                                                  ; out0             ;
; |Projeto1|BDC_catode:inst30|inst888888                                                                                                             ; |Projeto1|BDC_catode:inst30|inst888888                                                                                                             ; out0             ;
; |Projeto1|BDC_catode:inst30|inst10                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst10                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst11                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst11                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst1                                                                                                                  ; |Projeto1|BDC_catode:inst30|inst1                                                                                                                  ; out0             ;
; |Projeto1|BDC_catode:inst30|inst16                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst16                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst15                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst15                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst13                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst13                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst12                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst12                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst14                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst14                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst21                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst21                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst17                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst17                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst19                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst19                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst20                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst20                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst18                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst18                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst2adzsdz                                                                                                            ; |Projeto1|BDC_catode:inst30|inst2adzsdz                                                                                                            ; out0             ;
; |Projeto1|BDC_catode:inst30|instasdas                                                                                                              ; |Projeto1|BDC_catode:inst30|instasdas                                                                                                              ; out0             ;
; |Projeto1|BDC_catode:inst30|inst25                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst25                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst23                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst23                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst22                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst22                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst24                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst24                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst26                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst26                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst30                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst30                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst29                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst29                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst28                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst28                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst35                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst35                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst31                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst31                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst33                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst33                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst34                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst34                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst32                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst32                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst40                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst40                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst36                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst36                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst38                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst38                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst39                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst39                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst30|inst37                                                                                                                 ; |Projeto1|BDC_catode:inst30|inst37                                                                                                                 ; out0             ;
; |Projeto1|limitador:inst29|inst2                                                                                                                   ; |Projeto1|limitador:inst29|inst2                                                                                                                   ; regout           ;
; |Projeto1|limitador:inst29|inst26                                                                                                                  ; |Projeto1|limitador:inst29|inst26                                                                                                                  ; out0             ;
; |Projeto1|limitador:inst29|inst99                                                                                                                  ; |Projeto1|limitador:inst29|inst99                                                                                                                  ; out0             ;
; |Projeto1|limitador:inst29|inst5                                                                                                                   ; |Projeto1|limitador:inst29|inst5                                                                                                                   ; regout           ;
; |Projeto1|limitador:inst29|inst23                                                                                                                  ; |Projeto1|limitador:inst29|inst23                                                                                                                  ; out0             ;
; |Projeto1|limitador:inst29|inst3                                                                                                                   ; |Projeto1|limitador:inst29|inst3                                                                                                                   ; regout           ;
; |Projeto1|limitador:inst29|inst25                                                                                                                  ; |Projeto1|limitador:inst29|inst25                                                                                                                  ; out0             ;
; |Projeto1|limitador:inst29|inst4                                                                                                                   ; |Projeto1|limitador:inst29|inst4                                                                                                                   ; regout           ;
; |Projeto1|limitador:inst29|inst24                                                                                                                  ; |Projeto1|limitador:inst29|inst24                                                                                                                  ; out0             ;
; |Projeto1|limitador:inst29|somsub_4bits:som4_1|somsubfull:SOMSUB3|inst5                                                                            ; |Projeto1|limitador:inst29|somsub_4bits:som4_1|somsubfull:SOMSUB3|inst5                                                                            ; out0             ;
; |Projeto1|limitador:inst29|somsub_4bits:som4_1|somsubfull:SOMSUB2|inst5                                                                            ; |Projeto1|limitador:inst29|somsub_4bits:som4_1|somsubfull:SOMSUB2|inst5                                                                            ; out0             ;
; |Projeto1|limitador:inst29|somsub_4bits:som4_1|somsubfull:SOMSUB2|inst3                                                                            ; |Projeto1|limitador:inst29|somsub_4bits:som4_1|somsubfull:SOMSUB2|inst3                                                                            ; out0             ;
; |Projeto1|limitador:inst29|somsub_4bits:som4_1|somsubfull:SOMSUB2|inst6                                                                            ; |Projeto1|limitador:inst29|somsub_4bits:som4_1|somsubfull:SOMSUB2|inst6                                                                            ; out0             ;
; |Projeto1|limitador:inst29|somsub_4bits:som4_1|somsubfull:SOMSUB1|inst5                                                                            ; |Projeto1|limitador:inst29|somsub_4bits:som4_1|somsubfull:SOMSUB1|inst5                                                                            ; out0             ;
; |Projeto1|limitador:inst29|somsub_4bits:som4_1|somsubfull:SOMSUB1|inst3                                                                            ; |Projeto1|limitador:inst29|somsub_4bits:som4_1|somsubfull:SOMSUB1|inst3                                                                            ; out0             ;
; |Projeto1|limitador:inst29|somsub_4bits:som4_1|somsubfull:SOMSUB1|inst6                                                                            ; |Projeto1|limitador:inst29|somsub_4bits:som4_1|somsubfull:SOMSUB1|inst6                                                                            ; out0             ;
; |Projeto1|limitador:inst29|somsub_4bits:som4_1|somsubfull:SOMSUB0|inst6                                                                            ; |Projeto1|limitador:inst29|somsub_4bits:som4_1|somsubfull:SOMSUB0|inst6                                                                            ; out0             ;
; |Projeto1|deb:inst5|inst3                                                                                                                          ; |Projeto1|deb:inst5|inst3                                                                                                                          ; out0             ;
; |Projeto1|deb:inst5|inst1                                                                                                                          ; |Projeto1|deb:inst5|inst1                                                                                                                          ; regout           ;
; |Projeto1|deb:inst5|inst                                                                                                                           ; |Projeto1|deb:inst5|inst                                                                                                                           ; regout           ;
; |Projeto1|limitador:inst28|inst2                                                                                                                   ; |Projeto1|limitador:inst28|inst2                                                                                                                   ; regout           ;
; |Projeto1|limitador:inst28|inst26                                                                                                                  ; |Projeto1|limitador:inst28|inst26                                                                                                                  ; out0             ;
; |Projeto1|limitador:inst28|inst99                                                                                                                  ; |Projeto1|limitador:inst28|inst99                                                                                                                  ; out0             ;
; |Projeto1|limitador:inst28|inst5                                                                                                                   ; |Projeto1|limitador:inst28|inst5                                                                                                                   ; regout           ;
; |Projeto1|limitador:inst28|inst23                                                                                                                  ; |Projeto1|limitador:inst28|inst23                                                                                                                  ; out0             ;
; |Projeto1|limitador:inst28|inst3                                                                                                                   ; |Projeto1|limitador:inst28|inst3                                                                                                                   ; regout           ;
; |Projeto1|limitador:inst28|inst25                                                                                                                  ; |Projeto1|limitador:inst28|inst25                                                                                                                  ; out0             ;
; |Projeto1|limitador:inst28|inst4                                                                                                                   ; |Projeto1|limitador:inst28|inst4                                                                                                                   ; regout           ;
; |Projeto1|limitador:inst28|inst24                                                                                                                  ; |Projeto1|limitador:inst28|inst24                                                                                                                  ; out0             ;
; |Projeto1|limitador:inst28|somsub_4bits:som4_1|somsubfull:SOMSUB3|inst5                                                                            ; |Projeto1|limitador:inst28|somsub_4bits:som4_1|somsubfull:SOMSUB3|inst5                                                                            ; out0             ;
; |Projeto1|limitador:inst28|somsub_4bits:som4_1|somsubfull:SOMSUB2|inst5                                                                            ; |Projeto1|limitador:inst28|somsub_4bits:som4_1|somsubfull:SOMSUB2|inst5                                                                            ; out0             ;
; |Projeto1|limitador:inst28|somsub_4bits:som4_1|somsubfull:SOMSUB2|inst3                                                                            ; |Projeto1|limitador:inst28|somsub_4bits:som4_1|somsubfull:SOMSUB2|inst3                                                                            ; out0             ;
; |Projeto1|limitador:inst28|somsub_4bits:som4_1|somsubfull:SOMSUB2|inst6                                                                            ; |Projeto1|limitador:inst28|somsub_4bits:som4_1|somsubfull:SOMSUB2|inst6                                                                            ; out0             ;
; |Projeto1|limitador:inst28|somsub_4bits:som4_1|somsubfull:SOMSUB1|inst5                                                                            ; |Projeto1|limitador:inst28|somsub_4bits:som4_1|somsubfull:SOMSUB1|inst5                                                                            ; out0             ;
; |Projeto1|limitador:inst28|somsub_4bits:som4_1|somsubfull:SOMSUB1|inst3                                                                            ; |Projeto1|limitador:inst28|somsub_4bits:som4_1|somsubfull:SOMSUB1|inst3                                                                            ; out0             ;
; |Projeto1|limitador:inst28|somsub_4bits:som4_1|somsubfull:SOMSUB1|inst6                                                                            ; |Projeto1|limitador:inst28|somsub_4bits:som4_1|somsubfull:SOMSUB1|inst6                                                                            ; out0             ;
; |Projeto1|limitador:inst28|somsub_4bits:som4_1|somsubfull:SOMSUB0|inst6                                                                            ; |Projeto1|limitador:inst28|somsub_4bits:som4_1|somsubfull:SOMSUB0|inst6                                                                            ; out0             ;
; |Projeto1|divisor_de_clock:inst20|inst1                                                                                                            ; |Projeto1|divisor_de_clock:inst20|inst1                                                                                                            ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cout_actual                          ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cout_actual                          ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita6                   ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita6~COUT              ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita7                   ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita7                   ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita7                   ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita7~COUT              ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita8                   ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita8                   ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita8                   ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita8~COUT              ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita9                   ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita9                   ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita9                   ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita9~COUT              ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita10                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita10                  ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita10                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita10~COUT             ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita11                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita11                  ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita11                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita11~COUT             ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita12                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita12                  ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita12                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita12~COUT             ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita13                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita13                  ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita13                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita13~COUT             ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita14                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita14                  ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita14                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita14~COUT             ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita15                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita15                  ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita15                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita15~COUT             ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita16                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita16                  ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita16                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita16~COUT             ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita17                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita17                  ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita17                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita17~COUT             ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita18                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita18                  ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita18                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita18~COUT             ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita19                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita19                  ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita19                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita19~COUT             ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita20                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita20                  ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita20                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita20~COUT             ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita21                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita21                  ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita21                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita21~COUT             ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita22                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita22                  ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita22                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita22~COUT             ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita23                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita23                  ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita23                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita23~COUT             ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita24                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita24                  ; combout          ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita24                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_comb_bita24~COUT             ; cout             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[24]                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[24]                  ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[23]                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[23]                  ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[22]                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[22]                  ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[21]                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[21]                  ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[20]                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[20]                  ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[19]                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[19]                  ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[18]                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[18]                  ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[17]                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[17]                  ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[16]                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[16]                  ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[15]                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[15]                  ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[14]                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[14]                  ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[13]                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[13]                  ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[12]                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[12]                  ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[11]                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[11]                  ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[10]                  ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[10]                  ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[9]                   ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[9]                   ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[8]                   ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[8]                   ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[7]                   ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[7]                   ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[6]                   ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[6]                   ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[5]                   ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[5]                   ; regout           ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|_~0                   ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|_~0                   ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|aneb_result_wire[0]~0 ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|aneb_result_wire[0]~0 ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|aneb_result_wire[0]   ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|aneb_result_wire[0]   ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[15]         ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[15]         ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[14]         ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[14]         ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[13]         ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[13]         ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[12]         ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[12]         ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[11]         ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[11]         ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[10]         ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[10]         ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[9]          ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[9]          ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[8]          ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[8]          ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[7]          ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[7]          ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|_~1                   ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|_~1                   ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[2]~24       ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[2]~24       ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[2]          ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[2]          ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|_~2                   ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|_~2                   ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[1]~25       ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[1]~25       ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[1]          ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|cmpr_5hc:cmpr1|data_wire[1]          ; out0             ;
; |Projeto1|deb:inst4|inst3                                                                                                                          ; |Projeto1|deb:inst4|inst3                                                                                                                          ; out0             ;
; |Projeto1|deb:inst4|inst1                                                                                                                          ; |Projeto1|deb:inst4|inst1                                                                                                                          ; regout           ;
; |Projeto1|deb:inst4|inst                                                                                                                           ; |Projeto1|deb:inst4|inst                                                                                                                           ; regout           ;
; |Projeto1|limitador:inst26|inst2                                                                                                                   ; |Projeto1|limitador:inst26|inst2                                                                                                                   ; regout           ;
; |Projeto1|limitador:inst26|inst26                                                                                                                  ; |Projeto1|limitador:inst26|inst26                                                                                                                  ; out0             ;
; |Projeto1|limitador:inst26|inst99                                                                                                                  ; |Projeto1|limitador:inst26|inst99                                                                                                                  ; out0             ;
; |Projeto1|limitador:inst26|inst5                                                                                                                   ; |Projeto1|limitador:inst26|inst5                                                                                                                   ; regout           ;
; |Projeto1|limitador:inst26|inst23                                                                                                                  ; |Projeto1|limitador:inst26|inst23                                                                                                                  ; out0             ;
; |Projeto1|limitador:inst26|inst3                                                                                                                   ; |Projeto1|limitador:inst26|inst3                                                                                                                   ; regout           ;
; |Projeto1|limitador:inst26|inst25                                                                                                                  ; |Projeto1|limitador:inst26|inst25                                                                                                                  ; out0             ;
; |Projeto1|limitador:inst26|inst4                                                                                                                   ; |Projeto1|limitador:inst26|inst4                                                                                                                   ; regout           ;
; |Projeto1|limitador:inst26|inst24                                                                                                                  ; |Projeto1|limitador:inst26|inst24                                                                                                                  ; out0             ;
; |Projeto1|limitador:inst26|somsub_4bits:som4_1|somsubfull:SOMSUB3|inst5                                                                            ; |Projeto1|limitador:inst26|somsub_4bits:som4_1|somsubfull:SOMSUB3|inst5                                                                            ; out0             ;
; |Projeto1|limitador:inst26|somsub_4bits:som4_1|somsubfull:SOMSUB2|inst5                                                                            ; |Projeto1|limitador:inst26|somsub_4bits:som4_1|somsubfull:SOMSUB2|inst5                                                                            ; out0             ;
; |Projeto1|limitador:inst26|somsub_4bits:som4_1|somsubfull:SOMSUB2|inst3                                                                            ; |Projeto1|limitador:inst26|somsub_4bits:som4_1|somsubfull:SOMSUB2|inst3                                                                            ; out0             ;
; |Projeto1|limitador:inst26|somsub_4bits:som4_1|somsubfull:SOMSUB2|inst6                                                                            ; |Projeto1|limitador:inst26|somsub_4bits:som4_1|somsubfull:SOMSUB2|inst6                                                                            ; out0             ;
; |Projeto1|limitador:inst26|somsub_4bits:som4_1|somsubfull:SOMSUB1|inst5                                                                            ; |Projeto1|limitador:inst26|somsub_4bits:som4_1|somsubfull:SOMSUB1|inst5                                                                            ; out0             ;
; |Projeto1|limitador:inst26|somsub_4bits:som4_1|somsubfull:SOMSUB1|inst3                                                                            ; |Projeto1|limitador:inst26|somsub_4bits:som4_1|somsubfull:SOMSUB1|inst3                                                                            ; out0             ;
; |Projeto1|limitador:inst26|somsub_4bits:som4_1|somsubfull:SOMSUB1|inst6                                                                            ; |Projeto1|limitador:inst26|somsub_4bits:som4_1|somsubfull:SOMSUB1|inst6                                                                            ; out0             ;
; |Projeto1|limitador:inst26|somsub_4bits:som4_1|somsubfull:SOMSUB0|inst6                                                                            ; |Projeto1|limitador:inst26|somsub_4bits:som4_1|somsubfull:SOMSUB0|inst6                                                                            ; out0             ;
; |Projeto1|BDC_catode:inst21|inst9                                                                                                                  ; |Projeto1|BDC_catode:inst21|inst9                                                                                                                  ; out0             ;
; |Projeto1|BDC_catode:inst21|inst888888                                                                                                             ; |Projeto1|BDC_catode:inst21|inst888888                                                                                                             ; out0             ;
; |Projeto1|BDC_catode:inst21|inst10                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst10                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst11                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst11                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst1                                                                                                                  ; |Projeto1|BDC_catode:inst21|inst1                                                                                                                  ; out0             ;
; |Projeto1|BDC_catode:inst21|inst16                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst16                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst15                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst15                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst13                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst13                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst12                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst12                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst14                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst14                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst21                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst21                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst17                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst17                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst19                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst19                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst20                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst20                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst18                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst18                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst2adzsdz                                                                                                            ; |Projeto1|BDC_catode:inst21|inst2adzsdz                                                                                                            ; out0             ;
; |Projeto1|BDC_catode:inst21|instasdas                                                                                                              ; |Projeto1|BDC_catode:inst21|instasdas                                                                                                              ; out0             ;
; |Projeto1|BDC_catode:inst21|inst25                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst25                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst23                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst23                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst22                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst22                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst24                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst24                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst26                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst26                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst30                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst30                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst29                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst29                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst28                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst28                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst35                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst35                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst31                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst31                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst33                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst33                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst34                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst34                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst32                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst32                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst40                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst40                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst36                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst36                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst38                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst38                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst39                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst39                                                                                                                 ; out0             ;
; |Projeto1|BDC_catode:inst21|inst37                                                                                                                 ; |Projeto1|BDC_catode:inst21|inst37                                                                                                                 ; out0             ;
; |Projeto1|mux_3x1:mux1|inst1                                                                                                                       ; |Projeto1|mux_3x1:mux1|inst1                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux1|inst4                                                                                                                       ; |Projeto1|mux_3x1:mux1|inst4                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux1|inst3                                                                                                                       ; |Projeto1|mux_3x1:mux1|inst3                                                                                                                       ; out0             ;
; |Projeto1|mux_3x1:mux1|inst                                                                                                                        ; |Projeto1|mux_3x1:mux1|inst                                                                                                                        ; out0             ;
; |Projeto1|Divisor_de_clock2:inst19|inst2                                                                                                           ; |Projeto1|Divisor_de_clock2:inst19|inst2                                                                                                           ; regout           ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cout_actual                         ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cout_actual                         ; out0             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita6                  ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita6~COUT             ; cout             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita7                  ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita7                  ; combout          ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita7                  ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita7~COUT             ; cout             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita8                  ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita8                  ; combout          ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita8                  ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita8~COUT             ; cout             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita9                  ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita9                  ; combout          ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita9                  ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita9~COUT             ; cout             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita10                 ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita10                 ; combout          ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita10                 ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita10~COUT            ; cout             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita11                 ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita11                 ; combout          ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita11                 ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita11~COUT            ; cout             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita12                 ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita12                 ; combout          ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita12                 ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita12~COUT            ; cout             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita13                 ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita13                 ; combout          ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita13                 ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita13~COUT            ; cout             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita14                 ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita14                 ; combout          ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita14                 ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita14~COUT            ; cout             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita15                 ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita15                 ; combout          ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita15                 ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_comb_bita15~COUT            ; cout             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[15]                 ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[15]                 ; regout           ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[14]                 ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[14]                 ; regout           ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[13]                 ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[13]                 ; regout           ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[12]                 ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[12]                 ; regout           ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[11]                 ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[11]                 ; regout           ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[10]                 ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[10]                 ; regout           ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[9]                  ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[9]                  ; regout           ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[8]                  ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[8]                  ; regout           ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[7]                  ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[7]                  ; regout           ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[6]                  ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[6]                  ; regout           ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[5]                  ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[5]                  ; regout           ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|aneb_result_wire[0]  ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|aneb_result_wire[0]  ; out0             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[9]         ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[9]         ; out0             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[8]         ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[8]         ; out0             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[7]         ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[7]         ; out0             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[6]         ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[6]         ; out0             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[5]         ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[5]         ; out0             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[4]         ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[4]         ; out0             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[1]~16      ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[1]~16      ; out0             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[1]~17      ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[1]~17      ; out0             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[1]         ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[1]         ; out0             ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[0]         ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|cmpr_4hc:cmpr1|data_wire[0]         ; out0             ;
; |Projeto1|seletor:inst22|inst11                                                                                                                    ; |Projeto1|seletor:inst22|inst11                                                                                                                    ; out0             ;
; |Projeto1|seletor:inst22|inst2                                                                                                                     ; |Projeto1|seletor:inst22|inst2                                                                                                                     ; regout           ;
; |Projeto1|seletor:inst22|inst3                                                                                                                     ; |Projeto1|seletor:inst22|inst3                                                                                                                     ; regout           ;
; |Projeto1|seletor:inst22|inst12                                                                                                                    ; |Projeto1|seletor:inst22|inst12                                                                                                                    ; out0             ;
; |Projeto1|seletor:inst22|inst10                                                                                                                    ; |Projeto1|seletor:inst22|inst10                                                                                                                    ; out0             ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[24]~28               ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[24]~28               ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[23]~29               ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[23]~29               ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[22]~30               ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[22]~30               ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[21]~31               ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[21]~31               ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[20]~32               ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[20]~32               ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[19]~33               ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[19]~33               ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[18]~34               ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[18]~34               ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[17]~35               ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[17]~35               ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[16]~36               ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[16]~36               ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[15]~37               ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[15]~37               ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[14]~38               ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[14]~38               ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[13]~39               ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[13]~39               ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[12]~40               ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[12]~40               ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[11]~41               ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[11]~41               ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[10]~42               ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[10]~42               ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[9]~43                ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[9]~43                ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[8]~44                ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[8]~44                ; out              ;
; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[7]~45                ; |Projeto1|divisor_de_clock:inst20|lpm_counter1:inst|lpm_counter:LPM_COUNTER_component|cntr_5tj:auto_generated|counter_reg_bit[7]~45                ; out              ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[15]~19              ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[15]~19              ; out              ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[14]~20              ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[14]~20              ; out              ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[13]~21              ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[13]~21              ; out              ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[12]~22              ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[12]~22              ; out              ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[11]~23              ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[11]~23              ; out              ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[10]~24              ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[10]~24              ; out              ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[9]~25               ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[9]~25               ; out              ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[8]~26               ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[8]~26               ; out              ;
; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[7]~27               ; |Projeto1|Divisor_de_clock2:inst19|lpm_counter9:inst|lpm_counter:LPM_COUNTER_component|cntr_ioj:auto_generated|counter_reg_bit[7]~27               ; out              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Tue Oct 19 19:41:21 2021
Info: Command: quartus_sim --simulation_results_format=VWF Projeto1 -c Projeto1_qsim
Info (324025): Using vector source file "C:/Users/Leonardo/Downloads/Quartus/Eletronica digital/ED 1/final/Projeto/output_files/Waveform.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      14.59 %
Info (328052): Number of transitions in simulation is 1901
Info (324045): Vector file Projeto1_qsim.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4439 megabytes
    Info: Processing ended: Tue Oct 19 19:41:22 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


