// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_accelerator_1437_Pipeline_VITIS_LOOP_235_16 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        weights_l1_63_address0,
        weights_l1_63_ce0,
        weights_l1_63_we0,
        weights_l1_63_d0,
        weights_l1_63_address1,
        weights_l1_63_ce1,
        weights_l1_63_q1,
        weights_l1_62_address0,
        weights_l1_62_ce0,
        weights_l1_62_we0,
        weights_l1_62_d0,
        weights_l1_62_address1,
        weights_l1_62_ce1,
        weights_l1_62_q1,
        weights_l1_61_address0,
        weights_l1_61_ce0,
        weights_l1_61_we0,
        weights_l1_61_d0,
        weights_l1_61_address1,
        weights_l1_61_ce1,
        weights_l1_61_q1,
        weights_l1_60_address0,
        weights_l1_60_ce0,
        weights_l1_60_we0,
        weights_l1_60_d0,
        weights_l1_60_address1,
        weights_l1_60_ce1,
        weights_l1_60_q1,
        weights_l1_59_address0,
        weights_l1_59_ce0,
        weights_l1_59_we0,
        weights_l1_59_d0,
        weights_l1_59_address1,
        weights_l1_59_ce1,
        weights_l1_59_q1,
        weights_l1_58_address0,
        weights_l1_58_ce0,
        weights_l1_58_we0,
        weights_l1_58_d0,
        weights_l1_58_address1,
        weights_l1_58_ce1,
        weights_l1_58_q1,
        weights_l1_57_address0,
        weights_l1_57_ce0,
        weights_l1_57_we0,
        weights_l1_57_d0,
        weights_l1_57_address1,
        weights_l1_57_ce1,
        weights_l1_57_q1,
        weights_l1_56_address0,
        weights_l1_56_ce0,
        weights_l1_56_we0,
        weights_l1_56_d0,
        weights_l1_56_address1,
        weights_l1_56_ce1,
        weights_l1_56_q1,
        weights_l1_55_address0,
        weights_l1_55_ce0,
        weights_l1_55_we0,
        weights_l1_55_d0,
        weights_l1_55_address1,
        weights_l1_55_ce1,
        weights_l1_55_q1,
        weights_l1_54_address0,
        weights_l1_54_ce0,
        weights_l1_54_we0,
        weights_l1_54_d0,
        weights_l1_54_address1,
        weights_l1_54_ce1,
        weights_l1_54_q1,
        weights_l1_53_address0,
        weights_l1_53_ce0,
        weights_l1_53_we0,
        weights_l1_53_d0,
        weights_l1_53_address1,
        weights_l1_53_ce1,
        weights_l1_53_q1,
        weights_l1_52_address0,
        weights_l1_52_ce0,
        weights_l1_52_we0,
        weights_l1_52_d0,
        weights_l1_52_address1,
        weights_l1_52_ce1,
        weights_l1_52_q1,
        weights_l1_51_address0,
        weights_l1_51_ce0,
        weights_l1_51_we0,
        weights_l1_51_d0,
        weights_l1_51_address1,
        weights_l1_51_ce1,
        weights_l1_51_q1,
        weights_l1_50_address0,
        weights_l1_50_ce0,
        weights_l1_50_we0,
        weights_l1_50_d0,
        weights_l1_50_address1,
        weights_l1_50_ce1,
        weights_l1_50_q1,
        weights_l1_49_address0,
        weights_l1_49_ce0,
        weights_l1_49_we0,
        weights_l1_49_d0,
        weights_l1_49_address1,
        weights_l1_49_ce1,
        weights_l1_49_q1,
        weights_l1_48_address0,
        weights_l1_48_ce0,
        weights_l1_48_we0,
        weights_l1_48_d0,
        weights_l1_48_address1,
        weights_l1_48_ce1,
        weights_l1_48_q1,
        weights_l1_47_address0,
        weights_l1_47_ce0,
        weights_l1_47_we0,
        weights_l1_47_d0,
        weights_l1_47_address1,
        weights_l1_47_ce1,
        weights_l1_47_q1,
        weights_l1_46_address0,
        weights_l1_46_ce0,
        weights_l1_46_we0,
        weights_l1_46_d0,
        weights_l1_46_address1,
        weights_l1_46_ce1,
        weights_l1_46_q1,
        weights_l1_45_address0,
        weights_l1_45_ce0,
        weights_l1_45_we0,
        weights_l1_45_d0,
        weights_l1_45_address1,
        weights_l1_45_ce1,
        weights_l1_45_q1,
        weights_l1_44_address0,
        weights_l1_44_ce0,
        weights_l1_44_we0,
        weights_l1_44_d0,
        weights_l1_44_address1,
        weights_l1_44_ce1,
        weights_l1_44_q1,
        weights_l1_43_address0,
        weights_l1_43_ce0,
        weights_l1_43_we0,
        weights_l1_43_d0,
        weights_l1_43_address1,
        weights_l1_43_ce1,
        weights_l1_43_q1,
        weights_l1_42_address0,
        weights_l1_42_ce0,
        weights_l1_42_we0,
        weights_l1_42_d0,
        weights_l1_42_address1,
        weights_l1_42_ce1,
        weights_l1_42_q1,
        weights_l1_41_address0,
        weights_l1_41_ce0,
        weights_l1_41_we0,
        weights_l1_41_d0,
        weights_l1_41_address1,
        weights_l1_41_ce1,
        weights_l1_41_q1,
        weights_l1_40_address0,
        weights_l1_40_ce0,
        weights_l1_40_we0,
        weights_l1_40_d0,
        weights_l1_40_address1,
        weights_l1_40_ce1,
        weights_l1_40_q1,
        weights_l1_39_address0,
        weights_l1_39_ce0,
        weights_l1_39_we0,
        weights_l1_39_d0,
        weights_l1_39_address1,
        weights_l1_39_ce1,
        weights_l1_39_q1,
        weights_l1_38_address0,
        weights_l1_38_ce0,
        weights_l1_38_we0,
        weights_l1_38_d0,
        weights_l1_38_address1,
        weights_l1_38_ce1,
        weights_l1_38_q1,
        weights_l1_37_address0,
        weights_l1_37_ce0,
        weights_l1_37_we0,
        weights_l1_37_d0,
        weights_l1_37_address1,
        weights_l1_37_ce1,
        weights_l1_37_q1,
        weights_l1_36_address0,
        weights_l1_36_ce0,
        weights_l1_36_we0,
        weights_l1_36_d0,
        weights_l1_36_address1,
        weights_l1_36_ce1,
        weights_l1_36_q1,
        weights_l1_35_address0,
        weights_l1_35_ce0,
        weights_l1_35_we0,
        weights_l1_35_d0,
        weights_l1_35_address1,
        weights_l1_35_ce1,
        weights_l1_35_q1,
        weights_l1_34_address0,
        weights_l1_34_ce0,
        weights_l1_34_we0,
        weights_l1_34_d0,
        weights_l1_34_address1,
        weights_l1_34_ce1,
        weights_l1_34_q1,
        weights_l1_33_address0,
        weights_l1_33_ce0,
        weights_l1_33_we0,
        weights_l1_33_d0,
        weights_l1_33_address1,
        weights_l1_33_ce1,
        weights_l1_33_q1,
        weights_l1_32_address0,
        weights_l1_32_ce0,
        weights_l1_32_we0,
        weights_l1_32_d0,
        weights_l1_32_address1,
        weights_l1_32_ce1,
        weights_l1_32_q1,
        weights_l1_31_address0,
        weights_l1_31_ce0,
        weights_l1_31_we0,
        weights_l1_31_d0,
        weights_l1_31_address1,
        weights_l1_31_ce1,
        weights_l1_31_q1,
        weights_l1_30_address0,
        weights_l1_30_ce0,
        weights_l1_30_we0,
        weights_l1_30_d0,
        weights_l1_30_address1,
        weights_l1_30_ce1,
        weights_l1_30_q1,
        weights_l1_29_address0,
        weights_l1_29_ce0,
        weights_l1_29_we0,
        weights_l1_29_d0,
        weights_l1_29_address1,
        weights_l1_29_ce1,
        weights_l1_29_q1,
        weights_l1_28_address0,
        weights_l1_28_ce0,
        weights_l1_28_we0,
        weights_l1_28_d0,
        weights_l1_28_address1,
        weights_l1_28_ce1,
        weights_l1_28_q1,
        weights_l1_27_address0,
        weights_l1_27_ce0,
        weights_l1_27_we0,
        weights_l1_27_d0,
        weights_l1_27_address1,
        weights_l1_27_ce1,
        weights_l1_27_q1,
        weights_l1_26_address0,
        weights_l1_26_ce0,
        weights_l1_26_we0,
        weights_l1_26_d0,
        weights_l1_26_address1,
        weights_l1_26_ce1,
        weights_l1_26_q1,
        weights_l1_25_address0,
        weights_l1_25_ce0,
        weights_l1_25_we0,
        weights_l1_25_d0,
        weights_l1_25_address1,
        weights_l1_25_ce1,
        weights_l1_25_q1,
        weights_l1_24_address0,
        weights_l1_24_ce0,
        weights_l1_24_we0,
        weights_l1_24_d0,
        weights_l1_24_address1,
        weights_l1_24_ce1,
        weights_l1_24_q1,
        weights_l1_23_address0,
        weights_l1_23_ce0,
        weights_l1_23_we0,
        weights_l1_23_d0,
        weights_l1_23_address1,
        weights_l1_23_ce1,
        weights_l1_23_q1,
        weights_l1_22_address0,
        weights_l1_22_ce0,
        weights_l1_22_we0,
        weights_l1_22_d0,
        weights_l1_22_address1,
        weights_l1_22_ce1,
        weights_l1_22_q1,
        weights_l1_21_address0,
        weights_l1_21_ce0,
        weights_l1_21_we0,
        weights_l1_21_d0,
        weights_l1_21_address1,
        weights_l1_21_ce1,
        weights_l1_21_q1,
        weights_l1_20_address0,
        weights_l1_20_ce0,
        weights_l1_20_we0,
        weights_l1_20_d0,
        weights_l1_20_address1,
        weights_l1_20_ce1,
        weights_l1_20_q1,
        weights_l1_19_address0,
        weights_l1_19_ce0,
        weights_l1_19_we0,
        weights_l1_19_d0,
        weights_l1_19_address1,
        weights_l1_19_ce1,
        weights_l1_19_q1,
        weights_l1_18_address0,
        weights_l1_18_ce0,
        weights_l1_18_we0,
        weights_l1_18_d0,
        weights_l1_18_address1,
        weights_l1_18_ce1,
        weights_l1_18_q1,
        weights_l1_17_address0,
        weights_l1_17_ce0,
        weights_l1_17_we0,
        weights_l1_17_d0,
        weights_l1_17_address1,
        weights_l1_17_ce1,
        weights_l1_17_q1,
        weights_l1_16_address0,
        weights_l1_16_ce0,
        weights_l1_16_we0,
        weights_l1_16_d0,
        weights_l1_16_address1,
        weights_l1_16_ce1,
        weights_l1_16_q1,
        weights_l1_15_address0,
        weights_l1_15_ce0,
        weights_l1_15_we0,
        weights_l1_15_d0,
        weights_l1_15_address1,
        weights_l1_15_ce1,
        weights_l1_15_q1,
        weights_l1_14_address0,
        weights_l1_14_ce0,
        weights_l1_14_we0,
        weights_l1_14_d0,
        weights_l1_14_address1,
        weights_l1_14_ce1,
        weights_l1_14_q1,
        weights_l1_13_address0,
        weights_l1_13_ce0,
        weights_l1_13_we0,
        weights_l1_13_d0,
        weights_l1_13_address1,
        weights_l1_13_ce1,
        weights_l1_13_q1,
        weights_l1_12_address0,
        weights_l1_12_ce0,
        weights_l1_12_we0,
        weights_l1_12_d0,
        weights_l1_12_address1,
        weights_l1_12_ce1,
        weights_l1_12_q1,
        weights_l1_11_address0,
        weights_l1_11_ce0,
        weights_l1_11_we0,
        weights_l1_11_d0,
        weights_l1_11_address1,
        weights_l1_11_ce1,
        weights_l1_11_q1,
        weights_l1_10_address0,
        weights_l1_10_ce0,
        weights_l1_10_we0,
        weights_l1_10_d0,
        weights_l1_10_address1,
        weights_l1_10_ce1,
        weights_l1_10_q1,
        weights_l1_9_address0,
        weights_l1_9_ce0,
        weights_l1_9_we0,
        weights_l1_9_d0,
        weights_l1_9_address1,
        weights_l1_9_ce1,
        weights_l1_9_q1,
        weights_l1_8_address0,
        weights_l1_8_ce0,
        weights_l1_8_we0,
        weights_l1_8_d0,
        weights_l1_8_address1,
        weights_l1_8_ce1,
        weights_l1_8_q1,
        weights_l1_7_address0,
        weights_l1_7_ce0,
        weights_l1_7_we0,
        weights_l1_7_d0,
        weights_l1_7_address1,
        weights_l1_7_ce1,
        weights_l1_7_q1,
        weights_l1_6_address0,
        weights_l1_6_ce0,
        weights_l1_6_we0,
        weights_l1_6_d0,
        weights_l1_6_address1,
        weights_l1_6_ce1,
        weights_l1_6_q1,
        weights_l1_5_address0,
        weights_l1_5_ce0,
        weights_l1_5_we0,
        weights_l1_5_d0,
        weights_l1_5_address1,
        weights_l1_5_ce1,
        weights_l1_5_q1,
        weights_l1_4_address0,
        weights_l1_4_ce0,
        weights_l1_4_we0,
        weights_l1_4_d0,
        weights_l1_4_address1,
        weights_l1_4_ce1,
        weights_l1_4_q1,
        weights_l1_3_address0,
        weights_l1_3_ce0,
        weights_l1_3_we0,
        weights_l1_3_d0,
        weights_l1_3_address1,
        weights_l1_3_ce1,
        weights_l1_3_q1,
        weights_l1_2_address0,
        weights_l1_2_ce0,
        weights_l1_2_we0,
        weights_l1_2_d0,
        weights_l1_2_address1,
        weights_l1_2_ce1,
        weights_l1_2_q1,
        weights_l1_1_address0,
        weights_l1_1_ce0,
        weights_l1_1_we0,
        weights_l1_1_d0,
        weights_l1_1_address1,
        weights_l1_1_ce1,
        weights_l1_1_q1,
        weights_l1_0_address0,
        weights_l1_0_ce0,
        weights_l1_0_we0,
        weights_l1_0_d0,
        weights_l1_0_address1,
        weights_l1_0_ce1,
        weights_l1_0_q1,
        update_temp_mat_address0,
        update_temp_mat_ce0,
        update_temp_mat_q0,
        update_temp_mat_15_address0,
        update_temp_mat_15_ce0,
        update_temp_mat_15_q0,
        update_temp_mat_16_address0,
        update_temp_mat_16_ce0,
        update_temp_mat_16_q0,
        update_temp_mat_17_address0,
        update_temp_mat_17_ce0,
        update_temp_mat_17_q0,
        update_temp_mat_18_address0,
        update_temp_mat_18_ce0,
        update_temp_mat_18_q0,
        update_temp_mat_19_address0,
        update_temp_mat_19_ce0,
        update_temp_mat_19_q0,
        update_temp_mat_20_address0,
        update_temp_mat_20_ce0,
        update_temp_mat_20_q0,
        update_temp_mat_21_address0,
        update_temp_mat_21_ce0,
        update_temp_mat_21_q0,
        update_temp_mat_22_address0,
        update_temp_mat_22_ce0,
        update_temp_mat_22_q0,
        update_temp_mat_23_address0,
        update_temp_mat_23_ce0,
        update_temp_mat_23_q0,
        update_temp_mat_24_address0,
        update_temp_mat_24_ce0,
        update_temp_mat_24_q0,
        update_temp_mat_25_address0,
        update_temp_mat_25_ce0,
        update_temp_mat_25_q0,
        update_temp_mat_26_address0,
        update_temp_mat_26_ce0,
        update_temp_mat_26_q0,
        update_temp_mat_27_address0,
        update_temp_mat_27_ce0,
        update_temp_mat_27_q0,
        update_temp_mat_28_address0,
        update_temp_mat_28_ce0,
        update_temp_mat_28_q0,
        update_temp_mat_29_address0,
        update_temp_mat_29_ce0,
        update_temp_mat_29_q0,
        update_temp_mat_30_address0,
        update_temp_mat_30_ce0,
        update_temp_mat_30_q0,
        update_temp_mat_31_address0,
        update_temp_mat_31_ce0,
        update_temp_mat_31_q0,
        update_temp_mat_32_address0,
        update_temp_mat_32_ce0,
        update_temp_mat_32_q0,
        update_temp_mat_33_address0,
        update_temp_mat_33_ce0,
        update_temp_mat_33_q0,
        update_temp_mat_34_address0,
        update_temp_mat_34_ce0,
        update_temp_mat_34_q0,
        update_temp_mat_35_address0,
        update_temp_mat_35_ce0,
        update_temp_mat_35_q0,
        update_temp_mat_36_address0,
        update_temp_mat_36_ce0,
        update_temp_mat_36_q0,
        update_temp_mat_37_address0,
        update_temp_mat_37_ce0,
        update_temp_mat_37_q0,
        update_temp_mat_38_address0,
        update_temp_mat_38_ce0,
        update_temp_mat_38_q0,
        update_temp_mat_39_address0,
        update_temp_mat_39_ce0,
        update_temp_mat_39_q0,
        update_temp_mat_40_address0,
        update_temp_mat_40_ce0,
        update_temp_mat_40_q0,
        update_temp_mat_41_address0,
        update_temp_mat_41_ce0,
        update_temp_mat_41_q0,
        update_temp_mat_42_address0,
        update_temp_mat_42_ce0,
        update_temp_mat_42_q0,
        update_temp_mat_43_address0,
        update_temp_mat_43_ce0,
        update_temp_mat_43_q0,
        update_temp_mat_44_address0,
        update_temp_mat_44_ce0,
        update_temp_mat_44_q0,
        update_temp_mat_45_address0,
        update_temp_mat_45_ce0,
        update_temp_mat_45_q0,
        update_temp_mat_46_address0,
        update_temp_mat_46_ce0,
        update_temp_mat_46_q0,
        update_temp_mat_47_address0,
        update_temp_mat_47_ce0,
        update_temp_mat_47_q0,
        update_temp_mat_48_address0,
        update_temp_mat_48_ce0,
        update_temp_mat_48_q0,
        update_temp_mat_49_address0,
        update_temp_mat_49_ce0,
        update_temp_mat_49_q0,
        update_temp_mat_50_address0,
        update_temp_mat_50_ce0,
        update_temp_mat_50_q0,
        update_temp_mat_51_address0,
        update_temp_mat_51_ce0,
        update_temp_mat_51_q0,
        update_temp_mat_52_address0,
        update_temp_mat_52_ce0,
        update_temp_mat_52_q0,
        update_temp_mat_53_address0,
        update_temp_mat_53_ce0,
        update_temp_mat_53_q0,
        update_temp_mat_54_address0,
        update_temp_mat_54_ce0,
        update_temp_mat_54_q0,
        update_temp_mat_55_address0,
        update_temp_mat_55_ce0,
        update_temp_mat_55_q0,
        update_temp_mat_56_address0,
        update_temp_mat_56_ce0,
        update_temp_mat_56_q0,
        update_temp_mat_57_address0,
        update_temp_mat_57_ce0,
        update_temp_mat_57_q0,
        update_temp_mat_58_address0,
        update_temp_mat_58_ce0,
        update_temp_mat_58_q0,
        update_temp_mat_59_address0,
        update_temp_mat_59_ce0,
        update_temp_mat_59_q0,
        update_temp_mat_60_address0,
        update_temp_mat_60_ce0,
        update_temp_mat_60_q0,
        update_temp_mat_61_address0,
        update_temp_mat_61_ce0,
        update_temp_mat_61_q0,
        update_temp_mat_62_address0,
        update_temp_mat_62_ce0,
        update_temp_mat_62_q0,
        update_temp_mat_63_address0,
        update_temp_mat_63_ce0,
        update_temp_mat_63_q0,
        update_temp_mat_64_address0,
        update_temp_mat_64_ce0,
        update_temp_mat_64_q0,
        update_temp_mat_65_address0,
        update_temp_mat_65_ce0,
        update_temp_mat_65_q0,
        update_temp_mat_66_address0,
        update_temp_mat_66_ce0,
        update_temp_mat_66_q0,
        update_temp_mat_67_address0,
        update_temp_mat_67_ce0,
        update_temp_mat_67_q0,
        update_temp_mat_68_address0,
        update_temp_mat_68_ce0,
        update_temp_mat_68_q0,
        update_temp_mat_69_address0,
        update_temp_mat_69_ce0,
        update_temp_mat_69_q0,
        update_temp_mat_70_address0,
        update_temp_mat_70_ce0,
        update_temp_mat_70_q0,
        update_temp_mat_71_address0,
        update_temp_mat_71_ce0,
        update_temp_mat_71_q0,
        update_temp_mat_72_address0,
        update_temp_mat_72_ce0,
        update_temp_mat_72_q0,
        update_temp_mat_73_address0,
        update_temp_mat_73_ce0,
        update_temp_mat_73_q0,
        update_temp_mat_74_address0,
        update_temp_mat_74_ce0,
        update_temp_mat_74_q0,
        update_temp_mat_75_address0,
        update_temp_mat_75_ce0,
        update_temp_mat_75_q0,
        update_temp_mat_76_address0,
        update_temp_mat_76_ce0,
        update_temp_mat_76_q0,
        update_temp_mat_77_address0,
        update_temp_mat_77_ce0,
        update_temp_mat_77_q0,
        d_l1_0_address0,
        d_l1_0_ce0,
        d_l1_0_q0,
        biases_l1_address0,
        biases_l1_ce0,
        biases_l1_we0,
        biases_l1_d0,
        biases_l1_address1,
        biases_l1_ce1,
        biases_l1_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [2:0] weights_l1_63_address0;
output   weights_l1_63_ce0;
output   weights_l1_63_we0;
output  [24:0] weights_l1_63_d0;
output  [2:0] weights_l1_63_address1;
output   weights_l1_63_ce1;
input  [24:0] weights_l1_63_q1;
output  [2:0] weights_l1_62_address0;
output   weights_l1_62_ce0;
output   weights_l1_62_we0;
output  [24:0] weights_l1_62_d0;
output  [2:0] weights_l1_62_address1;
output   weights_l1_62_ce1;
input  [24:0] weights_l1_62_q1;
output  [2:0] weights_l1_61_address0;
output   weights_l1_61_ce0;
output   weights_l1_61_we0;
output  [24:0] weights_l1_61_d0;
output  [2:0] weights_l1_61_address1;
output   weights_l1_61_ce1;
input  [24:0] weights_l1_61_q1;
output  [2:0] weights_l1_60_address0;
output   weights_l1_60_ce0;
output   weights_l1_60_we0;
output  [24:0] weights_l1_60_d0;
output  [2:0] weights_l1_60_address1;
output   weights_l1_60_ce1;
input  [24:0] weights_l1_60_q1;
output  [2:0] weights_l1_59_address0;
output   weights_l1_59_ce0;
output   weights_l1_59_we0;
output  [24:0] weights_l1_59_d0;
output  [2:0] weights_l1_59_address1;
output   weights_l1_59_ce1;
input  [24:0] weights_l1_59_q1;
output  [2:0] weights_l1_58_address0;
output   weights_l1_58_ce0;
output   weights_l1_58_we0;
output  [24:0] weights_l1_58_d0;
output  [2:0] weights_l1_58_address1;
output   weights_l1_58_ce1;
input  [24:0] weights_l1_58_q1;
output  [2:0] weights_l1_57_address0;
output   weights_l1_57_ce0;
output   weights_l1_57_we0;
output  [24:0] weights_l1_57_d0;
output  [2:0] weights_l1_57_address1;
output   weights_l1_57_ce1;
input  [24:0] weights_l1_57_q1;
output  [2:0] weights_l1_56_address0;
output   weights_l1_56_ce0;
output   weights_l1_56_we0;
output  [24:0] weights_l1_56_d0;
output  [2:0] weights_l1_56_address1;
output   weights_l1_56_ce1;
input  [24:0] weights_l1_56_q1;
output  [2:0] weights_l1_55_address0;
output   weights_l1_55_ce0;
output   weights_l1_55_we0;
output  [24:0] weights_l1_55_d0;
output  [2:0] weights_l1_55_address1;
output   weights_l1_55_ce1;
input  [24:0] weights_l1_55_q1;
output  [2:0] weights_l1_54_address0;
output   weights_l1_54_ce0;
output   weights_l1_54_we0;
output  [24:0] weights_l1_54_d0;
output  [2:0] weights_l1_54_address1;
output   weights_l1_54_ce1;
input  [24:0] weights_l1_54_q1;
output  [2:0] weights_l1_53_address0;
output   weights_l1_53_ce0;
output   weights_l1_53_we0;
output  [24:0] weights_l1_53_d0;
output  [2:0] weights_l1_53_address1;
output   weights_l1_53_ce1;
input  [24:0] weights_l1_53_q1;
output  [2:0] weights_l1_52_address0;
output   weights_l1_52_ce0;
output   weights_l1_52_we0;
output  [24:0] weights_l1_52_d0;
output  [2:0] weights_l1_52_address1;
output   weights_l1_52_ce1;
input  [24:0] weights_l1_52_q1;
output  [2:0] weights_l1_51_address0;
output   weights_l1_51_ce0;
output   weights_l1_51_we0;
output  [24:0] weights_l1_51_d0;
output  [2:0] weights_l1_51_address1;
output   weights_l1_51_ce1;
input  [24:0] weights_l1_51_q1;
output  [2:0] weights_l1_50_address0;
output   weights_l1_50_ce0;
output   weights_l1_50_we0;
output  [24:0] weights_l1_50_d0;
output  [2:0] weights_l1_50_address1;
output   weights_l1_50_ce1;
input  [24:0] weights_l1_50_q1;
output  [2:0] weights_l1_49_address0;
output   weights_l1_49_ce0;
output   weights_l1_49_we0;
output  [24:0] weights_l1_49_d0;
output  [2:0] weights_l1_49_address1;
output   weights_l1_49_ce1;
input  [24:0] weights_l1_49_q1;
output  [2:0] weights_l1_48_address0;
output   weights_l1_48_ce0;
output   weights_l1_48_we0;
output  [24:0] weights_l1_48_d0;
output  [2:0] weights_l1_48_address1;
output   weights_l1_48_ce1;
input  [24:0] weights_l1_48_q1;
output  [2:0] weights_l1_47_address0;
output   weights_l1_47_ce0;
output   weights_l1_47_we0;
output  [24:0] weights_l1_47_d0;
output  [2:0] weights_l1_47_address1;
output   weights_l1_47_ce1;
input  [24:0] weights_l1_47_q1;
output  [2:0] weights_l1_46_address0;
output   weights_l1_46_ce0;
output   weights_l1_46_we0;
output  [24:0] weights_l1_46_d0;
output  [2:0] weights_l1_46_address1;
output   weights_l1_46_ce1;
input  [24:0] weights_l1_46_q1;
output  [2:0] weights_l1_45_address0;
output   weights_l1_45_ce0;
output   weights_l1_45_we0;
output  [24:0] weights_l1_45_d0;
output  [2:0] weights_l1_45_address1;
output   weights_l1_45_ce1;
input  [24:0] weights_l1_45_q1;
output  [2:0] weights_l1_44_address0;
output   weights_l1_44_ce0;
output   weights_l1_44_we0;
output  [24:0] weights_l1_44_d0;
output  [2:0] weights_l1_44_address1;
output   weights_l1_44_ce1;
input  [24:0] weights_l1_44_q1;
output  [2:0] weights_l1_43_address0;
output   weights_l1_43_ce0;
output   weights_l1_43_we0;
output  [24:0] weights_l1_43_d0;
output  [2:0] weights_l1_43_address1;
output   weights_l1_43_ce1;
input  [24:0] weights_l1_43_q1;
output  [2:0] weights_l1_42_address0;
output   weights_l1_42_ce0;
output   weights_l1_42_we0;
output  [24:0] weights_l1_42_d0;
output  [2:0] weights_l1_42_address1;
output   weights_l1_42_ce1;
input  [24:0] weights_l1_42_q1;
output  [2:0] weights_l1_41_address0;
output   weights_l1_41_ce0;
output   weights_l1_41_we0;
output  [24:0] weights_l1_41_d0;
output  [2:0] weights_l1_41_address1;
output   weights_l1_41_ce1;
input  [24:0] weights_l1_41_q1;
output  [2:0] weights_l1_40_address0;
output   weights_l1_40_ce0;
output   weights_l1_40_we0;
output  [24:0] weights_l1_40_d0;
output  [2:0] weights_l1_40_address1;
output   weights_l1_40_ce1;
input  [24:0] weights_l1_40_q1;
output  [2:0] weights_l1_39_address0;
output   weights_l1_39_ce0;
output   weights_l1_39_we0;
output  [24:0] weights_l1_39_d0;
output  [2:0] weights_l1_39_address1;
output   weights_l1_39_ce1;
input  [24:0] weights_l1_39_q1;
output  [2:0] weights_l1_38_address0;
output   weights_l1_38_ce0;
output   weights_l1_38_we0;
output  [24:0] weights_l1_38_d0;
output  [2:0] weights_l1_38_address1;
output   weights_l1_38_ce1;
input  [24:0] weights_l1_38_q1;
output  [2:0] weights_l1_37_address0;
output   weights_l1_37_ce0;
output   weights_l1_37_we0;
output  [24:0] weights_l1_37_d0;
output  [2:0] weights_l1_37_address1;
output   weights_l1_37_ce1;
input  [24:0] weights_l1_37_q1;
output  [2:0] weights_l1_36_address0;
output   weights_l1_36_ce0;
output   weights_l1_36_we0;
output  [24:0] weights_l1_36_d0;
output  [2:0] weights_l1_36_address1;
output   weights_l1_36_ce1;
input  [24:0] weights_l1_36_q1;
output  [2:0] weights_l1_35_address0;
output   weights_l1_35_ce0;
output   weights_l1_35_we0;
output  [24:0] weights_l1_35_d0;
output  [2:0] weights_l1_35_address1;
output   weights_l1_35_ce1;
input  [24:0] weights_l1_35_q1;
output  [2:0] weights_l1_34_address0;
output   weights_l1_34_ce0;
output   weights_l1_34_we0;
output  [24:0] weights_l1_34_d0;
output  [2:0] weights_l1_34_address1;
output   weights_l1_34_ce1;
input  [24:0] weights_l1_34_q1;
output  [2:0] weights_l1_33_address0;
output   weights_l1_33_ce0;
output   weights_l1_33_we0;
output  [24:0] weights_l1_33_d0;
output  [2:0] weights_l1_33_address1;
output   weights_l1_33_ce1;
input  [24:0] weights_l1_33_q1;
output  [2:0] weights_l1_32_address0;
output   weights_l1_32_ce0;
output   weights_l1_32_we0;
output  [24:0] weights_l1_32_d0;
output  [2:0] weights_l1_32_address1;
output   weights_l1_32_ce1;
input  [24:0] weights_l1_32_q1;
output  [2:0] weights_l1_31_address0;
output   weights_l1_31_ce0;
output   weights_l1_31_we0;
output  [24:0] weights_l1_31_d0;
output  [2:0] weights_l1_31_address1;
output   weights_l1_31_ce1;
input  [24:0] weights_l1_31_q1;
output  [2:0] weights_l1_30_address0;
output   weights_l1_30_ce0;
output   weights_l1_30_we0;
output  [24:0] weights_l1_30_d0;
output  [2:0] weights_l1_30_address1;
output   weights_l1_30_ce1;
input  [24:0] weights_l1_30_q1;
output  [2:0] weights_l1_29_address0;
output   weights_l1_29_ce0;
output   weights_l1_29_we0;
output  [24:0] weights_l1_29_d0;
output  [2:0] weights_l1_29_address1;
output   weights_l1_29_ce1;
input  [24:0] weights_l1_29_q1;
output  [2:0] weights_l1_28_address0;
output   weights_l1_28_ce0;
output   weights_l1_28_we0;
output  [24:0] weights_l1_28_d0;
output  [2:0] weights_l1_28_address1;
output   weights_l1_28_ce1;
input  [24:0] weights_l1_28_q1;
output  [2:0] weights_l1_27_address0;
output   weights_l1_27_ce0;
output   weights_l1_27_we0;
output  [24:0] weights_l1_27_d0;
output  [2:0] weights_l1_27_address1;
output   weights_l1_27_ce1;
input  [24:0] weights_l1_27_q1;
output  [2:0] weights_l1_26_address0;
output   weights_l1_26_ce0;
output   weights_l1_26_we0;
output  [24:0] weights_l1_26_d0;
output  [2:0] weights_l1_26_address1;
output   weights_l1_26_ce1;
input  [24:0] weights_l1_26_q1;
output  [2:0] weights_l1_25_address0;
output   weights_l1_25_ce0;
output   weights_l1_25_we0;
output  [24:0] weights_l1_25_d0;
output  [2:0] weights_l1_25_address1;
output   weights_l1_25_ce1;
input  [24:0] weights_l1_25_q1;
output  [2:0] weights_l1_24_address0;
output   weights_l1_24_ce0;
output   weights_l1_24_we0;
output  [24:0] weights_l1_24_d0;
output  [2:0] weights_l1_24_address1;
output   weights_l1_24_ce1;
input  [24:0] weights_l1_24_q1;
output  [2:0] weights_l1_23_address0;
output   weights_l1_23_ce0;
output   weights_l1_23_we0;
output  [24:0] weights_l1_23_d0;
output  [2:0] weights_l1_23_address1;
output   weights_l1_23_ce1;
input  [24:0] weights_l1_23_q1;
output  [2:0] weights_l1_22_address0;
output   weights_l1_22_ce0;
output   weights_l1_22_we0;
output  [24:0] weights_l1_22_d0;
output  [2:0] weights_l1_22_address1;
output   weights_l1_22_ce1;
input  [24:0] weights_l1_22_q1;
output  [2:0] weights_l1_21_address0;
output   weights_l1_21_ce0;
output   weights_l1_21_we0;
output  [24:0] weights_l1_21_d0;
output  [2:0] weights_l1_21_address1;
output   weights_l1_21_ce1;
input  [24:0] weights_l1_21_q1;
output  [2:0] weights_l1_20_address0;
output   weights_l1_20_ce0;
output   weights_l1_20_we0;
output  [24:0] weights_l1_20_d0;
output  [2:0] weights_l1_20_address1;
output   weights_l1_20_ce1;
input  [24:0] weights_l1_20_q1;
output  [2:0] weights_l1_19_address0;
output   weights_l1_19_ce0;
output   weights_l1_19_we0;
output  [24:0] weights_l1_19_d0;
output  [2:0] weights_l1_19_address1;
output   weights_l1_19_ce1;
input  [24:0] weights_l1_19_q1;
output  [2:0] weights_l1_18_address0;
output   weights_l1_18_ce0;
output   weights_l1_18_we0;
output  [24:0] weights_l1_18_d0;
output  [2:0] weights_l1_18_address1;
output   weights_l1_18_ce1;
input  [24:0] weights_l1_18_q1;
output  [2:0] weights_l1_17_address0;
output   weights_l1_17_ce0;
output   weights_l1_17_we0;
output  [24:0] weights_l1_17_d0;
output  [2:0] weights_l1_17_address1;
output   weights_l1_17_ce1;
input  [24:0] weights_l1_17_q1;
output  [2:0] weights_l1_16_address0;
output   weights_l1_16_ce0;
output   weights_l1_16_we0;
output  [24:0] weights_l1_16_d0;
output  [2:0] weights_l1_16_address1;
output   weights_l1_16_ce1;
input  [24:0] weights_l1_16_q1;
output  [2:0] weights_l1_15_address0;
output   weights_l1_15_ce0;
output   weights_l1_15_we0;
output  [24:0] weights_l1_15_d0;
output  [2:0] weights_l1_15_address1;
output   weights_l1_15_ce1;
input  [24:0] weights_l1_15_q1;
output  [2:0] weights_l1_14_address0;
output   weights_l1_14_ce0;
output   weights_l1_14_we0;
output  [24:0] weights_l1_14_d0;
output  [2:0] weights_l1_14_address1;
output   weights_l1_14_ce1;
input  [24:0] weights_l1_14_q1;
output  [2:0] weights_l1_13_address0;
output   weights_l1_13_ce0;
output   weights_l1_13_we0;
output  [24:0] weights_l1_13_d0;
output  [2:0] weights_l1_13_address1;
output   weights_l1_13_ce1;
input  [24:0] weights_l1_13_q1;
output  [2:0] weights_l1_12_address0;
output   weights_l1_12_ce0;
output   weights_l1_12_we0;
output  [24:0] weights_l1_12_d0;
output  [2:0] weights_l1_12_address1;
output   weights_l1_12_ce1;
input  [24:0] weights_l1_12_q1;
output  [2:0] weights_l1_11_address0;
output   weights_l1_11_ce0;
output   weights_l1_11_we0;
output  [24:0] weights_l1_11_d0;
output  [2:0] weights_l1_11_address1;
output   weights_l1_11_ce1;
input  [24:0] weights_l1_11_q1;
output  [2:0] weights_l1_10_address0;
output   weights_l1_10_ce0;
output   weights_l1_10_we0;
output  [24:0] weights_l1_10_d0;
output  [2:0] weights_l1_10_address1;
output   weights_l1_10_ce1;
input  [24:0] weights_l1_10_q1;
output  [2:0] weights_l1_9_address0;
output   weights_l1_9_ce0;
output   weights_l1_9_we0;
output  [24:0] weights_l1_9_d0;
output  [2:0] weights_l1_9_address1;
output   weights_l1_9_ce1;
input  [24:0] weights_l1_9_q1;
output  [2:0] weights_l1_8_address0;
output   weights_l1_8_ce0;
output   weights_l1_8_we0;
output  [24:0] weights_l1_8_d0;
output  [2:0] weights_l1_8_address1;
output   weights_l1_8_ce1;
input  [24:0] weights_l1_8_q1;
output  [2:0] weights_l1_7_address0;
output   weights_l1_7_ce0;
output   weights_l1_7_we0;
output  [24:0] weights_l1_7_d0;
output  [2:0] weights_l1_7_address1;
output   weights_l1_7_ce1;
input  [24:0] weights_l1_7_q1;
output  [2:0] weights_l1_6_address0;
output   weights_l1_6_ce0;
output   weights_l1_6_we0;
output  [24:0] weights_l1_6_d0;
output  [2:0] weights_l1_6_address1;
output   weights_l1_6_ce1;
input  [24:0] weights_l1_6_q1;
output  [2:0] weights_l1_5_address0;
output   weights_l1_5_ce0;
output   weights_l1_5_we0;
output  [24:0] weights_l1_5_d0;
output  [2:0] weights_l1_5_address1;
output   weights_l1_5_ce1;
input  [24:0] weights_l1_5_q1;
output  [2:0] weights_l1_4_address0;
output   weights_l1_4_ce0;
output   weights_l1_4_we0;
output  [24:0] weights_l1_4_d0;
output  [2:0] weights_l1_4_address1;
output   weights_l1_4_ce1;
input  [24:0] weights_l1_4_q1;
output  [2:0] weights_l1_3_address0;
output   weights_l1_3_ce0;
output   weights_l1_3_we0;
output  [24:0] weights_l1_3_d0;
output  [2:0] weights_l1_3_address1;
output   weights_l1_3_ce1;
input  [24:0] weights_l1_3_q1;
output  [2:0] weights_l1_2_address0;
output   weights_l1_2_ce0;
output   weights_l1_2_we0;
output  [24:0] weights_l1_2_d0;
output  [2:0] weights_l1_2_address1;
output   weights_l1_2_ce1;
input  [24:0] weights_l1_2_q1;
output  [2:0] weights_l1_1_address0;
output   weights_l1_1_ce0;
output   weights_l1_1_we0;
output  [24:0] weights_l1_1_d0;
output  [2:0] weights_l1_1_address1;
output   weights_l1_1_ce1;
input  [24:0] weights_l1_1_q1;
output  [2:0] weights_l1_0_address0;
output   weights_l1_0_ce0;
output   weights_l1_0_we0;
output  [24:0] weights_l1_0_d0;
output  [2:0] weights_l1_0_address1;
output   weights_l1_0_ce1;
input  [24:0] weights_l1_0_q1;
output  [2:0] update_temp_mat_address0;
output   update_temp_mat_ce0;
input  [24:0] update_temp_mat_q0;
output  [2:0] update_temp_mat_15_address0;
output   update_temp_mat_15_ce0;
input  [24:0] update_temp_mat_15_q0;
output  [2:0] update_temp_mat_16_address0;
output   update_temp_mat_16_ce0;
input  [24:0] update_temp_mat_16_q0;
output  [2:0] update_temp_mat_17_address0;
output   update_temp_mat_17_ce0;
input  [24:0] update_temp_mat_17_q0;
output  [2:0] update_temp_mat_18_address0;
output   update_temp_mat_18_ce0;
input  [24:0] update_temp_mat_18_q0;
output  [2:0] update_temp_mat_19_address0;
output   update_temp_mat_19_ce0;
input  [24:0] update_temp_mat_19_q0;
output  [2:0] update_temp_mat_20_address0;
output   update_temp_mat_20_ce0;
input  [24:0] update_temp_mat_20_q0;
output  [2:0] update_temp_mat_21_address0;
output   update_temp_mat_21_ce0;
input  [24:0] update_temp_mat_21_q0;
output  [2:0] update_temp_mat_22_address0;
output   update_temp_mat_22_ce0;
input  [24:0] update_temp_mat_22_q0;
output  [2:0] update_temp_mat_23_address0;
output   update_temp_mat_23_ce0;
input  [24:0] update_temp_mat_23_q0;
output  [2:0] update_temp_mat_24_address0;
output   update_temp_mat_24_ce0;
input  [24:0] update_temp_mat_24_q0;
output  [2:0] update_temp_mat_25_address0;
output   update_temp_mat_25_ce0;
input  [24:0] update_temp_mat_25_q0;
output  [2:0] update_temp_mat_26_address0;
output   update_temp_mat_26_ce0;
input  [24:0] update_temp_mat_26_q0;
output  [2:0] update_temp_mat_27_address0;
output   update_temp_mat_27_ce0;
input  [24:0] update_temp_mat_27_q0;
output  [2:0] update_temp_mat_28_address0;
output   update_temp_mat_28_ce0;
input  [24:0] update_temp_mat_28_q0;
output  [2:0] update_temp_mat_29_address0;
output   update_temp_mat_29_ce0;
input  [24:0] update_temp_mat_29_q0;
output  [2:0] update_temp_mat_30_address0;
output   update_temp_mat_30_ce0;
input  [24:0] update_temp_mat_30_q0;
output  [2:0] update_temp_mat_31_address0;
output   update_temp_mat_31_ce0;
input  [24:0] update_temp_mat_31_q0;
output  [2:0] update_temp_mat_32_address0;
output   update_temp_mat_32_ce0;
input  [24:0] update_temp_mat_32_q0;
output  [2:0] update_temp_mat_33_address0;
output   update_temp_mat_33_ce0;
input  [24:0] update_temp_mat_33_q0;
output  [2:0] update_temp_mat_34_address0;
output   update_temp_mat_34_ce0;
input  [24:0] update_temp_mat_34_q0;
output  [2:0] update_temp_mat_35_address0;
output   update_temp_mat_35_ce0;
input  [24:0] update_temp_mat_35_q0;
output  [2:0] update_temp_mat_36_address0;
output   update_temp_mat_36_ce0;
input  [24:0] update_temp_mat_36_q0;
output  [2:0] update_temp_mat_37_address0;
output   update_temp_mat_37_ce0;
input  [24:0] update_temp_mat_37_q0;
output  [2:0] update_temp_mat_38_address0;
output   update_temp_mat_38_ce0;
input  [24:0] update_temp_mat_38_q0;
output  [2:0] update_temp_mat_39_address0;
output   update_temp_mat_39_ce0;
input  [24:0] update_temp_mat_39_q0;
output  [2:0] update_temp_mat_40_address0;
output   update_temp_mat_40_ce0;
input  [24:0] update_temp_mat_40_q0;
output  [2:0] update_temp_mat_41_address0;
output   update_temp_mat_41_ce0;
input  [24:0] update_temp_mat_41_q0;
output  [2:0] update_temp_mat_42_address0;
output   update_temp_mat_42_ce0;
input  [24:0] update_temp_mat_42_q0;
output  [2:0] update_temp_mat_43_address0;
output   update_temp_mat_43_ce0;
input  [24:0] update_temp_mat_43_q0;
output  [2:0] update_temp_mat_44_address0;
output   update_temp_mat_44_ce0;
input  [24:0] update_temp_mat_44_q0;
output  [2:0] update_temp_mat_45_address0;
output   update_temp_mat_45_ce0;
input  [24:0] update_temp_mat_45_q0;
output  [2:0] update_temp_mat_46_address0;
output   update_temp_mat_46_ce0;
input  [24:0] update_temp_mat_46_q0;
output  [2:0] update_temp_mat_47_address0;
output   update_temp_mat_47_ce0;
input  [24:0] update_temp_mat_47_q0;
output  [2:0] update_temp_mat_48_address0;
output   update_temp_mat_48_ce0;
input  [24:0] update_temp_mat_48_q0;
output  [2:0] update_temp_mat_49_address0;
output   update_temp_mat_49_ce0;
input  [24:0] update_temp_mat_49_q0;
output  [2:0] update_temp_mat_50_address0;
output   update_temp_mat_50_ce0;
input  [24:0] update_temp_mat_50_q0;
output  [2:0] update_temp_mat_51_address0;
output   update_temp_mat_51_ce0;
input  [24:0] update_temp_mat_51_q0;
output  [2:0] update_temp_mat_52_address0;
output   update_temp_mat_52_ce0;
input  [24:0] update_temp_mat_52_q0;
output  [2:0] update_temp_mat_53_address0;
output   update_temp_mat_53_ce0;
input  [24:0] update_temp_mat_53_q0;
output  [2:0] update_temp_mat_54_address0;
output   update_temp_mat_54_ce0;
input  [24:0] update_temp_mat_54_q0;
output  [2:0] update_temp_mat_55_address0;
output   update_temp_mat_55_ce0;
input  [24:0] update_temp_mat_55_q0;
output  [2:0] update_temp_mat_56_address0;
output   update_temp_mat_56_ce0;
input  [24:0] update_temp_mat_56_q0;
output  [2:0] update_temp_mat_57_address0;
output   update_temp_mat_57_ce0;
input  [24:0] update_temp_mat_57_q0;
output  [2:0] update_temp_mat_58_address0;
output   update_temp_mat_58_ce0;
input  [24:0] update_temp_mat_58_q0;
output  [2:0] update_temp_mat_59_address0;
output   update_temp_mat_59_ce0;
input  [24:0] update_temp_mat_59_q0;
output  [2:0] update_temp_mat_60_address0;
output   update_temp_mat_60_ce0;
input  [24:0] update_temp_mat_60_q0;
output  [2:0] update_temp_mat_61_address0;
output   update_temp_mat_61_ce0;
input  [24:0] update_temp_mat_61_q0;
output  [2:0] update_temp_mat_62_address0;
output   update_temp_mat_62_ce0;
input  [24:0] update_temp_mat_62_q0;
output  [2:0] update_temp_mat_63_address0;
output   update_temp_mat_63_ce0;
input  [24:0] update_temp_mat_63_q0;
output  [2:0] update_temp_mat_64_address0;
output   update_temp_mat_64_ce0;
input  [24:0] update_temp_mat_64_q0;
output  [2:0] update_temp_mat_65_address0;
output   update_temp_mat_65_ce0;
input  [24:0] update_temp_mat_65_q0;
output  [2:0] update_temp_mat_66_address0;
output   update_temp_mat_66_ce0;
input  [24:0] update_temp_mat_66_q0;
output  [2:0] update_temp_mat_67_address0;
output   update_temp_mat_67_ce0;
input  [24:0] update_temp_mat_67_q0;
output  [2:0] update_temp_mat_68_address0;
output   update_temp_mat_68_ce0;
input  [24:0] update_temp_mat_68_q0;
output  [2:0] update_temp_mat_69_address0;
output   update_temp_mat_69_ce0;
input  [24:0] update_temp_mat_69_q0;
output  [2:0] update_temp_mat_70_address0;
output   update_temp_mat_70_ce0;
input  [24:0] update_temp_mat_70_q0;
output  [2:0] update_temp_mat_71_address0;
output   update_temp_mat_71_ce0;
input  [24:0] update_temp_mat_71_q0;
output  [2:0] update_temp_mat_72_address0;
output   update_temp_mat_72_ce0;
input  [24:0] update_temp_mat_72_q0;
output  [2:0] update_temp_mat_73_address0;
output   update_temp_mat_73_ce0;
input  [24:0] update_temp_mat_73_q0;
output  [2:0] update_temp_mat_74_address0;
output   update_temp_mat_74_ce0;
input  [24:0] update_temp_mat_74_q0;
output  [2:0] update_temp_mat_75_address0;
output   update_temp_mat_75_ce0;
input  [24:0] update_temp_mat_75_q0;
output  [2:0] update_temp_mat_76_address0;
output   update_temp_mat_76_ce0;
input  [24:0] update_temp_mat_76_q0;
output  [2:0] update_temp_mat_77_address0;
output   update_temp_mat_77_ce0;
input  [24:0] update_temp_mat_77_q0;
output  [2:0] d_l1_0_address0;
output   d_l1_0_ce0;
input  [24:0] d_l1_0_q0;
output  [2:0] biases_l1_address0;
output   biases_l1_ce0;
output   biases_l1_we0;
output  [24:0] biases_l1_d0;
output  [2:0] biases_l1_address1;
output   biases_l1_ce1;
input  [24:0] biases_l1_q1;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln235_fu_2260_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln235_fu_2272_p1;
reg   [63:0] zext_ln235_reg_4372;
reg   [63:0] zext_ln235_reg_4372_pp0_iter1_reg;
reg   [2:0] weights_l1_0_addr_reg_5091;
reg   [2:0] weights_l1_0_addr_reg_5091_pp0_iter3_reg;
reg   [2:0] weights_l1_1_addr_reg_5097;
reg   [2:0] weights_l1_1_addr_reg_5097_pp0_iter3_reg;
reg   [2:0] weights_l1_2_addr_reg_5103;
reg   [2:0] weights_l1_2_addr_reg_5103_pp0_iter3_reg;
reg   [2:0] weights_l1_3_addr_reg_5109;
reg   [2:0] weights_l1_3_addr_reg_5109_pp0_iter3_reg;
reg   [2:0] weights_l1_4_addr_reg_5115;
reg   [2:0] weights_l1_4_addr_reg_5115_pp0_iter3_reg;
reg   [2:0] weights_l1_5_addr_reg_5121;
reg   [2:0] weights_l1_5_addr_reg_5121_pp0_iter3_reg;
reg   [2:0] weights_l1_6_addr_reg_5127;
reg   [2:0] weights_l1_6_addr_reg_5127_pp0_iter3_reg;
reg   [2:0] weights_l1_7_addr_reg_5133;
reg   [2:0] weights_l1_7_addr_reg_5133_pp0_iter3_reg;
reg   [2:0] weights_l1_8_addr_reg_5139;
reg   [2:0] weights_l1_8_addr_reg_5139_pp0_iter3_reg;
reg   [2:0] weights_l1_9_addr_reg_5145;
reg   [2:0] weights_l1_9_addr_reg_5145_pp0_iter3_reg;
reg   [2:0] weights_l1_10_addr_reg_5151;
reg   [2:0] weights_l1_10_addr_reg_5151_pp0_iter3_reg;
reg   [2:0] weights_l1_11_addr_reg_5157;
reg   [2:0] weights_l1_11_addr_reg_5157_pp0_iter3_reg;
reg   [2:0] weights_l1_12_addr_reg_5163;
reg   [2:0] weights_l1_12_addr_reg_5163_pp0_iter3_reg;
reg   [2:0] weights_l1_13_addr_reg_5169;
reg   [2:0] weights_l1_13_addr_reg_5169_pp0_iter3_reg;
reg   [2:0] weights_l1_14_addr_reg_5175;
reg   [2:0] weights_l1_14_addr_reg_5175_pp0_iter3_reg;
reg   [2:0] weights_l1_15_addr_reg_5181;
reg   [2:0] weights_l1_15_addr_reg_5181_pp0_iter3_reg;
reg   [2:0] weights_l1_16_addr_reg_5187;
reg   [2:0] weights_l1_16_addr_reg_5187_pp0_iter3_reg;
reg   [2:0] weights_l1_17_addr_reg_5193;
reg   [2:0] weights_l1_17_addr_reg_5193_pp0_iter3_reg;
reg   [2:0] weights_l1_18_addr_reg_5199;
reg   [2:0] weights_l1_18_addr_reg_5199_pp0_iter3_reg;
reg   [2:0] weights_l1_19_addr_reg_5205;
reg   [2:0] weights_l1_19_addr_reg_5205_pp0_iter3_reg;
reg   [2:0] weights_l1_20_addr_reg_5211;
reg   [2:0] weights_l1_20_addr_reg_5211_pp0_iter3_reg;
reg   [2:0] weights_l1_21_addr_reg_5217;
reg   [2:0] weights_l1_21_addr_reg_5217_pp0_iter3_reg;
reg   [2:0] weights_l1_22_addr_reg_5223;
reg   [2:0] weights_l1_22_addr_reg_5223_pp0_iter3_reg;
reg   [2:0] weights_l1_23_addr_reg_5229;
reg   [2:0] weights_l1_23_addr_reg_5229_pp0_iter3_reg;
reg   [2:0] weights_l1_24_addr_reg_5235;
reg   [2:0] weights_l1_24_addr_reg_5235_pp0_iter3_reg;
reg   [2:0] weights_l1_25_addr_reg_5241;
reg   [2:0] weights_l1_25_addr_reg_5241_pp0_iter3_reg;
reg   [2:0] weights_l1_26_addr_reg_5247;
reg   [2:0] weights_l1_26_addr_reg_5247_pp0_iter3_reg;
reg   [2:0] weights_l1_27_addr_reg_5253;
reg   [2:0] weights_l1_27_addr_reg_5253_pp0_iter3_reg;
reg   [2:0] weights_l1_28_addr_reg_5259;
reg   [2:0] weights_l1_28_addr_reg_5259_pp0_iter3_reg;
reg   [2:0] weights_l1_29_addr_reg_5265;
reg   [2:0] weights_l1_29_addr_reg_5265_pp0_iter3_reg;
reg   [2:0] weights_l1_30_addr_reg_5271;
reg   [2:0] weights_l1_30_addr_reg_5271_pp0_iter3_reg;
reg   [2:0] weights_l1_31_addr_reg_5277;
reg   [2:0] weights_l1_31_addr_reg_5277_pp0_iter3_reg;
reg   [2:0] weights_l1_32_addr_reg_5283;
reg   [2:0] weights_l1_32_addr_reg_5283_pp0_iter3_reg;
reg   [2:0] weights_l1_33_addr_reg_5289;
reg   [2:0] weights_l1_33_addr_reg_5289_pp0_iter3_reg;
reg   [2:0] weights_l1_34_addr_reg_5295;
reg   [2:0] weights_l1_34_addr_reg_5295_pp0_iter3_reg;
reg   [2:0] weights_l1_35_addr_reg_5301;
reg   [2:0] weights_l1_35_addr_reg_5301_pp0_iter3_reg;
reg   [2:0] weights_l1_36_addr_reg_5307;
reg   [2:0] weights_l1_36_addr_reg_5307_pp0_iter3_reg;
reg   [2:0] weights_l1_37_addr_reg_5313;
reg   [2:0] weights_l1_37_addr_reg_5313_pp0_iter3_reg;
reg   [2:0] weights_l1_38_addr_reg_5319;
reg   [2:0] weights_l1_38_addr_reg_5319_pp0_iter3_reg;
reg   [2:0] weights_l1_39_addr_reg_5325;
reg   [2:0] weights_l1_39_addr_reg_5325_pp0_iter3_reg;
reg   [2:0] weights_l1_40_addr_reg_5331;
reg   [2:0] weights_l1_40_addr_reg_5331_pp0_iter3_reg;
reg   [2:0] weights_l1_41_addr_reg_5337;
reg   [2:0] weights_l1_41_addr_reg_5337_pp0_iter3_reg;
reg   [2:0] weights_l1_42_addr_reg_5343;
reg   [2:0] weights_l1_42_addr_reg_5343_pp0_iter3_reg;
reg   [2:0] weights_l1_43_addr_reg_5349;
reg   [2:0] weights_l1_43_addr_reg_5349_pp0_iter3_reg;
reg   [2:0] weights_l1_44_addr_reg_5355;
reg   [2:0] weights_l1_44_addr_reg_5355_pp0_iter3_reg;
reg   [2:0] weights_l1_45_addr_reg_5361;
reg   [2:0] weights_l1_45_addr_reg_5361_pp0_iter3_reg;
reg   [2:0] weights_l1_46_addr_reg_5367;
reg   [2:0] weights_l1_46_addr_reg_5367_pp0_iter3_reg;
reg   [2:0] weights_l1_47_addr_reg_5373;
reg   [2:0] weights_l1_47_addr_reg_5373_pp0_iter3_reg;
reg   [2:0] weights_l1_48_addr_reg_5379;
reg   [2:0] weights_l1_48_addr_reg_5379_pp0_iter3_reg;
reg   [2:0] weights_l1_49_addr_reg_5385;
reg   [2:0] weights_l1_49_addr_reg_5385_pp0_iter3_reg;
reg   [2:0] weights_l1_50_addr_reg_5391;
reg   [2:0] weights_l1_50_addr_reg_5391_pp0_iter3_reg;
reg   [2:0] weights_l1_51_addr_reg_5397;
reg   [2:0] weights_l1_51_addr_reg_5397_pp0_iter3_reg;
reg   [2:0] weights_l1_52_addr_reg_5403;
reg   [2:0] weights_l1_52_addr_reg_5403_pp0_iter3_reg;
reg   [2:0] weights_l1_53_addr_reg_5409;
reg   [2:0] weights_l1_53_addr_reg_5409_pp0_iter3_reg;
reg   [2:0] weights_l1_54_addr_reg_5415;
reg   [2:0] weights_l1_54_addr_reg_5415_pp0_iter3_reg;
reg   [2:0] weights_l1_55_addr_reg_5421;
reg   [2:0] weights_l1_55_addr_reg_5421_pp0_iter3_reg;
reg   [2:0] weights_l1_56_addr_reg_5427;
reg   [2:0] weights_l1_56_addr_reg_5427_pp0_iter3_reg;
reg   [2:0] weights_l1_57_addr_reg_5433;
reg   [2:0] weights_l1_57_addr_reg_5433_pp0_iter3_reg;
reg   [2:0] weights_l1_58_addr_reg_5439;
reg   [2:0] weights_l1_58_addr_reg_5439_pp0_iter3_reg;
reg   [2:0] weights_l1_59_addr_reg_5445;
reg   [2:0] weights_l1_59_addr_reg_5445_pp0_iter3_reg;
reg   [2:0] weights_l1_60_addr_reg_5451;
reg   [2:0] weights_l1_60_addr_reg_5451_pp0_iter3_reg;
reg   [2:0] weights_l1_61_addr_reg_5457;
reg   [2:0] weights_l1_61_addr_reg_5457_pp0_iter3_reg;
reg   [2:0] weights_l1_62_addr_reg_5463;
reg   [2:0] weights_l1_62_addr_reg_5463_pp0_iter3_reg;
reg   [2:0] weights_l1_63_addr_reg_5469;
reg   [2:0] weights_l1_63_addr_reg_5469_pp0_iter3_reg;
reg   [2:0] biases_l1_addr_reg_5475;
reg   [2:0] biases_l1_addr_reg_5475_pp0_iter3_reg;
wire    ap_block_pp0_stage0;
reg   [3:0] i_fu_298;
wire   [3:0] add_ln235_fu_2266_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_i_42;
reg    update_temp_mat_ce0_local;
reg    update_temp_mat_15_ce0_local;
reg    update_temp_mat_16_ce0_local;
reg    update_temp_mat_17_ce0_local;
reg    update_temp_mat_18_ce0_local;
reg    update_temp_mat_19_ce0_local;
reg    update_temp_mat_20_ce0_local;
reg    update_temp_mat_21_ce0_local;
reg    update_temp_mat_22_ce0_local;
reg    update_temp_mat_23_ce0_local;
reg    update_temp_mat_24_ce0_local;
reg    update_temp_mat_25_ce0_local;
reg    update_temp_mat_26_ce0_local;
reg    update_temp_mat_27_ce0_local;
reg    update_temp_mat_28_ce0_local;
reg    update_temp_mat_29_ce0_local;
reg    update_temp_mat_30_ce0_local;
reg    update_temp_mat_31_ce0_local;
reg    update_temp_mat_32_ce0_local;
reg    update_temp_mat_33_ce0_local;
reg    update_temp_mat_34_ce0_local;
reg    update_temp_mat_35_ce0_local;
reg    update_temp_mat_36_ce0_local;
reg    update_temp_mat_37_ce0_local;
reg    update_temp_mat_38_ce0_local;
reg    update_temp_mat_39_ce0_local;
reg    update_temp_mat_40_ce0_local;
reg    update_temp_mat_41_ce0_local;
reg    update_temp_mat_42_ce0_local;
reg    update_temp_mat_43_ce0_local;
reg    update_temp_mat_44_ce0_local;
reg    update_temp_mat_45_ce0_local;
reg    update_temp_mat_46_ce0_local;
reg    update_temp_mat_47_ce0_local;
reg    update_temp_mat_48_ce0_local;
reg    update_temp_mat_49_ce0_local;
reg    update_temp_mat_50_ce0_local;
reg    update_temp_mat_51_ce0_local;
reg    update_temp_mat_52_ce0_local;
reg    update_temp_mat_53_ce0_local;
reg    update_temp_mat_54_ce0_local;
reg    update_temp_mat_55_ce0_local;
reg    update_temp_mat_56_ce0_local;
reg    update_temp_mat_57_ce0_local;
reg    update_temp_mat_58_ce0_local;
reg    update_temp_mat_59_ce0_local;
reg    update_temp_mat_60_ce0_local;
reg    update_temp_mat_61_ce0_local;
reg    update_temp_mat_62_ce0_local;
reg    update_temp_mat_63_ce0_local;
reg    update_temp_mat_64_ce0_local;
reg    update_temp_mat_65_ce0_local;
reg    update_temp_mat_66_ce0_local;
reg    update_temp_mat_67_ce0_local;
reg    update_temp_mat_68_ce0_local;
reg    update_temp_mat_69_ce0_local;
reg    update_temp_mat_70_ce0_local;
reg    update_temp_mat_71_ce0_local;
reg    update_temp_mat_72_ce0_local;
reg    update_temp_mat_73_ce0_local;
reg    update_temp_mat_74_ce0_local;
reg    update_temp_mat_75_ce0_local;
reg    update_temp_mat_76_ce0_local;
reg    update_temp_mat_77_ce0_local;
reg    d_l1_0_ce0_local;
reg    weights_l1_0_ce1_local;
reg    weights_l1_0_we0_local;
reg    weights_l1_0_ce0_local;
reg    weights_l1_1_ce1_local;
reg    weights_l1_1_we0_local;
reg    weights_l1_1_ce0_local;
reg    weights_l1_2_ce1_local;
reg    weights_l1_2_we0_local;
reg    weights_l1_2_ce0_local;
reg    weights_l1_3_ce1_local;
reg    weights_l1_3_we0_local;
reg    weights_l1_3_ce0_local;
reg    weights_l1_4_ce1_local;
reg    weights_l1_4_we0_local;
reg    weights_l1_4_ce0_local;
reg    weights_l1_5_ce1_local;
reg    weights_l1_5_we0_local;
reg    weights_l1_5_ce0_local;
reg    weights_l1_6_ce1_local;
reg    weights_l1_6_we0_local;
reg    weights_l1_6_ce0_local;
reg    weights_l1_7_ce1_local;
reg    weights_l1_7_we0_local;
reg    weights_l1_7_ce0_local;
reg    weights_l1_8_ce1_local;
reg    weights_l1_8_we0_local;
reg    weights_l1_8_ce0_local;
reg    weights_l1_9_ce1_local;
reg    weights_l1_9_we0_local;
reg    weights_l1_9_ce0_local;
reg    weights_l1_10_ce1_local;
reg    weights_l1_10_we0_local;
reg    weights_l1_10_ce0_local;
reg    weights_l1_11_ce1_local;
reg    weights_l1_11_we0_local;
reg    weights_l1_11_ce0_local;
reg    weights_l1_12_ce1_local;
reg    weights_l1_12_we0_local;
reg    weights_l1_12_ce0_local;
reg    weights_l1_13_ce1_local;
reg    weights_l1_13_we0_local;
reg    weights_l1_13_ce0_local;
reg    weights_l1_14_ce1_local;
reg    weights_l1_14_we0_local;
reg    weights_l1_14_ce0_local;
reg    weights_l1_15_ce1_local;
reg    weights_l1_15_we0_local;
reg    weights_l1_15_ce0_local;
reg    weights_l1_16_ce1_local;
reg    weights_l1_16_we0_local;
reg    weights_l1_16_ce0_local;
reg    weights_l1_17_ce1_local;
reg    weights_l1_17_we0_local;
reg    weights_l1_17_ce0_local;
reg    weights_l1_18_ce1_local;
reg    weights_l1_18_we0_local;
reg    weights_l1_18_ce0_local;
reg    weights_l1_19_ce1_local;
reg    weights_l1_19_we0_local;
reg    weights_l1_19_ce0_local;
reg    weights_l1_20_ce1_local;
reg    weights_l1_20_we0_local;
reg    weights_l1_20_ce0_local;
reg    weights_l1_21_ce1_local;
reg    weights_l1_21_we0_local;
reg    weights_l1_21_ce0_local;
reg    weights_l1_22_ce1_local;
reg    weights_l1_22_we0_local;
reg    weights_l1_22_ce0_local;
reg    weights_l1_23_ce1_local;
reg    weights_l1_23_we0_local;
reg    weights_l1_23_ce0_local;
reg    weights_l1_24_ce1_local;
reg    weights_l1_24_we0_local;
reg    weights_l1_24_ce0_local;
reg    weights_l1_25_ce1_local;
reg    weights_l1_25_we0_local;
reg    weights_l1_25_ce0_local;
reg    weights_l1_26_ce1_local;
reg    weights_l1_26_we0_local;
reg    weights_l1_26_ce0_local;
reg    weights_l1_27_ce1_local;
reg    weights_l1_27_we0_local;
reg    weights_l1_27_ce0_local;
reg    weights_l1_28_ce1_local;
reg    weights_l1_28_we0_local;
reg    weights_l1_28_ce0_local;
reg    weights_l1_29_ce1_local;
reg    weights_l1_29_we0_local;
reg    weights_l1_29_ce0_local;
reg    weights_l1_30_ce1_local;
reg    weights_l1_30_we0_local;
reg    weights_l1_30_ce0_local;
reg    weights_l1_31_ce1_local;
reg    weights_l1_31_we0_local;
reg    weights_l1_31_ce0_local;
reg    weights_l1_32_ce1_local;
reg    weights_l1_32_we0_local;
reg    weights_l1_32_ce0_local;
reg    weights_l1_33_ce1_local;
reg    weights_l1_33_we0_local;
reg    weights_l1_33_ce0_local;
reg    weights_l1_34_ce1_local;
reg    weights_l1_34_we0_local;
reg    weights_l1_34_ce0_local;
reg    weights_l1_35_ce1_local;
reg    weights_l1_35_we0_local;
reg    weights_l1_35_ce0_local;
reg    weights_l1_36_ce1_local;
reg    weights_l1_36_we0_local;
reg    weights_l1_36_ce0_local;
reg    weights_l1_37_ce1_local;
reg    weights_l1_37_we0_local;
reg    weights_l1_37_ce0_local;
reg    weights_l1_38_ce1_local;
reg    weights_l1_38_we0_local;
reg    weights_l1_38_ce0_local;
reg    weights_l1_39_ce1_local;
reg    weights_l1_39_we0_local;
reg    weights_l1_39_ce0_local;
reg    weights_l1_40_ce1_local;
reg    weights_l1_40_we0_local;
reg    weights_l1_40_ce0_local;
reg    weights_l1_41_ce1_local;
reg    weights_l1_41_we0_local;
reg    weights_l1_41_ce0_local;
reg    weights_l1_42_ce1_local;
reg    weights_l1_42_we0_local;
reg    weights_l1_42_ce0_local;
reg    weights_l1_43_ce1_local;
reg    weights_l1_43_we0_local;
reg    weights_l1_43_ce0_local;
reg    weights_l1_44_ce1_local;
reg    weights_l1_44_we0_local;
reg    weights_l1_44_ce0_local;
reg    weights_l1_45_ce1_local;
reg    weights_l1_45_we0_local;
reg    weights_l1_45_ce0_local;
reg    weights_l1_46_ce1_local;
reg    weights_l1_46_we0_local;
reg    weights_l1_46_ce0_local;
reg    weights_l1_47_ce1_local;
reg    weights_l1_47_we0_local;
reg    weights_l1_47_ce0_local;
reg    weights_l1_48_ce1_local;
reg    weights_l1_48_we0_local;
reg    weights_l1_48_ce0_local;
reg    weights_l1_49_ce1_local;
reg    weights_l1_49_we0_local;
reg    weights_l1_49_ce0_local;
reg    weights_l1_50_ce1_local;
reg    weights_l1_50_we0_local;
reg    weights_l1_50_ce0_local;
reg    weights_l1_51_ce1_local;
reg    weights_l1_51_we0_local;
reg    weights_l1_51_ce0_local;
reg    weights_l1_52_ce1_local;
reg    weights_l1_52_we0_local;
reg    weights_l1_52_ce0_local;
reg    weights_l1_53_ce1_local;
reg    weights_l1_53_we0_local;
reg    weights_l1_53_ce0_local;
reg    weights_l1_54_ce1_local;
reg    weights_l1_54_we0_local;
reg    weights_l1_54_ce0_local;
reg    weights_l1_55_ce1_local;
reg    weights_l1_55_we0_local;
reg    weights_l1_55_ce0_local;
reg    weights_l1_56_ce1_local;
reg    weights_l1_56_we0_local;
reg    weights_l1_56_ce0_local;
reg    weights_l1_57_ce1_local;
reg    weights_l1_57_we0_local;
reg    weights_l1_57_ce0_local;
reg    weights_l1_58_ce1_local;
reg    weights_l1_58_we0_local;
reg    weights_l1_58_ce0_local;
reg    weights_l1_59_ce1_local;
reg    weights_l1_59_we0_local;
reg    weights_l1_59_ce0_local;
reg    weights_l1_60_ce1_local;
reg    weights_l1_60_we0_local;
reg    weights_l1_60_ce0_local;
reg    weights_l1_61_ce1_local;
reg    weights_l1_61_we0_local;
reg    weights_l1_61_ce0_local;
reg    weights_l1_62_ce1_local;
reg    weights_l1_62_we0_local;
reg    weights_l1_62_ce0_local;
reg    weights_l1_63_ce1_local;
reg    weights_l1_63_we0_local;
reg    weights_l1_63_ce0_local;
reg    biases_l1_ce1_local;
reg    biases_l1_we0_local;
reg    biases_l1_ce0_local;
wire  signed [41:0] grp_fu_3776_p3;
wire  signed [41:0] grp_fu_3785_p3;
wire  signed [41:0] grp_fu_3794_p3;
wire  signed [41:0] grp_fu_3803_p3;
wire  signed [41:0] grp_fu_3812_p3;
wire  signed [41:0] grp_fu_3821_p3;
wire  signed [41:0] grp_fu_3830_p3;
wire  signed [41:0] grp_fu_3839_p3;
wire  signed [41:0] grp_fu_3848_p3;
wire  signed [41:0] grp_fu_3857_p3;
wire  signed [41:0] grp_fu_3866_p3;
wire  signed [41:0] grp_fu_3875_p3;
wire  signed [41:0] grp_fu_3884_p3;
wire  signed [41:0] grp_fu_3893_p3;
wire  signed [41:0] grp_fu_3902_p3;
wire  signed [41:0] grp_fu_3911_p3;
wire  signed [41:0] grp_fu_3920_p3;
wire  signed [41:0] grp_fu_3929_p3;
wire  signed [41:0] grp_fu_3938_p3;
wire  signed [41:0] grp_fu_3947_p3;
wire  signed [41:0] grp_fu_3956_p3;
wire  signed [41:0] grp_fu_3965_p3;
wire  signed [41:0] grp_fu_3974_p3;
wire  signed [41:0] grp_fu_3983_p3;
wire  signed [41:0] grp_fu_3992_p3;
wire  signed [41:0] grp_fu_4001_p3;
wire  signed [41:0] grp_fu_4010_p3;
wire  signed [41:0] grp_fu_4019_p3;
wire  signed [41:0] grp_fu_4028_p3;
wire  signed [41:0] grp_fu_4037_p3;
wire  signed [41:0] grp_fu_4046_p3;
wire  signed [41:0] grp_fu_4055_p3;
wire  signed [41:0] grp_fu_4064_p3;
wire  signed [41:0] grp_fu_4073_p3;
wire  signed [41:0] grp_fu_4082_p3;
wire  signed [41:0] grp_fu_4091_p3;
wire  signed [41:0] grp_fu_4100_p3;
wire  signed [41:0] grp_fu_4109_p3;
wire  signed [41:0] grp_fu_4118_p3;
wire  signed [41:0] grp_fu_4127_p3;
wire  signed [41:0] grp_fu_4136_p3;
wire  signed [41:0] grp_fu_4145_p3;
wire  signed [41:0] grp_fu_4154_p3;
wire  signed [41:0] grp_fu_4163_p3;
wire  signed [41:0] grp_fu_4172_p3;
wire  signed [41:0] grp_fu_4181_p3;
wire  signed [41:0] grp_fu_4190_p3;
wire  signed [41:0] grp_fu_4199_p3;
wire  signed [41:0] grp_fu_4208_p3;
wire  signed [41:0] grp_fu_4217_p3;
wire  signed [41:0] grp_fu_4226_p3;
wire  signed [41:0] grp_fu_4235_p3;
wire  signed [41:0] grp_fu_4244_p3;
wire  signed [41:0] grp_fu_4253_p3;
wire  signed [41:0] grp_fu_4262_p3;
wire  signed [41:0] grp_fu_4271_p3;
wire  signed [41:0] grp_fu_4280_p3;
wire  signed [41:0] grp_fu_4289_p3;
wire  signed [41:0] grp_fu_4298_p3;
wire  signed [41:0] grp_fu_4307_p3;
wire  signed [41:0] grp_fu_4316_p3;
wire  signed [41:0] grp_fu_4325_p3;
wire  signed [41:0] grp_fu_4334_p3;
wire  signed [41:0] grp_fu_4343_p3;
wire  signed [41:0] grp_fu_4352_p3;
wire   [7:0] grp_fu_3776_p1;
wire  signed [41:0] grp_fu_3776_p2;
wire   [7:0] grp_fu_3785_p1;
wire  signed [41:0] grp_fu_3785_p2;
wire   [7:0] grp_fu_3794_p1;
wire  signed [41:0] grp_fu_3794_p2;
wire   [7:0] grp_fu_3803_p1;
wire  signed [41:0] grp_fu_3803_p2;
wire   [7:0] grp_fu_3812_p1;
wire  signed [41:0] grp_fu_3812_p2;
wire   [7:0] grp_fu_3821_p1;
wire  signed [41:0] grp_fu_3821_p2;
wire   [7:0] grp_fu_3830_p1;
wire  signed [41:0] grp_fu_3830_p2;
wire   [7:0] grp_fu_3839_p1;
wire  signed [41:0] grp_fu_3839_p2;
wire   [7:0] grp_fu_3848_p1;
wire  signed [41:0] grp_fu_3848_p2;
wire   [7:0] grp_fu_3857_p1;
wire  signed [41:0] grp_fu_3857_p2;
wire   [7:0] grp_fu_3866_p1;
wire  signed [41:0] grp_fu_3866_p2;
wire   [7:0] grp_fu_3875_p1;
wire  signed [41:0] grp_fu_3875_p2;
wire   [7:0] grp_fu_3884_p1;
wire  signed [41:0] grp_fu_3884_p2;
wire   [7:0] grp_fu_3893_p1;
wire  signed [41:0] grp_fu_3893_p2;
wire   [7:0] grp_fu_3902_p1;
wire  signed [41:0] grp_fu_3902_p2;
wire   [7:0] grp_fu_3911_p1;
wire  signed [41:0] grp_fu_3911_p2;
wire   [7:0] grp_fu_3920_p1;
wire  signed [41:0] grp_fu_3920_p2;
wire   [7:0] grp_fu_3929_p1;
wire  signed [41:0] grp_fu_3929_p2;
wire   [7:0] grp_fu_3938_p1;
wire  signed [41:0] grp_fu_3938_p2;
wire   [7:0] grp_fu_3947_p1;
wire  signed [41:0] grp_fu_3947_p2;
wire   [7:0] grp_fu_3956_p1;
wire  signed [41:0] grp_fu_3956_p2;
wire   [7:0] grp_fu_3965_p1;
wire  signed [41:0] grp_fu_3965_p2;
wire   [7:0] grp_fu_3974_p1;
wire  signed [41:0] grp_fu_3974_p2;
wire   [7:0] grp_fu_3983_p1;
wire  signed [41:0] grp_fu_3983_p2;
wire   [7:0] grp_fu_3992_p1;
wire  signed [41:0] grp_fu_3992_p2;
wire   [7:0] grp_fu_4001_p1;
wire  signed [41:0] grp_fu_4001_p2;
wire   [7:0] grp_fu_4010_p1;
wire  signed [41:0] grp_fu_4010_p2;
wire   [7:0] grp_fu_4019_p1;
wire  signed [41:0] grp_fu_4019_p2;
wire   [7:0] grp_fu_4028_p1;
wire  signed [41:0] grp_fu_4028_p2;
wire   [7:0] grp_fu_4037_p1;
wire  signed [41:0] grp_fu_4037_p2;
wire   [7:0] grp_fu_4046_p1;
wire  signed [41:0] grp_fu_4046_p2;
wire   [7:0] grp_fu_4055_p1;
wire  signed [41:0] grp_fu_4055_p2;
wire   [7:0] grp_fu_4064_p1;
wire  signed [41:0] grp_fu_4064_p2;
wire   [7:0] grp_fu_4073_p1;
wire  signed [41:0] grp_fu_4073_p2;
wire   [7:0] grp_fu_4082_p1;
wire  signed [41:0] grp_fu_4082_p2;
wire   [7:0] grp_fu_4091_p1;
wire  signed [41:0] grp_fu_4091_p2;
wire   [7:0] grp_fu_4100_p1;
wire  signed [41:0] grp_fu_4100_p2;
wire   [7:0] grp_fu_4109_p1;
wire  signed [41:0] grp_fu_4109_p2;
wire   [7:0] grp_fu_4118_p1;
wire  signed [41:0] grp_fu_4118_p2;
wire   [7:0] grp_fu_4127_p1;
wire  signed [41:0] grp_fu_4127_p2;
wire   [7:0] grp_fu_4136_p1;
wire  signed [41:0] grp_fu_4136_p2;
wire   [7:0] grp_fu_4145_p1;
wire  signed [41:0] grp_fu_4145_p2;
wire   [7:0] grp_fu_4154_p1;
wire  signed [41:0] grp_fu_4154_p2;
wire   [7:0] grp_fu_4163_p1;
wire  signed [41:0] grp_fu_4163_p2;
wire   [7:0] grp_fu_4172_p1;
wire  signed [41:0] grp_fu_4172_p2;
wire   [7:0] grp_fu_4181_p1;
wire  signed [41:0] grp_fu_4181_p2;
wire   [7:0] grp_fu_4190_p1;
wire  signed [41:0] grp_fu_4190_p2;
wire   [7:0] grp_fu_4199_p1;
wire  signed [41:0] grp_fu_4199_p2;
wire   [7:0] grp_fu_4208_p1;
wire  signed [41:0] grp_fu_4208_p2;
wire   [7:0] grp_fu_4217_p1;
wire  signed [41:0] grp_fu_4217_p2;
wire   [7:0] grp_fu_4226_p1;
wire  signed [41:0] grp_fu_4226_p2;
wire   [7:0] grp_fu_4235_p1;
wire  signed [41:0] grp_fu_4235_p2;
wire   [7:0] grp_fu_4244_p1;
wire  signed [41:0] grp_fu_4244_p2;
wire   [7:0] grp_fu_4253_p1;
wire  signed [41:0] grp_fu_4253_p2;
wire   [7:0] grp_fu_4262_p1;
wire  signed [41:0] grp_fu_4262_p2;
wire   [7:0] grp_fu_4271_p1;
wire  signed [41:0] grp_fu_4271_p2;
wire   [7:0] grp_fu_4280_p1;
wire  signed [41:0] grp_fu_4280_p2;
wire   [7:0] grp_fu_4289_p1;
wire  signed [41:0] grp_fu_4289_p2;
wire   [7:0] grp_fu_4298_p1;
wire  signed [41:0] grp_fu_4298_p2;
wire   [7:0] grp_fu_4307_p1;
wire  signed [41:0] grp_fu_4307_p2;
wire   [7:0] grp_fu_4316_p1;
wire  signed [41:0] grp_fu_4316_p2;
wire   [7:0] grp_fu_4325_p1;
wire  signed [41:0] grp_fu_4325_p2;
wire   [7:0] grp_fu_4334_p1;
wire  signed [41:0] grp_fu_4334_p2;
wire   [7:0] grp_fu_4343_p1;
wire  signed [41:0] grp_fu_4343_p2;
wire   [7:0] grp_fu_4352_p1;
wire  signed [41:0] grp_fu_4352_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 i_fu_298 = 4'd0;
#0 ap_done_reg = 1'b0;
end

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1251(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_q0),
    .din1(grp_fu_3776_p1),
    .din2(grp_fu_3776_p2),
    .ce(1'b1),
    .dout(grp_fu_3776_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1252(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_15_q0),
    .din1(grp_fu_3785_p1),
    .din2(grp_fu_3785_p2),
    .ce(1'b1),
    .dout(grp_fu_3785_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1253(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_16_q0),
    .din1(grp_fu_3794_p1),
    .din2(grp_fu_3794_p2),
    .ce(1'b1),
    .dout(grp_fu_3794_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1254(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_17_q0),
    .din1(grp_fu_3803_p1),
    .din2(grp_fu_3803_p2),
    .ce(1'b1),
    .dout(grp_fu_3803_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1255(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_18_q0),
    .din1(grp_fu_3812_p1),
    .din2(grp_fu_3812_p2),
    .ce(1'b1),
    .dout(grp_fu_3812_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1256(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_19_q0),
    .din1(grp_fu_3821_p1),
    .din2(grp_fu_3821_p2),
    .ce(1'b1),
    .dout(grp_fu_3821_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1257(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_20_q0),
    .din1(grp_fu_3830_p1),
    .din2(grp_fu_3830_p2),
    .ce(1'b1),
    .dout(grp_fu_3830_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1258(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_21_q0),
    .din1(grp_fu_3839_p1),
    .din2(grp_fu_3839_p2),
    .ce(1'b1),
    .dout(grp_fu_3839_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1259(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_22_q0),
    .din1(grp_fu_3848_p1),
    .din2(grp_fu_3848_p2),
    .ce(1'b1),
    .dout(grp_fu_3848_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1260(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_23_q0),
    .din1(grp_fu_3857_p1),
    .din2(grp_fu_3857_p2),
    .ce(1'b1),
    .dout(grp_fu_3857_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1261(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_24_q0),
    .din1(grp_fu_3866_p1),
    .din2(grp_fu_3866_p2),
    .ce(1'b1),
    .dout(grp_fu_3866_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1262(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_25_q0),
    .din1(grp_fu_3875_p1),
    .din2(grp_fu_3875_p2),
    .ce(1'b1),
    .dout(grp_fu_3875_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1263(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_26_q0),
    .din1(grp_fu_3884_p1),
    .din2(grp_fu_3884_p2),
    .ce(1'b1),
    .dout(grp_fu_3884_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1264(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_27_q0),
    .din1(grp_fu_3893_p1),
    .din2(grp_fu_3893_p2),
    .ce(1'b1),
    .dout(grp_fu_3893_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1265(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_28_q0),
    .din1(grp_fu_3902_p1),
    .din2(grp_fu_3902_p2),
    .ce(1'b1),
    .dout(grp_fu_3902_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1266(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_29_q0),
    .din1(grp_fu_3911_p1),
    .din2(grp_fu_3911_p2),
    .ce(1'b1),
    .dout(grp_fu_3911_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1267(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_30_q0),
    .din1(grp_fu_3920_p1),
    .din2(grp_fu_3920_p2),
    .ce(1'b1),
    .dout(grp_fu_3920_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1268(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_31_q0),
    .din1(grp_fu_3929_p1),
    .din2(grp_fu_3929_p2),
    .ce(1'b1),
    .dout(grp_fu_3929_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1269(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_32_q0),
    .din1(grp_fu_3938_p1),
    .din2(grp_fu_3938_p2),
    .ce(1'b1),
    .dout(grp_fu_3938_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1270(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_33_q0),
    .din1(grp_fu_3947_p1),
    .din2(grp_fu_3947_p2),
    .ce(1'b1),
    .dout(grp_fu_3947_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1271(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_34_q0),
    .din1(grp_fu_3956_p1),
    .din2(grp_fu_3956_p2),
    .ce(1'b1),
    .dout(grp_fu_3956_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1272(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_35_q0),
    .din1(grp_fu_3965_p1),
    .din2(grp_fu_3965_p2),
    .ce(1'b1),
    .dout(grp_fu_3965_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1273(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_36_q0),
    .din1(grp_fu_3974_p1),
    .din2(grp_fu_3974_p2),
    .ce(1'b1),
    .dout(grp_fu_3974_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1274(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_37_q0),
    .din1(grp_fu_3983_p1),
    .din2(grp_fu_3983_p2),
    .ce(1'b1),
    .dout(grp_fu_3983_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1275(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_38_q0),
    .din1(grp_fu_3992_p1),
    .din2(grp_fu_3992_p2),
    .ce(1'b1),
    .dout(grp_fu_3992_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1276(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_39_q0),
    .din1(grp_fu_4001_p1),
    .din2(grp_fu_4001_p2),
    .ce(1'b1),
    .dout(grp_fu_4001_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1277(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_40_q0),
    .din1(grp_fu_4010_p1),
    .din2(grp_fu_4010_p2),
    .ce(1'b1),
    .dout(grp_fu_4010_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1278(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_41_q0),
    .din1(grp_fu_4019_p1),
    .din2(grp_fu_4019_p2),
    .ce(1'b1),
    .dout(grp_fu_4019_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1279(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_42_q0),
    .din1(grp_fu_4028_p1),
    .din2(grp_fu_4028_p2),
    .ce(1'b1),
    .dout(grp_fu_4028_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1280(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_43_q0),
    .din1(grp_fu_4037_p1),
    .din2(grp_fu_4037_p2),
    .ce(1'b1),
    .dout(grp_fu_4037_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1281(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_44_q0),
    .din1(grp_fu_4046_p1),
    .din2(grp_fu_4046_p2),
    .ce(1'b1),
    .dout(grp_fu_4046_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1282(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_45_q0),
    .din1(grp_fu_4055_p1),
    .din2(grp_fu_4055_p2),
    .ce(1'b1),
    .dout(grp_fu_4055_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1283(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_46_q0),
    .din1(grp_fu_4064_p1),
    .din2(grp_fu_4064_p2),
    .ce(1'b1),
    .dout(grp_fu_4064_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1284(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_47_q0),
    .din1(grp_fu_4073_p1),
    .din2(grp_fu_4073_p2),
    .ce(1'b1),
    .dout(grp_fu_4073_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1285(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_48_q0),
    .din1(grp_fu_4082_p1),
    .din2(grp_fu_4082_p2),
    .ce(1'b1),
    .dout(grp_fu_4082_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1286(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_49_q0),
    .din1(grp_fu_4091_p1),
    .din2(grp_fu_4091_p2),
    .ce(1'b1),
    .dout(grp_fu_4091_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1287(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_50_q0),
    .din1(grp_fu_4100_p1),
    .din2(grp_fu_4100_p2),
    .ce(1'b1),
    .dout(grp_fu_4100_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1288(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_51_q0),
    .din1(grp_fu_4109_p1),
    .din2(grp_fu_4109_p2),
    .ce(1'b1),
    .dout(grp_fu_4109_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1289(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_52_q0),
    .din1(grp_fu_4118_p1),
    .din2(grp_fu_4118_p2),
    .ce(1'b1),
    .dout(grp_fu_4118_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1290(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_53_q0),
    .din1(grp_fu_4127_p1),
    .din2(grp_fu_4127_p2),
    .ce(1'b1),
    .dout(grp_fu_4127_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1291(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_54_q0),
    .din1(grp_fu_4136_p1),
    .din2(grp_fu_4136_p2),
    .ce(1'b1),
    .dout(grp_fu_4136_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1292(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_55_q0),
    .din1(grp_fu_4145_p1),
    .din2(grp_fu_4145_p2),
    .ce(1'b1),
    .dout(grp_fu_4145_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1293(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_56_q0),
    .din1(grp_fu_4154_p1),
    .din2(grp_fu_4154_p2),
    .ce(1'b1),
    .dout(grp_fu_4154_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1294(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_57_q0),
    .din1(grp_fu_4163_p1),
    .din2(grp_fu_4163_p2),
    .ce(1'b1),
    .dout(grp_fu_4163_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1295(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_58_q0),
    .din1(grp_fu_4172_p1),
    .din2(grp_fu_4172_p2),
    .ce(1'b1),
    .dout(grp_fu_4172_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1296(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_59_q0),
    .din1(grp_fu_4181_p1),
    .din2(grp_fu_4181_p2),
    .ce(1'b1),
    .dout(grp_fu_4181_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1297(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_60_q0),
    .din1(grp_fu_4190_p1),
    .din2(grp_fu_4190_p2),
    .ce(1'b1),
    .dout(grp_fu_4190_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1298(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_61_q0),
    .din1(grp_fu_4199_p1),
    .din2(grp_fu_4199_p2),
    .ce(1'b1),
    .dout(grp_fu_4199_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1299(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_62_q0),
    .din1(grp_fu_4208_p1),
    .din2(grp_fu_4208_p2),
    .ce(1'b1),
    .dout(grp_fu_4208_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1300(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_63_q0),
    .din1(grp_fu_4217_p1),
    .din2(grp_fu_4217_p2),
    .ce(1'b1),
    .dout(grp_fu_4217_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1301(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_64_q0),
    .din1(grp_fu_4226_p1),
    .din2(grp_fu_4226_p2),
    .ce(1'b1),
    .dout(grp_fu_4226_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1302(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_65_q0),
    .din1(grp_fu_4235_p1),
    .din2(grp_fu_4235_p2),
    .ce(1'b1),
    .dout(grp_fu_4235_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1303(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_66_q0),
    .din1(grp_fu_4244_p1),
    .din2(grp_fu_4244_p2),
    .ce(1'b1),
    .dout(grp_fu_4244_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1304(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_67_q0),
    .din1(grp_fu_4253_p1),
    .din2(grp_fu_4253_p2),
    .ce(1'b1),
    .dout(grp_fu_4253_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1305(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_68_q0),
    .din1(grp_fu_4262_p1),
    .din2(grp_fu_4262_p2),
    .ce(1'b1),
    .dout(grp_fu_4262_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1306(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_69_q0),
    .din1(grp_fu_4271_p1),
    .din2(grp_fu_4271_p2),
    .ce(1'b1),
    .dout(grp_fu_4271_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1307(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_70_q0),
    .din1(grp_fu_4280_p1),
    .din2(grp_fu_4280_p2),
    .ce(1'b1),
    .dout(grp_fu_4280_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1308(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_71_q0),
    .din1(grp_fu_4289_p1),
    .din2(grp_fu_4289_p2),
    .ce(1'b1),
    .dout(grp_fu_4289_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1309(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_72_q0),
    .din1(grp_fu_4298_p1),
    .din2(grp_fu_4298_p2),
    .ce(1'b1),
    .dout(grp_fu_4298_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1310(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_73_q0),
    .din1(grp_fu_4307_p1),
    .din2(grp_fu_4307_p2),
    .ce(1'b1),
    .dout(grp_fu_4307_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1311(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_74_q0),
    .din1(grp_fu_4316_p1),
    .din2(grp_fu_4316_p2),
    .ce(1'b1),
    .dout(grp_fu_4316_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1312(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_75_q0),
    .din1(grp_fu_4325_p1),
    .din2(grp_fu_4325_p2),
    .ce(1'b1),
    .dout(grp_fu_4325_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1313(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_76_q0),
    .din1(grp_fu_4334_p1),
    .din2(grp_fu_4334_p2),
    .ce(1'b1),
    .dout(grp_fu_4334_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1314(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(update_temp_mat_77_q0),
    .din1(grp_fu_4343_p1),
    .din2(grp_fu_4343_p2),
    .ce(1'b1),
    .dout(grp_fu_4343_p3)
);

top_mac_mulsub_25s_8ns_42s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 42 ),
    .dout_WIDTH( 42 ))
mac_mulsub_25s_8ns_42s_42_4_1_U1315(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(d_l1_0_q0),
    .din1(grp_fu_4352_p1),
    .din2(grp_fu_4352_p2),
    .ce(1'b1),
    .dout(grp_fu_4352_p3)
);

top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln235_fu_2260_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_298 <= add_ln235_fu_2266_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_298 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        zext_ln235_reg_4372[3 : 0] <= zext_ln235_fu_2272_p1[3 : 0];
        zext_ln235_reg_4372_pp0_iter1_reg[3 : 0] <= zext_ln235_reg_4372[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        biases_l1_addr_reg_5475 <= zext_ln235_reg_4372_pp0_iter1_reg;
        biases_l1_addr_reg_5475_pp0_iter3_reg <= biases_l1_addr_reg_5475;
        weights_l1_0_addr_reg_5091 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_0_addr_reg_5091_pp0_iter3_reg <= weights_l1_0_addr_reg_5091;
        weights_l1_10_addr_reg_5151 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_10_addr_reg_5151_pp0_iter3_reg <= weights_l1_10_addr_reg_5151;
        weights_l1_11_addr_reg_5157 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_11_addr_reg_5157_pp0_iter3_reg <= weights_l1_11_addr_reg_5157;
        weights_l1_12_addr_reg_5163 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_12_addr_reg_5163_pp0_iter3_reg <= weights_l1_12_addr_reg_5163;
        weights_l1_13_addr_reg_5169 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_13_addr_reg_5169_pp0_iter3_reg <= weights_l1_13_addr_reg_5169;
        weights_l1_14_addr_reg_5175 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_14_addr_reg_5175_pp0_iter3_reg <= weights_l1_14_addr_reg_5175;
        weights_l1_15_addr_reg_5181 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_15_addr_reg_5181_pp0_iter3_reg <= weights_l1_15_addr_reg_5181;
        weights_l1_16_addr_reg_5187 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_16_addr_reg_5187_pp0_iter3_reg <= weights_l1_16_addr_reg_5187;
        weights_l1_17_addr_reg_5193 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_17_addr_reg_5193_pp0_iter3_reg <= weights_l1_17_addr_reg_5193;
        weights_l1_18_addr_reg_5199 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_18_addr_reg_5199_pp0_iter3_reg <= weights_l1_18_addr_reg_5199;
        weights_l1_19_addr_reg_5205 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_19_addr_reg_5205_pp0_iter3_reg <= weights_l1_19_addr_reg_5205;
        weights_l1_1_addr_reg_5097 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_1_addr_reg_5097_pp0_iter3_reg <= weights_l1_1_addr_reg_5097;
        weights_l1_20_addr_reg_5211 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_20_addr_reg_5211_pp0_iter3_reg <= weights_l1_20_addr_reg_5211;
        weights_l1_21_addr_reg_5217 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_21_addr_reg_5217_pp0_iter3_reg <= weights_l1_21_addr_reg_5217;
        weights_l1_22_addr_reg_5223 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_22_addr_reg_5223_pp0_iter3_reg <= weights_l1_22_addr_reg_5223;
        weights_l1_23_addr_reg_5229 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_23_addr_reg_5229_pp0_iter3_reg <= weights_l1_23_addr_reg_5229;
        weights_l1_24_addr_reg_5235 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_24_addr_reg_5235_pp0_iter3_reg <= weights_l1_24_addr_reg_5235;
        weights_l1_25_addr_reg_5241 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_25_addr_reg_5241_pp0_iter3_reg <= weights_l1_25_addr_reg_5241;
        weights_l1_26_addr_reg_5247 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_26_addr_reg_5247_pp0_iter3_reg <= weights_l1_26_addr_reg_5247;
        weights_l1_27_addr_reg_5253 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_27_addr_reg_5253_pp0_iter3_reg <= weights_l1_27_addr_reg_5253;
        weights_l1_28_addr_reg_5259 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_28_addr_reg_5259_pp0_iter3_reg <= weights_l1_28_addr_reg_5259;
        weights_l1_29_addr_reg_5265 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_29_addr_reg_5265_pp0_iter3_reg <= weights_l1_29_addr_reg_5265;
        weights_l1_2_addr_reg_5103 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_2_addr_reg_5103_pp0_iter3_reg <= weights_l1_2_addr_reg_5103;
        weights_l1_30_addr_reg_5271 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_30_addr_reg_5271_pp0_iter3_reg <= weights_l1_30_addr_reg_5271;
        weights_l1_31_addr_reg_5277 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_31_addr_reg_5277_pp0_iter3_reg <= weights_l1_31_addr_reg_5277;
        weights_l1_32_addr_reg_5283 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_32_addr_reg_5283_pp0_iter3_reg <= weights_l1_32_addr_reg_5283;
        weights_l1_33_addr_reg_5289 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_33_addr_reg_5289_pp0_iter3_reg <= weights_l1_33_addr_reg_5289;
        weights_l1_34_addr_reg_5295 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_34_addr_reg_5295_pp0_iter3_reg <= weights_l1_34_addr_reg_5295;
        weights_l1_35_addr_reg_5301 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_35_addr_reg_5301_pp0_iter3_reg <= weights_l1_35_addr_reg_5301;
        weights_l1_36_addr_reg_5307 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_36_addr_reg_5307_pp0_iter3_reg <= weights_l1_36_addr_reg_5307;
        weights_l1_37_addr_reg_5313 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_37_addr_reg_5313_pp0_iter3_reg <= weights_l1_37_addr_reg_5313;
        weights_l1_38_addr_reg_5319 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_38_addr_reg_5319_pp0_iter3_reg <= weights_l1_38_addr_reg_5319;
        weights_l1_39_addr_reg_5325 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_39_addr_reg_5325_pp0_iter3_reg <= weights_l1_39_addr_reg_5325;
        weights_l1_3_addr_reg_5109 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_3_addr_reg_5109_pp0_iter3_reg <= weights_l1_3_addr_reg_5109;
        weights_l1_40_addr_reg_5331 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_40_addr_reg_5331_pp0_iter3_reg <= weights_l1_40_addr_reg_5331;
        weights_l1_41_addr_reg_5337 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_41_addr_reg_5337_pp0_iter3_reg <= weights_l1_41_addr_reg_5337;
        weights_l1_42_addr_reg_5343 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_42_addr_reg_5343_pp0_iter3_reg <= weights_l1_42_addr_reg_5343;
        weights_l1_43_addr_reg_5349 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_43_addr_reg_5349_pp0_iter3_reg <= weights_l1_43_addr_reg_5349;
        weights_l1_44_addr_reg_5355 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_44_addr_reg_5355_pp0_iter3_reg <= weights_l1_44_addr_reg_5355;
        weights_l1_45_addr_reg_5361 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_45_addr_reg_5361_pp0_iter3_reg <= weights_l1_45_addr_reg_5361;
        weights_l1_46_addr_reg_5367 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_46_addr_reg_5367_pp0_iter3_reg <= weights_l1_46_addr_reg_5367;
        weights_l1_47_addr_reg_5373 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_47_addr_reg_5373_pp0_iter3_reg <= weights_l1_47_addr_reg_5373;
        weights_l1_48_addr_reg_5379 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_48_addr_reg_5379_pp0_iter3_reg <= weights_l1_48_addr_reg_5379;
        weights_l1_49_addr_reg_5385 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_49_addr_reg_5385_pp0_iter3_reg <= weights_l1_49_addr_reg_5385;
        weights_l1_4_addr_reg_5115 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_4_addr_reg_5115_pp0_iter3_reg <= weights_l1_4_addr_reg_5115;
        weights_l1_50_addr_reg_5391 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_50_addr_reg_5391_pp0_iter3_reg <= weights_l1_50_addr_reg_5391;
        weights_l1_51_addr_reg_5397 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_51_addr_reg_5397_pp0_iter3_reg <= weights_l1_51_addr_reg_5397;
        weights_l1_52_addr_reg_5403 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_52_addr_reg_5403_pp0_iter3_reg <= weights_l1_52_addr_reg_5403;
        weights_l1_53_addr_reg_5409 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_53_addr_reg_5409_pp0_iter3_reg <= weights_l1_53_addr_reg_5409;
        weights_l1_54_addr_reg_5415 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_54_addr_reg_5415_pp0_iter3_reg <= weights_l1_54_addr_reg_5415;
        weights_l1_55_addr_reg_5421 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_55_addr_reg_5421_pp0_iter3_reg <= weights_l1_55_addr_reg_5421;
        weights_l1_56_addr_reg_5427 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_56_addr_reg_5427_pp0_iter3_reg <= weights_l1_56_addr_reg_5427;
        weights_l1_57_addr_reg_5433 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_57_addr_reg_5433_pp0_iter3_reg <= weights_l1_57_addr_reg_5433;
        weights_l1_58_addr_reg_5439 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_58_addr_reg_5439_pp0_iter3_reg <= weights_l1_58_addr_reg_5439;
        weights_l1_59_addr_reg_5445 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_59_addr_reg_5445_pp0_iter3_reg <= weights_l1_59_addr_reg_5445;
        weights_l1_5_addr_reg_5121 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_5_addr_reg_5121_pp0_iter3_reg <= weights_l1_5_addr_reg_5121;
        weights_l1_60_addr_reg_5451 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_60_addr_reg_5451_pp0_iter3_reg <= weights_l1_60_addr_reg_5451;
        weights_l1_61_addr_reg_5457 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_61_addr_reg_5457_pp0_iter3_reg <= weights_l1_61_addr_reg_5457;
        weights_l1_62_addr_reg_5463 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_62_addr_reg_5463_pp0_iter3_reg <= weights_l1_62_addr_reg_5463;
        weights_l1_63_addr_reg_5469 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_63_addr_reg_5469_pp0_iter3_reg <= weights_l1_63_addr_reg_5469;
        weights_l1_6_addr_reg_5127 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_6_addr_reg_5127_pp0_iter3_reg <= weights_l1_6_addr_reg_5127;
        weights_l1_7_addr_reg_5133 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_7_addr_reg_5133_pp0_iter3_reg <= weights_l1_7_addr_reg_5133;
        weights_l1_8_addr_reg_5139 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_8_addr_reg_5139_pp0_iter3_reg <= weights_l1_8_addr_reg_5139;
        weights_l1_9_addr_reg_5145 <= zext_ln235_reg_4372_pp0_iter1_reg;
        weights_l1_9_addr_reg_5145_pp0_iter3_reg <= weights_l1_9_addr_reg_5145;
    end
end

always @ (*) begin
    if (((icmp_ln235_fu_2260_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_42 = 4'd0;
    end else begin
        ap_sig_allocacmp_i_42 = i_fu_298;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        biases_l1_ce0_local = 1'b1;
    end else begin
        biases_l1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        biases_l1_ce1_local = 1'b1;
    end else begin
        biases_l1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        biases_l1_we0_local = 1'b1;
    end else begin
        biases_l1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        d_l1_0_ce0_local = 1'b1;
    end else begin
        d_l1_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_15_ce0_local = 1'b1;
    end else begin
        update_temp_mat_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_16_ce0_local = 1'b1;
    end else begin
        update_temp_mat_16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_17_ce0_local = 1'b1;
    end else begin
        update_temp_mat_17_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_18_ce0_local = 1'b1;
    end else begin
        update_temp_mat_18_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_19_ce0_local = 1'b1;
    end else begin
        update_temp_mat_19_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_20_ce0_local = 1'b1;
    end else begin
        update_temp_mat_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_21_ce0_local = 1'b1;
    end else begin
        update_temp_mat_21_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_22_ce0_local = 1'b1;
    end else begin
        update_temp_mat_22_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_23_ce0_local = 1'b1;
    end else begin
        update_temp_mat_23_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_24_ce0_local = 1'b1;
    end else begin
        update_temp_mat_24_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_25_ce0_local = 1'b1;
    end else begin
        update_temp_mat_25_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_26_ce0_local = 1'b1;
    end else begin
        update_temp_mat_26_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_27_ce0_local = 1'b1;
    end else begin
        update_temp_mat_27_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_28_ce0_local = 1'b1;
    end else begin
        update_temp_mat_28_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_29_ce0_local = 1'b1;
    end else begin
        update_temp_mat_29_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_30_ce0_local = 1'b1;
    end else begin
        update_temp_mat_30_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_31_ce0_local = 1'b1;
    end else begin
        update_temp_mat_31_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_32_ce0_local = 1'b1;
    end else begin
        update_temp_mat_32_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_33_ce0_local = 1'b1;
    end else begin
        update_temp_mat_33_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_34_ce0_local = 1'b1;
    end else begin
        update_temp_mat_34_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_35_ce0_local = 1'b1;
    end else begin
        update_temp_mat_35_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_36_ce0_local = 1'b1;
    end else begin
        update_temp_mat_36_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_37_ce0_local = 1'b1;
    end else begin
        update_temp_mat_37_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_38_ce0_local = 1'b1;
    end else begin
        update_temp_mat_38_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_39_ce0_local = 1'b1;
    end else begin
        update_temp_mat_39_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_40_ce0_local = 1'b1;
    end else begin
        update_temp_mat_40_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_41_ce0_local = 1'b1;
    end else begin
        update_temp_mat_41_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_42_ce0_local = 1'b1;
    end else begin
        update_temp_mat_42_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_43_ce0_local = 1'b1;
    end else begin
        update_temp_mat_43_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_44_ce0_local = 1'b1;
    end else begin
        update_temp_mat_44_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_45_ce0_local = 1'b1;
    end else begin
        update_temp_mat_45_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_46_ce0_local = 1'b1;
    end else begin
        update_temp_mat_46_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_47_ce0_local = 1'b1;
    end else begin
        update_temp_mat_47_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_48_ce0_local = 1'b1;
    end else begin
        update_temp_mat_48_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_49_ce0_local = 1'b1;
    end else begin
        update_temp_mat_49_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_50_ce0_local = 1'b1;
    end else begin
        update_temp_mat_50_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_51_ce0_local = 1'b1;
    end else begin
        update_temp_mat_51_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_52_ce0_local = 1'b1;
    end else begin
        update_temp_mat_52_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_53_ce0_local = 1'b1;
    end else begin
        update_temp_mat_53_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_54_ce0_local = 1'b1;
    end else begin
        update_temp_mat_54_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_55_ce0_local = 1'b1;
    end else begin
        update_temp_mat_55_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_56_ce0_local = 1'b1;
    end else begin
        update_temp_mat_56_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_57_ce0_local = 1'b1;
    end else begin
        update_temp_mat_57_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_58_ce0_local = 1'b1;
    end else begin
        update_temp_mat_58_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_59_ce0_local = 1'b1;
    end else begin
        update_temp_mat_59_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_60_ce0_local = 1'b1;
    end else begin
        update_temp_mat_60_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_61_ce0_local = 1'b1;
    end else begin
        update_temp_mat_61_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_62_ce0_local = 1'b1;
    end else begin
        update_temp_mat_62_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_63_ce0_local = 1'b1;
    end else begin
        update_temp_mat_63_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_64_ce0_local = 1'b1;
    end else begin
        update_temp_mat_64_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_65_ce0_local = 1'b1;
    end else begin
        update_temp_mat_65_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_66_ce0_local = 1'b1;
    end else begin
        update_temp_mat_66_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_67_ce0_local = 1'b1;
    end else begin
        update_temp_mat_67_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_68_ce0_local = 1'b1;
    end else begin
        update_temp_mat_68_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_69_ce0_local = 1'b1;
    end else begin
        update_temp_mat_69_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_70_ce0_local = 1'b1;
    end else begin
        update_temp_mat_70_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_71_ce0_local = 1'b1;
    end else begin
        update_temp_mat_71_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_72_ce0_local = 1'b1;
    end else begin
        update_temp_mat_72_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_73_ce0_local = 1'b1;
    end else begin
        update_temp_mat_73_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_74_ce0_local = 1'b1;
    end else begin
        update_temp_mat_74_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_75_ce0_local = 1'b1;
    end else begin
        update_temp_mat_75_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_76_ce0_local = 1'b1;
    end else begin
        update_temp_mat_76_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_77_ce0_local = 1'b1;
    end else begin
        update_temp_mat_77_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        update_temp_mat_ce0_local = 1'b1;
    end else begin
        update_temp_mat_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_0_ce0_local = 1'b1;
    end else begin
        weights_l1_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_0_ce1_local = 1'b1;
    end else begin
        weights_l1_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_0_we0_local = 1'b1;
    end else begin
        weights_l1_0_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_10_ce0_local = 1'b1;
    end else begin
        weights_l1_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_10_ce1_local = 1'b1;
    end else begin
        weights_l1_10_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_10_we0_local = 1'b1;
    end else begin
        weights_l1_10_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_11_ce0_local = 1'b1;
    end else begin
        weights_l1_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_11_ce1_local = 1'b1;
    end else begin
        weights_l1_11_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_11_we0_local = 1'b1;
    end else begin
        weights_l1_11_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_12_ce0_local = 1'b1;
    end else begin
        weights_l1_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_12_ce1_local = 1'b1;
    end else begin
        weights_l1_12_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_12_we0_local = 1'b1;
    end else begin
        weights_l1_12_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_13_ce0_local = 1'b1;
    end else begin
        weights_l1_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_13_ce1_local = 1'b1;
    end else begin
        weights_l1_13_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_13_we0_local = 1'b1;
    end else begin
        weights_l1_13_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_14_ce0_local = 1'b1;
    end else begin
        weights_l1_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_14_ce1_local = 1'b1;
    end else begin
        weights_l1_14_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_14_we0_local = 1'b1;
    end else begin
        weights_l1_14_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_15_ce0_local = 1'b1;
    end else begin
        weights_l1_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_15_ce1_local = 1'b1;
    end else begin
        weights_l1_15_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_15_we0_local = 1'b1;
    end else begin
        weights_l1_15_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_16_ce0_local = 1'b1;
    end else begin
        weights_l1_16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_16_ce1_local = 1'b1;
    end else begin
        weights_l1_16_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_16_we0_local = 1'b1;
    end else begin
        weights_l1_16_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_17_ce0_local = 1'b1;
    end else begin
        weights_l1_17_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_17_ce1_local = 1'b1;
    end else begin
        weights_l1_17_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_17_we0_local = 1'b1;
    end else begin
        weights_l1_17_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_18_ce0_local = 1'b1;
    end else begin
        weights_l1_18_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_18_ce1_local = 1'b1;
    end else begin
        weights_l1_18_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_18_we0_local = 1'b1;
    end else begin
        weights_l1_18_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_19_ce0_local = 1'b1;
    end else begin
        weights_l1_19_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_19_ce1_local = 1'b1;
    end else begin
        weights_l1_19_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_19_we0_local = 1'b1;
    end else begin
        weights_l1_19_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_1_ce0_local = 1'b1;
    end else begin
        weights_l1_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_1_ce1_local = 1'b1;
    end else begin
        weights_l1_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_1_we0_local = 1'b1;
    end else begin
        weights_l1_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_20_ce0_local = 1'b1;
    end else begin
        weights_l1_20_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_20_ce1_local = 1'b1;
    end else begin
        weights_l1_20_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_20_we0_local = 1'b1;
    end else begin
        weights_l1_20_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_21_ce0_local = 1'b1;
    end else begin
        weights_l1_21_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_21_ce1_local = 1'b1;
    end else begin
        weights_l1_21_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_21_we0_local = 1'b1;
    end else begin
        weights_l1_21_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_22_ce0_local = 1'b1;
    end else begin
        weights_l1_22_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_22_ce1_local = 1'b1;
    end else begin
        weights_l1_22_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_22_we0_local = 1'b1;
    end else begin
        weights_l1_22_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_23_ce0_local = 1'b1;
    end else begin
        weights_l1_23_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_23_ce1_local = 1'b1;
    end else begin
        weights_l1_23_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_23_we0_local = 1'b1;
    end else begin
        weights_l1_23_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_24_ce0_local = 1'b1;
    end else begin
        weights_l1_24_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_24_ce1_local = 1'b1;
    end else begin
        weights_l1_24_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_24_we0_local = 1'b1;
    end else begin
        weights_l1_24_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_25_ce0_local = 1'b1;
    end else begin
        weights_l1_25_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_25_ce1_local = 1'b1;
    end else begin
        weights_l1_25_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_25_we0_local = 1'b1;
    end else begin
        weights_l1_25_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_26_ce0_local = 1'b1;
    end else begin
        weights_l1_26_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_26_ce1_local = 1'b1;
    end else begin
        weights_l1_26_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_26_we0_local = 1'b1;
    end else begin
        weights_l1_26_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_27_ce0_local = 1'b1;
    end else begin
        weights_l1_27_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_27_ce1_local = 1'b1;
    end else begin
        weights_l1_27_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_27_we0_local = 1'b1;
    end else begin
        weights_l1_27_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_28_ce0_local = 1'b1;
    end else begin
        weights_l1_28_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_28_ce1_local = 1'b1;
    end else begin
        weights_l1_28_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_28_we0_local = 1'b1;
    end else begin
        weights_l1_28_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_29_ce0_local = 1'b1;
    end else begin
        weights_l1_29_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_29_ce1_local = 1'b1;
    end else begin
        weights_l1_29_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_29_we0_local = 1'b1;
    end else begin
        weights_l1_29_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_2_ce0_local = 1'b1;
    end else begin
        weights_l1_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_2_ce1_local = 1'b1;
    end else begin
        weights_l1_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_2_we0_local = 1'b1;
    end else begin
        weights_l1_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_30_ce0_local = 1'b1;
    end else begin
        weights_l1_30_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_30_ce1_local = 1'b1;
    end else begin
        weights_l1_30_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_30_we0_local = 1'b1;
    end else begin
        weights_l1_30_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_31_ce0_local = 1'b1;
    end else begin
        weights_l1_31_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_31_ce1_local = 1'b1;
    end else begin
        weights_l1_31_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_31_we0_local = 1'b1;
    end else begin
        weights_l1_31_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_32_ce0_local = 1'b1;
    end else begin
        weights_l1_32_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_32_ce1_local = 1'b1;
    end else begin
        weights_l1_32_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_32_we0_local = 1'b1;
    end else begin
        weights_l1_32_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_33_ce0_local = 1'b1;
    end else begin
        weights_l1_33_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_33_ce1_local = 1'b1;
    end else begin
        weights_l1_33_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_33_we0_local = 1'b1;
    end else begin
        weights_l1_33_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_34_ce0_local = 1'b1;
    end else begin
        weights_l1_34_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_34_ce1_local = 1'b1;
    end else begin
        weights_l1_34_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_34_we0_local = 1'b1;
    end else begin
        weights_l1_34_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_35_ce0_local = 1'b1;
    end else begin
        weights_l1_35_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_35_ce1_local = 1'b1;
    end else begin
        weights_l1_35_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_35_we0_local = 1'b1;
    end else begin
        weights_l1_35_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_36_ce0_local = 1'b1;
    end else begin
        weights_l1_36_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_36_ce1_local = 1'b1;
    end else begin
        weights_l1_36_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_36_we0_local = 1'b1;
    end else begin
        weights_l1_36_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_37_ce0_local = 1'b1;
    end else begin
        weights_l1_37_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_37_ce1_local = 1'b1;
    end else begin
        weights_l1_37_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_37_we0_local = 1'b1;
    end else begin
        weights_l1_37_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_38_ce0_local = 1'b1;
    end else begin
        weights_l1_38_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_38_ce1_local = 1'b1;
    end else begin
        weights_l1_38_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_38_we0_local = 1'b1;
    end else begin
        weights_l1_38_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_39_ce0_local = 1'b1;
    end else begin
        weights_l1_39_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_39_ce1_local = 1'b1;
    end else begin
        weights_l1_39_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_39_we0_local = 1'b1;
    end else begin
        weights_l1_39_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_3_ce0_local = 1'b1;
    end else begin
        weights_l1_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_3_ce1_local = 1'b1;
    end else begin
        weights_l1_3_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_3_we0_local = 1'b1;
    end else begin
        weights_l1_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_40_ce0_local = 1'b1;
    end else begin
        weights_l1_40_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_40_ce1_local = 1'b1;
    end else begin
        weights_l1_40_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_40_we0_local = 1'b1;
    end else begin
        weights_l1_40_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_41_ce0_local = 1'b1;
    end else begin
        weights_l1_41_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_41_ce1_local = 1'b1;
    end else begin
        weights_l1_41_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_41_we0_local = 1'b1;
    end else begin
        weights_l1_41_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_42_ce0_local = 1'b1;
    end else begin
        weights_l1_42_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_42_ce1_local = 1'b1;
    end else begin
        weights_l1_42_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_42_we0_local = 1'b1;
    end else begin
        weights_l1_42_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_43_ce0_local = 1'b1;
    end else begin
        weights_l1_43_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_43_ce1_local = 1'b1;
    end else begin
        weights_l1_43_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_43_we0_local = 1'b1;
    end else begin
        weights_l1_43_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_44_ce0_local = 1'b1;
    end else begin
        weights_l1_44_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_44_ce1_local = 1'b1;
    end else begin
        weights_l1_44_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_44_we0_local = 1'b1;
    end else begin
        weights_l1_44_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_45_ce0_local = 1'b1;
    end else begin
        weights_l1_45_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_45_ce1_local = 1'b1;
    end else begin
        weights_l1_45_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_45_we0_local = 1'b1;
    end else begin
        weights_l1_45_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_46_ce0_local = 1'b1;
    end else begin
        weights_l1_46_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_46_ce1_local = 1'b1;
    end else begin
        weights_l1_46_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_46_we0_local = 1'b1;
    end else begin
        weights_l1_46_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_47_ce0_local = 1'b1;
    end else begin
        weights_l1_47_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_47_ce1_local = 1'b1;
    end else begin
        weights_l1_47_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_47_we0_local = 1'b1;
    end else begin
        weights_l1_47_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_48_ce0_local = 1'b1;
    end else begin
        weights_l1_48_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_48_ce1_local = 1'b1;
    end else begin
        weights_l1_48_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_48_we0_local = 1'b1;
    end else begin
        weights_l1_48_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_49_ce0_local = 1'b1;
    end else begin
        weights_l1_49_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_49_ce1_local = 1'b1;
    end else begin
        weights_l1_49_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_49_we0_local = 1'b1;
    end else begin
        weights_l1_49_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_4_ce0_local = 1'b1;
    end else begin
        weights_l1_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_4_ce1_local = 1'b1;
    end else begin
        weights_l1_4_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_4_we0_local = 1'b1;
    end else begin
        weights_l1_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_50_ce0_local = 1'b1;
    end else begin
        weights_l1_50_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_50_ce1_local = 1'b1;
    end else begin
        weights_l1_50_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_50_we0_local = 1'b1;
    end else begin
        weights_l1_50_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_51_ce0_local = 1'b1;
    end else begin
        weights_l1_51_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_51_ce1_local = 1'b1;
    end else begin
        weights_l1_51_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_51_we0_local = 1'b1;
    end else begin
        weights_l1_51_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_52_ce0_local = 1'b1;
    end else begin
        weights_l1_52_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_52_ce1_local = 1'b1;
    end else begin
        weights_l1_52_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_52_we0_local = 1'b1;
    end else begin
        weights_l1_52_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_53_ce0_local = 1'b1;
    end else begin
        weights_l1_53_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_53_ce1_local = 1'b1;
    end else begin
        weights_l1_53_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_53_we0_local = 1'b1;
    end else begin
        weights_l1_53_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_54_ce0_local = 1'b1;
    end else begin
        weights_l1_54_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_54_ce1_local = 1'b1;
    end else begin
        weights_l1_54_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_54_we0_local = 1'b1;
    end else begin
        weights_l1_54_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_55_ce0_local = 1'b1;
    end else begin
        weights_l1_55_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_55_ce1_local = 1'b1;
    end else begin
        weights_l1_55_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_55_we0_local = 1'b1;
    end else begin
        weights_l1_55_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_56_ce0_local = 1'b1;
    end else begin
        weights_l1_56_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_56_ce1_local = 1'b1;
    end else begin
        weights_l1_56_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_56_we0_local = 1'b1;
    end else begin
        weights_l1_56_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_57_ce0_local = 1'b1;
    end else begin
        weights_l1_57_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_57_ce1_local = 1'b1;
    end else begin
        weights_l1_57_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_57_we0_local = 1'b1;
    end else begin
        weights_l1_57_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_58_ce0_local = 1'b1;
    end else begin
        weights_l1_58_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_58_ce1_local = 1'b1;
    end else begin
        weights_l1_58_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_58_we0_local = 1'b1;
    end else begin
        weights_l1_58_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_59_ce0_local = 1'b1;
    end else begin
        weights_l1_59_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_59_ce1_local = 1'b1;
    end else begin
        weights_l1_59_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_59_we0_local = 1'b1;
    end else begin
        weights_l1_59_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_5_ce0_local = 1'b1;
    end else begin
        weights_l1_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_5_ce1_local = 1'b1;
    end else begin
        weights_l1_5_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_5_we0_local = 1'b1;
    end else begin
        weights_l1_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_60_ce0_local = 1'b1;
    end else begin
        weights_l1_60_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_60_ce1_local = 1'b1;
    end else begin
        weights_l1_60_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_60_we0_local = 1'b1;
    end else begin
        weights_l1_60_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_61_ce0_local = 1'b1;
    end else begin
        weights_l1_61_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_61_ce1_local = 1'b1;
    end else begin
        weights_l1_61_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_61_we0_local = 1'b1;
    end else begin
        weights_l1_61_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_62_ce0_local = 1'b1;
    end else begin
        weights_l1_62_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_62_ce1_local = 1'b1;
    end else begin
        weights_l1_62_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_62_we0_local = 1'b1;
    end else begin
        weights_l1_62_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_63_ce0_local = 1'b1;
    end else begin
        weights_l1_63_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_63_ce1_local = 1'b1;
    end else begin
        weights_l1_63_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_63_we0_local = 1'b1;
    end else begin
        weights_l1_63_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_6_ce0_local = 1'b1;
    end else begin
        weights_l1_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_6_ce1_local = 1'b1;
    end else begin
        weights_l1_6_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_6_we0_local = 1'b1;
    end else begin
        weights_l1_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_7_ce0_local = 1'b1;
    end else begin
        weights_l1_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_7_ce1_local = 1'b1;
    end else begin
        weights_l1_7_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_7_we0_local = 1'b1;
    end else begin
        weights_l1_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_8_ce0_local = 1'b1;
    end else begin
        weights_l1_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_8_ce1_local = 1'b1;
    end else begin
        weights_l1_8_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_8_we0_local = 1'b1;
    end else begin
        weights_l1_8_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_9_ce0_local = 1'b1;
    end else begin
        weights_l1_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        weights_l1_9_ce1_local = 1'b1;
    end else begin
        weights_l1_9_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        weights_l1_9_we0_local = 1'b1;
    end else begin
        weights_l1_9_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln235_fu_2266_p2 = (ap_sig_allocacmp_i_42 + 4'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign biases_l1_address0 = biases_l1_addr_reg_5475_pp0_iter3_reg;

assign biases_l1_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign biases_l1_ce0 = biases_l1_ce0_local;

assign biases_l1_ce1 = biases_l1_ce1_local;

assign biases_l1_d0 = {{grp_fu_4352_p3[41:17]}};

assign biases_l1_we0 = biases_l1_we0_local;

assign d_l1_0_address0 = zext_ln235_fu_2272_p1;

assign d_l1_0_ce0 = d_l1_0_ce0_local;

assign grp_fu_3776_p1 = 34'd131;

assign grp_fu_3776_p2 = {{weights_l1_0_q1}, {17'd0}};

assign grp_fu_3785_p1 = 34'd131;

assign grp_fu_3785_p2 = {{weights_l1_1_q1}, {17'd0}};

assign grp_fu_3794_p1 = 34'd131;

assign grp_fu_3794_p2 = {{weights_l1_2_q1}, {17'd0}};

assign grp_fu_3803_p1 = 34'd131;

assign grp_fu_3803_p2 = {{weights_l1_3_q1}, {17'd0}};

assign grp_fu_3812_p1 = 34'd131;

assign grp_fu_3812_p2 = {{weights_l1_4_q1}, {17'd0}};

assign grp_fu_3821_p1 = 34'd131;

assign grp_fu_3821_p2 = {{weights_l1_5_q1}, {17'd0}};

assign grp_fu_3830_p1 = 34'd131;

assign grp_fu_3830_p2 = {{weights_l1_6_q1}, {17'd0}};

assign grp_fu_3839_p1 = 34'd131;

assign grp_fu_3839_p2 = {{weights_l1_7_q1}, {17'd0}};

assign grp_fu_3848_p1 = 34'd131;

assign grp_fu_3848_p2 = {{weights_l1_8_q1}, {17'd0}};

assign grp_fu_3857_p1 = 34'd131;

assign grp_fu_3857_p2 = {{weights_l1_9_q1}, {17'd0}};

assign grp_fu_3866_p1 = 34'd131;

assign grp_fu_3866_p2 = {{weights_l1_10_q1}, {17'd0}};

assign grp_fu_3875_p1 = 34'd131;

assign grp_fu_3875_p2 = {{weights_l1_11_q1}, {17'd0}};

assign grp_fu_3884_p1 = 34'd131;

assign grp_fu_3884_p2 = {{weights_l1_12_q1}, {17'd0}};

assign grp_fu_3893_p1 = 34'd131;

assign grp_fu_3893_p2 = {{weights_l1_13_q1}, {17'd0}};

assign grp_fu_3902_p1 = 34'd131;

assign grp_fu_3902_p2 = {{weights_l1_14_q1}, {17'd0}};

assign grp_fu_3911_p1 = 34'd131;

assign grp_fu_3911_p2 = {{weights_l1_15_q1}, {17'd0}};

assign grp_fu_3920_p1 = 34'd131;

assign grp_fu_3920_p2 = {{weights_l1_16_q1}, {17'd0}};

assign grp_fu_3929_p1 = 34'd131;

assign grp_fu_3929_p2 = {{weights_l1_17_q1}, {17'd0}};

assign grp_fu_3938_p1 = 34'd131;

assign grp_fu_3938_p2 = {{weights_l1_18_q1}, {17'd0}};

assign grp_fu_3947_p1 = 34'd131;

assign grp_fu_3947_p2 = {{weights_l1_19_q1}, {17'd0}};

assign grp_fu_3956_p1 = 34'd131;

assign grp_fu_3956_p2 = {{weights_l1_20_q1}, {17'd0}};

assign grp_fu_3965_p1 = 34'd131;

assign grp_fu_3965_p2 = {{weights_l1_21_q1}, {17'd0}};

assign grp_fu_3974_p1 = 34'd131;

assign grp_fu_3974_p2 = {{weights_l1_22_q1}, {17'd0}};

assign grp_fu_3983_p1 = 34'd131;

assign grp_fu_3983_p2 = {{weights_l1_23_q1}, {17'd0}};

assign grp_fu_3992_p1 = 34'd131;

assign grp_fu_3992_p2 = {{weights_l1_24_q1}, {17'd0}};

assign grp_fu_4001_p1 = 34'd131;

assign grp_fu_4001_p2 = {{weights_l1_25_q1}, {17'd0}};

assign grp_fu_4010_p1 = 34'd131;

assign grp_fu_4010_p2 = {{weights_l1_26_q1}, {17'd0}};

assign grp_fu_4019_p1 = 34'd131;

assign grp_fu_4019_p2 = {{weights_l1_27_q1}, {17'd0}};

assign grp_fu_4028_p1 = 34'd131;

assign grp_fu_4028_p2 = {{weights_l1_28_q1}, {17'd0}};

assign grp_fu_4037_p1 = 34'd131;

assign grp_fu_4037_p2 = {{weights_l1_29_q1}, {17'd0}};

assign grp_fu_4046_p1 = 34'd131;

assign grp_fu_4046_p2 = {{weights_l1_30_q1}, {17'd0}};

assign grp_fu_4055_p1 = 34'd131;

assign grp_fu_4055_p2 = {{weights_l1_31_q1}, {17'd0}};

assign grp_fu_4064_p1 = 34'd131;

assign grp_fu_4064_p2 = {{weights_l1_32_q1}, {17'd0}};

assign grp_fu_4073_p1 = 34'd131;

assign grp_fu_4073_p2 = {{weights_l1_33_q1}, {17'd0}};

assign grp_fu_4082_p1 = 34'd131;

assign grp_fu_4082_p2 = {{weights_l1_34_q1}, {17'd0}};

assign grp_fu_4091_p1 = 34'd131;

assign grp_fu_4091_p2 = {{weights_l1_35_q1}, {17'd0}};

assign grp_fu_4100_p1 = 34'd131;

assign grp_fu_4100_p2 = {{weights_l1_36_q1}, {17'd0}};

assign grp_fu_4109_p1 = 34'd131;

assign grp_fu_4109_p2 = {{weights_l1_37_q1}, {17'd0}};

assign grp_fu_4118_p1 = 34'd131;

assign grp_fu_4118_p2 = {{weights_l1_38_q1}, {17'd0}};

assign grp_fu_4127_p1 = 34'd131;

assign grp_fu_4127_p2 = {{weights_l1_39_q1}, {17'd0}};

assign grp_fu_4136_p1 = 34'd131;

assign grp_fu_4136_p2 = {{weights_l1_40_q1}, {17'd0}};

assign grp_fu_4145_p1 = 34'd131;

assign grp_fu_4145_p2 = {{weights_l1_41_q1}, {17'd0}};

assign grp_fu_4154_p1 = 34'd131;

assign grp_fu_4154_p2 = {{weights_l1_42_q1}, {17'd0}};

assign grp_fu_4163_p1 = 34'd131;

assign grp_fu_4163_p2 = {{weights_l1_43_q1}, {17'd0}};

assign grp_fu_4172_p1 = 34'd131;

assign grp_fu_4172_p2 = {{weights_l1_44_q1}, {17'd0}};

assign grp_fu_4181_p1 = 34'd131;

assign grp_fu_4181_p2 = {{weights_l1_45_q1}, {17'd0}};

assign grp_fu_4190_p1 = 34'd131;

assign grp_fu_4190_p2 = {{weights_l1_46_q1}, {17'd0}};

assign grp_fu_4199_p1 = 34'd131;

assign grp_fu_4199_p2 = {{weights_l1_47_q1}, {17'd0}};

assign grp_fu_4208_p1 = 34'd131;

assign grp_fu_4208_p2 = {{weights_l1_48_q1}, {17'd0}};

assign grp_fu_4217_p1 = 34'd131;

assign grp_fu_4217_p2 = {{weights_l1_49_q1}, {17'd0}};

assign grp_fu_4226_p1 = 34'd131;

assign grp_fu_4226_p2 = {{weights_l1_50_q1}, {17'd0}};

assign grp_fu_4235_p1 = 34'd131;

assign grp_fu_4235_p2 = {{weights_l1_51_q1}, {17'd0}};

assign grp_fu_4244_p1 = 34'd131;

assign grp_fu_4244_p2 = {{weights_l1_52_q1}, {17'd0}};

assign grp_fu_4253_p1 = 34'd131;

assign grp_fu_4253_p2 = {{weights_l1_53_q1}, {17'd0}};

assign grp_fu_4262_p1 = 34'd131;

assign grp_fu_4262_p2 = {{weights_l1_54_q1}, {17'd0}};

assign grp_fu_4271_p1 = 34'd131;

assign grp_fu_4271_p2 = {{weights_l1_55_q1}, {17'd0}};

assign grp_fu_4280_p1 = 34'd131;

assign grp_fu_4280_p2 = {{weights_l1_56_q1}, {17'd0}};

assign grp_fu_4289_p1 = 34'd131;

assign grp_fu_4289_p2 = {{weights_l1_57_q1}, {17'd0}};

assign grp_fu_4298_p1 = 34'd131;

assign grp_fu_4298_p2 = {{weights_l1_58_q1}, {17'd0}};

assign grp_fu_4307_p1 = 34'd131;

assign grp_fu_4307_p2 = {{weights_l1_59_q1}, {17'd0}};

assign grp_fu_4316_p1 = 34'd131;

assign grp_fu_4316_p2 = {{weights_l1_60_q1}, {17'd0}};

assign grp_fu_4325_p1 = 34'd131;

assign grp_fu_4325_p2 = {{weights_l1_61_q1}, {17'd0}};

assign grp_fu_4334_p1 = 34'd131;

assign grp_fu_4334_p2 = {{weights_l1_62_q1}, {17'd0}};

assign grp_fu_4343_p1 = 34'd131;

assign grp_fu_4343_p2 = {{weights_l1_63_q1}, {17'd0}};

assign grp_fu_4352_p1 = 34'd131;

assign grp_fu_4352_p2 = {{biases_l1_q1}, {17'd0}};

assign icmp_ln235_fu_2260_p2 = ((ap_sig_allocacmp_i_42 == 4'd8) ? 1'b1 : 1'b0);

assign update_temp_mat_15_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_15_ce0 = update_temp_mat_15_ce0_local;

assign update_temp_mat_16_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_16_ce0 = update_temp_mat_16_ce0_local;

assign update_temp_mat_17_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_17_ce0 = update_temp_mat_17_ce0_local;

assign update_temp_mat_18_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_18_ce0 = update_temp_mat_18_ce0_local;

assign update_temp_mat_19_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_19_ce0 = update_temp_mat_19_ce0_local;

assign update_temp_mat_20_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_20_ce0 = update_temp_mat_20_ce0_local;

assign update_temp_mat_21_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_21_ce0 = update_temp_mat_21_ce0_local;

assign update_temp_mat_22_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_22_ce0 = update_temp_mat_22_ce0_local;

assign update_temp_mat_23_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_23_ce0 = update_temp_mat_23_ce0_local;

assign update_temp_mat_24_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_24_ce0 = update_temp_mat_24_ce0_local;

assign update_temp_mat_25_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_25_ce0 = update_temp_mat_25_ce0_local;

assign update_temp_mat_26_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_26_ce0 = update_temp_mat_26_ce0_local;

assign update_temp_mat_27_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_27_ce0 = update_temp_mat_27_ce0_local;

assign update_temp_mat_28_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_28_ce0 = update_temp_mat_28_ce0_local;

assign update_temp_mat_29_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_29_ce0 = update_temp_mat_29_ce0_local;

assign update_temp_mat_30_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_30_ce0 = update_temp_mat_30_ce0_local;

assign update_temp_mat_31_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_31_ce0 = update_temp_mat_31_ce0_local;

assign update_temp_mat_32_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_32_ce0 = update_temp_mat_32_ce0_local;

assign update_temp_mat_33_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_33_ce0 = update_temp_mat_33_ce0_local;

assign update_temp_mat_34_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_34_ce0 = update_temp_mat_34_ce0_local;

assign update_temp_mat_35_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_35_ce0 = update_temp_mat_35_ce0_local;

assign update_temp_mat_36_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_36_ce0 = update_temp_mat_36_ce0_local;

assign update_temp_mat_37_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_37_ce0 = update_temp_mat_37_ce0_local;

assign update_temp_mat_38_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_38_ce0 = update_temp_mat_38_ce0_local;

assign update_temp_mat_39_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_39_ce0 = update_temp_mat_39_ce0_local;

assign update_temp_mat_40_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_40_ce0 = update_temp_mat_40_ce0_local;

assign update_temp_mat_41_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_41_ce0 = update_temp_mat_41_ce0_local;

assign update_temp_mat_42_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_42_ce0 = update_temp_mat_42_ce0_local;

assign update_temp_mat_43_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_43_ce0 = update_temp_mat_43_ce0_local;

assign update_temp_mat_44_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_44_ce0 = update_temp_mat_44_ce0_local;

assign update_temp_mat_45_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_45_ce0 = update_temp_mat_45_ce0_local;

assign update_temp_mat_46_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_46_ce0 = update_temp_mat_46_ce0_local;

assign update_temp_mat_47_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_47_ce0 = update_temp_mat_47_ce0_local;

assign update_temp_mat_48_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_48_ce0 = update_temp_mat_48_ce0_local;

assign update_temp_mat_49_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_49_ce0 = update_temp_mat_49_ce0_local;

assign update_temp_mat_50_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_50_ce0 = update_temp_mat_50_ce0_local;

assign update_temp_mat_51_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_51_ce0 = update_temp_mat_51_ce0_local;

assign update_temp_mat_52_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_52_ce0 = update_temp_mat_52_ce0_local;

assign update_temp_mat_53_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_53_ce0 = update_temp_mat_53_ce0_local;

assign update_temp_mat_54_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_54_ce0 = update_temp_mat_54_ce0_local;

assign update_temp_mat_55_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_55_ce0 = update_temp_mat_55_ce0_local;

assign update_temp_mat_56_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_56_ce0 = update_temp_mat_56_ce0_local;

assign update_temp_mat_57_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_57_ce0 = update_temp_mat_57_ce0_local;

assign update_temp_mat_58_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_58_ce0 = update_temp_mat_58_ce0_local;

assign update_temp_mat_59_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_59_ce0 = update_temp_mat_59_ce0_local;

assign update_temp_mat_60_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_60_ce0 = update_temp_mat_60_ce0_local;

assign update_temp_mat_61_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_61_ce0 = update_temp_mat_61_ce0_local;

assign update_temp_mat_62_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_62_ce0 = update_temp_mat_62_ce0_local;

assign update_temp_mat_63_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_63_ce0 = update_temp_mat_63_ce0_local;

assign update_temp_mat_64_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_64_ce0 = update_temp_mat_64_ce0_local;

assign update_temp_mat_65_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_65_ce0 = update_temp_mat_65_ce0_local;

assign update_temp_mat_66_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_66_ce0 = update_temp_mat_66_ce0_local;

assign update_temp_mat_67_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_67_ce0 = update_temp_mat_67_ce0_local;

assign update_temp_mat_68_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_68_ce0 = update_temp_mat_68_ce0_local;

assign update_temp_mat_69_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_69_ce0 = update_temp_mat_69_ce0_local;

assign update_temp_mat_70_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_70_ce0 = update_temp_mat_70_ce0_local;

assign update_temp_mat_71_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_71_ce0 = update_temp_mat_71_ce0_local;

assign update_temp_mat_72_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_72_ce0 = update_temp_mat_72_ce0_local;

assign update_temp_mat_73_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_73_ce0 = update_temp_mat_73_ce0_local;

assign update_temp_mat_74_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_74_ce0 = update_temp_mat_74_ce0_local;

assign update_temp_mat_75_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_75_ce0 = update_temp_mat_75_ce0_local;

assign update_temp_mat_76_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_76_ce0 = update_temp_mat_76_ce0_local;

assign update_temp_mat_77_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_77_ce0 = update_temp_mat_77_ce0_local;

assign update_temp_mat_address0 = zext_ln235_fu_2272_p1;

assign update_temp_mat_ce0 = update_temp_mat_ce0_local;

assign weights_l1_0_address0 = weights_l1_0_addr_reg_5091_pp0_iter3_reg;

assign weights_l1_0_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_0_ce0 = weights_l1_0_ce0_local;

assign weights_l1_0_ce1 = weights_l1_0_ce1_local;

assign weights_l1_0_d0 = {{grp_fu_3776_p3[41:17]}};

assign weights_l1_0_we0 = weights_l1_0_we0_local;

assign weights_l1_10_address0 = weights_l1_10_addr_reg_5151_pp0_iter3_reg;

assign weights_l1_10_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_10_ce0 = weights_l1_10_ce0_local;

assign weights_l1_10_ce1 = weights_l1_10_ce1_local;

assign weights_l1_10_d0 = {{grp_fu_3866_p3[41:17]}};

assign weights_l1_10_we0 = weights_l1_10_we0_local;

assign weights_l1_11_address0 = weights_l1_11_addr_reg_5157_pp0_iter3_reg;

assign weights_l1_11_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_11_ce0 = weights_l1_11_ce0_local;

assign weights_l1_11_ce1 = weights_l1_11_ce1_local;

assign weights_l1_11_d0 = {{grp_fu_3875_p3[41:17]}};

assign weights_l1_11_we0 = weights_l1_11_we0_local;

assign weights_l1_12_address0 = weights_l1_12_addr_reg_5163_pp0_iter3_reg;

assign weights_l1_12_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_12_ce0 = weights_l1_12_ce0_local;

assign weights_l1_12_ce1 = weights_l1_12_ce1_local;

assign weights_l1_12_d0 = {{grp_fu_3884_p3[41:17]}};

assign weights_l1_12_we0 = weights_l1_12_we0_local;

assign weights_l1_13_address0 = weights_l1_13_addr_reg_5169_pp0_iter3_reg;

assign weights_l1_13_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_13_ce0 = weights_l1_13_ce0_local;

assign weights_l1_13_ce1 = weights_l1_13_ce1_local;

assign weights_l1_13_d0 = {{grp_fu_3893_p3[41:17]}};

assign weights_l1_13_we0 = weights_l1_13_we0_local;

assign weights_l1_14_address0 = weights_l1_14_addr_reg_5175_pp0_iter3_reg;

assign weights_l1_14_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_14_ce0 = weights_l1_14_ce0_local;

assign weights_l1_14_ce1 = weights_l1_14_ce1_local;

assign weights_l1_14_d0 = {{grp_fu_3902_p3[41:17]}};

assign weights_l1_14_we0 = weights_l1_14_we0_local;

assign weights_l1_15_address0 = weights_l1_15_addr_reg_5181_pp0_iter3_reg;

assign weights_l1_15_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_15_ce0 = weights_l1_15_ce0_local;

assign weights_l1_15_ce1 = weights_l1_15_ce1_local;

assign weights_l1_15_d0 = {{grp_fu_3911_p3[41:17]}};

assign weights_l1_15_we0 = weights_l1_15_we0_local;

assign weights_l1_16_address0 = weights_l1_16_addr_reg_5187_pp0_iter3_reg;

assign weights_l1_16_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_16_ce0 = weights_l1_16_ce0_local;

assign weights_l1_16_ce1 = weights_l1_16_ce1_local;

assign weights_l1_16_d0 = {{grp_fu_3920_p3[41:17]}};

assign weights_l1_16_we0 = weights_l1_16_we0_local;

assign weights_l1_17_address0 = weights_l1_17_addr_reg_5193_pp0_iter3_reg;

assign weights_l1_17_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_17_ce0 = weights_l1_17_ce0_local;

assign weights_l1_17_ce1 = weights_l1_17_ce1_local;

assign weights_l1_17_d0 = {{grp_fu_3929_p3[41:17]}};

assign weights_l1_17_we0 = weights_l1_17_we0_local;

assign weights_l1_18_address0 = weights_l1_18_addr_reg_5199_pp0_iter3_reg;

assign weights_l1_18_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_18_ce0 = weights_l1_18_ce0_local;

assign weights_l1_18_ce1 = weights_l1_18_ce1_local;

assign weights_l1_18_d0 = {{grp_fu_3938_p3[41:17]}};

assign weights_l1_18_we0 = weights_l1_18_we0_local;

assign weights_l1_19_address0 = weights_l1_19_addr_reg_5205_pp0_iter3_reg;

assign weights_l1_19_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_19_ce0 = weights_l1_19_ce0_local;

assign weights_l1_19_ce1 = weights_l1_19_ce1_local;

assign weights_l1_19_d0 = {{grp_fu_3947_p3[41:17]}};

assign weights_l1_19_we0 = weights_l1_19_we0_local;

assign weights_l1_1_address0 = weights_l1_1_addr_reg_5097_pp0_iter3_reg;

assign weights_l1_1_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_1_ce0 = weights_l1_1_ce0_local;

assign weights_l1_1_ce1 = weights_l1_1_ce1_local;

assign weights_l1_1_d0 = {{grp_fu_3785_p3[41:17]}};

assign weights_l1_1_we0 = weights_l1_1_we0_local;

assign weights_l1_20_address0 = weights_l1_20_addr_reg_5211_pp0_iter3_reg;

assign weights_l1_20_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_20_ce0 = weights_l1_20_ce0_local;

assign weights_l1_20_ce1 = weights_l1_20_ce1_local;

assign weights_l1_20_d0 = {{grp_fu_3956_p3[41:17]}};

assign weights_l1_20_we0 = weights_l1_20_we0_local;

assign weights_l1_21_address0 = weights_l1_21_addr_reg_5217_pp0_iter3_reg;

assign weights_l1_21_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_21_ce0 = weights_l1_21_ce0_local;

assign weights_l1_21_ce1 = weights_l1_21_ce1_local;

assign weights_l1_21_d0 = {{grp_fu_3965_p3[41:17]}};

assign weights_l1_21_we0 = weights_l1_21_we0_local;

assign weights_l1_22_address0 = weights_l1_22_addr_reg_5223_pp0_iter3_reg;

assign weights_l1_22_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_22_ce0 = weights_l1_22_ce0_local;

assign weights_l1_22_ce1 = weights_l1_22_ce1_local;

assign weights_l1_22_d0 = {{grp_fu_3974_p3[41:17]}};

assign weights_l1_22_we0 = weights_l1_22_we0_local;

assign weights_l1_23_address0 = weights_l1_23_addr_reg_5229_pp0_iter3_reg;

assign weights_l1_23_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_23_ce0 = weights_l1_23_ce0_local;

assign weights_l1_23_ce1 = weights_l1_23_ce1_local;

assign weights_l1_23_d0 = {{grp_fu_3983_p3[41:17]}};

assign weights_l1_23_we0 = weights_l1_23_we0_local;

assign weights_l1_24_address0 = weights_l1_24_addr_reg_5235_pp0_iter3_reg;

assign weights_l1_24_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_24_ce0 = weights_l1_24_ce0_local;

assign weights_l1_24_ce1 = weights_l1_24_ce1_local;

assign weights_l1_24_d0 = {{grp_fu_3992_p3[41:17]}};

assign weights_l1_24_we0 = weights_l1_24_we0_local;

assign weights_l1_25_address0 = weights_l1_25_addr_reg_5241_pp0_iter3_reg;

assign weights_l1_25_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_25_ce0 = weights_l1_25_ce0_local;

assign weights_l1_25_ce1 = weights_l1_25_ce1_local;

assign weights_l1_25_d0 = {{grp_fu_4001_p3[41:17]}};

assign weights_l1_25_we0 = weights_l1_25_we0_local;

assign weights_l1_26_address0 = weights_l1_26_addr_reg_5247_pp0_iter3_reg;

assign weights_l1_26_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_26_ce0 = weights_l1_26_ce0_local;

assign weights_l1_26_ce1 = weights_l1_26_ce1_local;

assign weights_l1_26_d0 = {{grp_fu_4010_p3[41:17]}};

assign weights_l1_26_we0 = weights_l1_26_we0_local;

assign weights_l1_27_address0 = weights_l1_27_addr_reg_5253_pp0_iter3_reg;

assign weights_l1_27_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_27_ce0 = weights_l1_27_ce0_local;

assign weights_l1_27_ce1 = weights_l1_27_ce1_local;

assign weights_l1_27_d0 = {{grp_fu_4019_p3[41:17]}};

assign weights_l1_27_we0 = weights_l1_27_we0_local;

assign weights_l1_28_address0 = weights_l1_28_addr_reg_5259_pp0_iter3_reg;

assign weights_l1_28_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_28_ce0 = weights_l1_28_ce0_local;

assign weights_l1_28_ce1 = weights_l1_28_ce1_local;

assign weights_l1_28_d0 = {{grp_fu_4028_p3[41:17]}};

assign weights_l1_28_we0 = weights_l1_28_we0_local;

assign weights_l1_29_address0 = weights_l1_29_addr_reg_5265_pp0_iter3_reg;

assign weights_l1_29_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_29_ce0 = weights_l1_29_ce0_local;

assign weights_l1_29_ce1 = weights_l1_29_ce1_local;

assign weights_l1_29_d0 = {{grp_fu_4037_p3[41:17]}};

assign weights_l1_29_we0 = weights_l1_29_we0_local;

assign weights_l1_2_address0 = weights_l1_2_addr_reg_5103_pp0_iter3_reg;

assign weights_l1_2_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_2_ce0 = weights_l1_2_ce0_local;

assign weights_l1_2_ce1 = weights_l1_2_ce1_local;

assign weights_l1_2_d0 = {{grp_fu_3794_p3[41:17]}};

assign weights_l1_2_we0 = weights_l1_2_we0_local;

assign weights_l1_30_address0 = weights_l1_30_addr_reg_5271_pp0_iter3_reg;

assign weights_l1_30_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_30_ce0 = weights_l1_30_ce0_local;

assign weights_l1_30_ce1 = weights_l1_30_ce1_local;

assign weights_l1_30_d0 = {{grp_fu_4046_p3[41:17]}};

assign weights_l1_30_we0 = weights_l1_30_we0_local;

assign weights_l1_31_address0 = weights_l1_31_addr_reg_5277_pp0_iter3_reg;

assign weights_l1_31_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_31_ce0 = weights_l1_31_ce0_local;

assign weights_l1_31_ce1 = weights_l1_31_ce1_local;

assign weights_l1_31_d0 = {{grp_fu_4055_p3[41:17]}};

assign weights_l1_31_we0 = weights_l1_31_we0_local;

assign weights_l1_32_address0 = weights_l1_32_addr_reg_5283_pp0_iter3_reg;

assign weights_l1_32_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_32_ce0 = weights_l1_32_ce0_local;

assign weights_l1_32_ce1 = weights_l1_32_ce1_local;

assign weights_l1_32_d0 = {{grp_fu_4064_p3[41:17]}};

assign weights_l1_32_we0 = weights_l1_32_we0_local;

assign weights_l1_33_address0 = weights_l1_33_addr_reg_5289_pp0_iter3_reg;

assign weights_l1_33_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_33_ce0 = weights_l1_33_ce0_local;

assign weights_l1_33_ce1 = weights_l1_33_ce1_local;

assign weights_l1_33_d0 = {{grp_fu_4073_p3[41:17]}};

assign weights_l1_33_we0 = weights_l1_33_we0_local;

assign weights_l1_34_address0 = weights_l1_34_addr_reg_5295_pp0_iter3_reg;

assign weights_l1_34_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_34_ce0 = weights_l1_34_ce0_local;

assign weights_l1_34_ce1 = weights_l1_34_ce1_local;

assign weights_l1_34_d0 = {{grp_fu_4082_p3[41:17]}};

assign weights_l1_34_we0 = weights_l1_34_we0_local;

assign weights_l1_35_address0 = weights_l1_35_addr_reg_5301_pp0_iter3_reg;

assign weights_l1_35_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_35_ce0 = weights_l1_35_ce0_local;

assign weights_l1_35_ce1 = weights_l1_35_ce1_local;

assign weights_l1_35_d0 = {{grp_fu_4091_p3[41:17]}};

assign weights_l1_35_we0 = weights_l1_35_we0_local;

assign weights_l1_36_address0 = weights_l1_36_addr_reg_5307_pp0_iter3_reg;

assign weights_l1_36_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_36_ce0 = weights_l1_36_ce0_local;

assign weights_l1_36_ce1 = weights_l1_36_ce1_local;

assign weights_l1_36_d0 = {{grp_fu_4100_p3[41:17]}};

assign weights_l1_36_we0 = weights_l1_36_we0_local;

assign weights_l1_37_address0 = weights_l1_37_addr_reg_5313_pp0_iter3_reg;

assign weights_l1_37_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_37_ce0 = weights_l1_37_ce0_local;

assign weights_l1_37_ce1 = weights_l1_37_ce1_local;

assign weights_l1_37_d0 = {{grp_fu_4109_p3[41:17]}};

assign weights_l1_37_we0 = weights_l1_37_we0_local;

assign weights_l1_38_address0 = weights_l1_38_addr_reg_5319_pp0_iter3_reg;

assign weights_l1_38_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_38_ce0 = weights_l1_38_ce0_local;

assign weights_l1_38_ce1 = weights_l1_38_ce1_local;

assign weights_l1_38_d0 = {{grp_fu_4118_p3[41:17]}};

assign weights_l1_38_we0 = weights_l1_38_we0_local;

assign weights_l1_39_address0 = weights_l1_39_addr_reg_5325_pp0_iter3_reg;

assign weights_l1_39_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_39_ce0 = weights_l1_39_ce0_local;

assign weights_l1_39_ce1 = weights_l1_39_ce1_local;

assign weights_l1_39_d0 = {{grp_fu_4127_p3[41:17]}};

assign weights_l1_39_we0 = weights_l1_39_we0_local;

assign weights_l1_3_address0 = weights_l1_3_addr_reg_5109_pp0_iter3_reg;

assign weights_l1_3_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_3_ce0 = weights_l1_3_ce0_local;

assign weights_l1_3_ce1 = weights_l1_3_ce1_local;

assign weights_l1_3_d0 = {{grp_fu_3803_p3[41:17]}};

assign weights_l1_3_we0 = weights_l1_3_we0_local;

assign weights_l1_40_address0 = weights_l1_40_addr_reg_5331_pp0_iter3_reg;

assign weights_l1_40_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_40_ce0 = weights_l1_40_ce0_local;

assign weights_l1_40_ce1 = weights_l1_40_ce1_local;

assign weights_l1_40_d0 = {{grp_fu_4136_p3[41:17]}};

assign weights_l1_40_we0 = weights_l1_40_we0_local;

assign weights_l1_41_address0 = weights_l1_41_addr_reg_5337_pp0_iter3_reg;

assign weights_l1_41_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_41_ce0 = weights_l1_41_ce0_local;

assign weights_l1_41_ce1 = weights_l1_41_ce1_local;

assign weights_l1_41_d0 = {{grp_fu_4145_p3[41:17]}};

assign weights_l1_41_we0 = weights_l1_41_we0_local;

assign weights_l1_42_address0 = weights_l1_42_addr_reg_5343_pp0_iter3_reg;

assign weights_l1_42_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_42_ce0 = weights_l1_42_ce0_local;

assign weights_l1_42_ce1 = weights_l1_42_ce1_local;

assign weights_l1_42_d0 = {{grp_fu_4154_p3[41:17]}};

assign weights_l1_42_we0 = weights_l1_42_we0_local;

assign weights_l1_43_address0 = weights_l1_43_addr_reg_5349_pp0_iter3_reg;

assign weights_l1_43_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_43_ce0 = weights_l1_43_ce0_local;

assign weights_l1_43_ce1 = weights_l1_43_ce1_local;

assign weights_l1_43_d0 = {{grp_fu_4163_p3[41:17]}};

assign weights_l1_43_we0 = weights_l1_43_we0_local;

assign weights_l1_44_address0 = weights_l1_44_addr_reg_5355_pp0_iter3_reg;

assign weights_l1_44_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_44_ce0 = weights_l1_44_ce0_local;

assign weights_l1_44_ce1 = weights_l1_44_ce1_local;

assign weights_l1_44_d0 = {{grp_fu_4172_p3[41:17]}};

assign weights_l1_44_we0 = weights_l1_44_we0_local;

assign weights_l1_45_address0 = weights_l1_45_addr_reg_5361_pp0_iter3_reg;

assign weights_l1_45_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_45_ce0 = weights_l1_45_ce0_local;

assign weights_l1_45_ce1 = weights_l1_45_ce1_local;

assign weights_l1_45_d0 = {{grp_fu_4181_p3[41:17]}};

assign weights_l1_45_we0 = weights_l1_45_we0_local;

assign weights_l1_46_address0 = weights_l1_46_addr_reg_5367_pp0_iter3_reg;

assign weights_l1_46_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_46_ce0 = weights_l1_46_ce0_local;

assign weights_l1_46_ce1 = weights_l1_46_ce1_local;

assign weights_l1_46_d0 = {{grp_fu_4190_p3[41:17]}};

assign weights_l1_46_we0 = weights_l1_46_we0_local;

assign weights_l1_47_address0 = weights_l1_47_addr_reg_5373_pp0_iter3_reg;

assign weights_l1_47_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_47_ce0 = weights_l1_47_ce0_local;

assign weights_l1_47_ce1 = weights_l1_47_ce1_local;

assign weights_l1_47_d0 = {{grp_fu_4199_p3[41:17]}};

assign weights_l1_47_we0 = weights_l1_47_we0_local;

assign weights_l1_48_address0 = weights_l1_48_addr_reg_5379_pp0_iter3_reg;

assign weights_l1_48_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_48_ce0 = weights_l1_48_ce0_local;

assign weights_l1_48_ce1 = weights_l1_48_ce1_local;

assign weights_l1_48_d0 = {{grp_fu_4208_p3[41:17]}};

assign weights_l1_48_we0 = weights_l1_48_we0_local;

assign weights_l1_49_address0 = weights_l1_49_addr_reg_5385_pp0_iter3_reg;

assign weights_l1_49_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_49_ce0 = weights_l1_49_ce0_local;

assign weights_l1_49_ce1 = weights_l1_49_ce1_local;

assign weights_l1_49_d0 = {{grp_fu_4217_p3[41:17]}};

assign weights_l1_49_we0 = weights_l1_49_we0_local;

assign weights_l1_4_address0 = weights_l1_4_addr_reg_5115_pp0_iter3_reg;

assign weights_l1_4_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_4_ce0 = weights_l1_4_ce0_local;

assign weights_l1_4_ce1 = weights_l1_4_ce1_local;

assign weights_l1_4_d0 = {{grp_fu_3812_p3[41:17]}};

assign weights_l1_4_we0 = weights_l1_4_we0_local;

assign weights_l1_50_address0 = weights_l1_50_addr_reg_5391_pp0_iter3_reg;

assign weights_l1_50_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_50_ce0 = weights_l1_50_ce0_local;

assign weights_l1_50_ce1 = weights_l1_50_ce1_local;

assign weights_l1_50_d0 = {{grp_fu_4226_p3[41:17]}};

assign weights_l1_50_we0 = weights_l1_50_we0_local;

assign weights_l1_51_address0 = weights_l1_51_addr_reg_5397_pp0_iter3_reg;

assign weights_l1_51_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_51_ce0 = weights_l1_51_ce0_local;

assign weights_l1_51_ce1 = weights_l1_51_ce1_local;

assign weights_l1_51_d0 = {{grp_fu_4235_p3[41:17]}};

assign weights_l1_51_we0 = weights_l1_51_we0_local;

assign weights_l1_52_address0 = weights_l1_52_addr_reg_5403_pp0_iter3_reg;

assign weights_l1_52_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_52_ce0 = weights_l1_52_ce0_local;

assign weights_l1_52_ce1 = weights_l1_52_ce1_local;

assign weights_l1_52_d0 = {{grp_fu_4244_p3[41:17]}};

assign weights_l1_52_we0 = weights_l1_52_we0_local;

assign weights_l1_53_address0 = weights_l1_53_addr_reg_5409_pp0_iter3_reg;

assign weights_l1_53_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_53_ce0 = weights_l1_53_ce0_local;

assign weights_l1_53_ce1 = weights_l1_53_ce1_local;

assign weights_l1_53_d0 = {{grp_fu_4253_p3[41:17]}};

assign weights_l1_53_we0 = weights_l1_53_we0_local;

assign weights_l1_54_address0 = weights_l1_54_addr_reg_5415_pp0_iter3_reg;

assign weights_l1_54_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_54_ce0 = weights_l1_54_ce0_local;

assign weights_l1_54_ce1 = weights_l1_54_ce1_local;

assign weights_l1_54_d0 = {{grp_fu_4262_p3[41:17]}};

assign weights_l1_54_we0 = weights_l1_54_we0_local;

assign weights_l1_55_address0 = weights_l1_55_addr_reg_5421_pp0_iter3_reg;

assign weights_l1_55_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_55_ce0 = weights_l1_55_ce0_local;

assign weights_l1_55_ce1 = weights_l1_55_ce1_local;

assign weights_l1_55_d0 = {{grp_fu_4271_p3[41:17]}};

assign weights_l1_55_we0 = weights_l1_55_we0_local;

assign weights_l1_56_address0 = weights_l1_56_addr_reg_5427_pp0_iter3_reg;

assign weights_l1_56_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_56_ce0 = weights_l1_56_ce0_local;

assign weights_l1_56_ce1 = weights_l1_56_ce1_local;

assign weights_l1_56_d0 = {{grp_fu_4280_p3[41:17]}};

assign weights_l1_56_we0 = weights_l1_56_we0_local;

assign weights_l1_57_address0 = weights_l1_57_addr_reg_5433_pp0_iter3_reg;

assign weights_l1_57_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_57_ce0 = weights_l1_57_ce0_local;

assign weights_l1_57_ce1 = weights_l1_57_ce1_local;

assign weights_l1_57_d0 = {{grp_fu_4289_p3[41:17]}};

assign weights_l1_57_we0 = weights_l1_57_we0_local;

assign weights_l1_58_address0 = weights_l1_58_addr_reg_5439_pp0_iter3_reg;

assign weights_l1_58_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_58_ce0 = weights_l1_58_ce0_local;

assign weights_l1_58_ce1 = weights_l1_58_ce1_local;

assign weights_l1_58_d0 = {{grp_fu_4298_p3[41:17]}};

assign weights_l1_58_we0 = weights_l1_58_we0_local;

assign weights_l1_59_address0 = weights_l1_59_addr_reg_5445_pp0_iter3_reg;

assign weights_l1_59_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_59_ce0 = weights_l1_59_ce0_local;

assign weights_l1_59_ce1 = weights_l1_59_ce1_local;

assign weights_l1_59_d0 = {{grp_fu_4307_p3[41:17]}};

assign weights_l1_59_we0 = weights_l1_59_we0_local;

assign weights_l1_5_address0 = weights_l1_5_addr_reg_5121_pp0_iter3_reg;

assign weights_l1_5_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_5_ce0 = weights_l1_5_ce0_local;

assign weights_l1_5_ce1 = weights_l1_5_ce1_local;

assign weights_l1_5_d0 = {{grp_fu_3821_p3[41:17]}};

assign weights_l1_5_we0 = weights_l1_5_we0_local;

assign weights_l1_60_address0 = weights_l1_60_addr_reg_5451_pp0_iter3_reg;

assign weights_l1_60_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_60_ce0 = weights_l1_60_ce0_local;

assign weights_l1_60_ce1 = weights_l1_60_ce1_local;

assign weights_l1_60_d0 = {{grp_fu_4316_p3[41:17]}};

assign weights_l1_60_we0 = weights_l1_60_we0_local;

assign weights_l1_61_address0 = weights_l1_61_addr_reg_5457_pp0_iter3_reg;

assign weights_l1_61_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_61_ce0 = weights_l1_61_ce0_local;

assign weights_l1_61_ce1 = weights_l1_61_ce1_local;

assign weights_l1_61_d0 = {{grp_fu_4325_p3[41:17]}};

assign weights_l1_61_we0 = weights_l1_61_we0_local;

assign weights_l1_62_address0 = weights_l1_62_addr_reg_5463_pp0_iter3_reg;

assign weights_l1_62_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_62_ce0 = weights_l1_62_ce0_local;

assign weights_l1_62_ce1 = weights_l1_62_ce1_local;

assign weights_l1_62_d0 = {{grp_fu_4334_p3[41:17]}};

assign weights_l1_62_we0 = weights_l1_62_we0_local;

assign weights_l1_63_address0 = weights_l1_63_addr_reg_5469_pp0_iter3_reg;

assign weights_l1_63_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_63_ce0 = weights_l1_63_ce0_local;

assign weights_l1_63_ce1 = weights_l1_63_ce1_local;

assign weights_l1_63_d0 = {{grp_fu_4343_p3[41:17]}};

assign weights_l1_63_we0 = weights_l1_63_we0_local;

assign weights_l1_6_address0 = weights_l1_6_addr_reg_5127_pp0_iter3_reg;

assign weights_l1_6_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_6_ce0 = weights_l1_6_ce0_local;

assign weights_l1_6_ce1 = weights_l1_6_ce1_local;

assign weights_l1_6_d0 = {{grp_fu_3830_p3[41:17]}};

assign weights_l1_6_we0 = weights_l1_6_we0_local;

assign weights_l1_7_address0 = weights_l1_7_addr_reg_5133_pp0_iter3_reg;

assign weights_l1_7_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_7_ce0 = weights_l1_7_ce0_local;

assign weights_l1_7_ce1 = weights_l1_7_ce1_local;

assign weights_l1_7_d0 = {{grp_fu_3839_p3[41:17]}};

assign weights_l1_7_we0 = weights_l1_7_we0_local;

assign weights_l1_8_address0 = weights_l1_8_addr_reg_5139_pp0_iter3_reg;

assign weights_l1_8_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_8_ce0 = weights_l1_8_ce0_local;

assign weights_l1_8_ce1 = weights_l1_8_ce1_local;

assign weights_l1_8_d0 = {{grp_fu_3848_p3[41:17]}};

assign weights_l1_8_we0 = weights_l1_8_we0_local;

assign weights_l1_9_address0 = weights_l1_9_addr_reg_5145_pp0_iter3_reg;

assign weights_l1_9_address1 = zext_ln235_reg_4372_pp0_iter1_reg;

assign weights_l1_9_ce0 = weights_l1_9_ce0_local;

assign weights_l1_9_ce1 = weights_l1_9_ce1_local;

assign weights_l1_9_d0 = {{grp_fu_3857_p3[41:17]}};

assign weights_l1_9_we0 = weights_l1_9_we0_local;

assign zext_ln235_fu_2272_p1 = ap_sig_allocacmp_i_42;

always @ (posedge ap_clk) begin
    zext_ln235_reg_4372[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln235_reg_4372_pp0_iter1_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
end

endmodule //top_accelerator_1437_Pipeline_VITIS_LOOP_235_16
