#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002741fa3d450 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
enum000002741fa55ad0 .enum4 (2)
   "IDLE" 2'b00,
   "ROUTE" 2'b01,
   "ARB_WAIT" 2'b10,
   "TRANSMIT" 2'b11
 ;
enum000002741fa55b70 .enum4 (2)
   "ERR" 2'b00,
   "SDP" 2'b01,
   "MDP" 2'b10,
   "BDP" 2'b11
 ;
S_000002741fa3d5e0 .scope module, "switch_port" "switch_port" 3 9;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 4 "source_in";
    .port_info 4 /INPUT 4 "target_in";
    .port_info 5 /INPUT 1 "grant";
    .port_info 6 /INPUT 8 "data_in";
    .port_info 7 /INPUT 16 "data_in0";
    .port_info 8 /INPUT 16 "data_in1";
    .port_info 9 /INPUT 16 "data_in2";
    .port_info 10 /INPUT 16 "data_in3";
    .port_info 11 /INPUT 2 "mux_select";
    .port_info 12 /OUTPUT 4 "pkt_dst";
    .port_info 13 /OUTPUT 1 "valid_out";
    .port_info 14 /OUTPUT 4 "source_out";
    .port_info 15 /OUTPUT 4 "target_out";
    .port_info 16 /OUTPUT 8 "data_out";
v000002741fabe940_0 .var "Packet_Type", 1 0;
v000002741fabe260_0 .net *"_ivl_13", 15 0, v000002741fabdae0_0;  1 drivers
o000002741fa6ba18 .functor BUFZ 1, C4<z>; HiZ drive
v000002741fabe8a0_0 .net "clk", 0 0, o000002741fa6ba18;  0 drivers
v000002741fabf160_0 .var "current_state", 1 0;
o000002741fa6be98 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000002741fabdc20_0 .net "data_in", 7 0, o000002741fa6be98;  0 drivers
o000002741fa6bec8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000002741fabe9e0_0 .net "data_in0", 15 0, o000002741fa6bec8;  0 drivers
o000002741fa6bef8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000002741fabf0c0_0 .net "data_in1", 15 0, o000002741fa6bef8;  0 drivers
o000002741fa6bf28 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000002741fabea80_0 .net "data_in2", 15 0, o000002741fa6bf28;  0 drivers
o000002741fa6bf58 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000002741fabde00_0 .net "data_in3", 15 0, o000002741fa6bf58;  0 drivers
v000002741fabf520_0 .net "data_out", 7 0, L_000002741fac03a0;  1 drivers
v000002741fabdae0_0 .var "data_out_mux", 15 0;
v000002741fabf2a0_0 .net "fifo_data_out", 15 0, v000002741fabdf40_0;  1 drivers
v000002741fabee40_0 .net "fifo_empty", 0 0, L_000002741fac0580;  1 drivers
v000002741fabf020_0 .net "fifo_full", 0 0, L_000002741fabff40;  1 drivers
v000002741fabe120_0 .var "fifo_pop", 0 0;
o000002741fa6bfe8 .functor BUFZ 1, C4<z>; HiZ drive
v000002741fabe1c0_0 .net "grant", 0 0, o000002741fa6bfe8;  0 drivers
v000002741fabeb20_0 .net "header_out", 7 0, L_000002741fabdcc0;  1 drivers
o000002741fa6c018 .functor BUFZ 2, C4<zz>; HiZ drive
v000002741fabd860_0 .net "mux_select", 1 0, o000002741fa6c018;  0 drivers
v000002741fabebc0_0 .var "next_state", 1 0;
v000002741fabe300_0 .net "pkt_dst", 3 0, L_000002741fabf480;  1 drivers
v000002741fabe3a0_0 .net "pkt_type", 1 0, v000002741fa65f70_0;  1 drivers
v000002741fabeee0_0 .net "pkt_valid", 0 0, v000002741fa66010_0;  1 drivers
o000002741fa6bbc8 .functor BUFZ 1, C4<z>; HiZ drive
v000002741fabe580_0 .net "rst_n", 0 0, o000002741fa6bbc8;  0 drivers
o000002741fa6c0a8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000002741fabe620_0 .net "source_in", 3 0, o000002741fa6c0a8;  0 drivers
v000002741fabe6c0_0 .net "source_out", 3 0, L_000002741fac0300;  1 drivers
o000002741fa6c108 .functor BUFZ 4, C4<zzzz>; HiZ drive
v000002741fabe760_0 .net "target_in", 3 0, o000002741fa6c108;  0 drivers
v000002741fabec60_0 .net "target_out", 3 0, L_000002741fac0bc0;  1 drivers
o000002741fa6bbf8 .functor BUFZ 1, C4<z>; HiZ drive
v000002741fabef80_0 .net "valid_in", 0 0, o000002741fa6bbf8;  0 drivers
v000002741fabf200_0 .var "valid_out", 0 0;
E_000002741fa5f1f0 .event anyedge, v000002741fabf160_0, v000002741fabe800_0, v000002741fa66010_0, v000002741fabe1c0_0;
E_000002741fa5f370/0 .event anyedge, v000002741fabd860_0, v000002741fabe9e0_0, v000002741fabf0c0_0, v000002741fabea80_0;
E_000002741fa5f370/1 .event anyedge, v000002741fabde00_0;
E_000002741fa5f370 .event/or E_000002741fa5f370/0, E_000002741fa5f370/1;
L_000002741fabf340 .part L_000002741fabdcc0, 4, 4;
L_000002741fabf3e0 .part L_000002741fabdcc0, 0, 4;
L_000002741fabf480 .part L_000002741fabdcc0, 0, 4;
L_000002741fac0f80 .concat [ 4 4 8 0], o000002741fa6c0a8, o000002741fa6c108, o000002741fa6be98;
L_000002741fac0300 .part v000002741fabdae0_0, 12, 4;
L_000002741fac0bc0 .part v000002741fabdae0_0, 8, 4;
L_000002741fac03a0 .part v000002741fabdae0_0, 0, 8;
S_000002741fa4e5f0 .scope module, "parser_inst" "parser" 3 51, 4 1 0, S_000002741fa3d5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "source";
    .port_info 1 /INPUT 4 "target";
    .port_info 2 /OUTPUT 2 "pkt_type";
    .port_info 3 /OUTPUT 1 "pkt_valid";
v000002741fa65f70_0 .var "pkt_type", 1 0;
v000002741fa66010_0 .var "pkt_valid", 0 0;
v000002741fa66a10_0 .net "source", 3 0, L_000002741fabf340;  1 drivers
v000002741fa66ab0_0 .net "target", 3 0, L_000002741fabf3e0;  1 drivers
E_000002741fa5e830 .event anyedge, v000002741fa66a10_0, v000002741fa66ab0_0;
S_000002741fa4e780 .scope module, "port_fifo" "fifo" 3 62, 5 1 0, S_000002741fa3d5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 16 "data_in";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /OUTPUT 1 "fifo_full";
    .port_info 5 /OUTPUT 8 "header_out";
    .port_info 6 /INPUT 1 "rd_en";
    .port_info 7 /OUTPUT 16 "data_out";
    .port_info 8 /OUTPUT 1 "fifo_empty";
P_000002741fa4e910 .param/l "DEPTH" 0 5 3, +C4<00000000000000000000000000001000>;
P_000002741fa4e948 .param/l "PKT_SIZE" 0 5 2, +C4<00000000000000000000000000010000>;
P_000002741fa4e980 .param/l "PTR_BWIDTH" 1 5 19, +C4<00000000000000000000000000000011>;
v000002741fa66c90_0 .net *"_ivl_1", 0 0, L_000002741fabdb80;  1 drivers
L_000002741fb200d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002741fa665b0_0 .net/2u *"_ivl_10", 7 0, L_000002741fb200d0;  1 drivers
v000002741fa65d90_0 .net *"_ivl_14", 31 0, L_000002741fac0120;  1 drivers
L_000002741fb20118 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002741fa66290_0 .net *"_ivl_17", 27 0, L_000002741fb20118;  1 drivers
L_000002741fb20160 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v000002741fa66330_0 .net/2u *"_ivl_18", 31 0, L_000002741fb20160;  1 drivers
v000002741fa666f0_0 .net *"_ivl_2", 15 0, L_000002741fabf5c0;  1 drivers
v000002741fa660b0_0 .net *"_ivl_22", 31 0, L_000002741fac0620;  1 drivers
L_000002741fb201a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002741fa66150_0 .net *"_ivl_25", 27 0, L_000002741fb201a8;  1 drivers
L_000002741fb201f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002741fa663d0_0 .net/2u *"_ivl_26", 31 0, L_000002741fb201f0;  1 drivers
v000002741fa66470_0 .net *"_ivl_4", 4 0, L_000002741fabf660;  1 drivers
L_000002741fb20088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002741fa66510_0 .net *"_ivl_7", 1 0, L_000002741fb20088;  1 drivers
v000002741fa66650_0 .net *"_ivl_9", 7 0, L_000002741fabd9a0;  1 drivers
v000002741fabdd60_0 .net "clk", 0 0, o000002741fa6ba18;  alias, 0 drivers
v000002741fabda40_0 .net "data_in", 15 0, L_000002741fac0f80;  1 drivers
v000002741fabdf40_0 .var "data_out", 15 0;
v000002741fabed00_0 .var "fifo_count", 3 0;
v000002741fabe800_0 .net "fifo_empty", 0 0, L_000002741fac0580;  alias, 1 drivers
v000002741fabdea0_0 .net "fifo_full", 0 0, L_000002741fabff40;  alias, 1 drivers
v000002741fabdfe0_0 .net "header_out", 7 0, L_000002741fabdcc0;  alias, 1 drivers
v000002741fabe080 .array "mem", 0 7, 15 0;
v000002741fabd900_0 .net "rd_en", 0 0, v000002741fabe120_0;  1 drivers
v000002741fabe440_0 .var "rd_ptr", 2 0;
v000002741fabd7c0_0 .net "rst_n", 0 0, o000002741fa6bbc8;  alias, 0 drivers
v000002741fabeda0_0 .net "wr_en", 0 0, o000002741fa6bbf8;  alias, 0 drivers
v000002741fabe4e0_0 .var "wr_ptr", 2 0;
E_000002741fa5f630/0 .event negedge, v000002741fabd7c0_0;
E_000002741fa5f630/1 .event posedge, v000002741fabdd60_0;
E_000002741fa5f630 .event/or E_000002741fa5f630/0, E_000002741fa5f630/1;
L_000002741fabdb80 .reduce/nor L_000002741fac0580;
L_000002741fabf5c0 .array/port v000002741fabe080, L_000002741fabf660;
L_000002741fabf660 .concat [ 3 2 0 0], v000002741fabe440_0, L_000002741fb20088;
L_000002741fabd9a0 .part L_000002741fabf5c0, 8, 8;
L_000002741fabdcc0 .functor MUXZ 8, L_000002741fb200d0, L_000002741fabd9a0, L_000002741fabdb80, C4<>;
L_000002741fac0120 .concat [ 4 28 0 0], v000002741fabed00_0, L_000002741fb20118;
L_000002741fabff40 .cmp/eq 32, L_000002741fac0120, L_000002741fb20160;
L_000002741fac0620 .concat [ 4 28 0 0], v000002741fabed00_0, L_000002741fb201a8;
L_000002741fac0580 .cmp/eq 32, L_000002741fac0620, L_000002741fb201f0;
    .scope S_000002741fa4e5f0;
T_0 ;
Ewait_0 .event/or E_000002741fa5e830, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002741fa65f70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002741fa66010_0, 0, 1;
    %vpi_func 4 15 "$countones" 32, v000002741fa66a10_0 {0 0 0};
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.2, 4;
    %load/vec4 v000002741fa66ab0_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_func 4 18 "$countones" 32, v000002741fa66ab0_0 {0 0 0};
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002741fa65f70_0, 0, 2;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002741fa65f70_0, 0, 2;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002741fa65f70_0, 0, 2;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002741fa65f70_0, 0, 2;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002741fa65f70_0, 0, 2;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %load/vec4 v000002741fa66ab0_0;
    %pad/u 32;
    %load/vec4 v000002741fa66a10_0;
    %pad/u 32;
    %and;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_0.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002741fa65f70_0;
    %cmpi/e 3, 0, 2;
    %flag_or 4, 8;
T_0.11;
    %jmp/0xz  T_0.9, 4;
    %load/vec4 v000002741fa65f70_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002741fa66010_0, 0, 1;
T_0.12 ;
T_0.9 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002741fa4e780;
T_1 ;
    %wait E_000002741fa5f630;
    %load/vec4 v000002741fabd7c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002741fabe4e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002741fabe440_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002741fabed00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002741fabdf40_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002741fabeda0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v000002741fabdea0_0;
    %nor/r;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000002741fabda40_0;
    %load/vec4 v000002741fabe4e0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002741fabe080, 0, 4;
    %load/vec4 v000002741fabe4e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000002741fabe4e0_0, 0;
T_1.2 ;
    %load/vec4 v000002741fabd900_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.7, 9;
    %load/vec4 v000002741fabe800_0;
    %nor/r;
    %and;
T_1.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %load/vec4 v000002741fabe440_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000002741fabe080, 4;
    %assign/vec4 v000002741fabdf40_0, 0;
    %load/vec4 v000002741fabe440_0;
    %addi 1, 0, 3;
    %assign/vec4 v000002741fabe440_0, 0;
T_1.5 ;
    %load/vec4 v000002741fabeda0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_1.12, 11;
    %load/vec4 v000002741fabdea0_0;
    %nor/r;
    %and;
T_1.12;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.11, 10;
    %load/vec4 v000002741fabd900_0;
    %and;
T_1.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.10, 9;
    %load/vec4 v000002741fabe800_0;
    %nor/r;
    %and;
T_1.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v000002741fabed00_0;
    %assign/vec4 v000002741fabed00_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v000002741fabeda0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.15, 9;
    %load/vec4 v000002741fabdea0_0;
    %nor/r;
    %and;
T_1.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %load/vec4 v000002741fabed00_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002741fabed00_0, 0;
    %jmp T_1.14;
T_1.13 ;
    %load/vec4 v000002741fabd900_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.18, 9;
    %load/vec4 v000002741fabe800_0;
    %nor/r;
    %and;
T_1.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %load/vec4 v000002741fabed00_0;
    %subi 1, 0, 4;
    %assign/vec4 v000002741fabed00_0, 0;
T_1.16 ;
T_1.14 ;
T_1.9 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002741fa3d5e0;
T_2 ;
Ewait_1 .event/or E_000002741fa5f370, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000002741fabd860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002741fabdae0_0, 0, 16;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v000002741fabe9e0_0;
    %store/vec4 v000002741fabdae0_0, 0, 16;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v000002741fabf0c0_0;
    %store/vec4 v000002741fabdae0_0, 0, 16;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v000002741fabea80_0;
    %store/vec4 v000002741fabdae0_0, 0, 16;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v000002741fabde00_0;
    %store/vec4 v000002741fabdae0_0, 0, 16;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002741fa3d5e0;
T_3 ;
    %wait E_000002741fa5f630;
    %load/vec4 v000002741fabe580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002741fabf160_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002741fabe940_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002741fabebc0_0;
    %assign/vec4 v000002741fabf160_0, 0;
    %load/vec4 v000002741fabf160_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_3.4, 4;
    %load/vec4 v000002741fabeee0_0;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000002741fabe3a0_0;
    %assign/vec4 v000002741fabe940_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002741fa3d5e0;
T_4 ;
Ewait_2 .event/or E_000002741fa5f1f0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v000002741fabf160_0;
    %store/vec4 v000002741fabebc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002741fabf200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002741fabe120_0, 0, 1;
    %load/vec4 v000002741fabf160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002741fabebc0_0, 0, 2;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v000002741fabee40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002741fabebc0_0, 0, 2;
T_4.6 ;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v000002741fabeee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002741fabebc0_0, 0, 2;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002741fabe120_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002741fabebc0_0, 0, 2;
T_4.9 ;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v000002741fabe1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000002741fabebc0_0, 0, 2;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002741fabebc0_0, 0, 2;
T_4.11 ;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002741fabf200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002741fabe120_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002741fabebc0_0, 0, 2;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    ".\switch_port.sv";
    ".\parser.sv";
    ".\FIFO.sv";
