** Name: SymmetricalOpAmp60

.MACRO SymmetricalOpAmp60 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=4e-6 W=20e-6
mDiodeTransistorNmos2 inOutputStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=2e-6 W=28e-6
mDiodeTransistorPmos3 inTransconductanceComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=92e-6
mDiodeTransistorPmos4 outFirstStage outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=92e-6
mDiodeTransistorPmos5 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=1e-6 W=142e-6
mNormalTransistorNmos6 inSourceStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage StageBiasComplementarySecondStageYinner StageBiasComplementarySecondStageYinner nmos4 L=2e-6 W=436e-6
mNormalTransistorNmos7 inTransconductanceComplementarySecondStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=1e-6 W=16e-6
mNormalTransistorNmos8 out inOutputStageBiasComplementarySecondStage SecondStageYinnerStageBias SecondStageYinnerStageBias nmos4 L=2e-6 W=437e-6
mNormalTransistorNmos9 outFirstStage in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=1e-6 W=16e-6
mNormalTransistorNmos10 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=4e-6 W=147e-6
mNormalTransistorNmos11 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=4e-6 W=600e-6
mNormalTransistorNmos12 FirstStageYsourceTransconductance inOutputStageBiasComplementarySecondStage FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=2e-6 W=175e-6
mNormalTransistorNmos13 SecondStageYinnerStageBias inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=2e-6 W=265e-6
mNormalTransistorNmos14 StageBiasComplementarySecondStageYinner inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=2e-6 W=265e-6
mNormalTransistorPmos15 inOutputStageBiasComplementarySecondStage outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=1e-6 W=290e-6
mNormalTransistorPmos16 inSourceStageBiasComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=270e-6
mNormalTransistorPmos17 out outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=270e-6
Capacitor1 out sourceNmos 10e-12
.EOM SymmetricalOpAmp60

** Expected Performance Values: 
** Gain: 46 dB
** Power consumption: 7.12701 mW
** Area: 7468 (mu_m)^2
** Transit frequency: 41.4971 MHz
** Transit frequency with error factor: 41.497 MHz
** Slew rate: 88.1586 V/mu_s
** Phase margin: 59.5877Â°
** CMRR: 95 dB
** negPSRR: 90 dB
** posPSRR: 46 dB
** VoutMax: 4.70001 V
** VoutMin: 0.350001 V
** VcmMax: 4.54001 V
** VcmMin: 1.5 V


** Expected Currents: 
** NormalTransistorNmos: 73.2051 muA
** NormalTransistorPmos: -147.042 muA
** DiodeTransistorPmos: -150.12 muA
** DiodeTransistorPmos: -150.12 muA
** NormalTransistorNmos: 300.24 muA
** NormalTransistorNmos: 300.239 muA
** NormalTransistorNmos: 150.121 muA
** NormalTransistorNmos: 150.121 muA
** NormalTransistorNmos: 447.443 muA
** NormalTransistorNmos: 447.442 muA
** NormalTransistorPmos: -447.442 muA
** NormalTransistorNmos: 447.443 muA
** NormalTransistorNmos: 447.442 muA
** NormalTransistorPmos: -447.442 muA
** DiodeTransistorNmos: 147.043 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -73.2059 muA


** Expected Voltages: 
** ibias: 0.558001  V
** in1: 2.5  V
** in2: 2.5  V
** inOutputStageBiasComplementarySecondStage: 0.759001  V
** inSourceStageBiasComplementarySecondStage: 0.604001  V
** inTransconductanceComplementarySecondStage: 4.13301  V
** out: 2.5  V
** outFirstStage: 4.13301  V
** outVoltageBiasXXpXX0: 4.26701  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerStageBias: 0.153001  V
** sourceTransconductance: 1.76101  V
** innerStageBias: 0.199001  V
** inner: 0.199001  V


.END