################################################################################
#
# This file has been generated by VC Static Master Shell:
#     Report Name            : summary
#     Report Created by      : shylaja
#     Report Created on      : Thu Jun 22 14:02:15 2023
#     VC Static Master Shell : U-2023.03-1
#
#     Total Number of Generated Messages   :       293
#     Number of Waived Messages            :         0
#     Number of Reported Messages          :       293
#
#
################################################################################
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
SUMMARY REPORT:

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Severity  Rule Name                     Count           Short Help
=========================================================================================================================
error     InferLatch                    1               Latch inferred
warning   W240                          21              An input has been declared but is not read
warning   W287b                         155             Output port of an instance is not connected
warning   W415a                         70              Signal may be multiply assigned (beside initialization) in the same scope.
warning   W481a                         1               Possibly unsynthesizable loop: step variable differs from variable used in condition
warning   W486                          1               Shift overflow - some bits may be lost
warning   W528                          34              A signal or variable is set but never read
warning   FlopEConst                    3               Flip-flop enable pin is permanently disabled or enabled
warning   STARC05-1.3.1.3               1               Asynchronous reset/preset signals must not be used as non-reset/preset or synchronous reset/preset signals
info      ReportPortInfo-ML             1               Generate a report of all ports of top level block and black-box instances.
info      W240                          1               An input has been declared but is not read
info      W528                          1               A signal or variable is set but never read
info      RegInputOutput-ML             3               Module output and input port should be registered
